
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Sat May 28 11:48:43 2022
Host:		cad16 (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz 15360KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (80 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
<CMD> set init_verilog design/CHIP_syn.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_io_file design/CHIP.ioc
<CMD> set init_top_cell CHIP
<CMD> set init_pwr_net VCC
<CMD> init_design
#% Begin Load MMMC data ... (date=05/28 11:51:23, mem=568.4M)
#% End Load MMMC data ... (date=05/28 11:51:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=568.6M, current mem=568.6M)
RC_typ RC_best RC_worst

Loading LEF file lef/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.

Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.

Loading LEF file lef/BONDPAD.lef ...
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat May 28 11:51:23 2022
viaInitial ends at Sat May 28 11:51:23 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.view
Reading lib_max timing library '/home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
Reading lib_min timing library '/home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
Reading lib_min timing library '/home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
*** End library_loading (cpu=0.05min, real=0.05min, mem=20.9M, fe_cpu=0.66min, fe_real=2.72min, fe_mem=826.7M) ***
#% Begin Load netlist data ... (date=05/28 11:51:26, mem=590.3M)
*** Begin netlist parsing (mem=826.7M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 388 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'design/CHIP_syn.v'

*** Memory Usage v#1 (Current mem = 828.734M, initial mem = 268.250M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=828.7M) ***
#% End Load netlist data ... (date=05/28 11:51:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=606.6M, current mem=606.6M)
Set top cell to CHIP.
Hooked 776 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CHIP ...
*** Netlist is unique.
** info: there are 824 modules.
** info: there are 21615 stdCell insts.
** info: there are 30 Pad insts.

*** Memory Usage v#1 (Current mem = 883.660M, initial mem = 268.250M) ***
Reading IO assignment file "design/CHIP.ioc" ...
Adjusting Core to Bottom to: 0.4400.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'design/CHIP.sdc' ...
Current (total cpu=0:00:41.1, real=0:02:44, peak res=834.5M, current mem=834.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 29).

INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 11 of File design/CHIP.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=854.1M, current mem=854.1M)
Current (total cpu=0:00:41.2, real=0:02:45, peak res=854.1M, current mem=854.1M)
Reading timing constraints file 'design/CHIP.sdc' ...
Current (total cpu=0:00:41.2, real=0:02:45, peak res=854.1M, current mem=854.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 29).

INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 11 of File design/CHIP.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=854.4M, current mem=854.4M)
Current (total cpu=0:00:41.3, real=0:02:45, peak res=854.4M, current mem=854.4M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 1191 warning(s), 0 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -d 1350 1350 80 80 80 80
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> zoomBox -57.67700 143.18000 1045.84700 1216.22000
<CMD> zoomBox -139.40400 -62.10700 1387.96500 1423.06900
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 15

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1144.1M)
Ring generation is complete.
vias are now being generated.
addRing created 120 wires.
ViaGen created 1800 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       60       |       NA       |
|  via4  |      1800      |        0       |
| metal5 |       60       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sat May 28 11:55:06 2022 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/userb08/b08189/final/apr/apr_final
SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2225.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 85 macros, 85 used
Read in 120 components
  78 core components: 78 unplaced, 0 placed, 0 fixed
  42 pad components: 0 unplaced, 0 placed, 42 fixed
Read in 30 logical pins
Read in 30 nets
Read in 2 special nets, 2 routed
Read in 160 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 12
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2235.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 12 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       12       |       NA       |
|  via4  |       12       |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -13.80300 334.67300 663.90100 993.65600
<CMD> zoomBox -52.15400 211.95500 885.84700 1124.04400
<CMD> zoomBox -832.07500 -750.24000 2093.90400 2094.91100
<CMD> zoomBox -534.62700 -586.15900 1952.45500 1832.21900
<CMD> zoomBox -281.79700 -446.69100 1832.22300 1608.93100
<CMD> zoomBox -137.55400 -312.37500 1659.36400 1434.90400
<CMD> zoomBox 86.73800 -103.27300 1385.01200 1159.13700
<CMD> zoomBox -11.99300 -198.20700 1515.38800 1286.98100
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1 -spacing 2.8 -set_to_set_distance 400 -start_from left -start_offset 250 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1164.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 120 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        4       |       NA       |
|  via4  |       120      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sat May 28 11:57:20 2022 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/userb08/b08189/final/apr/apr_final
SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2240.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 86 used
Read in 120 components
  78 core components: 78 unplaced, 0 placed, 0 fixed
  42 pad components: 0 unplaced, 0 placed, 42 fixed
Read in 30 logical pins
Read in 30 nets
Read in 2 special nets, 2 routed
Read in 160 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 362
  Number of Followpin connections: 181
End power routing: cpu: 0:00:02, real: 0:00:01, peak: 2248.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 543 wires.
ViaGen created 17376 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       543      |       NA       |
|   via  |      5792      |        0       |
|  via2  |      5792      |        0       |
|  via3  |      5792      |        0       |
+--------+----------------+----------------+
<CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
Added 44 of filler cell 'EMPTY16D' on top side.
Added 44 of filler cell 'EMPTY16D' on left side.
Added 50 of filler cell 'EMPTY16D' on bottom side.
Added 50 of filler cell 'EMPTY16D' on right side.
<CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
Added 0 of filler cell 'EMPTY8D' on top side.
Added 0 of filler cell 'EMPTY8D' on left side.
Added 0 of filler cell 'EMPTY8D' on bottom side.
Added 0 of filler cell 'EMPTY8D' on right side.
<CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
Added 0 of filler cell 'EMPTY4D' on top side.
Added 0 of filler cell 'EMPTY4D' on left side.
Added 0 of filler cell 'EMPTY4D' on bottom side.
Added 0 of filler cell 'EMPTY4D' on right side.
<CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
Added 0 of filler cell 'EMPTY2D' on top side.
Added 0 of filler cell 'EMPTY2D' on left side.
Added 0 of filler cell 'EMPTY2D' on bottom side.
Added 0 of filler cell 'EMPTY2D' on right side.
<CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
Added 11 of filler cell 'EMPTY1D' on top side.
Added 22 of filler cell 'EMPTY1D' on left side.
Added 20 of filler cell 'EMPTY1D' on bottom side.
Added 20 of filler cell 'EMPTY1D' on right side.
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 1174.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 6.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -net {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat May 28 11:58:49 2022

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1349.7400, 1350.1600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat May 28 11:58:49 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> saveDesign DBS/ultra/powerroute
#% Begin save design ... (date=05/28 11:59:25, mem=972.2M)
% Begin Save ccopt configuration ... (date=05/28 11:59:25, mem=974.2M)
% End Save ccopt configuration ... (date=05/28 11:59:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.1M, current mem=975.1M)
% Begin Save netlist data ... (date=05/28 11:59:25, mem=975.1M)
Writing Binary DB to DBS/ultra/powerroute.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 11:59:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=975.2M, current mem=975.2M)
Saving symbol-table file ...
Saving congestion map file DBS/ultra/powerroute.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 11:59:26, mem=975.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 11:59:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.5M, current mem=975.5M)
Saving preference file DBS/ultra/powerroute.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 11:59:26, mem=979.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 11:59:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=979.2M, current mem=979.2M)
Saving PG file DBS/ultra/powerroute.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sat May 28 11:59:26 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1222.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/28 11:59:27, mem=979.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/28 11:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=979.3M, current mem=979.3M)
% Begin Save routing data ... (date=05/28 11:59:27, mem=979.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1222.4M) ***
% End Save routing data ... (date=05/28 11:59:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=979.3M, current mem=978.8M)
Saving property file DBS/ultra/powerroute.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1225.4M) ***
% Begin Save power constraints data ... (date=05/28 11:59:27, mem=979.4M)
% End Save power constraints data ... (date=05/28 11:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=979.5M, current mem=979.5M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design powerroute.dat
#% End save design ... (date=05/28 11:59:34, total cpu=0:00:07.1, real=0:00:09.0, peak res=1009.6M, current mem=982.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.8 -drcMargin 0 -usefulSkew true
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1296.42 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	celtic/u18_ss.cdb
	celtic/u18_ff.cdb
 

*summary: 4170 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:04.8) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6864 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1408.13)
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 19426
End delay calculation. (MEM=1462.84 CPU=0:00:06.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1435.77 CPU=0:00:07.5 REAL=0:00:07.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1421.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:08.0 mem=1429.2M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.6 mem=1429.2M) ***
No user-set net weight.
Net fanout histogram:
2		: 12576 (65.0%) nets
3		: 4882 (25.2%) nets
4     -	14	: 1343 (6.9%) nets
15    -	39	: 461 (2.4%) nets
40    -	79	: 72 (0.4%) nets
80    -	159	: 5 (0.0%) nets
160   -	319	: 12 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 2 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=17849 (0 fixed + 17849 movable) #buf cell=0 #inv cell=1237 #block=0 (0 floating + 0 preplaced)
#ioInst=303 #net=19353 #term=70395 #term/net=3.64, #fixedIo=303, #floatIo=0, #fixedPin=30, #floatPin=0
stdCell: 17849 single + 0 double + 0 multi
Total standard cell length = 102.1797 (mm), area = 0.5150 (mm^2)
Estimated cell power/ground rail width = 0.866 um
Average module density = 0.892.
Density for the design = 0.892.
       = stdcell_area 164806 sites (514986 um^2) / alloc_area 184842 sites (577594 um^2).
Pin Density = 0.2666.
            = total # of pins 70395 / total area 264060.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.095e+04 (3.17e+04 2.93e+04)
              Est.  stn bbox = 7.808e+04 (3.98e+04 3.83e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1526.2M
Iteration  2: Total net bbox = 6.095e+04 (3.17e+04 2.93e+04)
              Est.  stn bbox = 7.808e+04 (3.98e+04 3.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.2M
Iteration  3: Total net bbox = 6.054e+04 (3.10e+04 2.95e+04)
              Est.  stn bbox = 8.245e+04 (4.19e+04 4.05e+04)
              cpu = 0:00:05.4 real = 0:00:05.0 mem = 1555.8M
Active setup views:
    av_scan_mode_max
Iteration  4: Total net bbox = 4.316e+05 (1.87e+05 2.44e+05)
              Est.  stn bbox = 5.657e+05 (2.47e+05 3.19e+05)
              cpu = 0:00:20.6 real = 0:00:21.0 mem = 1616.3M
Active setup views:
    av_scan_mode_max
Iteration  5: Total net bbox = 4.849e+05 (2.32e+05 2.53e+05)
              Est.  stn bbox = 6.558e+05 (3.09e+05 3.47e+05)
              cpu = 0:00:09.0 real = 0:00:09.0 mem = 1616.3M
Active setup views:
    av_scan_mode_max
Iteration  6: Total net bbox = 5.253e+05 (2.60e+05 2.66e+05)
              Est.  stn bbox = 7.163e+05 (3.44e+05 3.72e+05)
              cpu = 0:00:10.2 real = 0:00:10.0 mem = 1620.4M
Active setup views:
    av_scan_mode_max
Iteration  7: Total net bbox = 5.745e+05 (3.03e+05 2.71e+05)
              Est.  stn bbox = 7.705e+05 (3.91e+05 3.80e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1646.6M
Iteration  8: Total net bbox = 5.751e+05 (3.03e+05 2.72e+05)
              Est.  stn bbox = 7.711e+05 (3.91e+05 3.80e+05)
              cpu = 0:00:09.4 real = 0:00:09.0 mem = 1646.6M
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Iteration  9: Total net bbox = 6.448e+05 (3.30e+05 3.14e+05)
              Est.  stn bbox = 8.439e+05 (4.17e+05 4.26e+05)
              cpu = 0:00:15.6 real = 0:00:16.0 mem = 1646.6M
Iteration 10: Total net bbox = 6.461e+05 (3.31e+05 3.15e+05)
              Est.  stn bbox = 8.452e+05 (4.18e+05 4.27e+05)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 1646.6M
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Iteration 11: Total net bbox = 6.879e+05 (3.57e+05 3.31e+05)
              Est.  stn bbox = 8.845e+05 (4.44e+05 4.41e+05)
              cpu = 0:00:15.4 real = 0:00:16.0 mem = 1646.6M
Iteration 12: Total net bbox = 6.882e+05 (3.57e+05 3.31e+05)
              Est.  stn bbox = 8.848e+05 (4.44e+05 4.41e+05)
              cpu = 0:00:08.2 real = 0:00:08.0 mem = 1646.6M
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Iteration 13: Total net bbox = 7.530e+05 (3.85e+05 3.68e+05)
              Est.  stn bbox = 9.412e+05 (4.67e+05 4.74e+05)
              cpu = 0:00:29.9 real = 0:00:30.0 mem = 1646.6M
Iteration 14: Total net bbox = 7.530e+05 (3.85e+05 3.68e+05)
              Est.  stn bbox = 9.412e+05 (4.67e+05 4.74e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1646.6M
*** cost = 7.530e+05 (3.85e+05 3.68e+05) (cpu for global=0:02:14) real=0:02:16***
Info: 1 clock gating cells identified, 0 (on average) moved 0/7
Solver runtime cpu: 0:01:31 real: 0:01:32
Core Placement runtime cpu: 0:01:46 real: 0:01:47
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:37 mem=1662.6M) ***
Total net bbox length = 7.530e+05 (3.845e+05 3.685e+05) (ext = 1.790e+04)
Move report: Detail placement moves 17849 insts, mean move: 4.20 um, max move: 48.74 um
	Max move on inst (top_in/pricing0/mc_core0/FE_DBTC41_path_r_10): (263.92, 637.71) --> (311.86, 638.52)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:04.0 MEM: 1662.6MB
Summary Report:
Instances move: 17849 (out of 17849 movable)
Instances flipped: 0
Mean displacement: 4.20 um
Max displacement: 48.74 um (Instance: top_in/pricing0/mc_core0/FE_DBTC41_path_r_10) (263.924, 637.714) -> (311.86, 638.52)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 6.993e+05 (3.337e+05 3.657e+05) (ext = 1.790e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1662.6MB
*** Finished refinePlace (0:05:40 mem=1662.6M) ***
*** End of Placement (cpu=0:02:29, real=0:02:31, mem=1662.6M) ***
default core: bins with density > 0.750 =  0.58 % ( 2 / 342 )
Density distribution unevenness ratio = 5.501%
*** Free Virtual Timing Model ...(mem=1662.6M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6864 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1646.01)
Total number of fetched objects 19426
End delay calculation. (MEM=1649.64 CPU=0:00:04.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1649.64 CPU=0:00:05.7 REAL=0:00:05.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1635.08 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1635.08 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=19353  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19323 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19323 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.884109e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        14( 0.03%)   ( 0.03%) 
[NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               16( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 1643.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1643.08 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1643.08 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1643.08 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1643.08 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1643.08 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1643.08 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 70335
[NR-eGR] metal2  (2V) length: 3.235462e+05um, number of vias: 99725
[NR-eGR] metal3  (3H) length: 3.940429e+05um, number of vias: 8025
[NR-eGR] metal4  (4V) length: 1.487539e+05um, number of vias: 1130
[NR-eGR] metal5  (5H) length: 5.016008e+04um, number of vias: 59
[NR-eGR] metal6  (6V) length: 4.265520e+03um, number of vias: 0
[NR-eGR] Total length: 9.207686e+05um, number of vias: 179274
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.949139e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.61 seconds, mem = 1487.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2:59, real = 0: 3: 2, mem = 1483.1M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 30 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=1489.0M)
Extraction called for design 'CHIP' of instances=18152 and nets=19649 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1488.996M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1525.79)
Total number of fetched objects 19426
End delay calculation. (MEM=1558.04 CPU=0:00:07.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1558.04 CPU=0:00:08.9 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:10.0 totSessionCpu=0:07:09 mem=1558.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -14.676 | -14.676 | -0.420  |
|           TNS (ns):|-19978.2 |-19977.7 | -0.420  |
|    Violating Paths:|  3200   |  3199   |    1    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    105 (105)     |  -33.033   |    106 (106)     |
|   max_tran     |    635 (7797)    |  -17.156   |    635 (7937)    |
|   max_fanout   |    814 (814)     |   -3624    |    815 (815)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.412%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 15.47 sec
Total Real time: 17.0 sec
Total Memory Usage: 1528.296875 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1256.2M, totSessionCpu=0:07:13 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -allEndPoints                            false
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.8
setOptMode -powerEffort                             none
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_max_density              0.7
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1258.7M, totSessionCpu=0:07:14 **
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1265.0M, totSessionCpu=0:07:19 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1550.95 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1563.82 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1563.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=19353  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19323 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19323 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.010462e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        12( 0.03%)   ( 0.03%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               13( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1570.99 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1570.99 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1570.99 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1570.99 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1570.99 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1570.99 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 70335
[NR-eGR] metal2  (2V) length: 3.279838e+05um, number of vias: 99872
[NR-eGR] metal3  (3H) length: 3.982023e+05um, number of vias: 8203
[NR-eGR] metal4  (4V) length: 1.501382e+05um, number of vias: 1208
[NR-eGR] metal5  (5H) length: 5.327598e+04um, number of vias: 56
[NR-eGR] metal6  (6V) length: 4.530960e+03um, number of vias: 0
[NR-eGR] Total length: 9.341313e+05um, number of vias: 179674
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.202297e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.37 sec, Real: 1.37 sec, Curr Mem: 1532.43 MB )
Extraction called for design 'CHIP' of instances=18152 and nets=19649 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1524.430M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1535.21)
Total number of fetched objects 19426
End delay calculation. (MEM=1567.46 CPU=0:00:07.0 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1567.46 CPU=0:00:08.7 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:07:36 mem=1567.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.236 |
|           TNS (ns):|-20598.3 |
|    Violating Paths:|  3199   |
|          All Paths:|  7260   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    105 (105)     |  -33.371   |    106 (106)     |
|   max_tran     |    721 (7908)    |  -17.695   |    721 (8109)    |
|   max_fanout   |    814 (814)     |   -3624    |    815 (815)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.412%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:23, mem = 1282.1M, totSessionCpu=0:07:37 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1540.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1540.7M) ***
The useful skew maximum allowed delay set by user is: 1

Optimization is working on the following views:
  Setup views: av_scan_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:41.1/0:39:01.1 (0.2), mem = 1540.7M

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:07:47.0/0:39:06.9 (0.2), mem = 1660.0M
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:50.2/0:39:10.2 (0.2), mem = 1630.1M
Reclaim Optimization WNS Slack -15.236  TNS Slack -20598.339 Density 62.41
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    62.41%|        -| -15.236|-20598.339|   0:00:00.0| 1630.1M|
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    62.45%|       26| -15.236|-20508.682|   0:00:19.0| 1701.3M|
|    62.45%|        6| -15.236|-20506.984|   0:00:10.0| 1707.3M|
|    62.46%|        1| -15.236|-20504.943|   0:00:10.0| 1711.3M|
|    62.46%|        1| -15.236|-20502.297|   0:00:10.0| 1711.3M|
|    62.47%|        2| -15.236|-20465.783|   0:00:10.0| 1712.3M|
|    62.46%|        3| -15.236|-20465.783|   0:00:01.0| 1712.3M|
|    62.44%|       15| -15.236|-20465.785|   0:00:01.0| 1712.3M|
|    62.44%|        1| -15.236|-20465.785|   0:00:01.0| 1712.3M|
|    62.44%|        0| -15.236|-20465.785|   0:00:00.0| 1712.3M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -15.236  TNS Slack -20465.785 Density 62.44
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:01:07) (real = 0:01:07) **
*** AreaOpt [finish] : cpu/real = 0:01:03.5/0:01:03.5 (1.0), totSession cpu/real = 0:08:53.7/0:40:13.7 (0.2), mem = 1712.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:07, real=0:01:07, mem=1651.24M, totSessionCpu=0:08:54).
Begin: GigaOpt high fanout net optimization
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:54.4/0:40:14.3 (0.2), mem = 1651.2M
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    62.44%|        -| -15.236|-20465.785|   0:00:00.0| 1672.3M|
|    62.73%|       83| -15.236|-20465.784|   0:00:03.0| 1712.5M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1712.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt [finish] : cpu/real = 0:00:10.3/0:00:10.3 (1.0), totSession cpu/real = 0:09:04.7/0:40:24.6 (0.2), mem = 1693.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:04.8/0:40:24.7 (0.2), mem = 1693.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   744|  8627|   -18.31|   123|   123|    -1.47|   889|   889|     0|     0|   -15.24|-20465.78|       0|       0|       0|  62.73|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   980|   980|     0|     0|    -3.10| -1065.41|      98|      21|      53|  62.94| 0:00:08.0|  1713.5M|
|     0|     0|     0.00|     0|     0|     0.00|   980|   980|     0|     0|    -3.10| -1065.41|       0|       0|       0|  62.94| 0:00:00.0|  1713.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:08.4 real=0:00:08.0 mem=1713.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:12.3/0:00:12.3 (1.0), totSession cpu/real = 0:09:17.1/0:40:37.0 (0.2), mem = 1694.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1361.3M, totSessionCpu=0:09:17 **

Active setup views:
 av_scan_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:17.4/0:40:37.3 (0.2), mem = 1653.4M
*info: 30 io nets excluded
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 296 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.103  TNS Slack -1065.411 
+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  -3.103|-1065.411|    62.94%|   0:00:00.0| 1672.5M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
|  -1.931|  -37.189|    63.11%|   0:00:14.0| 1717.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -1.910|  -30.085|    63.22%|   0:00:06.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -1.910|  -30.085|    63.22%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.921|   -7.296|    63.37%|   0:00:05.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.870|   -4.837|    63.39%|   0:00:04.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.870|   -4.590|    63.40%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.870|   -4.590|    63.40%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.789|   -3.513|    63.41%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.789|   -3.407|    63.41%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.789|   -3.407|    63.41%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.789|   -3.407|    63.41%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.700|   -2.752|    63.43%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.700|   -2.709|    63.43%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.700|   -2.678|    63.43%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.700|   -2.678|    63.43%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.700|   -2.538|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.700|   -2.538|    63.44%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.700|   -2.538|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.700|   -2.538|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.676|   -2.321|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.676|   -2.321|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:33.7 real=0:00:34.0 mem=1721.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:33.7 real=0:00:34.0 mem=1721.6M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.676  TNS Slack -2.321 
*** SetupOpt [finish] : cpu/real = 0:00:48.7/0:00:48.6 (1.0), totSession cpu/real = 0:10:06.1/0:41:26.0 (0.2), mem = 1702.6M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.676
*** Check timing (0:00:00.0)
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:09.7/0:41:29.5 (0.2), mem = 1680.7M
Reclaim Optimization WNS Slack -0.676  TNS Slack -2.321 Density 63.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.44%|        -|  -0.676|  -2.321|   0:00:00.0| 1680.7M|
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    63.44%|        0|  -0.676|  -2.321|   0:00:42.0| 1720.3M|
|    63.44%|        0|  -0.676|  -2.321|   0:00:00.0| 1720.3M|
|    63.44%|        3|  -0.676|  -2.321|   0:00:01.0| 1720.3M|
|    63.04%|      313|  -0.672|  -2.300|   0:00:14.0| 1721.3M|
|    63.03%|       27|  -0.672|  -2.300|   0:00:04.0| 1721.3M|
|    63.03%|        2|  -0.672|  -2.300|   0:00:01.0| 1721.3M|
|    63.03%|        0|  -0.672|  -2.300|   0:00:00.0| 1721.3M|
|    63.03%|        0|  -0.672|  -2.300|   0:00:00.0| 1721.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.672  TNS Slack -2.300 Density 63.03
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:01:06) (real = 0:01:07) **
*** AreaOpt [finish] : cpu/real = 0:01:03.2/0:01:03.1 (1.0), totSession cpu/real = 0:11:12.9/0:42:32.7 (0.3), mem = 1721.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:07, real=0:01:07, mem=1662.26M, totSessionCpu=0:11:13).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_scan_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1678.39 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1678.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=19635  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19605 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19605 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.003204e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        21( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               26( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1685.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:04.6, real=0:00:05.0)***
Iteration  7: Total net bbox = 5.901e+05 (2.87e+05 3.04e+05)
              Est.  stn bbox = 8.081e+05 (3.83e+05 4.25e+05)
              cpu = 0:00:10.0 real = 0:00:10.0 mem = 1852.6M
Iteration  8: Total net bbox = 6.141e+05 (3.01e+05 3.13e+05)
              Est.  stn bbox = 8.387e+05 (4.00e+05 4.38e+05)
              cpu = 0:00:15.5 real = 0:00:15.0 mem = 1833.6M
Iteration  9: Total net bbox = 6.348e+05 (3.10e+05 3.24e+05)
              Est.  stn bbox = 8.608e+05 (4.11e+05 4.50e+05)
              cpu = 0:00:28.3 real = 0:00:28.0 mem = 1833.6M
Iteration 10: Total net bbox = 6.937e+05 (3.41e+05 3.53e+05)
              Est.  stn bbox = 9.165e+05 (4.40e+05 4.77e+05)
              cpu = 0:01:18 real = 0:01:18 mem = 1835.3M
Iteration 11: Total net bbox = 7.006e+05 (3.45e+05 3.55e+05)
              Est.  stn bbox = 9.208e+05 (4.44e+05 4.77e+05)
              cpu = 0:00:13.0 real = 0:00:13.0 mem = 1837.9M
Move report: Timing Driven Placement moves 18130 insts, mean move: 33.84 um, max move: 283.50 um
	Max move on inst (top_in/pricing0/mc_core0/FE_OFC254_1_net__3): (608.84, 704.04) --> (404.10, 782.80)

Finished Incremental Placement (cpu=0:02:32, real=0:02:32, mem=1837.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:13:46 mem=1838.7M) ***
Total net bbox length = 7.307e+05 (3.719e+05 3.588e+05) (ext = 1.925e+04)
Move report: Detail placement moves 18130 insts, mean move: 2.45 um, max move: 46.19 um
	Max move on inst (top_in/pricing0/mc_core0/xtx0/U258): (375.74, 588.41) --> (329.84, 588.12)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1838.7MB
Summary Report:
Instances move: 18130 (out of 18130 movable)
Instances flipped: 0
Mean displacement: 2.45 um
Max displacement: 46.19 um (Instance: top_in/pricing0/mc_core0/xtx0/U258) (375.739, 588.408) -> (329.84, 588.12)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 6.923e+05 (3.318e+05 3.605e+05) (ext = 1.920e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1838.7MB
*** Finished refinePlace (0:13:49 mem=1838.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1838.69 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=19635  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19605 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19605 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.602222e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1838.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1838.69 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1838.69 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1838.69 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1838.69 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1838.69 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1838.69 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 70863
[NR-eGR] metal2  (2V) length: 3.289874e+05um, number of vias: 100586
[NR-eGR] metal3  (3H) length: 3.875956e+05um, number of vias: 6813
[NR-eGR] metal4  (4V) length: 1.314275e+05um, number of vias: 895
[NR-eGR] metal5  (5H) length: 4.071556e+04um, number of vias: 26
[NR-eGR] metal6  (6V) length: 3.078320e+03um, number of vias: 0
[NR-eGR] Total length: 8.918045e+05um, number of vias: 179183
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.908609e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.67 seconds, mem = 1809.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:37, real=0:02:38)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1793.7M)
Extraction called for design 'CHIP' of instances=18433 and nets=19931 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1793.684M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:38, real = 0:06:38, mem = 1339.8M, totSessionCpu=0:13:52 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1717.5)
Total number of fetched objects 19707
End delay calculation. (MEM=1757.75 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1757.75 CPU=0:00:07.1 REAL=0:00:07.0)
*** Timing NOT met, worst failing slack is -0.957
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:03.0/0:45:23.4 (0.3), mem = 1773.8M
*info: 30 io nets excluded
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 296 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.957 TNS Slack -34.431 Density 63.03
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.061 TNS -0.061; reg2reg* WNS -0.957 TNS -34.369; HEPG WNS -0.957 TNS -34.369; all paths WNS -0.957 TNS -34.431
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  -0.957|   -0.957| -34.369|  -34.431|    63.03%|   0:00:00.0| 1808.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.892|   -0.892| -33.916|  -33.977|    63.03%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.834|   -0.834| -33.542|  -33.603|    63.03%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.749|   -0.749| -32.964|  -33.025|    63.03%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.719|   -0.719| -32.513|  -32.575|    63.04%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.659|   -0.659| -32.016|  -32.078|    63.04%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.604|   -0.604| -31.372|  -31.434|    63.05%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.545|   -0.545| -30.642|  -30.704|    63.05%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.485|   -0.485| -30.174|  -30.236|    63.06%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.428|   -0.428| -29.843|  -29.904|    63.06%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.371|   -0.371| -29.410|  -29.472|    63.06%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.313|   -0.313| -29.105|  -29.167|    63.07%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.271|   -0.271| -28.813|  -28.875|    63.07%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.236|   -0.236| -28.082|  -28.144|    63.09%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.201|   -0.201|  -2.478|   -2.539|    63.09%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
|  -0.144|   -0.144|  -1.703|   -1.764|    63.10%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|  -0.084|   -0.084|  -1.220|   -1.281|    63.12%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
|  -0.050|   -0.062|  -1.087|   -1.148|    63.13%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.019|   -0.062|  -0.051|   -0.112|    63.14%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
|   0.006|   -0.062|   0.000|   -0.062|    63.16%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
|   0.057|   -0.062|   0.000|   -0.062|    63.16%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
|   0.057|   -0.061|   0.000|   -0.061|    63.16%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:09.0 mem=1816.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  -0.061|   -0.061|  -0.061|   -0.061|    63.16%|   0:00:00.0| 1816.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
|        |         |        |         |          |            |        |                |         | /D                                                 |
|   0.068|    0.057|   0.000|    0.000|    63.16%|   0:00:00.0| 1816.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
|        |         |        |         |          |            |        |                |         | /D                                                 |
|   0.068|    0.057|   0.000|    0.000|    63.16%|   0:00:00.0| 1816.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
|        |         |        |         |          |            |        |                |         | /D                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1816.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.4 real=0:00:09.0 mem=1816.8M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.068 TNS 0.000; reg2reg* WNS 0.057 TNS 0.000; HEPG WNS 0.057 TNS 0.000; all paths WNS 0.057 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 63.16
*** Starting refinePlace (0:14:31 mem=1816.8M) ***
Total net bbox length = 6.930e+05 (3.324e+05 3.606e+05) (ext = 1.920e+04)
Move report: Detail placement moves 162 insts, mean move: 2.45 um, max move: 8.76 um
	Max move on inst (top_in/pricing0/mc_core0/FE_RC_144_0): (608.84, 658.68) --> (605.12, 663.72)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1816.8MB
Summary Report:
Instances move: 162 (out of 18189 movable)
Instances flipped: 0
Mean displacement: 2.45 um
Max displacement: 8.76 um (Instance: top_in/pricing0/mc_core0/FE_RC_144_0) (608.84, 658.68) -> (605.12, 663.72)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 6.935e+05 (3.327e+05 3.607e+05) (ext = 1.920e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1816.8MB
*** Finished refinePlace (0:14:32 mem=1816.8M) ***
*** maximum move = 8.76 um ***
*** Finished re-routing un-routed nets (1816.8M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1816.8M) ***
** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 63.16
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:13.9 real=0:00:14.0 mem=1816.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:29.3/0:00:29.2 (1.0), totSession cpu/real = 0:14:32.3/0:45:52.5 (0.3), mem = 1797.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:32.7/0:45:53.0 (0.3), mem = 1773.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 63.16
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.16%|        -|   0.000|   0.000|   0:00:00.0| 1773.8M|
|    63.16%|        0|   0.000|   0.000|   0:00:00.0| 1773.8M|
|    63.16%|        4|   0.000|   0.000|   0:00:01.0| 1812.0M|
|    63.01%|      181|   0.000|   0.000|   0:00:10.0| 1812.0M|
|    63.00%|       10|   0.000|   0.000|   0:00:01.0| 1812.0M|
|    63.00%|        0|   0.000|   0.000|   0:00:00.0| 1812.0M|
|    63.00%|        0|   0.000|   0.000|   0:00:00.0| 1812.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 63.00
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:13.7) (real = 0:00:14.0) **
*** Starting refinePlace (0:14:47 mem=1812.0M) ***
Total net bbox length = 6.937e+05 (3.329e+05 3.607e+05) (ext = 1.920e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1812.0MB
Summary Report:
Instances move: 0 (out of 18184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.937e+05 (3.329e+05 3.607e+05) (ext = 1.920e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1812.0MB
*** Finished refinePlace (0:14:47 mem=1812.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1812.0M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1812.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:14.7/0:00:14.7 (1.0), totSession cpu/real = 0:14:47.4/0:46:07.6 (0.3), mem = 1812.0M
End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1754.92M, totSessionCpu=0:14:47).
Begin: GigaOpt postEco DRV Optimization
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:47.7/0:46:08.0 (0.3), mem = 1754.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.01|   964|   964|     0|     0|     0.00|     0.00|       0|       0|       0|  63.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   964|   964|     0|     0|     0.00|     0.00|       0|       0|       1|  63.00| 0:00:01.0|  1812.2M|
|     0|     0|     0.00|     0|     0|     0.00|   964|   964|     0|     0|     0.00|     0.00|       0|       0|       0|  63.00| 0:00:00.0|  1812.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1812.2M) ***

*** Starting refinePlace (0:14:53 mem=1812.2M) ***
Total net bbox length = 6.937e+05 (3.329e+05 3.607e+05) (ext = 1.920e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1812.2MB
Summary Report:
Instances move: 0 (out of 18184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.937e+05 (3.329e+05 3.607e+05) (ext = 1.920e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1812.2MB
*** Finished refinePlace (0:14:53 mem=1812.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1812.2M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1812.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:14:53.5/0:46:13.8 (0.3), mem = 1793.1M
End: GigaOpt postEco DRV Optimization

Active setup views:
 av_scan_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CHIP' of instances=18487 and nets=19959 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1722.512M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1745.43 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1745.43 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=19663  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19633 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19633 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.616434e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         7( 0.02%)   ( 0.02%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 1752.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1742.66)
Total number of fetched objects 19735
End delay calculation. (MEM=1774.91 CPU=0:00:07.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1774.91 CPU=0:00:08.8 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:15:08 mem=1774.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:54, real = 0:07:54, mem = 1388.9M, totSessionCpu=0:15:08 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    964 (964)     |    -69     |    965 (965)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.004%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:57, real = 0:07:58, mem = 1390.3M, totSessionCpu=0:15:10 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:07:57, real = 0:07:59, mem = 1684.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1328.4M, totSessionCpu=0:15:38 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -fixTran                                 true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.8
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             none
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_max_density              0.7
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1329.0M, totSessionCpu=0:15:38 **
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1333.1M, totSessionCpu=0:15:44 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1706.94 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1719.82 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1719.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=19663  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19633 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19633 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.712598e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1727.05 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1727.05 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1727.05 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1727.05 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1727.05 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1727.05 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 71025
[NR-eGR] metal2  (2V) length: 3.315975e+05um, number of vias: 100807
[NR-eGR] metal3  (3H) length: 3.923037e+05um, number of vias: 6794
[NR-eGR] metal4  (4V) length: 1.325405e+05um, number of vias: 1018
[NR-eGR] metal5  (5H) length: 4.373683e+04um, number of vias: 32
[NR-eGR] metal6  (6V) length: 3.301760e+03um, number of vias: 0
[NR-eGR] Total length: 9.034803e+05um, number of vias: 179676
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.120027e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.39 sec, Real: 1.39 sec, Curr Mem: 1678.49 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=18487 and nets=19959 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1674.488M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1685.32)
Total number of fetched objects 19735
End delay calculation. (MEM=1717.57 CPU=0:00:07.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1717.57 CPU=0:00:09.0 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:16:02 mem=1717.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.087  |
|           TNS (ns):| -0.998  |
|    Violating Paths:|   38    |
|          All Paths:|  7260   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    964 (964)     |    -69     |    965 (965)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.004%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1333.5M, totSessionCpu=0:16:03 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1688.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1688.8M) ***
The useful skew maximum allowed delay set by user is: 1

Optimization is working on the following views:
  Setup views: av_scan_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:06.7/0:51:17.7 (0.3), mem = 1688.8M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:16:12.9/0:51:23.9 (0.3), mem = 1805.0M
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:16.7/0:51:27.7 (0.3), mem = 1770.1M
Reclaim Optimization WNS Slack -0.087  TNS Slack -0.998 Density 63.00
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.00%|        -|  -0.087|  -0.998|   0:00:00.0| 1770.1M|
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    63.00%|        0|  -0.087|  -0.998|   0:00:42.0| 1808.3M|
|    63.00%|        0|  -0.087|  -0.998|   0:00:01.0| 1808.3M|
|    63.00%|        4|  -0.087|  -0.998|   0:00:02.0| 1808.3M|
|    63.00%|        0|  -0.087|  -0.998|   0:00:00.0| 1808.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.087  TNS Slack -0.998 Density 63.00
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:49.6) (real = 0:00:50.0) **
*** AreaOpt [finish] : cpu/real = 0:00:46.0/0:00:46.0 (1.0), totSession cpu/real = 0:17:02.8/0:52:13.7 (0.3), mem = 1808.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:50, mem=1748.18M, totSessionCpu=0:17:03).
Begin: GigaOpt high fanout net optimization
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:03.3/0:52:14.2 (0.3), mem = 1748.2M
*** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:17:10.2/0:52:21.1 (0.3), mem = 1750.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:10.3/0:52:21.2 (0.3), mem = 1750.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   964|   964|     0|     0|    -0.09|    -1.00|       0|       0|       0|  63.00|          |         |
|     1|     7|    -0.05|     1|     1|    -0.01|     0|     0|     0|     0|    -6.03| -6093.32|    2752|    1481|      45|  68.26| 0:00:29.0|  1815.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.03| -6093.32|       0|       0|       1|  68.26| 0:00:00.0|  1815.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:29.5 real=0:00:30.0 mem=1815.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:33.4/0:00:33.4 (1.0), totSession cpu/real = 0:17:43.7/0:52:54.5 (0.3), mem = 1796.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:05, real = 0:02:05, mem = 1406.5M, totSessionCpu=0:17:44 **

Active setup views:
 av_scan_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:44.1/0:52:55.0 (0.3), mem = 1758.4M
*info: 30 io nets excluded
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 296 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.028  TNS Slack -6093.315 
+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  -6.028|-6093.315|    68.26%|   0:00:00.0| 1777.5M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/cf_mat_r_reg[1][8]/D      |
|  -1.172|  -26.217|    67.03%|   0:00:17.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
|  -1.172|  -25.099|    67.08%|   0:00:03.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
|  -1.172|  -25.099|    67.08%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
|  -0.407|   -4.779|    67.16%|   0:00:03.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.235|   -0.859|    67.14%|   0:00:03.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.235|   -0.859|    67.14%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.235|   -0.859|    67.14%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.126|   -0.538|    67.15%|   0:00:01.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.111|   -0.506|    67.15%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.111|   -0.506|    67.15%|   0:00:01.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.111|   -0.506|    67.15%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.111|   -0.214|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.111|   -0.214|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.111|   -0.214|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.111|   -0.214|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.000|   -0.000|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
|   0.000|    0.000|    67.16%|   0:00:00.0| 1819.0M|              NA|       NA| NA                                                 |
+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:28.4 real=0:00:28.0 mem=1819.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:28.4 real=0:00:28.0 mem=1819.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:43.2/0:00:43.2 (1.0), totSession cpu/real = 0:18:27.3/0:53:38.1 (0.3), mem = 1799.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:30.6/0:53:41.5 (0.3), mem = 1778.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 67.16
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    67.16%|        -|   0.000|   0.000|   0:00:00.0| 1778.0M|
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    67.16%|        4|   0.000|   0.000|   0:00:24.0| 1816.2M|
|    67.16%|        4|   0.000|   0.000|   0:00:00.0| 1816.2M|
|    67.16%|        1|   0.000|   0.000|   0:00:01.0| 1816.2M|
|    67.16%|        1|   0.000|   0.000|   0:00:00.0| 1816.2M|
|    67.16%|        1|   0.000|   0.000|   0:00:00.0| 1816.2M|
|    67.16%|        0|   0.000|   0.000|   0:00:00.0| 1816.2M|
|    66.98%|      118|  -0.006|  -0.010|   0:00:11.0| 1816.2M|
|    66.64%|      469|   0.000|   0.000|   0:00:13.0| 1816.2M|
|    66.63%|       30|   0.000|   0.000|   0:00:02.0| 1816.2M|
|    66.63%|        2|   0.000|   0.000|   0:00:00.0| 1816.2M|
|    66.63%|        0|   0.000|   0.000|   0:00:00.0| 1816.2M|
|    66.63%|        0|   0.000|   0.000|   0:00:00.0| 1816.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.63
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:55.8) (real = 0:00:55.0) **
*** AreaOpt [finish] : cpu/real = 0:00:52.8/0:00:52.8 (1.0), totSession cpu/real = 0:19:23.4/0:54:34.3 (0.4), mem = 1816.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:56, real=0:00:56, mem=1757.08M, totSessionCpu=0:19:24).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_scan_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1771.96 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.96 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=22632  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 22602 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22602 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.756042e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        39( 0.09%)         6( 0.01%)         1( 0.00%)   ( 0.10%) 
[NR-eGR]  metal3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               40( 0.02%)         6( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.56 seconds, mem = 1779.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:04.9, real=0:00:05.0)***
Iteration  7: Total net bbox = 6.829e+05 (3.34e+05 3.49e+05)
              Est.  stn bbox = 7.967e+05 (3.85e+05 4.12e+05)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 1902.5M
Iteration  8: Total net bbox = 7.056e+05 (3.48e+05 3.58e+05)
              Est.  stn bbox = 8.216e+05 (4.00e+05 4.22e+05)
              cpu = 0:00:13.8 real = 0:00:14.0 mem = 1893.5M
Iteration  9: Total net bbox = 7.277e+05 (3.59e+05 3.69e+05)
              Est.  stn bbox = 8.450e+05 (4.11e+05 4.34e+05)
              cpu = 0:00:27.6 real = 0:00:28.0 mem = 1895.3M
Iteration 10: Total net bbox = 7.929e+05 (3.93e+05 4.00e+05)
              Est.  stn bbox = 9.100e+05 (4.46e+05 4.64e+05)
              cpu = 0:01:23 real = 0:01:23 mem = 1895.1M
Iteration 11: Total net bbox = 7.965e+05 (3.95e+05 4.01e+05)
              Est.  stn bbox = 9.124e+05 (4.48e+05 4.65e+05)
              cpu = 0:00:13.0 real = 0:00:13.0 mem = 1896.8M
Move report: Timing Driven Placement moves 21153 insts, mean move: 15.96 um, max move: 348.66 um
	Max move on inst (FE_OFC619_FE_OFN94_n_logic0): (1127.16, 588.12) --> (1124.85, 934.46)

Finished Incremental Placement (cpu=0:02:30, real=0:02:30, mem=1896.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:21:56 mem=1897.6M) ***
Total net bbox length = 8.278e+05 (4.222e+05 4.056e+05) (ext = 2.037e+04)
Move report: Detail placement moves 21153 insts, mean move: 2.41 um, max move: 48.71 um
	Max move on inst (top_in/U199): (409.65, 486.80) --> (361.46, 487.32)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1907.0MB
Summary Report:
Instances move: 21153 (out of 21153 movable)
Instances flipped: 0
Mean displacement: 2.41 um
Max displacement: 48.71 um (Instance: top_in/U199) (409.647, 486.797) -> (361.46, 487.32)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 7.870e+05 (3.794e+05 4.077e+05) (ext = 2.034e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1907.0MB
*** Finished refinePlace (0:21:58 mem=1907.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1906.96 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.96 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=22632  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 22602 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22602 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.779730e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        10( 0.02%)   ( 0.02%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               10( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.53 seconds, mem = 1907.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1906.96 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1906.96 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1906.96 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1906.96 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1906.96 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1906.96 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 76952
[NR-eGR] metal2  (2V) length: 3.357339e+05um, number of vias: 107352
[NR-eGR] metal3  (3H) length: 3.972101e+05um, number of vias: 7175
[NR-eGR] metal4  (4V) length: 1.378264e+05um, number of vias: 778
[NR-eGR] metal5  (5H) length: 3.888553e+04um, number of vias: 26
[NR-eGR] metal6  (6V) length: 2.182320e+03um, number of vias: 0
[NR-eGR] Total length: 9.118382e+05um, number of vias: 192283
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.921019e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.69 seconds, mem = 1869.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:36, real=0:02:36)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1869.0M)
Extraction called for design 'CHIP' of instances=21456 and nets=22948 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1868.957M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:23, real = 0:06:22, mem = 1369.9M, totSessionCpu=0:22:01 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1798.24)
Total number of fetched objects 22704
End delay calculation. (MEM=1830.55 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1830.55 CPU=0:00:07.8 REAL=0:00:08.0)
Begin: GigaOpt DRV Optimization
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:12.8/0:57:23.4 (0.4), mem = 1830.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   615|   615|     0|     0|    -0.26|    -2.75|       0|       0|       0|  66.63|          |         |
|     0|     0|     0.00|     0|     0|     0.00|    45|    45|     0|     0|    -0.33|    -5.96|    1199|     489|     124|  70.15| 0:00:31.0|  1908.7M|
|     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -0.41|   -11.31|      60|      13|      14|  70.32| 0:00:02.0|  1908.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.41|   -11.17|       3|       0|       1|  70.32| 0:00:01.0|  1908.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:33.9 real=0:00:34.0 mem=1908.7M) ***

*** Starting refinePlace (0:22:55 mem=1908.7M) ***
Total net bbox length = 8.222e+05 (3.967e+05 4.255e+05) (ext = 2.034e+04)
Move report: Detail placement moves 5877 insts, mean move: 1.74 um, max move: 10.62 um
	Max move on inst (top_in/pricing0/mc_core0/inv0/FE_OFC5923_FE_OFN7155_FE_DBTN324_n2452): (676.42, 376.44) --> (682.00, 371.40)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1908.7MB
Summary Report:
Instances move: 5877 (out of 22917 movable)
Instances flipped: 0
Mean displacement: 1.74 um
Max displacement: 10.62 um (Instance: top_in/pricing0/mc_core0/inv0/FE_OFC5923_FE_OFN7155_FE_DBTN324_n2452) (676.42, 376.44) -> (682, 371.4)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: INV4CK
Total net bbox length = 8.272e+05 (4.003e+05 4.269e+05) (ext = 2.034e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1908.7MB
*** Finished refinePlace (0:22:56 mem=1908.7M) ***
*** maximum move = 10.62 um ***
*** Finished re-routing un-routed nets (1908.7M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1908.7M) ***
*** DrvOpt [finish] : cpu/real = 0:00:44.1/0:00:44.0 (1.0), totSession cpu/real = 0:22:57.0/0:58:07.4 (0.4), mem = 1889.6M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.74min real=0.75min mem=1832.6M)                             
------------------------------------------------------------

Setup views included:
 av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.413  | -0.413  | -0.088  |
|           TNS (ns):| -11.173 | -9.920  | -1.253  |
|    Violating Paths:|   122   |   104   |   18    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:20, real = 0:07:19, mem = 1430.7M, totSessionCpu=0:22:58 **
*** Timing NOT met, worst failing slack is -0.413
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:58.2/0:58:08.6 (0.4), mem = 1832.7M
*info: 30 io nets excluded
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 315 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.413 TNS Slack -11.173 Density 70.32
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.088 TNS -1.253; reg2reg* WNS -0.413 TNS -9.920; HEPG WNS -0.413 TNS -9.920; all paths WNS -0.413 TNS -11.173
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  -0.413|   -0.413|  -9.920|  -11.173|    70.32%|   0:00:00.0| 1851.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
|  -0.300|   -0.300|  -8.595|   -9.847|    70.33%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
|  -0.269|   -0.269|  -7.528|   -8.781|    70.33%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|  -0.224|   -0.224|  -4.896|   -6.148|    70.35%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
|  -0.195|   -0.195|  -4.597|   -5.850|    70.36%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
|  -0.161|   -0.161|  -1.210|   -2.463|    70.37%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|  -0.118|   -0.118|  -0.772|   -2.025|    70.38%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xty0/out2_r_reg[11]/D     |
|  -0.055|   -0.088|  -0.448|   -1.701|    70.39%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
|  -0.027|   -0.088|  -0.066|   -1.319|    70.40%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
|   0.015|   -0.088|   0.000|   -1.253|    70.41%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
|   0.055|   -0.088|   0.000|   -1.253|    70.44%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
|   0.055|   -0.088|   0.000|   -1.253|    70.44%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.3 real=0:00:06.0 mem=1889.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  -0.088|   -0.088|  -1.253|   -1.253|    70.44%|   0:00:00.0| 1889.9M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/cf_mat_r_reg[202][8]/RB   |
|   0.038|    0.038|   0.000|    0.000|    70.44%|   0:00:01.0| 1889.9M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
|        |         |        |         |          |            |        |                |         | /D                                                 |
|   0.080|    0.055|   0.000|    0.000|    70.44%|   0:00:00.0| 1889.9M|              NA|       NA| NA                                                 |
|   0.080|    0.055|   0.000|    0.000|    70.44%|   0:00:00.0| 1889.9M|av_scan_mode_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1889.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:07.0 mem=1889.9M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.161 TNS 0.000; reg2reg* WNS 0.055 TNS 0.000; HEPG WNS 0.055 TNS 0.000; all paths WNS 0.055 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 70.44
*** Starting refinePlace (0:23:23 mem=1889.9M) ***
Total net bbox length = 8.277e+05 (4.006e+05 4.271e+05) (ext = 2.034e+04)
Move report: Detail placement moves 230 insts, mean move: 1.34 um, max move: 5.66 um
	Max move on inst (top_in/pricing0/mc_core0/FE_OCPC7396_1_net__0): (591.48, 784.68) --> (592.10, 789.72)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1894.6MB
Summary Report:
Instances move: 230 (out of 22939 movable)
Instances flipped: 0
Mean displacement: 1.34 um
Max displacement: 5.66 um (Instance: top_in/pricing0/mc_core0/FE_OCPC7396_1_net__0) (591.48, 784.68) -> (592.1, 789.72)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
Total net bbox length = 8.278e+05 (4.007e+05 4.271e+05) (ext = 2.034e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1894.6MB
*** Finished refinePlace (0:23:24 mem=1894.6M) ***
*** maximum move = 5.66 um ***
*** Finished re-routing un-routed nets (1894.6M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1894.6M) ***
** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 70.44
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:13.0 mem=1894.6M) ***

*** SetupOpt [finish] : cpu/real = 0:00:27.0/0:00:27.0 (1.0), totSession cpu/real = 0:23:25.2/0:58:35.6 (0.4), mem = 1875.5M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:25.7/0:58:36.1 (0.4), mem = 1847.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.44%|        -|   0.000|   0.000|   0:00:00.0| 1847.6M|
|    70.44%|        0|   0.000|   0.000|   0:00:00.0| 1847.6M|
|    70.01%|      253|  -0.004|  -0.004|   0:00:15.0| 1887.3M|
|    68.93%|      877|   0.000|   0.000|   0:00:14.0| 1887.3M|
|    68.84%|      158|  -0.001|  -0.001|   0:00:02.0| 1887.3M|
|    68.83%|       31|  -0.001|  -0.001|   0:00:01.0| 1887.3M|
|    68.83%|        5|  -0.001|  -0.001|   0:00:00.0| 1887.3M|
|    68.83%|        0|  -0.001|  -0.001|   0:00:00.0| 1887.3M|
|    68.83%|        0|  -0.001|  -0.001|   0:00:00.0| 1887.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 68.83
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:34.3) (real = 0:00:35.0) **
*** Starting refinePlace (0:24:00 mem=1887.3M) ***
Total net bbox length = 8.287e+05 (4.009e+05 4.277e+05) (ext = 2.034e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1887.3MB
Summary Report:
Instances move: 0 (out of 22640 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.287e+05 (4.009e+05 4.277e+05) (ext = 2.034e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1887.3MB
*** Finished refinePlace (0:24:01 mem=1887.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1887.3M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1887.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:35.5/0:00:35.4 (1.0), totSession cpu/real = 0:24:01.2/0:59:11.6 (0.4), mem = 1887.3M
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:36, mem=1830.23M, totSessionCpu=0:24:01).
Begin: GigaOpt postEco DRV Optimization
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:01.8/0:59:12.2 (0.4), mem = 1830.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|    -0.00|    -0.00|       0|       0|       0|  68.83|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       4|       0|       0|  68.83| 0:00:00.0|  1889.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  68.83| 0:00:00.0|  1889.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1889.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:24:06.6/0:59:17.0 (0.4), mem = 1869.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:24:07 mem=1869.9M) ***
Move report: Detail placement moves 8 insts, mean move: 3.52 um, max move: 8.76 um
	Max move on inst (top_in/pricing0/mc_core0/inv0/U4510): (543.74, 391.56) --> (540.02, 386.52)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1869.9MB
Summary Report:
Instances move: 8 (out of 22644 movable)
Instances flipped: 0
Mean displacement: 3.52 um
Max displacement: 8.76 um (Instance: top_in/pricing0/mc_core0/inv0/U4510) (543.74, 391.56) -> (540.02, 386.52)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1869.9MB
*** Finished refinePlace (0:24:08 mem=1869.9M) ***
GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.001 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:08.6/0:59:19.0 (0.4), mem = 1869.9M
*info: 30 io nets excluded
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 316 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 68.83
OptDebug: Start of Optimizer TNS Pass: default* WNS 0.099 TNS 0.000; reg2reg* WNS -0.001 TNS -0.001; HEPG WNS -0.001 TNS -0.001; all paths WNS -0.001 TNS -0.001
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  -0.001|   -0.001|  -0.001|   -0.001|    68.83%|   0:00:00.0| 1889.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|  -0.001|   -0.001|  -0.001|   -0.001|    68.83%|   0:00:00.0| 1889.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1889.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1889.0M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS 0.099 TNS 0.000; reg2reg* WNS -0.001 TNS -0.001; HEPG WNS -0.001 TNS -0.001; all paths WNS -0.001 TNS -0.001
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1889.0M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 0:24:20.5/0:59:30.9 (0.4), mem = 1869.9M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_scan_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CHIP' of instances=22947 and nets=24435 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1797.262M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1820.18 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1820.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=24119  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 24089 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 24089 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.968630e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        19( 0.04%)   ( 0.04%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               21( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.57 sec, Curr Mem: 1828.40 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1818.4)
Total number of fetched objects 24191
End delay calculation. (MEM=1850.72 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1850.72 CPU=0:00:09.9 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=0:24:36 mem=1850.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:58, real = 0:08:57, mem = 1431.7M, totSessionCpu=0:24:36 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.099  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.831%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:01, real = 0:09:01, mem = 1433.2M, totSessionCpu=0:24:39 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:09:01, real = 0:09:02, mem = 1755.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1493.8M, totSessionCpu=0:26:37 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -fixTran                                 true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.8
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             none
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_max_density              0.7
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1492.5M, totSessionCpu=0:26:37 **
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1496.6M, totSessionCpu=0:26:42 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1781.53 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1794.41 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=24119  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 24089 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 24089 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 9.007538e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        15( 0.03%)   ( 0.03%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               17( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1802.63 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1802.63 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1802.63 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1802.63 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1802.63 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1802.63 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79945
[NR-eGR] metal2  (2V) length: 3.345049e+05um, number of vias: 111034
[NR-eGR] metal3  (3H) length: 4.078714e+05um, number of vias: 7844
[NR-eGR] metal4  (4V) length: 1.490790e+05um, number of vias: 896
[NR-eGR] metal5  (5H) length: 4.205214e+04um, number of vias: 34
[NR-eGR] metal6  (6V) length: 3.849440e+03um, number of vias: 0
[NR-eGR] Total length: 9.373569e+05um, number of vias: 199753
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.167307e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.49 sec, Curr Mem: 1755.00 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=22947 and nets=24435 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1750.004M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1761.51)
Total number of fetched objects 24191
End delay calculation. (MEM=1793.83 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1793.83 CPU=0:00:10.1 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:27:02 mem=1793.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.057  |
|           TNS (ns):| -3.194  |
|    Violating Paths:|   177   |
|          All Paths:|  7260   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.831%
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1472.7M, totSessionCpu=0:27:03 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1766.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1766.1M) ***
The useful skew maximum allowed delay set by user is: 1

Optimization is working on the following views:
  Setup views: av_scan_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:07.5/1:16:36.0 (0.4), mem = 1766.1M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:27:14.0/1:16:42.5 (0.4), mem = 1882.3M
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:17.9/1:16:46.4 (0.4), mem = 1846.4M
Reclaim Optimization WNS Slack -0.057  TNS Slack -3.195 Density 68.83
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.83%|        -|  -0.057|  -3.195|   0:00:00.0| 1846.4M|
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    68.83%|        7|  -0.057|  -3.188|   0:00:20.0| 1884.5M|
|    68.83%|        2|  -0.057|  -3.218|   0:00:00.0| 1884.5M|
|    68.83%|        1|  -0.057|  -3.222|   0:00:00.0| 1884.5M|
|    68.81%|       17|  -0.057|  -3.222|   0:00:12.0| 1884.5M|
|    68.79%|       30|  -0.054|  -3.221|   0:00:02.0| 1884.5M|
|    68.79%|        6|  -0.054|  -3.221|   0:00:00.0| 1884.5M|
|    68.79%|        0|  -0.054|  -3.221|   0:00:00.0| 1884.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.054  TNS Slack -3.221 Density 68.79
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:39.4) (real = 0:00:39.0) **
*** AreaOpt [finish] : cpu/real = 0:00:35.7/0:00:35.7 (1.0), totSession cpu/real = 0:27:53.6/1:17:22.1 (0.4), mem = 1884.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=1825.44M, totSessionCpu=0:27:54).

Active setup views:
 av_scan_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:54.9/1:17:23.4 (0.4), mem = 1825.4M
*info: 30 io nets excluded
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 316 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.054  TNS Slack -3.221 
+--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  -0.054|  -3.221|    68.79%|   0:00:00.0| 1846.5M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/cf_mat_r_reg[60][1]/D     |
|  -0.053|  -0.833|    68.53%|   0:00:05.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|  -0.053|  -0.833|    68.53%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|  -0.053|  -0.833|    68.53%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|  -0.053|  -0.105|    68.54%|   0:00:01.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|  -0.040|  -0.070|    68.54%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|  -0.040|  -0.070|    68.54%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|  -0.040|  -0.070|    68.54%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
|   0.000|   0.000|    68.54%|   0:00:00.0| 1892.7M|              NA|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=1892.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=1892.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:21.9/0:00:21.9 (1.0), totSession cpu/real = 0:28:16.8/1:17:45.3 (0.4), mem = 1873.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:20.4/1:17:48.8 (0.4), mem = 1854.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.54
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.54%|        -|   0.000|   0.000|   0:00:00.0| 1854.7M|
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    68.54%|       11|   0.000|   0.000|   0:00:19.0| 1894.4M|
|    68.53%|        9|   0.000|   0.000|   0:00:01.0| 1894.4M|
|    68.53%|        5|   0.000|   0.000|   0:00:01.0| 1894.4M|
|    68.53%|        4|   0.000|   0.000|   0:00:00.0| 1894.4M|
|    68.53%|        3|   0.000|   0.000|   0:00:01.0| 1894.4M|
|    68.53%|        0|   0.000|   0.000|   0:00:00.0| 1894.4M|
|    68.35%|       96|  -0.017|  -0.020|   0:00:13.0| 1894.4M|
|    68.23%|      204|  -0.000|  -0.000|   0:00:06.0| 1894.4M|
|    68.22%|       14|  -0.000|  -0.000|   0:00:01.0| 1894.4M|
|    68.22%|        1|  -0.000|  -0.000|   0:00:00.0| 1894.4M|
|    68.22%|        0|  -0.000|  -0.000|   0:00:00.0| 1894.4M|
|    68.22%|        0|  -0.000|  -0.000|   0:00:00.0| 1894.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 68.22
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:47.2) (real = 0:00:47.0) **
*** AreaOpt [finish] : cpu/real = 0:00:44.1/0:00:44.1 (1.0), totSession cpu/real = 0:29:04.4/1:18:32.9 (0.4), mem = 1894.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:47, mem=1834.30M, totSessionCpu=0:29:05).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_scan_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1849.18 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1849.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=23840  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 23810 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 23810 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.973569e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        17( 0.04%)   ( 0.04%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               17( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.58 seconds, mem = 1857.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:05.0, real=0:00:05.0)***
Iteration  7: Total net bbox = 7.084e+05 (3.46e+05 3.62e+05)
              Est.  stn bbox = 7.861e+05 (3.82e+05 4.04e+05)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 1937.1M
Iteration  8: Total net bbox = 7.307e+05 (3.60e+05 3.71e+05)
              Est.  stn bbox = 8.105e+05 (3.97e+05 4.14e+05)
              cpu = 0:00:13.4 real = 0:00:14.0 mem = 1927.1M
Iteration  9: Total net bbox = 7.528e+05 (3.70e+05 3.83e+05)
              Est.  stn bbox = 8.340e+05 (4.08e+05 4.26e+05)
              cpu = 0:00:32.0 real = 0:00:32.0 mem = 1929.0M
Iteration 10: Total net bbox = 8.149e+05 (4.03e+05 4.12e+05)
              Est.  stn bbox = 8.961e+05 (4.41e+05 4.55e+05)
              cpu = 0:01:43 real = 0:01:43 mem = 1930.9M
Iteration 11: Total net bbox = 8.212e+05 (4.07e+05 4.15e+05)
              Est.  stn bbox = 9.020e+05 (4.45e+05 4.57e+05)
              cpu = 0:00:18.6 real = 0:00:19.0 mem = 1933.1M
Move report: Timing Driven Placement moves 22365 insts, mean move: 11.91 um, max move: 244.00 um
	Max move on inst (top_in/pricing0/mc_core0/FE_OFC7730_n6413): (1003.16, 764.52) --> (1061.16, 950.51)

Finished Incremental Placement (cpu=0:03:00, real=0:03:01, mem=1933.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:32:07 mem=1933.8M) ***
Total net bbox length = 8.521e+05 (4.332e+05 4.188e+05) (ext = 2.058e+04)
Move report: Detail placement moves 22365 insts, mean move: 2.34 um, max move: 40.64 um
	Max move on inst (top_in/U199): (444.16, 543.48) --> (404.24, 542.76)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1933.8MB
Summary Report:
Instances move: 22365 (out of 22365 movable)
Instances flipped: 0
Mean displacement: 2.34 um
Max displacement: 40.64 um (Instance: top_in/U199) (444.161, 543.482) -> (404.24, 542.76)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 8.107e+05 (3.887e+05 4.220e+05) (ext = 2.056e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1933.8MB
*** Finished refinePlace (0:32:10 mem=1933.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1933.82 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=23840  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 23810 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 23810 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.852760e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.57 seconds, mem = 1933.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1933.82 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1933.82 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1933.82 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1933.82 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1933.82 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1933.82 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79353
[NR-eGR] metal2  (2V) length: 3.355218e+05um, number of vias: 109354
[NR-eGR] metal3  (3H) length: 3.954818e+05um, number of vias: 7344
[NR-eGR] metal4  (4V) length: 1.467404e+05um, number of vias: 805
[NR-eGR] metal5  (5H) length: 4.066223e+04um, number of vias: 19
[NR-eGR] metal6  (6V) length: 1.475600e+03um, number of vias: 0
[NR-eGR] Total length: 9.198819e+05um, number of vias: 196875
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.882203e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.71 seconds, mem = 1898.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:03:06, real=0:03:06)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1898.8M)
Extraction called for design 'CHIP' of instances=22668 and nets=24158 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1898.824M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:35, real = 0:05:35, mem = 1422.6M, totSessionCpu=0:32:12 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1831.29)
Total number of fetched objects 23912
End delay calculation. (MEM=1863.61 CPU=0:00:06.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1863.61 CPU=0:00:08.0 REAL=0:00:08.0)
Begin: GigaOpt DRV Optimization
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:24.2/1:21:53.3 (0.4), mem = 1863.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   129|   129|     0|     0|    -0.17|    -0.70|       0|       0|       0|  68.22|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -0.17|    -1.20|     218|      92|      20|  68.81| 0:00:07.0|  1914.7M|
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|    -0.17|    -1.78|       3|       0|       1|  68.82| 0:00:00.0|  1914.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.21|    -2.13|       1|       0|       0|  68.82| 0:00:00.0|  1914.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:07.4 real=0:00:07.0 mem=1914.7M) ***

*** Starting refinePlace (0:32:40 mem=1914.7M) ***
Total net bbox length = 8.163e+05 (3.915e+05 4.248e+05) (ext = 2.056e+04)
Move report: Detail placement moves 1152 insts, mean move: 1.37 um, max move: 10.62 um
	Max move on inst (top_in/pricing0/mc_core0/U3778): (590.24, 880.44) --> (595.82, 875.40)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1917.8MB
Summary Report:
Instances move: 1152 (out of 22679 movable)
Instances flipped: 0
Mean displacement: 1.37 um
Max displacement: 10.62 um (Instance: top_in/pricing0/mc_core0/U3778) (590.24, 880.44) -> (595.82, 875.4)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AOI22S
Total net bbox length = 8.169e+05 (3.920e+05 4.250e+05) (ext = 2.056e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1917.8MB
*** Finished refinePlace (0:32:41 mem=1917.8M) ***
*** maximum move = 10.62 um ***
*** Finished re-routing un-routed nets (1917.8M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1917.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:17.6/0:00:17.5 (1.0), totSession cpu/real = 0:32:41.8/1:22:10.8 (0.4), mem = 1898.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.29min real=0.30min mem=1852.7M)                             
------------------------------------------------------------

Setup views included:
 av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.213  | -0.213  |  0.080  |
|           TNS (ns):| -2.129  | -2.129  |  0.000  |
|    Violating Paths:|   27    |   27    |    0    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.817%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:06, real = 0:06:06, mem = 1481.1M, totSessionCpu=0:32:43 **
*** Timing NOT met, worst failing slack is -0.213
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:43.0/1:22:12.0 (0.4), mem = 1852.7M
*info: 30 io nets excluded
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 318 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.213 TNS Slack -2.130 Density 68.82
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 0.080 TNS 0.000; reg2reg* WNS -0.213 TNS -2.130; HEPG WNS -0.213 TNS -2.130; all paths WNS -0.213 TNS -2.130
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
|  -0.213|   -0.213|  -2.130|   -2.130|    68.82%|   0:00:00.0| 1871.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/cf_mat_r_reg[122][1]/D    |
|  -0.173|   -0.173|  -1.703|   -1.703|    68.82%|   0:00:00.0| 1910.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xty0/out2_r_reg[11]/D     |
|  -0.161|   -0.161|  -1.640|   -1.640|    68.83%|   0:00:01.0| 1910.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.134|   -0.134|  -1.549|   -1.549|    68.83%|   0:00:00.0| 1910.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/cf_mat_r_reg[122][2]/D    |
|  -0.075|   -0.075|  -0.419|   -0.419|    68.84%|   0:00:00.0| 1910.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
|  -0.045|   -0.045|  -0.286|   -0.286|    68.85%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
|  -0.016|   -0.016|  -0.044|   -0.044|    68.86%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xty0/out2_r_reg[11]/D     |
|   0.012|    0.012|   0.000|    0.000|    68.87%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[17]/D    |
|   0.040|    0.040|   0.000|    0.000|    68.89%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
|   0.068|    0.068|   0.000|    0.000|    68.90%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
|   0.068|    0.068|   0.000|    0.000|    68.90%|   0:00:00.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=1918.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:06.0 mem=1918.0M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.080 TNS 0.000; reg2reg* WNS 0.068 TNS 0.000; HEPG WNS 0.068 TNS 0.000; all paths WNS 0.068 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 68.90
*** Starting refinePlace (0:33:07 mem=1918.0M) ***
Total net bbox length = 8.172e+05 (3.921e+05 4.250e+05) (ext = 2.056e+04)
Move report: Detail placement moves 149 insts, mean move: 1.39 um, max move: 6.90 um
	Max move on inst (top_in/pricing0/mc_core0/FE_RC_265_0): (322.40, 693.96) --> (320.54, 688.92)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1922.7MB
Summary Report:
Instances move: 149 (out of 22695 movable)
Instances flipped: 0
Mean displacement: 1.39 um
Max displacement: 6.90 um (Instance: top_in/pricing0/mc_core0/FE_RC_265_0) (322.4, 693.96) -> (320.54, 688.92)
	Length: 10 sites, height: 1 rows, site name: core_5040, cell type: MAO222T
Total net bbox length = 8.173e+05 (3.922e+05 4.250e+05) (ext = 2.056e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 1922.7MB
*** Finished refinePlace (0:33:08 mem=1922.7M) ***
*** maximum move = 6.90 um ***
*** Finished re-routing un-routed nets (1922.7M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1922.7M) ***
** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 68.90
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.5 real=0:00:11.0 mem=1922.7M) ***

*** SetupOpt [finish] : cpu/real = 0:00:26.2/0:00:26.2 (1.0), totSession cpu/real = 0:33:09.2/1:22:38.2 (0.4), mem = 1903.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:33:09.7/1:22:38.7 (0.4), mem = 1879.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.90
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.90%|        -|   0.000|   0.000|   0:00:00.0| 1879.7M|
|    68.90%|        0|   0.000|   0.000|   0:00:01.0| 1879.7M|
|    68.79%|       80|  -0.001|  -0.001|   0:00:13.0| 1917.8M|
|    68.55%|      313|   0.000|   0.000|   0:00:09.0| 1917.8M|
|    68.54%|       32|   0.000|   0.000|   0:00:01.0| 1917.8M|
|    68.54%|        5|   0.000|   0.000|   0:00:00.0| 1917.8M|
|    68.54%|        0|   0.000|   0.000|   0:00:00.0| 1917.8M|
|    68.54%|        0|   0.000|   0.000|   0:00:00.0| 1917.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.54
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:25.3) (real = 0:00:25.0) **
*** Starting refinePlace (0:33:35 mem=1917.8M) ***
Total net bbox length = 8.180e+05 (3.926e+05 4.254e+05) (ext = 2.056e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1917.8MB
Summary Report:
Instances move: 0 (out of 22601 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.180e+05 (3.926e+05 4.254e+05) (ext = 2.056e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1917.8MB
*** Finished refinePlace (0:33:36 mem=1917.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1917.8M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1917.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:26.6/0:00:26.6 (1.0), totSession cpu/real = 0:33:36.3/1:23:05.3 (0.4), mem = 1917.8M
End: Area Reclaim Optimization (cpu=0:00:27, real=0:00:26, mem=1860.73M, totSessionCpu=0:33:36).
Begin: GigaOpt postEco DRV Optimization
Info: 14 top-level, potential tri-state nets excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:33:36.7/1:23:05.7 (0.4), mem = 1860.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.00|     0.00|       0|       0|       0|  68.54|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       2|       0|       0|  68.54| 0:00:01.0|  1919.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  68.54| 0:00:00.0|  1919.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1919.5M) ***

*** Starting refinePlace (0:33:42 mem=1919.5M) ***
Total net bbox length = 8.180e+05 (3.926e+05 4.254e+05) (ext = 2.056e+04)
Move report: Detail placement moves 6 insts, mean move: 2.61 um, max move: 6.28 um
	Max move on inst (top_in/pricing0/mc_core0/xtx0/U208): (274.04, 668.76) --> (275.28, 663.72)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1922.6MB
Summary Report:
Instances move: 6 (out of 22603 movable)
Instances flipped: 0
Mean displacement: 2.61 um
Max displacement: 6.28 um (Instance: top_in/pricing0/mc_core0/xtx0/U208) (274.04, 668.76) -> (275.28, 663.72)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
Total net bbox length = 8.180e+05 (3.926e+05 4.254e+05) (ext = 2.056e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1922.6MB
*** Finished refinePlace (0:33:42 mem=1922.6M) ***
*** maximum move = 6.28 um ***
*** Finished re-routing un-routed nets (1922.6M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1922.6M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:33:42.7/1:23:11.7 (0.4), mem = 1903.5M
End: GigaOpt postEco DRV Optimization

Active setup views:
 av_scan_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CHIP' of instances=22906 and nets=24389 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1828.848M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1851.76 MB )
[NR-eGR] Read 32960 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1851.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2061
[NR-eGR] #PG Blockages       : 32960
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=24071  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 24041 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 24041 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.881841e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.58 sec, Curr Mem: 1859.97 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1849.97)
Total number of fetched objects 24143
End delay calculation. (MEM=1882.29 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1882.29 CPU=0:00:09.7 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:33:58 mem=1882.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:21, real = 0:07:22, mem = 1481.1M, totSessionCpu=0:33:58 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.539%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:24, real = 0:07:26, mem = 1482.6M, totSessionCpu=0:34:01 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:07:25, real = 0:07:26, mem = 1793.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> saveDesign DBS/ultra/placement
#% Begin save design ... (date=05/28 13:16:16, mem=1423.6M)
% Begin Save ccopt configuration ... (date=05/28 13:16:16, mem=1423.6M)
% End Save ccopt configuration ... (date=05/28 13:16:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1423.6M, current mem=1423.6M)
% Begin Save netlist data ... (date=05/28 13:16:16, mem=1423.6M)
Writing Binary DB to DBS/ultra/placement.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 13:16:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1423.6M, current mem=1423.6M)
Saving symbol-table file ...
Saving congestion map file DBS/ultra/placement.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 13:16:17, mem=1423.9M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 13:16:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1423.9M, current mem=1423.9M)
Saving preference file DBS/ultra/placement.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 13:16:17, mem=1424.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 13:16:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=1424.3M, current mem=1424.3M)
Saving PG file DBS/ultra/placement.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sat May 28 13:16:18 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1792.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/28 13:16:18, mem=1424.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/28 13:16:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1424.3M, current mem=1424.3M)
% Begin Save routing data ... (date=05/28 13:16:18, mem=1424.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1792.9M) ***
% End Save routing data ... (date=05/28 13:16:19, total cpu=0:00:00.3, real=0:00:01.0, peak res=1425.5M, current mem=1424.5M)
Saving property file DBS/ultra/placement.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1795.9M) ***
Saving rc congestion map DBS/ultra/placement.dat/CHIP.congmap.gz ...
% Begin Save power constraints data ... (date=05/28 13:16:19, mem=1424.5M)
% End Save power constraints data ... (date=05/28 13:16:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1424.5M, current mem=1424.5M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design placement.dat
#% End save design ... (date=05/28 13:16:26, total cpu=0:00:07.5, real=0:00:10.0, peak res=1425.6M, current mem=1425.6M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 1806.773M, initial mem = 268.250M) ***
*** Message Summary: 1234 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:47:47, real=3:42:18, mem=1806.8M) ---
