Loading plugins phase: Elapsed time ==> 0s.213ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\I2C_Slave_prog.cyprj -d CY8C5868LTI-LP039 -s C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.112ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.178ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  I2C_Slave_prog.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\I2C_Slave_prog.cyprj -dcpsoc3 I2C_Slave_prog.v -verilog
======================================================================

======================================================================
Compiling:  I2C_Slave_prog.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\I2C_Slave_prog.cyprj -dcpsoc3 I2C_Slave_prog.v -verilog
======================================================================

======================================================================
Compiling:  I2C_Slave_prog.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\I2C_Slave_prog.cyprj -dcpsoc3 -verilog I2C_Slave_prog.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Nov 19 14:56:09 2016


======================================================================
Compiling:  I2C_Slave_prog.v
Program  :   vpp
Options  :    -yv2 -q10 I2C_Slave_prog.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Nov 19 14:56:09 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'I2C_Slave_prog.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  I2C_Slave_prog.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\I2C_Slave_prog.cyprj -dcpsoc3 -verilog I2C_Slave_prog.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Nov 19 14:56:09 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\codegentemp\I2C_Slave_prog.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\codegentemp\I2C_Slave_prog.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  I2C_Slave_prog.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\I2C_Slave_prog.cyprj -dcpsoc3 -verilog I2C_Slave_prog.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Nov 19 14:56:09 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\codegentemp\I2C_Slave_prog.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\codegentemp\I2C_Slave_prog.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\State:Net_1\
	\State:Net_2\
	\State:Net_3\
	\State:Net_4\
	\State:Net_5\
	\State:Net_6\
	\State:Net_7\
	\State:Net_9\
	\State:Net_10\
	\State:Net_11\
	\State:Net_12\
	\State:Net_13\
	\State:Net_14\
	\I2CS:udb_clk\
	Net_25
	\I2CS:Net_973\
	Net_26
	\I2CS:Net_974\
	\I2CS:timeout_clk\
	Net_31
	\I2CS:Net_975\
	Net_29
	Net_30
	Net_34
	Net_35
	Net_36
	Net_37
	\State_1:Net_1\
	\State_1:Net_2\
	\State_1:Net_3\
	\State_1:Net_4\
	\State_1:Net_5\
	\State_1:Net_6\
	\State_1:Net_7\
	\State_1:Net_9\
	\State_1:Net_10\
	\State_1:Net_11\
	\State_1:Net_12\
	\State_1:Net_13\
	\State_1:Net_14\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	Net_1014
	Net_1015
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1022
	Net_1016
	Net_1013
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 175 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \State:Forward_d1_load\ to \State:Forward_d0_load\
Aliasing \State:Forward_f0_load\ to \State:Forward_d0_load\
Aliasing \State:Forward_f1_load\ to \State:Forward_d0_load\
Aliasing \State:Forward_route_si\ to \State:Forward_d0_load\
Aliasing \State:Forward_route_ci\ to \State:Forward_d0_load\
Aliasing \State:Forward_select_2\ to \State:Forward_d0_load\
Aliasing \State:Pos_d0_load\ to \State:Forward_d0_load\
Aliasing \State:Pos_d1_load\ to \State:Forward_d0_load\
Aliasing \State:Pos_f0_load\ to \State:Forward_d0_load\
Aliasing \State:Pos_f1_load\ to \State:Forward_d0_load\
Aliasing \State:Pos_route_si\ to \State:Forward_d0_load\
Aliasing \State:Pos_route_ci\ to \State:Forward_d0_load\
Aliasing \State:Pos_select_0\ to \State:Forward_select_0\
Aliasing zero to \State:Forward_d0_load\
Aliasing \State:CtrlReg_Run:rst\ to \State:Forward_d0_load\
Aliasing \State:CtrlReg_Dir:clk\ to \State:CtrlReg_Run:clk\
Aliasing \State:CtrlReg_Dir:rst\ to \State:Forward_d0_load\
Aliasing one to tmpOE__SDA_1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__SDA_1_net_0
Aliasing \I2CS:Net_969\ to tmpOE__SDA_1_net_0
Aliasing \I2CS:Net_968\ to tmpOE__SDA_1_net_0
Aliasing tmpOE__A_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__B_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__C_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__D_net_0 to tmpOE__SDA_1_net_0
Aliasing \State_1:Forward_d0_load\ to \State:Forward_d0_load\
Aliasing \State_1:Forward_d1_load\ to \State:Forward_d0_load\
Aliasing \State_1:Forward_f0_load\ to \State:Forward_d0_load\
Aliasing \State_1:Forward_f1_load\ to \State:Forward_d0_load\
Aliasing \State_1:Forward_route_si\ to \State:Forward_d0_load\
Aliasing \State_1:Forward_route_ci\ to \State:Forward_d0_load\
Aliasing \State_1:Forward_select_2\ to \State:Forward_d0_load\
Aliasing \State_1:Pos_d0_load\ to \State:Forward_d0_load\
Aliasing \State_1:Pos_d1_load\ to \State:Forward_d0_load\
Aliasing \State_1:Pos_f0_load\ to \State:Forward_d0_load\
Aliasing \State_1:Pos_f1_load\ to \State:Forward_d0_load\
Aliasing \State_1:Pos_route_si\ to \State:Forward_d0_load\
Aliasing \State_1:Pos_route_ci\ to \State:Forward_d0_load\
Aliasing \State_1:Pos_select_0\ to \State_1:Forward_select_0\
Aliasing \State_1:CtrlReg_Run:clk\ to \State:CtrlReg_Run:clk\
Aliasing \State_1:CtrlReg_Run:rst\ to \State:Forward_d0_load\
Aliasing \State_1:CtrlReg_Dir:clk\ to \State:CtrlReg_Run:clk\
Aliasing \State_1:CtrlReg_Dir:rst\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:hwCapture\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__SDA_1_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__SDA_1_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:reset\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:status_6\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:status_4\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:pwm_temp\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_1_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__SDA_1_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to \State:Forward_d0_load\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SDA_1_net_0
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Rhs of wire Net_2[0] = \State:Out_A\[1]
Removing Rhs of wire Net_3[2] = \State:Out_B\[3]
Removing Rhs of wire Net_4[4] = \State:Out_C\[5]
Removing Rhs of wire Net_5[6] = \State:Out_D\[7]
Removing Lhs of wire \State:Forward_d1_load\[9] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Forward_f0_load\[10] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Forward_f1_load\[11] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Forward_route_si\[12] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Forward_route_ci\[13] = \State:Forward_d0_load\[8]
Removing Rhs of wire \State:Forward_select_0\[14] = \State:Run_cnt\[15]
Removing Rhs of wire \State:Forward_select_0\[14] = \State:CtrlReg_Run:control_out_0\[101]
Removing Rhs of wire \State:Forward_select_0\[14] = \State:CtrlReg_Run:control_0\[124]
Removing Rhs of wire \State:Forward_select_1\[16] = \State:zero\[17]
Removing Lhs of wire \State:Forward_select_2\[18] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Pos_d0_load\[19] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Pos_d1_load\[20] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Pos_f0_load\[21] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Pos_f1_load\[22] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Pos_route_si\[23] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Pos_route_ci\[24] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:Pos_select_0\[25] = \State:Forward_select_0\[14]
Removing Rhs of wire \State:Pos_select_1\[26] = \State:Forw\[27]
Removing Rhs of wire \State:Pos_select_1\[26] = \State:CtrlReg_Dir:control_out_0\[127]
Removing Rhs of wire \State:Pos_select_1\[26] = \State:CtrlReg_Dir:control_0\[149]
Removing Rhs of wire \State:Pos_select_2\[28] = \State:Backw\[29]
Removing Rhs of wire \State:Pos_select_2\[28] = \State:CtrlReg_Dir:control_out_1\[128]
Removing Rhs of wire \State:Pos_select_2\[28] = \State:CtrlReg_Dir:control_1\[148]
Removing Rhs of wire zero[31] = \State:Forward_d0_load\[8]
Removing Lhs of wire \State:CtrlReg_Run:clk\[99] = Net_1[32]
Removing Lhs of wire \State:CtrlReg_Run:rst\[100] = zero[31]
Removing Lhs of wire \State:CtrlReg_Dir:clk\[125] = Net_1[32]
Removing Lhs of wire \State:CtrlReg_Dir:rst\[126] = zero[31]
Removing Lhs of wire one[156] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire tmpOE__SCL_1_net_0[159] = tmpOE__SDA_1_net_0[152]
Removing Rhs of wire \I2CS:sda_x_wire\[164] = \I2CS:Net_643_1\[165]
Removing Rhs of wire \I2CS:Net_697\[167] = \I2CS:Net_643_2\[173]
Removing Rhs of wire \I2CS:Net_1109_0\[170] = \I2CS:scl_yfb\[183]
Removing Rhs of wire \I2CS:Net_1109_1\[171] = \I2CS:sda_yfb\[184]
Removing Lhs of wire \I2CS:scl_x_wire\[174] = \I2CS:Net_643_0\[172]
Removing Lhs of wire \I2CS:Net_969\[175] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \I2CS:Net_968\[176] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \I2CS:tmpOE__Bufoe_scl_net_0\[186] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \I2CS:tmpOE__Bufoe_sda_net_0\[188] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire tmpOE__A_net_0[195] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire tmpOE__B_net_0[201] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire tmpOE__C_net_0[207] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire tmpOE__D_net_0[213] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \State_1:Forward_d0_load\[226] = zero[31]
Removing Lhs of wire \State_1:Forward_d1_load\[227] = zero[31]
Removing Lhs of wire \State_1:Forward_f0_load\[228] = zero[31]
Removing Lhs of wire \State_1:Forward_f1_load\[229] = zero[31]
Removing Lhs of wire \State_1:Forward_route_si\[230] = zero[31]
Removing Lhs of wire \State_1:Forward_route_ci\[231] = zero[31]
Removing Rhs of wire \State_1:Forward_select_0\[232] = \State_1:Run_cnt\[233]
Removing Rhs of wire \State_1:Forward_select_0\[232] = \State_1:CtrlReg_Run:control_out_0\[317]
Removing Rhs of wire \State_1:Forward_select_0\[232] = \State_1:CtrlReg_Run:control_0\[340]
Removing Rhs of wire \State_1:Forward_select_1\[234] = \State_1:zero\[235]
Removing Lhs of wire \State_1:Forward_select_2\[236] = zero[31]
Removing Lhs of wire \State_1:Pos_d0_load\[237] = zero[31]
Removing Lhs of wire \State_1:Pos_d1_load\[238] = zero[31]
Removing Lhs of wire \State_1:Pos_f0_load\[239] = zero[31]
Removing Lhs of wire \State_1:Pos_f1_load\[240] = zero[31]
Removing Lhs of wire \State_1:Pos_route_si\[241] = zero[31]
Removing Lhs of wire \State_1:Pos_route_ci\[242] = zero[31]
Removing Lhs of wire \State_1:Pos_select_0\[243] = \State_1:Forward_select_0\[232]
Removing Rhs of wire \State_1:Pos_select_1\[244] = \State_1:Forw\[245]
Removing Rhs of wire \State_1:Pos_select_1\[244] = \State_1:CtrlReg_Dir:control_out_0\[343]
Removing Rhs of wire \State_1:Pos_select_1\[244] = \State_1:CtrlReg_Dir:control_0\[365]
Removing Rhs of wire \State_1:Pos_select_2\[246] = \State_1:Backw\[247]
Removing Rhs of wire \State_1:Pos_select_2\[246] = \State_1:CtrlReg_Dir:control_out_1\[344]
Removing Rhs of wire \State_1:Pos_select_2\[246] = \State_1:CtrlReg_Dir:control_1\[364]
Removing Lhs of wire \State_1:CtrlReg_Run:clk\[315] = Net_1[32]
Removing Lhs of wire \State_1:CtrlReg_Run:rst\[316] = zero[31]
Removing Lhs of wire \State_1:CtrlReg_Dir:clk\[341] = Net_1[32]
Removing Lhs of wire \State_1:CtrlReg_Dir:rst\[342] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[379] = \PWM_1:PWMUDB:control_7\[371]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[389] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[390] = \PWM_1:PWMUDB:control_7\[371]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[394] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[396] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[397] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[398] = \PWM_1:PWMUDB:runmode_enable\[395]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[402] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[403] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[404] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[405] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[408] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[412] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[653]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[414] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[654]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[415] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[416] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[417] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[418] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[421] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[422] = zero[31]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[423] = \PWM_1:PWMUDB:final_kill_reg\[438]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[424] = zero[31]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[425] = \PWM_1:PWMUDB:fifo_full\[445]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[427] = \PWM_1:PWMUDB:cmp2_status_reg\[437]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[428] = \PWM_1:PWMUDB:cmp1_status_reg\[436]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[439] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[440] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[441] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[442] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[443] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[444] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[446] = \PWM_1:PWMUDB:tc_i\[400]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[447] = \PWM_1:PWMUDB:runmode_enable\[395]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[448] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[481] = \PWM_1:PWMUDB:cmp1_less\[452]
Removing Lhs of wire \PWM_1:PWMUDB:compare2\[482] = \PWM_1:PWMUDB:cmp2_less\[455]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[494] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[535] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[536] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[537] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[538] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[539] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[540] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[541] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[542] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[543] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[544] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[545] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[546] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[547] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[548] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[549] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[550] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[551] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[552] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[553] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[554] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[555] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[556] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[557] = \PWM_1:PWMUDB:MODIN1_1\[558]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[558] = \PWM_1:PWMUDB:dith_count_1\[411]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[559] = \PWM_1:PWMUDB:MODIN1_0\[560]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[560] = \PWM_1:PWMUDB:dith_count_0\[413]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[692] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[693] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[712] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[713] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[714] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[717] = tmpOE__SDA_1_net_0[152]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[720] = \PWM_1:PWMUDB:cmp1\[431]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare2\\D\[721] = \PWM_1:PWMUDB:cmp2\[434]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[722] = \PWM_1:PWMUDB:cmp1_status\[432]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[723] = \PWM_1:PWMUDB:cmp2_status\[435]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[725] = \PWM_1:PWMUDB:pwm_i\[484]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[726] = \PWM_1:PWMUDB:pwm1_i\[486]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[727] = \PWM_1:PWMUDB:pwm2_i\[488]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[728] = \PWM_1:PWMUDB:status_2\[426]

------------------------------------------------------
Aliased 0 equations, 152 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__SDA_1_net_0' (cost = 0):
tmpOE__SDA_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_1:PWMUDB:cmp2\ <= (\PWM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[450] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[484] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[663] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[673] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[683] = zero[31]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[715] = \PWM_1:PWMUDB:control_7\[371]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[724] = zero[31]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\I2C_Slave_prog.cyprj" -dcpsoc3 I2C_Slave_prog.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.963ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Saturday, 19 November 2016 14:56:10
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Retnings og fremdrifts enhed version psoc 5\Retning_psoc_5\I2C_Slave_prog.cydsn\I2C_Slave_prog.cyprj -d CY8C5868LTI-LP039 I2C_Slave_prog.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock I2CS_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=21, Signal=Net_1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2CS:Net_1109_1\ ,
            input => \I2CS:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2CS:Net_1109_0\ ,
            input => \I2CS:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            input => Net_2 ,
            pad => A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            input => Net_3 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C(0)__PA ,
            input => Net_4 ,
            pad => C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(0)__PA ,
            input => Net_5 ,
            pad => D(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\State:StateMachine_2_1\ * !\State:StateMachine_2_0\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=Net_3, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \State:StateMachine_2_1\ * !\State:StateMachine_2_0\
        );
        Output = Net_3 (fanout=1)

    MacroCell: Name=Net_4, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\State:StateMachine_2_1\ * \State:StateMachine_2_0\
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=Net_5, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \State:StateMachine_2_1\ * \State:StateMachine_2_0\
        );
        Output = Net_5 (fanout=1)

    MacroCell: Name=\State:StateMachine_2_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\State:Forward_select_1\ * !\State:Pos_select_1\ * 
              \State:Pos_select_2\ * !\State:StateMachine_2_0\
            + !\State:Forward_select_1\ * \State:Pos_select_1\ * 
              \State:StateMachine_2_0\
        );
        Output = \State:StateMachine_2_1\ (fanout=4)

    MacroCell: Name=\State:StateMachine_2_0\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\State:Forward_select_1\ * \State:Pos_select_1\
            + !\State:Forward_select_1\ * \State:Pos_select_2\
        );
        Output = \State:StateMachine_2_0\ (fanout=5)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\State:Forward:u0\
        PORT MAP (
            clock => Net_1 ,
            cs_addr_1 => \State:Forward_select_1\ ,
            cs_addr_0 => \State:Forward_select_0\ ,
            z0_comb => \State:Forward_select_1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000111100000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\State:Pos:u0\
        PORT MAP (
            clock => Net_1 ,
            cs_addr_2 => \State:Pos_select_2\ ,
            cs_addr_1 => \State:Pos_select_1\ ,
            cs_addr_0 => \State:Forward_select_0\ );
        Properties:
        {
            a0_init = "01100100"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000010000001000000000000000000000001000000010000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\State_1:Forward:u0\
        PORT MAP (
            clock => Net_1 ,
            cs_addr_1 => \State_1:Forward_select_1\ ,
            cs_addr_0 => \State_1:Forward_select_0\ ,
            z0_comb => \State_1:Forward_select_1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000111100000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\State_1:Pos:u0\
        PORT MAP (
            clock => Net_1 ,
            cs_addr_2 => \State_1:Pos_select_2\ ,
            cs_addr_1 => \State_1:Pos_select_1\ ,
            cs_addr_0 => \State_1:Forward_select_0\ );
        Properties:
        {
            a0_init = "01100100"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000010000001000000000000000000000001000000010000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_1 => \PWM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\State:CtrlReg_Run:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_1 ,
            control_7 => \State:CtrlReg_Run:control_7\ ,
            control_6 => \State:CtrlReg_Run:control_6\ ,
            control_5 => \State:CtrlReg_Run:control_5\ ,
            control_4 => \State:CtrlReg_Run:control_4\ ,
            control_3 => \State:CtrlReg_Run:control_3\ ,
            control_2 => \State:CtrlReg_Run:control_2\ ,
            control_1 => \State:CtrlReg_Run:control_1\ ,
            control_0 => \State:Forward_select_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\State:CtrlReg_Dir:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_1 ,
            control_7 => \State:CtrlReg_Dir:control_7\ ,
            control_6 => \State:CtrlReg_Dir:control_6\ ,
            control_5 => \State:CtrlReg_Dir:control_5\ ,
            control_4 => \State:CtrlReg_Dir:control_4\ ,
            control_3 => \State:CtrlReg_Dir:control_3\ ,
            control_2 => \State:CtrlReg_Dir:control_2\ ,
            control_1 => \State:Pos_select_2\ ,
            control_0 => \State:Pos_select_1\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000011"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\State_1:CtrlReg_Run:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_1 ,
            control_7 => \State_1:CtrlReg_Run:control_7\ ,
            control_6 => \State_1:CtrlReg_Run:control_6\ ,
            control_5 => \State_1:CtrlReg_Run:control_5\ ,
            control_4 => \State_1:CtrlReg_Run:control_4\ ,
            control_3 => \State_1:CtrlReg_Run:control_3\ ,
            control_2 => \State_1:CtrlReg_Run:control_2\ ,
            control_1 => \State_1:CtrlReg_Run:control_1\ ,
            control_0 => \State_1:Forward_select_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\State_1:CtrlReg_Dir:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_1 ,
            control_7 => \State_1:CtrlReg_Dir:control_7\ ,
            control_6 => \State_1:CtrlReg_Dir:control_6\ ,
            control_5 => \State_1:CtrlReg_Dir:control_5\ ,
            control_4 => \State_1:CtrlReg_Dir:control_4\ ,
            control_3 => \State_1:CtrlReg_Dir:control_3\ ,
            control_2 => \State_1:CtrlReg_Dir:control_2\ ,
            control_1 => \State_1:Pos_select_2\ ,
            control_0 => \State_1:Pos_select_1\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000011"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2CS:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CS:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    9 :   39 :   48 : 18.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   12 :  180 :  192 :  6.25 %
  Unique P-terms              :   14 :  370 :  384 :  3.65 %
  Total P-terms               :   14 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.026ms
Tech Mapping phase: Elapsed time ==> 0s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : A(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : B(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : C(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : D(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.50
                   Pterms :            3.50
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       2.40 :       2.40
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\State:StateMachine_2_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\State:Forward_select_1\ * !\State:Pos_select_1\ * 
              \State:Pos_select_2\ * !\State:StateMachine_2_0\
            + !\State:Forward_select_1\ * \State:Pos_select_1\ * 
              \State:StateMachine_2_0\
        );
        Output = \State:StateMachine_2_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\State:StateMachine_2_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\State:Forward_select_1\ * \State:Pos_select_1\
            + !\State:Forward_select_1\ * \State:Pos_select_2\
        );
        Output = \State:StateMachine_2_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\State:StateMachine_2_1\ * !\State:StateMachine_2_0\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \State:StateMachine_2_1\ * !\State:StateMachine_2_0\
        );
        Output = Net_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_4, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\State:StateMachine_2_1\ * \State:StateMachine_2_0\
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \State:StateMachine_2_1\ * \State:StateMachine_2_0\
        );
        Output = Net_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\State:Pos:u0\
    PORT MAP (
        clock => Net_1 ,
        cs_addr_2 => \State:Pos_select_2\ ,
        cs_addr_1 => \State:Pos_select_1\ ,
        cs_addr_0 => \State:Forward_select_0\ );
    Properties:
    {
        a0_init = "01100100"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000010000001000000000000000000000001000000010000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\State:CtrlReg_Dir:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_1 ,
        control_7 => \State:CtrlReg_Dir:control_7\ ,
        control_6 => \State:CtrlReg_Dir:control_6\ ,
        control_5 => \State:CtrlReg_Dir:control_5\ ,
        control_4 => \State:CtrlReg_Dir:control_4\ ,
        control_3 => \State:CtrlReg_Dir:control_3\ ,
        control_2 => \State:CtrlReg_Dir:control_2\ ,
        control_1 => \State:Pos_select_2\ ,
        control_0 => \State:Pos_select_1\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000011"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
datapathcell: Name =\State_1:Forward:u0\
    PORT MAP (
        clock => Net_1 ,
        cs_addr_1 => \State_1:Forward_select_1\ ,
        cs_addr_0 => \State_1:Forward_select_0\ ,
        z0_comb => \State_1:Forward_select_1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000111100000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\State_1:CtrlReg_Run:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_1 ,
        control_7 => \State_1:CtrlReg_Run:control_7\ ,
        control_6 => \State_1:CtrlReg_Run:control_6\ ,
        control_5 => \State_1:CtrlReg_Run:control_5\ ,
        control_4 => \State_1:CtrlReg_Run:control_4\ ,
        control_3 => \State_1:CtrlReg_Run:control_3\ ,
        control_2 => \State_1:CtrlReg_Run:control_2\ ,
        control_1 => \State_1:CtrlReg_Run:control_1\ ,
        control_0 => \State_1:Forward_select_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_1 => \PWM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
datapathcell: Name =\State:Forward:u0\
    PORT MAP (
        clock => Net_1 ,
        cs_addr_1 => \State:Forward_select_1\ ,
        cs_addr_0 => \State:Forward_select_0\ ,
        z0_comb => \State:Forward_select_1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000111100000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\State:CtrlReg_Run:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_1 ,
        control_7 => \State:CtrlReg_Run:control_7\ ,
        control_6 => \State:CtrlReg_Run:control_6\ ,
        control_5 => \State:CtrlReg_Run:control_5\ ,
        control_4 => \State:CtrlReg_Run:control_4\ ,
        control_3 => \State:CtrlReg_Run:control_3\ ,
        control_2 => \State:CtrlReg_Run:control_2\ ,
        control_1 => \State:CtrlReg_Run:control_1\ ,
        control_0 => \State:Forward_select_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
datapathcell: Name =\State_1:Pos:u0\
    PORT MAP (
        clock => Net_1 ,
        cs_addr_2 => \State_1:Pos_select_2\ ,
        cs_addr_1 => \State_1:Pos_select_1\ ,
        cs_addr_0 => \State_1:Forward_select_0\ );
    Properties:
    {
        a0_init = "01100100"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000010000001000000000000000000000001000000010000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\State_1:CtrlReg_Dir:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_1 ,
        control_7 => \State_1:CtrlReg_Dir:control_7\ ,
        control_6 => \State_1:CtrlReg_Dir:control_6\ ,
        control_5 => \State_1:CtrlReg_Dir:control_5\ ,
        control_4 => \State_1:CtrlReg_Dir:control_4\ ,
        control_3 => \State_1:CtrlReg_Dir:control_3\ ,
        control_2 => \State_1:CtrlReg_Dir:control_2\ ,
        control_1 => \State_1:Pos_select_2\ ,
        control_0 => \State_1:Pos_select_1\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000011"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2CS:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CS:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        input => Net_2 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        input => Net_3 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C(0)__PA ,
        input => Net_4 ,
        pad => C(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(0)__PA ,
        input => Net_5 ,
        pad => D(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2CS:Net_1109_0\ ,
        input => \I2CS:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2CS:Net_1109_1\ ,
        input => \I2CS:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1 ,
            dclk_0 => Net_1_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2CS:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2CS:Net_1109_0\ ,
            sda_in => \I2CS:Net_1109_1\ ,
            scl_out => \I2CS:Net_643_0\ ,
            sda_out => \I2CS:sda_x_wire\ ,
            interrupt => \I2CS:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+---------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     A(0) | In(Net_2)
     |   1 |     * |      NONE |         CMOS_OUT |     B(0) | In(Net_3)
     |   2 |     * |      NONE |         CMOS_OUT |     C(0) | In(Net_4)
     |   3 |     * |      NONE |         CMOS_OUT |     D(0) | In(Net_5)
-----+-----+-------+-----------+------------------+----------+---------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO | SCL_1(0) | FB(\I2CS:Net_1109_0\), In(\I2CS:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | SDA_1(0) | FB(\I2CS:Net_1109_1\), In(\I2CS:sda_x_wire\)
-----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.829ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in I2C_Slave_prog_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.273ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.153ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.070ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.071ms
API generation phase: Elapsed time ==> 1s.637ms
Dependency generation phase: Elapsed time ==> 0s.017ms
Cleanup phase: Elapsed time ==> 0s.001ms
