\hypertarget{union__hw__ftm__fltctrl}{}\section{\+\_\+hw\+\_\+ftm\+\_\+fltctrl Union Reference}
\label{union__hw__ftm__fltctrl}\index{\+\_\+hw\+\_\+ftm\+\_\+fltctrl@{\+\_\+hw\+\_\+ftm\+\_\+fltctrl}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+F\+L\+T\+C\+T\+RL -\/ Fault Control (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+fltctrl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__fltctrl_ac74409c94377b6fa667eab15c80a253a}{}\label{union__hw__ftm__fltctrl_ac74409c94377b6fa667eab15c80a253a}

\item 
struct \hyperlink{struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+fltctrl\+::\+\_\+hw\+\_\+ftm\+\_\+fltctrl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__fltctrl_a42f992ecd9efb75f5f0100d23001023a}{}\label{union__hw__ftm__fltctrl_a42f992ecd9efb75f5f0100d23001023a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+F\+L\+T\+C\+T\+RL -\/ Fault Control (RW) 

Reset value\+: 0x00000000U

This register selects the filter value for the fault inputs, enables the fault inputs and the fault inputs filter. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
