// Seed: 3700272790
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wor id_13,
    input wor id_14,
    output supply0 id_15,
    input wand id_16
);
  wand id_18 = 1;
  wire id_19;
  wire id_20;
  wire module_0;
  wor  id_21 = id_13 == 1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    input  wor  id_2,
    output tri1 id_3,
    output tri1 id_4
);
  wire id_6;
  wire id_7;
  module_0(
      id_1,
      id_4,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_1,
      id_3,
      id_1
  );
  wire id_8;
endmodule
