# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/4_bit_Add_Sub_Unit/4_bit_Add_Sub_Unit.srcs/sources_1/new/ADD_SUB_4bit.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/3_bit_Adder/3_bit_Adder.srcs/sources_1/new/Adder_3bit.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Program_Counter/Program_Counter.srcs/sources_1/imports/new/Counter.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Program_Counter/Program_Counter.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Mux_2_1_3bit/Project_9_2.srcs/sources_1/new/Decoder_1_to_2.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Mux_8_1/Lab9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Mux_8_1/Lab9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/4_bit_Add_Sub_Unit/4_bit_Add_Sub_Unit.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/4_bit_Add_Sub_Unit/4_bit_Add_Sub_Unit.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Instruction_Decoder/Instruction_Decoder.srcs/sources_1/new/ID.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/progam_rom/progam_rom.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Mux_2_1_3bit/Project_9_2.srcs/sources_1/new/MUX_2_1_3bit.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Mux_2_1_4bit/Project_9_3.srcs/sources_1/new/MUX_2_1_4bit.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Mux_8_1/Lab9.srcs/sources_1/new/MUX_8_1_4bit.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Nanoprocessor_Group_11.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/4_bit_Add_Sub_Unit/4_bit_Add_Sub_Unit.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/register_bank/LAB09.srcs/sources_1/imports/sources_1/new/Reg.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/register_bank/LAB09.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Program_Counter/Program_Counter.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/nanoprocessor_with_7_segment_display.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/sim_nanoprocessor_with_7_segment_display.vhd" \

# Do not sort compile order
nosort
