{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759938180104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759938180104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 02:42:59 2025 " "Processing started: Thu Oct 09 02:42:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759938180104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1759938180104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FFT_stream -c FFT_stream " "Command: quartus_sta FFT_stream -c FFT_stream" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1759938180104 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1759938180168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1759938181431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1759938181431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938181463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938181463 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dbq1 " "Entity dcfifo_dbq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1759938182743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1759938182743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1759938182743 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1759938182743 ""}
{ "Info" "ISTA_SDC_FOUND" "FFT_stream.out.sdc " "Reading SDC File: 'FFT_stream.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1759938182791 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938182870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938182870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938182870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938182870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938182870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938182870 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759938182870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938182934 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1759938182934 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1759938182934 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1759938182934 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938182934 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1759938182934 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759938182965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759938183203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759938183203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -60.863 " "Worst-case setup slack is -60.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -60.863           -2145.417 CLOCK_50  " "  -60.863           -2145.417 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.526               0.000 adc_clk  " "   30.526               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  303.148               0.000 AUD_BCLK  " "  303.148               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.613               0.000 i2c_clk  " "49997.613               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938183203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 AUD_BCLK  " "    0.212               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 i2c_clk  " "    0.264               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 adc_clk  " "    0.287               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 CLOCK_50  " "    0.373               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938183252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759938183252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759938183252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.215 " "Worst-case minimum pulse width slack is 9.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.215               0.000 CLOCK_50  " "    9.215               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.877               0.000 adc_clk  " "   25.877               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  161.589               0.000 AUD_BCLK  " "  161.589               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.272               0.000 i2c_clk  " "24999.272               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938183266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938183266 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 103.456 ns " "Worst Case Available Settling Time: 103.456 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938183423 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938183423 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759938183423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759938183471 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759938186535 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938187253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938187253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938187253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938187253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938187253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938187253 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759938187253 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938187253 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1759938187253 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1759938187253 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1759938187253 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938187253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759938187380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759938187380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -61.752 " "Worst-case setup slack is -61.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.752           -2169.391 CLOCK_50  " "  -61.752           -2169.391 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.910               0.000 adc_clk  " "   29.910               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  303.132               0.000 AUD_BCLK  " "  303.132               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.613               0.000 i2c_clk  " "49997.613               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938187380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 AUD_BCLK  " "    0.081               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 i2c_clk  " "    0.242               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 adc_clk  " "    0.257               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 CLOCK_50  " "    0.374               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938187427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759938187427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759938187427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.277 " "Worst-case minimum pulse width slack is 9.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.277               0.000 CLOCK_50  " "    9.277               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.855               0.000 adc_clk  " "   25.855               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  161.560               0.000 AUD_BCLK  " "  161.560               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.228               0.000 i2c_clk  " "24999.228               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938187443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938187443 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 103.474 ns " "Worst Case Available Settling Time: 103.474 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938187601 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938187601 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759938187617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759938187750 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759938191619 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938193014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938193014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938193014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938193014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938193014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938193014 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759938193014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938193016 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1759938193016 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1759938193020 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1759938193020 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938193020 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759938193099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759938193099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.608 " "Worst-case setup slack is -33.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.608           -1198.769 CLOCK_50  " "  -33.608           -1198.769 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.573               0.000 adc_clk  " "   41.573               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  311.275               0.000 AUD_BCLK  " "  311.275               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.670               0.000 i2c_clk  " "49998.670               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938193113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 AUD_BCLK  " "    0.154               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 i2c_clk  " "    0.155               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 adc_clk  " "    0.166               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938193178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759938193178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759938193194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.100 " "Worst-case minimum pulse width slack is 9.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.100               0.000 CLOCK_50  " "    9.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.006               0.000 adc_clk  " "   26.006               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  161.100               0.000 AUD_BCLK  " "  161.100               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.538               0.000 i2c_clk  " "24999.538               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938193206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938193206 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 105.702 ns " "Worst Case Available Settling Time: 105.702 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938193494 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938193494 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759938193512 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938194621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938194621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938194621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938194621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938194621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759938194621 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759938194621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938194621 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1759938194623 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i2c_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1759938194626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: adc_pll_u\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1759938194626 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938194626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759938194712 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759938194712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.533 " "Worst-case setup slack is -31.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.533           -1122.484 CLOCK_50  " "  -31.533           -1122.484 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.267               0.000 adc_clk  " "   42.267               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  312.553               0.000 AUD_BCLK  " "  312.553               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.766               0.000 i2c_clk  " "49998.766               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938194728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.082 " "Worst-case hold slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 AUD_BCLK  " "    0.082               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 i2c_clk  " "    0.140               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 adc_clk  " "    0.150               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CLOCK_50  " "    0.172               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938194809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759938194809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759938194818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.062 " "Worst-case minimum pulse width slack is 9.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.062               0.000 CLOCK_50  " "    9.062               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.006               0.000 adc_clk  " "   26.006               0.000 adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  161.044               0.000 AUD_BCLK  " "  161.044               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.531               0.000 i2c_clk  " "24999.531               0.000 i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759938194826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759938194826 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 105.905 ns " "Worst Case Available Settling Time: 105.905 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759938195092 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759938195092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759938197203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759938197267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5682 " "Peak virtual memory: 5682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759938197559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 09 02:43:17 2025 " "Processing ended: Thu Oct 09 02:43:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759938197559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759938197559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759938197559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1759938197559 ""}
