INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Luis Alfredo/Documents/GitHub/ALUv/Vivado/ALUv.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-311] analyzing module bitwise_and
INFO: [VRFC 10-311] analyzing module bitwise_or
INFO: [VRFC 10-311] analyzing module bitwise_xor
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module left_shift
INFO: [VRFC 10-311] analyzing module right_shift
INFO: [VRFC 10-311] analyzing module multiplicator
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Luis Alfredo/Documents/GitHub/ALUv/Vivado/ALUv.srcs/sim_1/new/ALU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
