 arch	                    circuit	             script_params	                                               vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	 
 timing/k6_N10_40nm.xml	  clock_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/clk.sdc	          0.19	                   	       -1	               -1	            -1	         -1	              -1	            -1	            -1	           -1	        -1	           4	        1	       -1	            -1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  19444	        1	                   4	                    28	                   32	                     2	                   10	                    9	                       4	             4	              16	                 clb	                        auto	         0.01	       20	                     0.02	        0.00	               2.18276	         0	                     0	                     2.18276	                                                        5.1853e-05	                         3.745e-05	              0.00510376	                        0.00383653	            8	               12	                 3	                                       215576	                  215576	                 5503.53	                            343.971	                               0.02	                       0.00947739	                                 0.00714283	                     12	                           3	                                  18	                           18	                                  393	                          124	                        2.18541	              2.18541	                                             0	          0	          0	         0	         6317.10	                       394.819	                          0.00	                  0.000766816	                           0.000650291	               simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                  
 timing/k6_N10_40nm.xml	  clock_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/clk_assign.sdc	   0.16	                   	       -1	               -1	            -1	         -1	              -1	            -1	            -1	           -1	        -1	           4	        1	       -1	            -1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  19444	        1	                   4	                    28	                   32	                     2	                   10	                    9	                       4	             4	              16	                 clb	                        auto	         0.00	       20	                     0.02	        0.00	               2.18276	         0	                     0	                     2.18276	                                                        5.1459e-05	                         3.6979e-05	             0.00493449	                        0.00374888	            8	               12	                 3	                                       215576	                  215576	                 5503.53	                            343.971	                               0.02	                       0.0092595	                                  0.00702382	                     12	                           3	                                  18	                           18	                                  393	                          124	                        2.18541	              2.18541	                                             0	          0	          0	         0	         6317.10	                       394.819	                          0.00	                  0.000743094	                           0.000626948	               simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                  
 timing/k6_N10_40nm.xml	  clock_aliases.blif	  common_-sdc_file_sdc/samples/clock_aliases/counter_clk.sdc	  0.18	                   	       -1	               -1	            -1	         -1	              -1	            -1	            -1	           -1	        -1	           4	        1	       -1	            -1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  19260	        1	                   4	                    28	                   32	                     2	                   10	                    9	                       4	             4	              16	                 clb	                        auto	         0.01	       20	                     0.02	        0.00	               2.18276	         0	                     0	                     2.18276	                                                        5.0942e-05	                         3.6415e-05	             0.0051157	                         0.00391343	            8	               12	                 3	                                       215576	                  215576	                 5503.53	                            343.971	                               0.02	                       0.00941755	                                 0.00717299	                     12	                           3	                                  18	                           18	                                  393	                          124	                        2.18541	              2.18541	                                             0	          0	          0	         0	         6317.10	                       394.819	                          0.00	                  0.000860834	                           0.000743696	               simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                  
