git clone --depth 1 --no-tags https://github.com/AdrianFeng/Stop-Watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46645577
git clone --depth 1 --no-tags https://github.com/khaopod/Mips-in-Verlilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46931804
git clone --depth 1 --no-tags https://github.com/rafalgrm/greenScreenFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46428608
git clone --depth 1 --no-tags https://github.com/Tabrizian/Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46102948
git clone --depth 1 --no-tags https://github.com/mashalm/2stage-pipelined-proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45960657
git clone --depth 1 --no-tags https://github.com/meenuh/integer_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46024422
git clone --depth 1 --no-tags https://github.com/davidabrahams/CompArch-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46010524
git clone --depth 1 --no-tags https://github.com/pedrocolon93/armverilogimplementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43225522
git clone --depth 1 --no-tags https://github.com/roberth188/EMU-Hearing-Assistance-Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42835347
git clone --depth 1 --no-tags https://github.com/gemarela/7_Segment_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41793211
git clone --depth 1 --no-tags https://github.com/zjgsuscie/FPGA_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44713886
git clone --depth 1 --no-tags https://github.com/mafzzz/fpga-smart-home.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44826138
git clone --depth 1 --no-tags https://github.com/wind5027/fpgalearn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45089204
git clone --depth 1 --no-tags https://github.com/johnmgrant/CMPEN417-FINAL-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46522718
git clone --depth 1 --no-tags https://github.com/markoskal2/pipelined-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46482982
git clone --depth 1 --no-tags https://github.com/chaitanyamalaviya/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46841759
git clone --depth 1 --no-tags https://github.com/jtillma3/fpga_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40394031
git clone --depth 1 --no-tags https://github.com/jbottel/verilog-traffic-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40523313
git clone --depth 1 --no-tags https://github.com/pabgo/Cuarto-Proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45747774
git clone --depth 1 --no-tags https://github.com/lavengco/EE108-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47099427
git clone --depth 1 --no-tags https://github.com/MichaelH13/ENGE220Simon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46820282
git clone --depth 1 --no-tags https://github.com/cxhy/mod_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47132094
git clone --depth 1 --no-tags https://github.com/tiagolobocastro/lp805x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47202970
git clone --depth 1 --no-tags https://github.com/HackLinux/Assignment-of-lecture-of-archtecture--using-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46204534
git clone --depth 1 --no-tags https://github.com/lmendezr/TicTacToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46198174
git clone --depth 1 --no-tags https://github.com/taldotyl/ELEC427-Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43395288
git clone --depth 1 --no-tags https://github.com/Tybus/Tarea4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43621584
git clone --depth 1 --no-tags https://github.com/class-snct-rikitakelab/CDEC_on_DE0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41778962
git clone --depth 1 --no-tags https://github.com/alchemist231/network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41723241
git clone --depth 1 --no-tags https://github.com/alammonjur/shadowStack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41814404
git clone --depth 1 --no-tags https://github.com/pablosistemas/temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42214425
git clone --depth 1 --no-tags https://github.com/llinsky/RFSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44713078
git clone --depth 1 --no-tags https://github.com/valkwarble/finalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45259609
git clone --depth 1 --no-tags https://github.com/ainterr/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44278207
git clone --depth 1 --no-tags https://github.com/Grupo8ITCR2015/Proyecto-1-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40795981
git clone --depth 1 --no-tags https://github.com/aprajith24/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43269144
git clone --depth 1 --no-tags https://github.com/mashalm/eggtimerdemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45407602
git clone --depth 1 --no-tags https://github.com/steefbrown/pixelperfect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46890447
git clone --depth 1 --no-tags https://github.com/A2TY/fpga_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46620784
git clone --depth 1 --no-tags https://github.com/mamreza/pipelined-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40142886
git clone --depth 1 --no-tags https://github.com/kevintownsend/std_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40489812
git clone --depth 1 --no-tags https://github.com/plesanc/lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39549287
git clone --depth 1 --no-tags https://github.com/jkff90/design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45821369
git clone --depth 1 --no-tags https://github.com/jose1209/Grupo_2_Proyecto_Servo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46005560
git clone --depth 1 --no-tags https://github.com/Mazsy/vhdl4fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44074296
git clone --depth 1 --no-tags https://github.com/Tallefer/pentevo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46305110
git clone --depth 1 --no-tags https://github.com/carstenbru/eece528_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46308816
git clone --depth 1 --no-tags https://github.com/yenng/barrel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46042520
git clone --depth 1 --no-tags https://github.com/Miltonhill/Verilog_Samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46240546
git clone --depth 1 --no-tags https://github.com/CPEN311/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46201446
git clone --depth 1 --no-tags https://github.com/bremerle3/ese566.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46070880
git clone --depth 1 --no-tags https://github.com/BrandonRad/CMPE100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46757566
git clone --depth 1 --no-tags https://github.com/EE577BFINAL/phase2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46898162
git clone --depth 1 --no-tags https://github.com/newtity/hello_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45747328
git clone --depth 1 --no-tags https://github.com/cpu-mips/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45741306
git clone --depth 1 --no-tags https://github.com/mashalm/processor-devices-bussed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47052084
git clone --depth 1 --no-tags https://github.com/jiteshjha/CSE2111-Logic-Desgin-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45634311
git clone --depth 1 --no-tags https://github.com/rxwu/cs350c-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47439200
git clone --depth 1 --no-tags https://github.com/richar66/twoQfsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47299010
git clone --depth 1 --no-tags https://github.com/NGenetzky/sdsu-computer-org-and-arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47463839
git clone --depth 1 --no-tags https://github.com/krishnangovindraj/computerarchitecture_vliw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46498470
git clone --depth 1 --no-tags https://github.com/markoskal2/ece473.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46488745
git clone --depth 1 --no-tags https://github.com/daviesja/own_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42295825
git clone --depth 1 --no-tags https://github.com/tanmay47/FPGA_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43686424
git clone --depth 1 --no-tags https://github.com/JackZhongTJ/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42461255
git clone --depth 1 --no-tags https://github.com/robozu93/Proyecto_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42689981
git clone --depth 1 --no-tags https://github.com/abuitrago10/Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42219547
git clone --depth 1 --no-tags https://github.com/mjeriefr/EmbeddedSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42446061
git clone --depth 1 --no-tags https://github.com/omvr/IiProyectoLabDigitalesIIS2015-TEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42631645
git clone --depth 1 --no-tags https://github.com/hann-wang/logic-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41928473
git clone --depth 1 --no-tags https://github.com/edjose182/Primer_Proyecto_Del_Lab_De_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40163028
git clone --depth 1 --no-tags https://github.com/JoyPP/multicycle-CPU-on-ModelSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40422694
git clone --depth 1 --no-tags https://github.com/xiangyuzhang/MIDIsampler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39854704
git clone --depth 1 --no-tags https://github.com/domahony/ButtonCount.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40026609
git clone --depth 1 --no-tags https://github.com/csus-senior-design/img_cap_hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40561334
git clone --depth 1 --no-tags https://github.com/Miltonhill/WaterbearCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46454310
git clone --depth 1 --no-tags https://github.com/NormanJP/Heart-rate-Monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46208796
git clone --depth 1 --no-tags https://github.com/shadow-fire/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46206002
git clone --depth 1 --no-tags https://github.com/HackLinux/Procesador_MIPS_-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46205008
git clone --depth 1 --no-tags https://github.com/AlphaLambdaMuPi/dclab-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46322989
git clone --depth 1 --no-tags https://github.com/alachins/fpga-ld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46527039
git clone --depth 1 --no-tags https://github.com/JohnChenTT/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46625639
git clone --depth 1 --no-tags https://github.com/Mmargorp/DEUS_HEREGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44061050
git clone --depth 1 --no-tags https://github.com/marcosanchezdenis/check.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46879932
git clone --depth 1 --no-tags https://github.com/ktok07b6/simple_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47087044
git clone --depth 1 --no-tags https://github.com/OlmerAod/ADC_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46289875
git clone --depth 1 --no-tags https://github.com/tmwatchanan/Mux-4-to-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43890339
git clone --depth 1 --no-tags https://github.com/malloc82/ELC5311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42205044
git clone --depth 1 --no-tags https://github.com/duttondj/LEDDimmer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42499175
git clone --depth 1 --no-tags https://github.com/edjose182/Tercer-Proyecto-del-Laboratorio-de-Digitales-Grupo-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43476747
git clone --depth 1 --no-tags https://github.com/lmEshoo/show-name-on-lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43523709
git clone --depth 1 --no-tags https://github.com/younseunghyun/verilog_temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43816473
git clone --depth 1 --no-tags https://github.com/lmEshoo/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43920372
git clone --depth 1 --no-tags https://github.com/siddharthnarayanan/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42900594
git clone --depth 1 --no-tags https://github.com/andrzej-r/wb_gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41173066
git clone --depth 1 --no-tags https://github.com/gemarela/vga_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41793816
git clone --depth 1 --no-tags https://github.com/natahlieb/Advanced_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42590917
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/Newton_method.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42647827
git clone --depth 1 --no-tags https://github.com/UTAlfred/SEU_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42887115
