#-----------------------------------------------------------
# Vivado v2018.2_AR71275_op (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 19 23:29:54 2019
# Process ID: 7607
# Current directory: /home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/scripts
# Command line: vivado -mode batch -nojournal -log 19_02_19-232952.vivado.log -source create_dcp_from_cl.tcl -tclargs 19_02_19-232952 DEFAULT 1.4.4 0x04261818 0xF000 0x1D0F 0x1D51 0xFEDD A0 B0 C0 2 1
# Log file: /home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/scripts/19_02_19-232952.vivado.log
# Journal file: 
#-----------------------------------------------------------
Sourcing tcl script '/home/centos/.Xilinx/Vivado/Vivado_init.tcl'
source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE cl_RO
# set timestamp           [lindex $argv  0]
# set strategy            [lindex $argv  1]
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.4.4
# puts "Shell Version:          $shell_version";
Shell Version:          0x04261818
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               DEFAULT
# puts "PCI Device ID           $device_id";
PCI Device ID           0xF000
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x1D0F
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDD
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B0
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C0
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       1
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /home/centos/aws-fpga/hdk/common/shell_v04261818
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /home/centos/aws-fpga/hdk/common/shell_v04261818/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 19_02_19-232952
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-1008}      -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Opt 31-430}          -suppress
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (23:30:02) Calling the encrypt.tcl.
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
AWS FPGA: (23:30:02) EMAIL address for completion notification set to zeqiqin@umass.edu.
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
DEFAULT strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-keep_equivalent_registers -flatten_hierarchy rebuilt $synth_uram_option"
## set synth_directive "default"
## set psip 0
## set link 1
## set opt 1
## set opt_options    ""
## set opt_directive  ""
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options    ""
## set place_directive  ""
## set place_preHookTcl ""
## set place_postHookTcl ""
## set phys_opt 0
## set phys_options    ""
## set phys_directive  ""
## set phys_preHookTcl ""
## set phys_postHookTcl ""
## set route 1
## set route_options    ""
## set route_directive  ""
## set route_preHookTcl ""
## set route_postHookTcl ""
## set route_phys_opt 0
## set post_phys_options    ""
## set post_phys_directive  ""
## set post_phys_preHookTcl ""
## set post_phys_postHookTcl ""
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DESIGN_DIR/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## file copy -force $CL_DIR/design/cl_hello_world_defines.vh             $TARGET_DIR
## file copy -force $CL_DIR/design/cl_id_defines.vh                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_RO_defines.vh                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_RO.sv                     	      $TARGET_DIR 
## file copy -force $CL_DIR/design/enable_RO.sv                          $TARGET_DIR 
## file copy -force $CL_DIR/design/powerwaster.sv                        $TARGET_DIR 
## file copy -force $CL_DIR/../common/design/cl_common_defines.vh        $TARGET_DIR 
## file copy -force $UNUSED_TEMPLATES_DIR/unused_apppf_irq_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_cl_sda_template.inc     $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_a_b_d_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_c_template.inc      $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_dma_pcis_template.inc   $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_pcim_template.inc       $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_sh_bar1_template.inc    $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_flr_template.inc        $TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
## set vivado_version [string range [version -short] 0 5]
## puts "AWS FPGA: VIVADO_TOOL_VERSION $TOOL_VERSION"
AWS FPGA: VIVADO_TOOL_VERSION v2018.2
## puts "vivado_version $vivado_version"
vivado_version 2018.2
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile_2017_4.txt -lang verilog  [glob -nocomplain -- $TARGET_DIR/*.{v,sv}] [glob -nocomplain -- $TARGET_DIR/*.vh] [glob -nocomplain -- $TARGET_DIR/*.inc]
Attempting to get a license: EncryptedWriter_V1
Feature available: EncryptedWriter_V1
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_vhdl_keyfile_2017_4.txt -lang vhdl -quiet [ glob -nocomplain -- $TARGET_DIR/*.vhd? ]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (23:30:02) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
# }
AWS FPGA: (23:30:02) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (23:30:02) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2.op2258646/data/ip'.
read_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1690.082 ; gain = 395.691 ; free physical = 28388 ; free virtual = 65230
AWS FPGA: Reading AWS constraints
AWS FPGA: (23:30:18) Start design synthesis.

Running synth_design for cl_RO /home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/scripts [Tue Feb 19 23:30:22 2019]
Command: synth_design -top cl_RO -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7622 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1754.113 ; gain = 0.000 ; free physical = 28112 ; free virtual = 65055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sh_ddr' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
	Parameter DDR_A_PRESENT bound to: 0 - type: integer 
	Parameter DDR_B_PRESENT bound to: 0 - type: integer 
	Parameter DDR_D_PRESENT bound to: 0 - type: integer 
	Parameter DDR_A_IO bound to: 1 - type: integer 
	Parameter DDR_D_IO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (1#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:27275]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (5#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:27275]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:22878]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (6#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:22878]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:22677]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (7#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:22677]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (8#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6155] done synthesizing module 'sh_ddr' (9#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_light' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (10#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (10#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (10#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (10#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (12#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (13#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_light' (14#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (25#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (26#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (36#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (38#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (40#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (45#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (63#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'cl_debug_bridge' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_a493' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_lut_buffer_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (64#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_lut_buffer_0' (66#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_xsdbm_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (66#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_xsdbm_0' (69#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493' (70#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cl_debug_bridge' (71#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/synth/vio_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (78#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/synth/vio_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'ila_vio_counter' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:84]
INFO: [Synth 8-6155] done synthesizing module 'ila_vio_counter' (79#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:21 ; elapsed = 00:03:12 . Memory (MB): peak = 1870.145 ; gain = 116.031 ; free physical = 28007 ; free virtual = 64954
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:03:13 . Memory (MB): peak = 1870.145 ; gain = 116.031 ; free physical = 28046 ; free virtual = 64993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:22 ; elapsed = 00:03:13 . Memory (MB): peak = 1870.145 ; gain = 116.031 ; free physical = 28046 ; free virtual = 64993
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 723 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_RO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_RO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_RO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_RO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/constraints/cl_synth_user.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 612 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 304 instances
  CFGLUT5 => SRLC32E: 35 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2865.141 ; gain = 0.004 ; free physical = 26669 ; free virtual = 63741
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:09 ; elapsed = 00:05:31 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26848 ; free virtual = 63920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:09 ; elapsed = 00:05:31 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26848 ; free virtual = 63920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CL_ILA_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO_ILA/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO_ILA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE/inst/xsdbm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DEBUG_BRIDGE/inst/lut_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXIL_OCL_REG_SLC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA_1/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:10 ; elapsed = 00:05:32 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26847 ; free virtual = 63920
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm25C828900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1F6B0FD00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsmE3870D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm267B70800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2695C4D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1B7CCD100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1B7CF3900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1B7DE6800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1B7DC2C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1B32E3100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1F7BFD300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1AE8B2300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2E2CFD300'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:15 ; elapsed = 00:05:37 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26831 ; free virtual = 63907
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'flop_ccf:/sync_wr_rst' (sync) to 'flop_ccf:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized0:/sync_wr_rst' (sync) to 'flop_ccf__parameterized0:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized1:/sync_wr_rst' (sync) to 'flop_ccf__parameterized1:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized2:/sync_wr_rst' (sync) to 'flop_ccf__parameterized2:/sync_rd_rst'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 25    
	   3 Input      2 Bit       Adders := 12    
	   3 Input      1 Bit       Adders := 24    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 71    
	   2 Input      2 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 36    
+---Registers : 
	             1024 Bit    Registers := 6     
	              144 Bit    Registers := 2     
	              132 Bit    Registers := 26    
	              128 Bit    Registers := 4     
	               80 Bit    Registers := 1     
	               70 Bit    Registers := 13    
	               64 Bit    Registers := 9     
	               42 Bit    Registers := 3     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 10    
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 5     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 329   
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 38    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 119   
	                1 Bit    Registers := 528   
+---RAMs : 
	               84 Bit         RAMs := 3     
	               64 Bit         RAMs := 3     
	               54 Bit         RAMs := 3     
	               18 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    132 Bit        Muxes := 2     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 62    
	   4 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 29    
	   3 Input     15 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 29    
	   2 Input      4 Bit        Muxes := 90    
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 29    
	  10 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 271   
	   3 Input      1 Bit        Muxes := 29    
	   9 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cl_RO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module lib_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               84 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flop_ccf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module flop_ccf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               54 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flop_ccf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               18 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sh_ddr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module enable_RO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    132 Bit        Muxes := 1     
Module ila_v6_2_5_ila 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 4     
	                1 Bit    Registers := 6     
Module xsdbm_v3_0_0_xsdbm_id 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module vio_v3_0_17_probe_in_one 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vio_v3_0_17_probe_width 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module vio_v3_0_17_probe_out_one 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_17_probe_out_one__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_17_probe_out_one__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_17_probe_out_one__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module vio_v3_0_17_probe_out_all 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module vio_v3_0_17_probe_width__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_17_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module vio_v3_0_17_vio 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
Module ila_v6_2_5_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 4     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[8].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[9].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[10].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (enable_RO_inst/\rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (enable_RO_inst/\rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[1].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[2].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[3].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[0].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[1].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[2].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/CNT_WIDTH_STATUS[3].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[0].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:33 ; elapsed = 00:05:57 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26782 ; free virtual = 63879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:52 ; elapsed = 00:06:30 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26593 ; free virtual = 63716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:53 ; elapsed = 00:06:31 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26585 ; free virtual = 63708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through enable_RO_inst/i_58/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:56 ; elapsed = 00:06:35 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26583 ; free virtual = 63706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:57 ; elapsed = 00:06:36 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26582 ; free virtual = 63706
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:57 ; elapsed = 00:06:36 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26582 ; free virtual = 63706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:06:37 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26582 ; free virtual = 63705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:06:37 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26582 ; free virtual = 63705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:06:37 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26581 ; free virtual = 63705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:06:37 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26581 ; free virtual = 63705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_5_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/shifted_data_in_reg[8][131]                                        | 9      | 334   | NO           | NO                 | YES               | 334    | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   111|
|2     |CARRY8   |     5|
|3     |CFGLUT5  |   339|
|4     |LUT1     |   163|
|5     |LUT2     |   195|
|6     |LUT3     |   367|
|7     |LUT4     |   548|
|8     |LUT5     |   390|
|9     |LUT6     |  1565|
|10    |MUXF7    |    84|
|11    |RAMB36E2 |    10|
|12    |SRL16E   |   346|
|13    |SRLC16E  |     6|
|14    |SRLC32E  |    51|
|15    |FDCE     |     2|
|16    |FDRE     |  7797|
|17    |FDSE     |    88|
|18    |IBUFDS   |     3|
|19    |IOBUFDS  |    54|
|20    |IOBUFE3  |   216|
|21    |OBUF     |    84|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                  |Module                                                         |Cells |
+------+--------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                       |                                                               | 12424|
|2     |  AXIL_OCL_REG_SLC                                                        |axi_register_slice_light                                       |   178|
|3     |    inst                                                                  |axi_register_slice_v2_1_15_axi_register_slice                  |   178|
|4     |      \ar.ar_pipe                                                         |axi_register_slice_v2_1_15_axic_register_slice                 |    42|
|5     |      \aw.aw_pipe                                                         |axi_register_slice_v2_1_15_axic_register_slice_346             |    42|
|6     |      \b.b_pipe                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized1 |     9|
|7     |      \r.r_pipe                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized2 |    42|
|8     |      \w.w_pipe                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized0 |    43|
|9     |  enable_RO_inst                                                          |enable_RO                                                      |   127|
|10    |  CL_ILA_0                                                                |ila_0__xdcDup__1                                               |  3566|
|11    |    inst                                                                  |ila_v6_2_5_ila__2                                              |  3566|
|12    |      ila_core_inst                                                       |ila_v6_2_5_ila_core_201                                        |  3031|
|13    |        ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory_202                                |     4|
|14    |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6_334                                         |     4|
|15    |            inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_335                                   |     4|
|16    |              \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top_336                                            |     4|
|17    |                \valid.cstr                                               |blk_mem_gen_generic_cstr_337                                   |     4|
|18    |                  \ramloop[0].ram.r                                       |blk_mem_gen_prim_width_338                                     |     1|
|19    |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper_345                                   |     1|
|20    |                  \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0_339                     |     1|
|21    |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0_344                   |     1|
|22    |                  \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1_340                     |     1|
|23    |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1_343                   |     1|
|24    |                  \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2_341                     |     1|
|25    |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2_342                   |     1|
|26    |        u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy_203                             |   288|
|27    |          U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0_306                       |     5|
|28    |          U_NS0                                                           |ltlib_v1_0_0_cfglut7_307                                       |     6|
|29    |          U_NS1                                                           |ltlib_v1_0_0_cfglut7_308                                       |     6|
|30    |          u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen_309                                 |   266|
|31    |            U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6_310                                       |     3|
|32    |            u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter_311                          |    62|
|33    |              U_SCE                                                       |ltlib_v1_0_0_cfglut4_326                                       |     1|
|34    |              U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_327                                       |     1|
|35    |              U_SCRST                                                     |ltlib_v1_0_0_cfglut6_328                                       |     5|
|36    |              u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_329                                 |    23|
|37    |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_330                            |    23|
|38    |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_331                     |    13|
|39    |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_332               |     5|
|40    |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_333               |     6|
|41    |            u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter_312                          |    70|
|42    |              U_WCE                                                       |ltlib_v1_0_0_cfglut4_313                                       |     1|
|43    |              U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5_314                                       |     1|
|44    |              U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_315                                       |     1|
|45    |              u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay_316                                 |    22|
|46    |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_322                            |    22|
|47    |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_323                     |    12|
|48    |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_324               |     5|
|49    |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_325               |     5|
|50    |              u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_317                                 |    22|
|51    |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_318                            |    22|
|52    |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_319                     |    12|
|53    |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_320               |     5|
|54    |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_321               |     5|
|55    |        u_ila_regs                                                        |ila_v6_2_5_ila_register_204                                    |  1710|
|56    |          U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs__3                                          |   303|
|57    |          reg_890                                                         |xsdbs_v1_0_2_reg__parameterized54__3                           |    16|
|58    |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_305                                      |    16|
|59    |          \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s_257                                       |    79|
|60    |          \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0_258                       |    77|
|61    |          \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1_259                       |    75|
|62    |          \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2_260                       |    92|
|63    |          \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3_261                       |    75|
|64    |          \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4_262                       |    91|
|65    |          \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5_263                       |    75|
|66    |          reg_15                                                          |xsdbs_v1_0_2_reg__parameterized36_264                          |    31|
|67    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_304                                       |    31|
|68    |          reg_16                                                          |xsdbs_v1_0_2_reg__parameterized37_265                          |    18|
|69    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_303                                       |    18|
|70    |          reg_17                                                          |xsdbs_v1_0_2_reg__parameterized38_266                          |    25|
|71    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_302                                       |    25|
|72    |          reg_18                                                          |xsdbs_v1_0_2_reg__parameterized39_267                          |    27|
|73    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_301                                       |    27|
|74    |          reg_19                                                          |xsdbs_v1_0_2_reg__parameterized40_268                          |    17|
|75    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_300                                       |    17|
|76    |          reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized41_269                          |    34|
|77    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_299                       |    34|
|78    |          reg_6                                                           |xsdbs_v1_0_2_reg__parameterized21_270                          |    37|
|79    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_298                                       |    37|
|80    |          reg_7                                                           |xsdbs_v1_0_2_reg__parameterized22_271                          |    25|
|81    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0_297                       |    25|
|82    |          reg_8                                                           |xsdbs_v1_0_2_reg__parameterized23_272                          |     8|
|83    |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_296                                      |     8|
|84    |          reg_80                                                          |xsdbs_v1_0_2_reg__parameterized42_273                          |    19|
|85    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_295                       |    19|
|86    |          reg_81                                                          |xsdbs_v1_0_2_reg__parameterized43_274                          |    17|
|87    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_294                                       |    17|
|88    |          reg_82                                                          |xsdbs_v1_0_2_reg__parameterized44_275                          |    17|
|89    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_293                       |    17|
|90    |          reg_83                                                          |xsdbs_v1_0_2_reg__parameterized45_276                          |    50|
|91    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_292                                       |    50|
|92    |          reg_84                                                          |xsdbs_v1_0_2_reg__parameterized46_277                          |    29|
|93    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_291                                       |    29|
|94    |          reg_85                                                          |xsdbs_v1_0_2_reg__parameterized47_278                          |    17|
|95    |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_290                                       |    17|
|96    |          reg_887                                                         |xsdbs_v1_0_2_reg__parameterized49_279                          |     2|
|97    |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_289                                      |     2|
|98    |          reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized51_280                          |     4|
|99    |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_288                                      |     4|
|100   |          reg_9                                                           |xsdbs_v1_0_2_reg__parameterized24_281                          |    21|
|101   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_287                                      |    21|
|102   |          reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized6_282                       |   101|
|103   |          reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream_283                                    |    25|
|104   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_286                                       |    25|
|105   |          reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0_284                    |    19|
|106   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_285                                      |    19|
|107   |        u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl_205                                  |    46|
|108   |          arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection_251                         |     5|
|109   |          \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_252                               |     7|
|110   |          \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_253                               |     6|
|111   |          \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_254                               |     7|
|112   |          \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_255                               |     6|
|113   |          halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_256                         |     6|
|114   |        u_trig                                                            |ila_v6_2_5_ila_trigger_206                                     |   405|
|115   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match_208                                         |    16|
|116   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA_248                                    |    14|
|117   |              DUT                                                         |ltlib_v1_0_0_all_typeA_249                                     |     8|
|118   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_250                               |     6|
|119   |          U_TM                                                            |ila_v6_2_5_ila_trig_match_209                                  |   388|
|120   |            \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0_210                         |    11|
|121   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_245                    |    10|
|122   |                DUT                                                       |ltlib_v1_0_0_all_typeA_246                                     |     8|
|123   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_247                               |     6|
|124   |            \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1_211                         |   172|
|125   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_235                    |   171|
|126   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_236                     |    43|
|127   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_237               |     5|
|128   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_238               |     5|
|129   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_239               |     5|
|130   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_240               |     5|
|131   |                  \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_241               |     5|
|132   |                  \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_242               |     5|
|133   |                  \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_243               |     5|
|134   |                  \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_244                               |     6|
|135   |            \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized0_212                         |    11|
|136   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_232                    |    10|
|137   |                DUT                                                       |ltlib_v1_0_0_all_typeA_233                                     |     8|
|138   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_234                               |     6|
|139   |            \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized0_213                         |    11|
|140   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_229                    |    10|
|141   |                DUT                                                       |ltlib_v1_0_0_all_typeA_230                                     |     8|
|142   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_231                               |     6|
|143   |            \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized1_214                         |   172|
|144   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_219                    |   171|
|145   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_220                     |    43|
|146   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_221               |     5|
|147   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_222               |     5|
|148   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_223               |     5|
|149   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_224               |     5|
|150   |                  \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_225               |     5|
|151   |                  \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_226               |     5|
|152   |                  \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_227               |     5|
|153   |                  \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_228                               |     6|
|154   |            \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_215                         |    11|
|155   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_216                    |    10|
|156   |                DUT                                                       |ltlib_v1_0_0_all_typeA_217                                     |     8|
|157   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_218                               |     6|
|158   |        xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd_207                                 |   255|
|159   |  CL_ILA_1                                                                |ila_0                                                          |  3566|
|160   |    inst                                                                  |ila_v6_2_5_ila                                                 |  3566|
|161   |      ila_core_inst                                                       |ila_v6_2_5_ila_core                                            |  3031|
|162   |        ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory                                    |     4|
|163   |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                                             |     4|
|164   |            inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                                       |     4|
|165   |              \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                                |     4|
|166   |                \valid.cstr                                               |blk_mem_gen_generic_cstr                                       |     4|
|167   |                  \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                                         |     1|
|168   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                                       |     1|
|169   |                  \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0                         |     1|
|170   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0                       |     1|
|171   |                  \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1                         |     1|
|172   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1                       |     1|
|173   |                  \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2                         |     1|
|174   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2                       |     1|
|175   |        u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy_79                              |   288|
|176   |          U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0_173                       |     5|
|177   |          U_NS0                                                           |ltlib_v1_0_0_cfglut7_174                                       |     6|
|178   |          U_NS1                                                           |ltlib_v1_0_0_cfglut7_175                                       |     6|
|179   |          u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen_176                                 |   266|
|180   |            U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6_177                                       |     3|
|181   |            u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter_178                          |    62|
|182   |              U_SCE                                                       |ltlib_v1_0_0_cfglut4_193                                       |     1|
|183   |              U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_194                                       |     1|
|184   |              U_SCRST                                                     |ltlib_v1_0_0_cfglut6_195                                       |     5|
|185   |              u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_196                                 |    23|
|186   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_197                            |    23|
|187   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_198                     |    13|
|188   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_199               |     5|
|189   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_200               |     6|
|190   |            u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter_179                          |    70|
|191   |              U_WCE                                                       |ltlib_v1_0_0_cfglut4_180                                       |     1|
|192   |              U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5_181                                       |     1|
|193   |              U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_182                                       |     1|
|194   |              u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay_183                                 |    22|
|195   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_189                            |    22|
|196   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_190                     |    12|
|197   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_191               |     5|
|198   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_192               |     5|
|199   |              u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_184                                 |    22|
|200   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_185                            |    22|
|201   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_186                     |    12|
|202   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_187               |     5|
|203   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_188               |     5|
|204   |        u_ila_regs                                                        |ila_v6_2_5_ila_register                                        |  1710|
|205   |          U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs__2                                          |   303|
|206   |          reg_890                                                         |xsdbs_v1_0_2_reg__parameterized54__2                           |    16|
|207   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_172                                      |    16|
|208   |          \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s_124                                       |    79|
|209   |          \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0_125                       |    77|
|210   |          \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1_126                       |    75|
|211   |          \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2_127                       |    92|
|212   |          \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3_128                       |    75|
|213   |          \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4_129                       |    91|
|214   |          \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5_130                       |    75|
|215   |          reg_15                                                          |xsdbs_v1_0_2_reg__parameterized36_131                          |    31|
|216   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_171                                       |    31|
|217   |          reg_16                                                          |xsdbs_v1_0_2_reg__parameterized37_132                          |    18|
|218   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_170                                       |    18|
|219   |          reg_17                                                          |xsdbs_v1_0_2_reg__parameterized38_133                          |    25|
|220   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_169                                       |    25|
|221   |          reg_18                                                          |xsdbs_v1_0_2_reg__parameterized39_134                          |    27|
|222   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_168                                       |    27|
|223   |          reg_19                                                          |xsdbs_v1_0_2_reg__parameterized40_135                          |    17|
|224   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_167                                       |    17|
|225   |          reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized41_136                          |    34|
|226   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_166                       |    34|
|227   |          reg_6                                                           |xsdbs_v1_0_2_reg__parameterized21_137                          |    37|
|228   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_165                                       |    37|
|229   |          reg_7                                                           |xsdbs_v1_0_2_reg__parameterized22_138                          |    25|
|230   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0_164                       |    25|
|231   |          reg_8                                                           |xsdbs_v1_0_2_reg__parameterized23_139                          |     8|
|232   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_163                                      |     8|
|233   |          reg_80                                                          |xsdbs_v1_0_2_reg__parameterized42_140                          |    19|
|234   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_162                       |    19|
|235   |          reg_81                                                          |xsdbs_v1_0_2_reg__parameterized43_141                          |    17|
|236   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_161                                       |    17|
|237   |          reg_82                                                          |xsdbs_v1_0_2_reg__parameterized44_142                          |    17|
|238   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_160                       |    17|
|239   |          reg_83                                                          |xsdbs_v1_0_2_reg__parameterized45_143                          |    50|
|240   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_159                                       |    50|
|241   |          reg_84                                                          |xsdbs_v1_0_2_reg__parameterized46_144                          |    29|
|242   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_158                                       |    29|
|243   |          reg_85                                                          |xsdbs_v1_0_2_reg__parameterized47_145                          |    17|
|244   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_157                                       |    17|
|245   |          reg_887                                                         |xsdbs_v1_0_2_reg__parameterized49_146                          |     2|
|246   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_156                                      |     2|
|247   |          reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized51_147                          |     4|
|248   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_155                                      |     4|
|249   |          reg_9                                                           |xsdbs_v1_0_2_reg__parameterized24_148                          |    21|
|250   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_154                                      |    21|
|251   |          reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized6_149                       |   101|
|252   |          reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream_150                                    |    25|
|253   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_153                                       |    25|
|254   |          reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0_151                    |    19|
|255   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_152                                      |    19|
|256   |        u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl_80                                   |    46|
|257   |          arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection_118                         |     5|
|258   |          \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_119                               |     7|
|259   |          \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_120                               |     6|
|260   |          \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_121                               |     7|
|261   |          \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_122                               |     6|
|262   |          halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_123                         |     6|
|263   |        u_trig                                                            |ila_v6_2_5_ila_trigger                                         |   405|
|264   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                                             |    16|
|265   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                                        |    14|
|266   |              DUT                                                         |ltlib_v1_0_0_all_typeA_116                                     |     8|
|267   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_117                               |     6|
|268   |          U_TM                                                            |ila_v6_2_5_ila_trig_match                                      |   388|
|269   |            \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0_81                          |    11|
|270   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_113                    |    10|
|271   |                DUT                                                       |ltlib_v1_0_0_all_typeA_114                                     |     8|
|272   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_115                               |     6|
|273   |            \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1                             |   172|
|274   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_103                    |   171|
|275   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_104                     |    43|
|276   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_105               |     5|
|277   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_106               |     5|
|278   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_107               |     5|
|279   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_108               |     5|
|280   |                  \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_109               |     5|
|281   |                  \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_110               |     5|
|282   |                  \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_111               |     5|
|283   |                  \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_112                               |     6|
|284   |            \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized0_82                          |    11|
|285   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_100                    |    10|
|286   |                DUT                                                       |ltlib_v1_0_0_all_typeA_101                                     |     8|
|287   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_102                               |     6|
|288   |            \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized0_83                          |    11|
|289   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_97                     |    10|
|290   |                DUT                                                       |ltlib_v1_0_0_all_typeA_98                                      |     8|
|291   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_99                                |     6|
|292   |            \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized1_84                          |   172|
|293   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1                        |   171|
|294   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0                         |    43|
|295   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_89                |     5|
|296   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_90                |     5|
|297   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_91                |     5|
|298   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_92                |     5|
|299   |                  \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_93                |     5|
|300   |                  \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_94                |     5|
|301   |                  \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_95                |     5|
|302   |                  \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_96                                |     6|
|303   |            \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_85                          |    11|
|304   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_86                     |    10|
|305   |                DUT                                                       |ltlib_v1_0_0_all_typeA_87                                      |     8|
|306   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_88                                |     6|
|307   |        xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                                     |   255|
|308   |  CL_DEBUG_BRIDGE                                                         |cl_debug_bridge                                                |    57|
|309   |    inst                                                                  |bd_a493                                                        |    57|
|310   |      lut_buffer                                                          |bd_a493_lut_buffer_0                                           |     1|
|311   |        inst                                                              |lut_buffer_v2_0_0_lut_buffer                                   |     1|
|312   |      xsdbm                                                               |bd_a493_xsdbm_0                                                |    56|
|313   |        inst                                                              |xsdbm_v3_0_0_xsdbm                                             |    56|
|314   |          \BSCANID.u_xsdbm_id                                             |xsdbm_v3_0_0_xsdbm_id                                          |    56|
|315   |  CL_VIO_0                                                                |vio_0                                                          |   775|
|316   |    inst                                                                  |vio_v3_0_17_vio                                                |   775|
|317   |      U_XSDB_SLAVE                                                        |xsdbs_v1_0_2_xsdbs__parameterized0                             |   248|
|318   |      DECODER_INST                                                        |vio_v3_0_17_decoder                                            |    96|
|319   |      PROBE_IN_INST                                                       |vio_v3_0_17_probe_in_one                                       |   245|
|320   |      PROBE_IN_WIDTH_INST                                                 |vio_v3_0_17_probe_width                                        |     8|
|321   |      PROBE_OUT_ALL_INST                                                  |vio_v3_0_17_probe_out_all                                      |   148|
|322   |        \G_PROBE_OUT[0].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one                                      |     3|
|323   |        \G_PROBE_OUT[1].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one_76                                   |     3|
|324   |        \G_PROBE_OUT[2].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one__parameterized0                      |     3|
|325   |        \G_PROBE_OUT[3].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one_77                                   |     3|
|326   |        \G_PROBE_OUT[4].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one__parameterized1                      |    16|
|327   |        \G_PROBE_OUT[5].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one__parameterized2                      |    32|
|328   |        \G_PROBE_OUT[6].PROBE_OUT0_INST                                   |vio_v3_0_17_probe_out_one__parameterized2_78                   |    32|
|329   |      PROBE_OUT_WIDTH_INST                                                |vio_v3_0_17_probe_width__parameterized0                        |    14|
|330   |  CL_VIO_ILA                                                              |ila_vio_counter                                                |  3417|
|331   |    inst                                                                  |ila_v6_2_5_ila__parameterized0                                 |  3417|
|332   |      ila_core_inst                                                       |ila_v6_2_5_ila_core__parameterized0                            |  3130|
|333   |        ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory__parameterized0                    |     2|
|334   |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6__parameterized0                             |     2|
|335   |            inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized0                       |     2|
|336   |              \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top__parameterized0                                |     2|
|337   |                \valid.cstr                                               |blk_mem_gen_generic_cstr__parameterized0                       |     2|
|338   |                  \ramloop[0].ram.r                                       |blk_mem_gen_prim_width__parameterized3                         |     1|
|339   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3                       |     1|
|340   |                  \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized4                         |     1|
|341   |                    \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4                       |     1|
|342   |        u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy                                 |   288|
|343   |          U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0                           |     5|
|344   |          U_NS0                                                           |ltlib_v1_0_0_cfglut7                                           |     6|
|345   |          U_NS1                                                           |ltlib_v1_0_0_cfglut7_61                                        |     6|
|346   |          u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen                                     |   266|
|347   |            U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                                           |     3|
|348   |            u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter                              |    62|
|349   |              U_SCE                                                       |ltlib_v1_0_0_cfglut4_68                                        |     1|
|350   |              U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_69                                        |     1|
|351   |              U_SCRST                                                     |ltlib_v1_0_0_cfglut6_70                                        |     5|
|352   |              u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_71                                  |    23|
|353   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_72                             |    23|
|354   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_73                      |    13|
|355   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_74                |     5|
|356   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_75                |     6|
|357   |            u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter                              |    70|
|358   |              U_WCE                                                       |ltlib_v1_0_0_cfglut4                                           |     1|
|359   |              U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                                           |     1|
|360   |              U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_62                                        |     1|
|361   |              u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                                     |    22|
|362   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_64                             |    22|
|363   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_65                      |    12|
|364   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_66                |     5|
|365   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_67                |     5|
|366   |              u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_63                                  |    22|
|367   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                                |    22|
|368   |                  DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1                         |    12|
|369   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1                   |     5|
|370   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2                   |     5|
|371   |        u_ila_regs                                                        |ila_v6_2_5_ila_register__parameterized0                        |  2150|
|372   |          U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                             |   303|
|373   |          reg_890                                                         |xsdbs_v1_0_2_reg__parameterized54                              |    16|
|374   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_60                                       |    16|
|375   |          \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                                           |    76|
|376   |          \MU_SRL[10].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized11                          |    93|
|377   |          \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0                           |    75|
|378   |          \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1                           |    79|
|379   |          \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2                           |    91|
|380   |          \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3                           |    75|
|381   |          \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4                           |    75|
|382   |          \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7                           |    75|
|383   |          \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8                           |    93|
|384   |          \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized9                           |    74|
|385   |          \MU_SRL[9].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized10                          |    90|
|386   |          \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5                           |    74|
|387   |          reg_15                                                          |xsdbs_v1_0_2_reg__parameterized36                              |    24|
|388   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_59                                        |    24|
|389   |          reg_16                                                          |xsdbs_v1_0_2_reg__parameterized37                              |    18|
|390   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_58                                        |    18|
|391   |          reg_17                                                          |xsdbs_v1_0_2_reg__parameterized38                              |    29|
|392   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_57                                        |    29|
|393   |          reg_18                                                          |xsdbs_v1_0_2_reg__parameterized39                              |    25|
|394   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_56                                        |    25|
|395   |          reg_19                                                          |xsdbs_v1_0_2_reg__parameterized40                              |    17|
|396   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_55                                        |    17|
|397   |          reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized41                              |    40|
|398   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_54                        |    40|
|399   |          reg_6                                                           |xsdbs_v1_0_2_reg__parameterized21                              |    25|
|400   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_53                                        |    25|
|401   |          reg_7                                                           |xsdbs_v1_0_2_reg__parameterized22                              |    41|
|402   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0                           |    41|
|403   |          reg_8                                                           |xsdbs_v1_0_2_reg__parameterized23                              |    10|
|404   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_52                                       |    10|
|405   |          reg_80                                                          |xsdbs_v1_0_2_reg__parameterized42                              |    19|
|406   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_51                        |    19|
|407   |          reg_81                                                          |xsdbs_v1_0_2_reg__parameterized43                              |    17|
|408   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_50                                        |    17|
|409   |          reg_82                                                          |xsdbs_v1_0_2_reg__parameterized44                              |    17|
|410   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1                           |    17|
|411   |          reg_83                                                          |xsdbs_v1_0_2_reg__parameterized45                              |    50|
|412   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_49                                        |    50|
|413   |          reg_84                                                          |xsdbs_v1_0_2_reg__parameterized46                              |    32|
|414   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_48                                        |    32|
|415   |          reg_85                                                          |xsdbs_v1_0_2_reg__parameterized47                              |    17|
|416   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_47                                        |    17|
|417   |          reg_887                                                         |xsdbs_v1_0_2_reg__parameterized49                              |     3|
|418   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_46                                       |     3|
|419   |          reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized51                              |     6|
|420   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_45                                       |     6|
|421   |          reg_9                                                           |xsdbs_v1_0_2_reg__parameterized24                              |    12|
|422   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_44                                       |    12|
|423   |          reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized6                           |   104|
|424   |          reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                                        |    32|
|425   |            \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                                           |    32|
|426   |          reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0                        |    17|
|427   |            \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                                          |    17|
|428   |        u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl                                      |    46|
|429   |          arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                             |     5|
|430   |          \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                                   |     7|
|431   |          \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_40                                |     6|
|432   |          \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_41                                |     7|
|433   |          \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_42                                |     6|
|434   |          halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_43                          |     6|
|435   |        u_trig                                                            |ila_v6_2_5_ila_trigger__parameterized0                         |   281|
|436   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match__parameterized2                             |    26|
|437   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized2                        |    24|
|438   |              DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized2_37                      |    13|
|439   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_38                |     5|
|440   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_39                                |     6|
|441   |          U_TM                                                            |ila_v6_2_5_ila_trig_match__parameterized0                      |   254|
|442   |            \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0                             |    11|
|443   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_34                     |    10|
|444   |                DUT                                                       |ltlib_v1_0_0_all_typeA_35                                      |     8|
|445   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_36                                |     6|
|446   |            \N_DDR_MODE.G_NMU[10].U_M                                     |ltlib_v1_0_0_match__parameterized4                             |    46|
|447   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_30                     |    45|
|448   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_31                      |    13|
|449   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_32                |     5|
|450   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_33                                |     6|
|451   |            \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_0                           |    11|
|452   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_27                     |    10|
|453   |                DUT                                                       |ltlib_v1_0_0_all_typeA_28                                      |     8|
|454   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_29                                |     6|
|455   |            \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized3                             |    25|
|456   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_24                     |    24|
|457   |                DUT                                                       |ltlib_v1_0_0_all_typeA_25                                      |     8|
|458   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_26                                |     6|
|459   |            \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized4_1                           |    46|
|460   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_20                     |    45|
|461   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_21                      |    13|
|462   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_22                |     5|
|463   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_23                                |     6|
|464   |            \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized0_2                           |    11|
|465   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_17                     |    10|
|466   |                DUT                                                       |ltlib_v1_0_0_all_typeA_18                                      |     8|
|467   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_19                                |     6|
|468   |            \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_3                           |    11|
|469   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_14                     |    10|
|470   |                DUT                                                       |ltlib_v1_0_0_all_typeA_15                                      |     8|
|471   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_16                                |     6|
|472   |            \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized0_4                           |    11|
|473   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_11                     |    10|
|474   |                DUT                                                       |ltlib_v1_0_0_all_typeA_12                                      |     8|
|475   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_13                                |     6|
|476   |            \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized0_5                           |    11|
|477   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0                        |    10|
|478   |                DUT                                                       |ltlib_v1_0_0_all_typeA_9                                       |     8|
|479   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_10                                |     6|
|480   |            \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized3_6                           |    25|
|481   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3                        |    24|
|482   |                DUT                                                       |ltlib_v1_0_0_all_typeA                                         |     8|
|483   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_8                                 |     6|
|484   |            \N_DDR_MODE.G_NMU[9].U_M                                      |ltlib_v1_0_0_match__parameterized4_7                           |    46|
|485   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4                        |    45|
|486   |                DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2                         |    13|
|487   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0                   |     5|
|488   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                                   |     6|
|489   |        xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd__parameterized0                     |   164|
|490   |  SH_DDR                                                                  |sh_ddr                                                         |   357|
+------+--------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:06:37 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26581 ; free virtual = 63705
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8775 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:13 ; elapsed = 00:04:22 . Memory (MB): peak = 2865.141 ; gain = 116.031 ; free physical = 26611 ; free virtual = 63734
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:06:37 . Memory (MB): peak = 2865.141 ; gain = 1111.027 ; free physical = 26621 ; free virtual = 63744
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 812 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO_ILA/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO_0'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_0/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_0/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_1/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA_1/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_0/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA_1/inst'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/constraints/cl_synth_user.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 676 instances were transformed.
  (CARRY4) => CARRY8: 64 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 304 instances
  CFGLUT5 => SRLC32E: 35 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances

INFO: [Common 17-83] Releasing license: Synthesis
377 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:11 ; elapsed = 00:06:51 . Memory (MB): peak = 3180.398 ; gain = 1426.285 ; free physical = 26501 ; free virtual = 63624
AWS FPGA: (23:37:12) writing post synth checkpoint.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3212.414 ; gain = 0.004 ; free physical = 26490 ; free virtual = 63617
INFO: [Common 17-1381] The checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/checkpoints/19_02_19-232952.CL.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3212.418 ; gain = 32.020 ; free physical = 26488 ; free virtual = 63615
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#          #################################
# 	 #set the combinational loop valid---Zeqi
# 	 $CL_DIR/build/constraints/cl_RO_con.xdc
# 	 #################################
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
#       
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
# 
#    ########################
#    # CL Optimize
#    ########################
#    set place_preHookTcl  ""
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#    }
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive or greater than -200ps.
#    if {$route_phys_opt && $SLACK > -0.400 && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    #writing unencrypted dcp for analysis to checkpoints dir.
#    write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp
# 
#    #writing encrypted dcp which can be sent to AWS
#    write_checkpoint -encrypt -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (23:37:22) - Combining Shell and CL design checkpoints
invalid command name "/home/centos/aws-fpga/hdk/cl/developer_designs/cl_RO/build/constraints/cl_RO_con.xdc"
    while executing
"$CL_DIR/build/constraints/cl_RO_con.xdc"
    invoked from within
"if {$link} {
      ####Create in-memory prjoect and setup IP cache location
      create_project -part [DEVICE_TYPE] -in_memory
      set_property IP_..."
    invoked from within
"if {$implement} {

   ########################
   # Link Design
   ########################
   if {$link} {
      ####Create in-memory prjoect and set..."
    (file "create_dcp_from_cl.tcl" line 211)
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 23:37:22 2019...
