Reading pref.tcl

# 2023.2_2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 21:08:42 on Apr 19,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.pcregister(structure)#1
# Loading work.nbit_reg_pc(structural)#1
# Loading work.dffg_pc(mixed)#1
# Loading work.fetch_decode_reg(structure)#1
# Loading work.nbit_dffg(mixed)#1
# Loading work.mux2t1_5bit(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.mipsregister(structural)#1
# Loading work.decoder(decode)#1
# Loading work.andg2n(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#2
# Loading work.nbit_reg(structural)#2
# Loading work.dffg(mixed)#1
# Loading work.my_32t1_mux(mux32t1)#1
# Loading work.extender(behavior)#1
# Loading work.control(behavioral)#1
# Loading work.decode_execute_reg(structure)#1
# Loading work.nbit_dffg(mixed)#2
# Loading work.fourbit_dffg(mixed)#1
# Loading work.fetchlogic(structural)#1
# Loading work.jump(structural)#1
# Loading work.barrel_shifter(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.barrel_shifter(structural)#2
# Loading work.nbitadder(structure)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.branch(structural)#1
# Loading work.shift(behavioral)#1
# Loading work.alu(structure)#1
# Loading work.nbitor(structure)#1
# Loading work.nbitand(structure)#1
# Loading work.nbitxor(structure)#1
# Loading work.nbitnor(dataflow)#1
# Loading work.setlessthan(dataflow)#1
# Loading work.nbitaddsub(structure)#1
# Loading work.onescomp(structure)#1
# Loading work.branchalu(dataflow)#1
# Loading work.selectoperation(dataflow)#1
# Loading work.execute_memory_reg(structure)#1
# Loading work.memory_writeback_reg(structure)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/MyMips/D_EX/o_beq has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/G_ALU/G_SLT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb/MyMips/G_ALU/G_SLT
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 5 (4 downto 0). Right is 32 (4 downto -27).
#    Time: 10 ns  Iteration: 1  Process: /tb/MyMips/D_EX/REG_INST1/line__33 File: /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd
# Fatal error in Process line__33 at /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd line 36
# 
# HDL call sequence:
# Stopped at /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd 36 Process line__33
# 
# End time: 21:08:43 on Apr 19,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
