// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module BoomNonBlockingDCache_boom(
  input         clock,
                reset,
                auto_out_a_ready,
                auto_out_b_valid,
  input  [1:0]  auto_out_b_bits_param,
  input  [3:0]  auto_out_b_bits_size,
  input  [1:0]  auto_out_b_bits_source,
  input  [31:0] auto_out_b_bits_address,
  input         auto_out_c_ready,
                auto_out_d_valid,
  input  [2:0]  auto_out_d_bits_opcode,
  input  [1:0]  auto_out_d_bits_param,
  input  [3:0]  auto_out_d_bits_size,
  input  [1:0]  auto_out_d_bits_source,
  input  [2:0]  auto_out_d_bits_sink,
  input  [63:0] auto_out_d_bits_data,
  input         auto_out_e_ready,
                io_lsu_req_valid,
                io_lsu_req_bits_0_valid,
  input  [6:0]  io_lsu_req_bits_0_bits_uop_uopc,
  input  [31:0] io_lsu_req_bits_0_bits_uop_inst,
                io_lsu_req_bits_0_bits_uop_debug_inst,
  input         io_lsu_req_bits_0_bits_uop_is_rvc,
  input  [39:0] io_lsu_req_bits_0_bits_uop_debug_pc,
  input  [2:0]  io_lsu_req_bits_0_bits_uop_iq_type,
  input  [9:0]  io_lsu_req_bits_0_bits_uop_fu_code,
  input  [3:0]  io_lsu_req_bits_0_bits_uop_ctrl_br_type,
  input  [1:0]  io_lsu_req_bits_0_bits_uop_ctrl_op1_sel,
  input  [2:0]  io_lsu_req_bits_0_bits_uop_ctrl_op2_sel,
                io_lsu_req_bits_0_bits_uop_ctrl_imm_sel,
  input  [3:0]  io_lsu_req_bits_0_bits_uop_ctrl_op_fcn,
  input         io_lsu_req_bits_0_bits_uop_ctrl_fcn_dw,
  input  [2:0]  io_lsu_req_bits_0_bits_uop_ctrl_csr_cmd,
  input         io_lsu_req_bits_0_bits_uop_ctrl_is_load,
                io_lsu_req_bits_0_bits_uop_ctrl_is_sta,
                io_lsu_req_bits_0_bits_uop_ctrl_is_std,
  input  [1:0]  io_lsu_req_bits_0_bits_uop_iw_state,
  input         io_lsu_req_bits_0_bits_uop_iw_p1_poisoned,
                io_lsu_req_bits_0_bits_uop_iw_p2_poisoned,
                io_lsu_req_bits_0_bits_uop_is_br,
                io_lsu_req_bits_0_bits_uop_is_jalr,
                io_lsu_req_bits_0_bits_uop_is_jal,
                io_lsu_req_bits_0_bits_uop_is_sfb,
  input  [11:0] io_lsu_req_bits_0_bits_uop_br_mask,
  input  [3:0]  io_lsu_req_bits_0_bits_uop_br_tag,
  input  [4:0]  io_lsu_req_bits_0_bits_uop_ftq_idx,
  input         io_lsu_req_bits_0_bits_uop_edge_inst,
  input  [5:0]  io_lsu_req_bits_0_bits_uop_pc_lob,
  input         io_lsu_req_bits_0_bits_uop_taken,
  input  [19:0] io_lsu_req_bits_0_bits_uop_imm_packed,
  input  [11:0] io_lsu_req_bits_0_bits_uop_csr_addr,
  input  [5:0]  io_lsu_req_bits_0_bits_uop_rob_idx,
  input  [3:0]  io_lsu_req_bits_0_bits_uop_ldq_idx,
                io_lsu_req_bits_0_bits_uop_stq_idx,
  input  [1:0]  io_lsu_req_bits_0_bits_uop_rxq_idx,
  input  [6:0]  io_lsu_req_bits_0_bits_uop_pdst,
                io_lsu_req_bits_0_bits_uop_prs1,
                io_lsu_req_bits_0_bits_uop_prs2,
                io_lsu_req_bits_0_bits_uop_prs3,
  input  [4:0]  io_lsu_req_bits_0_bits_uop_ppred,
  input         io_lsu_req_bits_0_bits_uop_prs1_busy,
                io_lsu_req_bits_0_bits_uop_prs2_busy,
                io_lsu_req_bits_0_bits_uop_prs3_busy,
                io_lsu_req_bits_0_bits_uop_ppred_busy,
  input  [6:0]  io_lsu_req_bits_0_bits_uop_stale_pdst,
  input         io_lsu_req_bits_0_bits_uop_exception,
  input  [63:0] io_lsu_req_bits_0_bits_uop_exc_cause,
  input         io_lsu_req_bits_0_bits_uop_bypassable,
  input  [4:0]  io_lsu_req_bits_0_bits_uop_mem_cmd,
  input  [1:0]  io_lsu_req_bits_0_bits_uop_mem_size,
  input         io_lsu_req_bits_0_bits_uop_mem_signed,
                io_lsu_req_bits_0_bits_uop_is_fence,
                io_lsu_req_bits_0_bits_uop_is_fencei,
                io_lsu_req_bits_0_bits_uop_is_amo,
                io_lsu_req_bits_0_bits_uop_uses_ldq,
                io_lsu_req_bits_0_bits_uop_uses_stq,
                io_lsu_req_bits_0_bits_uop_is_sys_pc2epc,
                io_lsu_req_bits_0_bits_uop_is_unique,
                io_lsu_req_bits_0_bits_uop_flush_on_commit,
                io_lsu_req_bits_0_bits_uop_ldst_is_rs1,
  input  [5:0]  io_lsu_req_bits_0_bits_uop_ldst,
                io_lsu_req_bits_0_bits_uop_lrs1,
                io_lsu_req_bits_0_bits_uop_lrs2,
                io_lsu_req_bits_0_bits_uop_lrs3,
  input         io_lsu_req_bits_0_bits_uop_ldst_val,
  input  [1:0]  io_lsu_req_bits_0_bits_uop_dst_rtype,
                io_lsu_req_bits_0_bits_uop_lrs1_rtype,
                io_lsu_req_bits_0_bits_uop_lrs2_rtype,
  input         io_lsu_req_bits_0_bits_uop_frs3_en,
                io_lsu_req_bits_0_bits_uop_fp_val,
                io_lsu_req_bits_0_bits_uop_fp_single,
                io_lsu_req_bits_0_bits_uop_xcpt_pf_if,
                io_lsu_req_bits_0_bits_uop_xcpt_ae_if,
                io_lsu_req_bits_0_bits_uop_xcpt_ma_if,
                io_lsu_req_bits_0_bits_uop_bp_debug_if,
                io_lsu_req_bits_0_bits_uop_bp_xcpt_if,
  input  [1:0]  io_lsu_req_bits_0_bits_uop_debug_fsrc,
                io_lsu_req_bits_0_bits_uop_debug_tsrc,
  input  [39:0] io_lsu_req_bits_0_bits_addr,
  input  [63:0] io_lsu_req_bits_0_bits_data,
  input         io_lsu_req_bits_0_bits_is_hella,
                io_lsu_s1_kill_0,
  input  [11:0] io_lsu_brupdate_b1_resolve_mask,
                io_lsu_brupdate_b1_mispredict_mask,
  input         io_lsu_exception,
                io_lsu_release_ready,
                io_lsu_force_order,
  output        auto_out_a_valid,
  output [2:0]  auto_out_a_bits_opcode,
                auto_out_a_bits_param,
  output [3:0]  auto_out_a_bits_size,
  output [1:0]  auto_out_a_bits_source,
  output [31:0] auto_out_a_bits_address,
  output [7:0]  auto_out_a_bits_mask,
  output [63:0] auto_out_a_bits_data,
  output        auto_out_a_bits_corrupt,
                auto_out_b_ready,
                auto_out_c_valid,
  output [2:0]  auto_out_c_bits_opcode,
                auto_out_c_bits_param,
  output [3:0]  auto_out_c_bits_size,
  output [1:0]  auto_out_c_bits_source,
  output [31:0] auto_out_c_bits_address,
  output [63:0] auto_out_c_bits_data,
  output        auto_out_d_ready,
                auto_out_e_valid,
  output [2:0]  auto_out_e_bits_sink,
  output        io_lsu_req_ready,
                io_lsu_resp_0_valid,
  output [3:0]  io_lsu_resp_0_bits_uop_ldq_idx,
                io_lsu_resp_0_bits_uop_stq_idx,
  output        io_lsu_resp_0_bits_uop_is_amo,
                io_lsu_resp_0_bits_uop_uses_ldq,
                io_lsu_resp_0_bits_uop_uses_stq,
  output [63:0] io_lsu_resp_0_bits_data,
  output        io_lsu_resp_0_bits_is_hella,
                io_lsu_nack_0_valid,
  output [3:0]  io_lsu_nack_0_bits_uop_ldq_idx,
                io_lsu_nack_0_bits_uop_stq_idx,
  output        io_lsu_nack_0_bits_uop_uses_ldq,
                io_lsu_nack_0_bits_uop_uses_stq,
                io_lsu_nack_0_bits_is_hella,
                io_lsu_release_valid,
  output [31:0] io_lsu_release_bits_address,
  output        io_lsu_ordered,
                io_lsu_perf_acquire,
                io_lsu_perf_release
);

  wire [63:0]      s2_data_word_0;	// @[dcache.scala:892:27]
  wire             _mshrs_io_req_0_valid_T_74;	// @[dcache.scala:755:77]
  reg  [3:0]       s2_tag_match_way_0;	// @[dcache.scala:644:33]
  wire             _wb_io_data_req_ready_T;	// @[dcache.scala:543:55]
  wire [63:0]      _amoalu_io_out;	// @[dcache.scala:897:24]
  wire             _lsu_release_arb_io_in_0_ready;	// @[dcache.scala:815:31]
  wire             _lsu_release_arb_io_in_1_ready;	// @[dcache.scala:815:31]
  wire             _wbArb_io_in_0_ready;	// @[dcache.scala:806:21]
  wire             _wbArb_io_in_1_ready;	// @[dcache.scala:806:21]
  wire             _wbArb_io_out_valid;	// @[dcache.scala:806:21]
  wire [19:0]      _wbArb_io_out_bits_tag;	// @[dcache.scala:806:21]
  wire [5:0]       _wbArb_io_out_bits_idx;	// @[dcache.scala:806:21]
  wire [2:0]       _wbArb_io_out_bits_param;	// @[dcache.scala:806:21]
  wire [3:0]       _wbArb_io_out_bits_way_en;	// @[dcache.scala:806:21]
  wire             _wbArb_io_out_bits_voluntary;	// @[dcache.scala:806:21]
  wire             _lfsr_prng_io_out_0;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_1;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_2;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_3;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_4;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_5;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_6;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_7;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_8;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_9;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_10;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_11;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_12;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_13;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_14;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_15;	// @[PRNG.scala:91:22]
  wire             _dataReadArb_io_in_1_ready;	// @[dcache.scala:464:27]
  wire             _dataReadArb_io_in_2_ready;	// @[dcache.scala:464:27]
  wire             _dataReadArb_io_out_valid;	// @[dcache.scala:464:27]
  wire [3:0]       _dataReadArb_io_out_bits_req_0_way_en;	// @[dcache.scala:464:27]
  wire [11:0]      _dataReadArb_io_out_bits_req_0_addr;	// @[dcache.scala:464:27]
  wire             _dataReadArb_io_out_bits_valid_0;	// @[dcache.scala:464:27]
  wire             _dataWriteArb_io_in_0_ready;	// @[dcache.scala:462:28]
  wire             _dataWriteArb_io_in_1_ready;	// @[dcache.scala:462:28]
  wire             _dataWriteArb_io_out_valid;	// @[dcache.scala:462:28]
  wire [3:0]       _dataWriteArb_io_out_bits_way_en;	// @[dcache.scala:462:28]
  wire [11:0]      _dataWriteArb_io_out_bits_addr;	// @[dcache.scala:462:28]
  wire [63:0]      _dataWriteArb_io_out_bits_data;	// @[dcache.scala:462:28]
  wire [63:0]      _data_io_resp_0_0;	// @[dcache.scala:461:20]
  wire [63:0]      _data_io_resp_0_1;	// @[dcache.scala:461:20]
  wire [63:0]      _data_io_resp_0_2;	// @[dcache.scala:461:20]
  wire [63:0]      _data_io_resp_0_3;	// @[dcache.scala:461:20]
  wire             _metaReadArb_io_in_0_ready;	// @[dcache.scala:446:27]
  wire             _metaReadArb_io_in_1_ready;	// @[dcache.scala:446:27]
  wire             _metaReadArb_io_in_2_ready;	// @[dcache.scala:446:27]
  wire             _metaReadArb_io_in_3_ready;	// @[dcache.scala:446:27]
  wire             _metaReadArb_io_in_4_ready;	// @[dcache.scala:446:27]
  wire             _metaReadArb_io_in_5_ready;	// @[dcache.scala:446:27]
  wire             _metaReadArb_io_out_valid;	// @[dcache.scala:446:27]
  wire [5:0]       _metaReadArb_io_out_bits_req_0_idx;	// @[dcache.scala:446:27]
  wire             _metaWriteArb_io_in_0_ready;	// @[dcache.scala:444:28]
  wire             _metaWriteArb_io_in_1_ready;	// @[dcache.scala:444:28]
  wire             _metaWriteArb_io_out_valid;	// @[dcache.scala:444:28]
  wire [5:0]       _metaWriteArb_io_out_bits_idx;	// @[dcache.scala:444:28]
  wire [3:0]       _metaWriteArb_io_out_bits_way_en;	// @[dcache.scala:444:28]
  wire [1:0]       _metaWriteArb_io_out_bits_data_coh_state;	// @[dcache.scala:444:28]
  wire [19:0]      _metaWriteArb_io_out_bits_data_tag;	// @[dcache.scala:444:28]
  wire             _meta_0_io_read_ready;	// @[dcache.scala:443:41]
  wire             _meta_0_io_write_ready;	// @[dcache.scala:443:41]
  wire [1:0]       _meta_0_io_resp_0_coh_state;	// @[dcache.scala:443:41]
  wire [19:0]      _meta_0_io_resp_0_tag;	// @[dcache.scala:443:41]
  wire [1:0]       _meta_0_io_resp_1_coh_state;	// @[dcache.scala:443:41]
  wire [19:0]      _meta_0_io_resp_1_tag;	// @[dcache.scala:443:41]
  wire [1:0]       _meta_0_io_resp_2_coh_state;	// @[dcache.scala:443:41]
  wire [19:0]      _meta_0_io_resp_2_tag;	// @[dcache.scala:443:41]
  wire [1:0]       _meta_0_io_resp_3_coh_state;	// @[dcache.scala:443:41]
  wire [19:0]      _meta_0_io_resp_3_tag;	// @[dcache.scala:443:41]
  wire             _mshrs_io_req_0_ready;	// @[dcache.scala:434:21]
  wire             _mshrs_io_resp_valid;	// @[dcache.scala:434:21]
  wire [11:0]      _mshrs_io_resp_bits_uop_br_mask;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_resp_bits_uop_ldq_idx;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_resp_bits_uop_stq_idx;	// @[dcache.scala:434:21]
  wire             _mshrs_io_resp_bits_uop_is_amo;	// @[dcache.scala:434:21]
  wire             _mshrs_io_resp_bits_uop_uses_ldq;	// @[dcache.scala:434:21]
  wire             _mshrs_io_resp_bits_uop_uses_stq;	// @[dcache.scala:434:21]
  wire [63:0]      _mshrs_io_resp_bits_data;	// @[dcache.scala:434:21]
  wire             _mshrs_io_resp_bits_is_hella;	// @[dcache.scala:434:21]
  wire             _mshrs_io_secondary_miss_0;	// @[dcache.scala:434:21]
  wire             _mshrs_io_block_hit_0;	// @[dcache.scala:434:21]
  wire             _mshrs_io_mem_acquire_valid;	// @[dcache.scala:434:21]
  wire [2:0]       _mshrs_io_mem_acquire_bits_opcode;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_mem_acquire_bits_size;	// @[dcache.scala:434:21]
  wire             _mshrs_io_mem_grant_ready;	// @[dcache.scala:434:21]
  wire             _mshrs_io_refill_valid;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_refill_bits_way_en;	// @[dcache.scala:434:21]
  wire [11:0]      _mshrs_io_refill_bits_addr;	// @[dcache.scala:434:21]
  wire [63:0]      _mshrs_io_refill_bits_data;	// @[dcache.scala:434:21]
  wire             _mshrs_io_meta_write_valid;	// @[dcache.scala:434:21]
  wire [5:0]       _mshrs_io_meta_write_bits_idx;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_meta_write_bits_way_en;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_meta_write_bits_data_coh_state;	// @[dcache.scala:434:21]
  wire [19:0]      _mshrs_io_meta_write_bits_data_tag;	// @[dcache.scala:434:21]
  wire             _mshrs_io_meta_read_valid;	// @[dcache.scala:434:21]
  wire [5:0]       _mshrs_io_meta_read_bits_idx;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_meta_read_bits_way_en;	// @[dcache.scala:434:21]
  wire [19:0]      _mshrs_io_meta_read_bits_tag;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_valid;	// @[dcache.scala:434:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_uopc;	// @[dcache.scala:434:21]
  wire [31:0]      _mshrs_io_replay_bits_uop_inst;	// @[dcache.scala:434:21]
  wire [31:0]      _mshrs_io_replay_bits_uop_debug_inst;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_rvc;	// @[dcache.scala:434:21]
  wire [39:0]      _mshrs_io_replay_bits_uop_debug_pc;	// @[dcache.scala:434:21]
  wire [2:0]       _mshrs_io_replay_bits_uop_iq_type;	// @[dcache.scala:434:21]
  wire [9:0]       _mshrs_io_replay_bits_uop_fu_code;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_replay_bits_uop_ctrl_br_type;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_ctrl_op1_sel;	// @[dcache.scala:434:21]
  wire [2:0]       _mshrs_io_replay_bits_uop_ctrl_op2_sel;	// @[dcache.scala:434:21]
  wire [2:0]       _mshrs_io_replay_bits_uop_ctrl_imm_sel;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_replay_bits_uop_ctrl_op_fcn;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_ctrl_fcn_dw;	// @[dcache.scala:434:21]
  wire [2:0]       _mshrs_io_replay_bits_uop_ctrl_csr_cmd;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_ctrl_is_load;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_ctrl_is_sta;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_ctrl_is_std;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_iw_state;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_iw_p1_poisoned;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_iw_p2_poisoned;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_br;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_jalr;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_jal;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_sfb;	// @[dcache.scala:434:21]
  wire [11:0]      _mshrs_io_replay_bits_uop_br_mask;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_replay_bits_uop_br_tag;	// @[dcache.scala:434:21]
  wire [4:0]       _mshrs_io_replay_bits_uop_ftq_idx;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_edge_inst;	// @[dcache.scala:434:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_pc_lob;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_taken;	// @[dcache.scala:434:21]
  wire [19:0]      _mshrs_io_replay_bits_uop_imm_packed;	// @[dcache.scala:434:21]
  wire [11:0]      _mshrs_io_replay_bits_uop_csr_addr;	// @[dcache.scala:434:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_rob_idx;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_replay_bits_uop_ldq_idx;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_replay_bits_uop_stq_idx;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_rxq_idx;	// @[dcache.scala:434:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_pdst;	// @[dcache.scala:434:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_prs1;	// @[dcache.scala:434:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_prs2;	// @[dcache.scala:434:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_prs3;	// @[dcache.scala:434:21]
  wire [4:0]       _mshrs_io_replay_bits_uop_ppred;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_prs1_busy;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_prs2_busy;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_prs3_busy;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_ppred_busy;	// @[dcache.scala:434:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_stale_pdst;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_exception;	// @[dcache.scala:434:21]
  wire [63:0]      _mshrs_io_replay_bits_uop_exc_cause;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_bypassable;	// @[dcache.scala:434:21]
  wire [4:0]       _mshrs_io_replay_bits_uop_mem_cmd;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_mem_size;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_mem_signed;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_fence;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_fencei;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_amo;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_uses_ldq;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_uses_stq;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_sys_pc2epc;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_is_unique;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_flush_on_commit;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_ldst_is_rs1;	// @[dcache.scala:434:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_ldst;	// @[dcache.scala:434:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_lrs1;	// @[dcache.scala:434:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_lrs2;	// @[dcache.scala:434:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_lrs3;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_ldst_val;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_dst_rtype;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_lrs1_rtype;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_lrs2_rtype;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_frs3_en;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_fp_val;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_fp_single;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_xcpt_pf_if;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_xcpt_ae_if;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_xcpt_ma_if;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_bp_debug_if;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_uop_bp_xcpt_if;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_debug_fsrc;	// @[dcache.scala:434:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_debug_tsrc;	// @[dcache.scala:434:21]
  wire [39:0]      _mshrs_io_replay_bits_addr;	// @[dcache.scala:434:21]
  wire [63:0]      _mshrs_io_replay_bits_data;	// @[dcache.scala:434:21]
  wire             _mshrs_io_replay_bits_is_hella;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_replay_bits_way_en;	// @[dcache.scala:434:21]
  wire             _mshrs_io_prefetch_valid;	// @[dcache.scala:434:21]
  wire [4:0]       _mshrs_io_prefetch_bits_uop_mem_cmd;	// @[dcache.scala:434:21]
  wire [39:0]      _mshrs_io_prefetch_bits_addr;	// @[dcache.scala:434:21]
  wire             _mshrs_io_wb_req_valid;	// @[dcache.scala:434:21]
  wire [19:0]      _mshrs_io_wb_req_bits_tag;	// @[dcache.scala:434:21]
  wire [5:0]       _mshrs_io_wb_req_bits_idx;	// @[dcache.scala:434:21]
  wire [2:0]       _mshrs_io_wb_req_bits_param;	// @[dcache.scala:434:21]
  wire [3:0]       _mshrs_io_wb_req_bits_way_en;	// @[dcache.scala:434:21]
  wire             _mshrs_io_wb_req_bits_voluntary;	// @[dcache.scala:434:21]
  wire             _mshrs_io_fence_rdy;	// @[dcache.scala:434:21]
  wire             _mshrs_io_probe_rdy;	// @[dcache.scala:434:21]
  wire             _prober_io_req_ready;	// @[dcache.scala:433:22]
  wire             _prober_io_rep_valid;	// @[dcache.scala:433:22]
  wire [2:0]       _prober_io_rep_bits_param;	// @[dcache.scala:433:22]
  wire [3:0]       _prober_io_rep_bits_size;	// @[dcache.scala:433:22]
  wire [1:0]       _prober_io_rep_bits_source;	// @[dcache.scala:433:22]
  wire [31:0]      _prober_io_rep_bits_address;	// @[dcache.scala:433:22]
  wire             _prober_io_meta_read_valid;	// @[dcache.scala:433:22]
  wire [5:0]       _prober_io_meta_read_bits_idx;	// @[dcache.scala:433:22]
  wire [19:0]      _prober_io_meta_read_bits_tag;	// @[dcache.scala:433:22]
  wire             _prober_io_meta_write_valid;	// @[dcache.scala:433:22]
  wire [5:0]       _prober_io_meta_write_bits_idx;	// @[dcache.scala:433:22]
  wire [3:0]       _prober_io_meta_write_bits_way_en;	// @[dcache.scala:433:22]
  wire [1:0]       _prober_io_meta_write_bits_data_coh_state;	// @[dcache.scala:433:22]
  wire [19:0]      _prober_io_meta_write_bits_data_tag;	// @[dcache.scala:433:22]
  wire             _prober_io_wb_req_valid;	// @[dcache.scala:433:22]
  wire [19:0]      _prober_io_wb_req_bits_tag;	// @[dcache.scala:433:22]
  wire [5:0]       _prober_io_wb_req_bits_idx;	// @[dcache.scala:433:22]
  wire [2:0]       _prober_io_wb_req_bits_param;	// @[dcache.scala:433:22]
  wire [3:0]       _prober_io_wb_req_bits_way_en;	// @[dcache.scala:433:22]
  wire             _prober_io_mshr_wb_rdy;	// @[dcache.scala:433:22]
  wire             _prober_io_lsu_release_valid;	// @[dcache.scala:433:22]
  wire [31:0]      _prober_io_lsu_release_bits_address;	// @[dcache.scala:433:22]
  wire             _prober_io_state_valid;	// @[dcache.scala:433:22]
  wire [39:0]      _prober_io_state_bits;	// @[dcache.scala:433:22]
  wire             _wb_io_req_ready;	// @[dcache.scala:432:18]
  wire             _wb_io_meta_read_valid;	// @[dcache.scala:432:18]
  wire [5:0]       _wb_io_meta_read_bits_idx;	// @[dcache.scala:432:18]
  wire [19:0]      _wb_io_meta_read_bits_tag;	// @[dcache.scala:432:18]
  wire             _wb_io_resp;	// @[dcache.scala:432:18]
  wire             _wb_io_idx_valid;	// @[dcache.scala:432:18]
  wire [5:0]       _wb_io_idx_bits;	// @[dcache.scala:432:18]
  wire             _wb_io_data_req_valid;	// @[dcache.scala:432:18]
  wire [3:0]       _wb_io_data_req_bits_way_en;	// @[dcache.scala:432:18]
  wire [11:0]      _wb_io_data_req_bits_addr;	// @[dcache.scala:432:18]
  wire             _wb_io_release_valid;	// @[dcache.scala:432:18]
  wire [2:0]       _wb_io_release_bits_opcode;	// @[dcache.scala:432:18]
  wire [2:0]       _wb_io_release_bits_param;	// @[dcache.scala:432:18]
  wire [31:0]      _wb_io_release_bits_address;	// @[dcache.scala:432:18]
  wire [63:0]      _wb_io_release_bits_data;	// @[dcache.scala:432:18]
  wire             _wb_io_lsu_release_valid;	// @[dcache.scala:432:18]
  wire [31:0]      _wb_io_lsu_release_bits_address;	// @[dcache.scala:432:18]
  wire             _io_lsu_req_ready_output = _metaReadArb_io_in_4_ready & _dataReadArb_io_in_2_ready;	// @[dcache.scala:446:27, :464:27, :481:50]
  wire             _T = _wb_io_data_req_ready_T & _wb_io_meta_read_valid;	// @[Decoupled.scala:51:35, dcache.scala:432:18, :543:55]
  wire             _T_1 = _wb_io_data_req_ready_T & _wb_io_data_req_valid;	// @[Decoupled.scala:51:35, dcache.scala:432:18, :543:55]
  assign _wb_io_data_req_ready_T = _metaReadArb_io_in_2_ready & _dataReadArb_io_in_1_ready;	// @[dcache.scala:446:27, :464:27, :543:55]
  reg  [6:0]       s1_req_0_uop_uopc;	// @[dcache.scala:601:32]
  reg  [31:0]      s1_req_0_uop_inst;	// @[dcache.scala:601:32]
  reg  [31:0]      s1_req_0_uop_debug_inst;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_rvc;	// @[dcache.scala:601:32]
  reg  [39:0]      s1_req_0_uop_debug_pc;	// @[dcache.scala:601:32]
  reg  [2:0]       s1_req_0_uop_iq_type;	// @[dcache.scala:601:32]
  reg  [9:0]       s1_req_0_uop_fu_code;	// @[dcache.scala:601:32]
  reg  [3:0]       s1_req_0_uop_ctrl_br_type;	// @[dcache.scala:601:32]
  reg  [1:0]       s1_req_0_uop_ctrl_op1_sel;	// @[dcache.scala:601:32]
  reg  [2:0]       s1_req_0_uop_ctrl_op2_sel;	// @[dcache.scala:601:32]
  reg  [2:0]       s1_req_0_uop_ctrl_imm_sel;	// @[dcache.scala:601:32]
  reg  [3:0]       s1_req_0_uop_ctrl_op_fcn;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_ctrl_fcn_dw;	// @[dcache.scala:601:32]
  reg  [2:0]       s1_req_0_uop_ctrl_csr_cmd;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_ctrl_is_load;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_ctrl_is_sta;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_ctrl_is_std;	// @[dcache.scala:601:32]
  reg  [1:0]       s1_req_0_uop_iw_state;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_iw_p1_poisoned;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_iw_p2_poisoned;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_br;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_jalr;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_jal;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_sfb;	// @[dcache.scala:601:32]
  reg  [11:0]      s1_req_0_uop_br_mask;	// @[dcache.scala:601:32]
  reg  [3:0]       s1_req_0_uop_br_tag;	// @[dcache.scala:601:32]
  reg  [4:0]       s1_req_0_uop_ftq_idx;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_edge_inst;	// @[dcache.scala:601:32]
  reg  [5:0]       s1_req_0_uop_pc_lob;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_taken;	// @[dcache.scala:601:32]
  reg  [19:0]      s1_req_0_uop_imm_packed;	// @[dcache.scala:601:32]
  reg  [11:0]      s1_req_0_uop_csr_addr;	// @[dcache.scala:601:32]
  reg  [5:0]       s1_req_0_uop_rob_idx;	// @[dcache.scala:601:32]
  reg  [3:0]       s1_req_0_uop_ldq_idx;	// @[dcache.scala:601:32]
  reg  [3:0]       s1_req_0_uop_stq_idx;	// @[dcache.scala:601:32]
  reg  [1:0]       s1_req_0_uop_rxq_idx;	// @[dcache.scala:601:32]
  reg  [6:0]       s1_req_0_uop_pdst;	// @[dcache.scala:601:32]
  reg  [6:0]       s1_req_0_uop_prs1;	// @[dcache.scala:601:32]
  reg  [6:0]       s1_req_0_uop_prs2;	// @[dcache.scala:601:32]
  reg  [6:0]       s1_req_0_uop_prs3;	// @[dcache.scala:601:32]
  reg  [4:0]       s1_req_0_uop_ppred;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_prs1_busy;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_prs2_busy;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_prs3_busy;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_ppred_busy;	// @[dcache.scala:601:32]
  reg  [6:0]       s1_req_0_uop_stale_pdst;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_exception;	// @[dcache.scala:601:32]
  reg  [63:0]      s1_req_0_uop_exc_cause;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_bypassable;	// @[dcache.scala:601:32]
  reg  [4:0]       s1_req_0_uop_mem_cmd;	// @[dcache.scala:601:32]
  reg  [1:0]       s1_req_0_uop_mem_size;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_mem_signed;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_fence;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_fencei;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_amo;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_uses_ldq;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_uses_stq;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_sys_pc2epc;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_is_unique;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_flush_on_commit;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_ldst_is_rs1;	// @[dcache.scala:601:32]
  reg  [5:0]       s1_req_0_uop_ldst;	// @[dcache.scala:601:32]
  reg  [5:0]       s1_req_0_uop_lrs1;	// @[dcache.scala:601:32]
  reg  [5:0]       s1_req_0_uop_lrs2;	// @[dcache.scala:601:32]
  reg  [5:0]       s1_req_0_uop_lrs3;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_ldst_val;	// @[dcache.scala:601:32]
  reg  [1:0]       s1_req_0_uop_dst_rtype;	// @[dcache.scala:601:32]
  reg  [1:0]       s1_req_0_uop_lrs1_rtype;	// @[dcache.scala:601:32]
  reg  [1:0]       s1_req_0_uop_lrs2_rtype;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_frs3_en;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_fp_val;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_fp_single;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_xcpt_pf_if;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_xcpt_ae_if;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_xcpt_ma_if;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_bp_debug_if;	// @[dcache.scala:601:32]
  reg              s1_req_0_uop_bp_xcpt_if;	// @[dcache.scala:601:32]
  reg  [1:0]       s1_req_0_uop_debug_fsrc;	// @[dcache.scala:601:32]
  reg  [1:0]       s1_req_0_uop_debug_tsrc;	// @[dcache.scala:601:32]
  reg  [39:0]      s1_req_0_addr;	// @[dcache.scala:601:32]
  reg  [63:0]      s1_req_0_data;	// @[dcache.scala:601:32]
  reg              s1_req_0_is_hella;	// @[dcache.scala:601:32]
  reg              s1_valid_REG;	// @[dcache.scala:606:25]
  reg              REG;	// @[dcache.scala:612:43]
  reg              REG_1;	// @[dcache.scala:612:72]
  reg              s1_send_resp_or_nack_0;	// @[dcache.scala:615:37]
  reg  [2:0]       s1_type;	// @[dcache.scala:616:32]
  reg  [3:0]       s1_mshr_meta_read_way_en;	// @[dcache.scala:618:41]
  reg  [3:0]       s1_replay_way_en;	// @[dcache.scala:619:41]
  reg  [3:0]       s1_wb_way_en;	// @[dcache.scala:620:41]
  reg  [6:0]       s2_req_0_uop_uopc;	// @[dcache.scala:633:25]
  reg  [31:0]      s2_req_0_uop_inst;	// @[dcache.scala:633:25]
  reg  [31:0]      s2_req_0_uop_debug_inst;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_rvc;	// @[dcache.scala:633:25]
  reg  [39:0]      s2_req_0_uop_debug_pc;	// @[dcache.scala:633:25]
  reg  [2:0]       s2_req_0_uop_iq_type;	// @[dcache.scala:633:25]
  reg  [9:0]       s2_req_0_uop_fu_code;	// @[dcache.scala:633:25]
  reg  [3:0]       s2_req_0_uop_ctrl_br_type;	// @[dcache.scala:633:25]
  reg  [1:0]       s2_req_0_uop_ctrl_op1_sel;	// @[dcache.scala:633:25]
  reg  [2:0]       s2_req_0_uop_ctrl_op2_sel;	// @[dcache.scala:633:25]
  reg  [2:0]       s2_req_0_uop_ctrl_imm_sel;	// @[dcache.scala:633:25]
  reg  [3:0]       s2_req_0_uop_ctrl_op_fcn;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_ctrl_fcn_dw;	// @[dcache.scala:633:25]
  reg  [2:0]       s2_req_0_uop_ctrl_csr_cmd;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_ctrl_is_load;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_ctrl_is_sta;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_ctrl_is_std;	// @[dcache.scala:633:25]
  reg  [1:0]       s2_req_0_uop_iw_state;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_iw_p1_poisoned;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_iw_p2_poisoned;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_br;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_jalr;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_jal;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_sfb;	// @[dcache.scala:633:25]
  reg  [11:0]      s2_req_0_uop_br_mask;	// @[dcache.scala:633:25]
  reg  [3:0]       s2_req_0_uop_br_tag;	// @[dcache.scala:633:25]
  reg  [4:0]       s2_req_0_uop_ftq_idx;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_edge_inst;	// @[dcache.scala:633:25]
  reg  [5:0]       s2_req_0_uop_pc_lob;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_taken;	// @[dcache.scala:633:25]
  reg  [19:0]      s2_req_0_uop_imm_packed;	// @[dcache.scala:633:25]
  reg  [11:0]      s2_req_0_uop_csr_addr;	// @[dcache.scala:633:25]
  reg  [5:0]       s2_req_0_uop_rob_idx;	// @[dcache.scala:633:25]
  reg  [3:0]       s2_req_0_uop_ldq_idx;	// @[dcache.scala:633:25]
  reg  [3:0]       s2_req_0_uop_stq_idx;	// @[dcache.scala:633:25]
  reg  [1:0]       s2_req_0_uop_rxq_idx;	// @[dcache.scala:633:25]
  reg  [6:0]       s2_req_0_uop_pdst;	// @[dcache.scala:633:25]
  reg  [6:0]       s2_req_0_uop_prs1;	// @[dcache.scala:633:25]
  reg  [6:0]       s2_req_0_uop_prs2;	// @[dcache.scala:633:25]
  reg  [6:0]       s2_req_0_uop_prs3;	// @[dcache.scala:633:25]
  reg  [4:0]       s2_req_0_uop_ppred;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_prs1_busy;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_prs2_busy;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_prs3_busy;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_ppred_busy;	// @[dcache.scala:633:25]
  reg  [6:0]       s2_req_0_uop_stale_pdst;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_exception;	// @[dcache.scala:633:25]
  reg  [63:0]      s2_req_0_uop_exc_cause;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_bypassable;	// @[dcache.scala:633:25]
  reg  [4:0]       s2_req_0_uop_mem_cmd;	// @[dcache.scala:633:25]
  reg  [1:0]       s2_req_0_uop_mem_size;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_mem_signed;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_fence;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_fencei;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_amo;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_uses_ldq;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_uses_stq;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_sys_pc2epc;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_is_unique;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_flush_on_commit;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_ldst_is_rs1;	// @[dcache.scala:633:25]
  reg  [5:0]       s2_req_0_uop_ldst;	// @[dcache.scala:633:25]
  reg  [5:0]       s2_req_0_uop_lrs1;	// @[dcache.scala:633:25]
  reg  [5:0]       s2_req_0_uop_lrs2;	// @[dcache.scala:633:25]
  reg  [5:0]       s2_req_0_uop_lrs3;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_ldst_val;	// @[dcache.scala:633:25]
  reg  [1:0]       s2_req_0_uop_dst_rtype;	// @[dcache.scala:633:25]
  reg  [1:0]       s2_req_0_uop_lrs1_rtype;	// @[dcache.scala:633:25]
  reg  [1:0]       s2_req_0_uop_lrs2_rtype;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_frs3_en;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_fp_val;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_fp_single;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_xcpt_pf_if;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_xcpt_ae_if;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_xcpt_ma_if;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_bp_debug_if;	// @[dcache.scala:633:25]
  reg              s2_req_0_uop_bp_xcpt_if;	// @[dcache.scala:633:25]
  reg  [1:0]       s2_req_0_uop_debug_fsrc;	// @[dcache.scala:633:25]
  reg  [1:0]       s2_req_0_uop_debug_tsrc;	// @[dcache.scala:633:25]
  reg  [39:0]      s2_req_0_addr;	// @[dcache.scala:633:25]
  reg  [63:0]      s2_req_0_data;	// @[dcache.scala:633:25]
  reg              s2_req_0_is_hella;	// @[dcache.scala:633:25]
  reg  [2:0]       s2_type;	// @[dcache.scala:634:25]
  reg              s2_valid_REG;	// @[dcache.scala:636:26]
  reg  [1:0]       s2_hit_state_REG_state;	// @[dcache.scala:646:93]
  reg  [1:0]       s2_hit_state_REG_1_state;	// @[dcache.scala:646:93]
  reg  [1:0]       s2_hit_state_REG_2_state;	// @[dcache.scala:646:93]
  reg  [1:0]       s2_hit_state_REG_3_state;	// @[dcache.scala:646:93]
  wire [1:0]       mshrs_io_req_0_bits_old_meta_meta_coh_state = (s2_tag_match_way_0[0] ? s2_hit_state_REG_state : 2'h0) | (s2_tag_match_way_0[1] ? s2_hit_state_REG_1_state : 2'h0) | (s2_tag_match_way_0[2] ? s2_hit_state_REG_2_state : 2'h0) | (s2_tag_match_way_0[3] ? s2_hit_state_REG_3_state : 2'h0);	// @[Mux.scala:27:73, :29:36, dcache.scala:569:27, :644:33, :646:93]
  wire             _s3_valid_T_1 = s2_req_0_uop_mem_cmd == 5'h1;	// @[Consts.scala:86:32, dcache.scala:633:25]
  wire             _s3_valid_T_2 = s2_req_0_uop_mem_cmd == 5'h11;	// @[Consts.scala:86:49, dcache.scala:633:25]
  wire             _s3_valid_T_4 = s2_req_0_uop_mem_cmd == 5'h7;	// @[Consts.scala:86:66, dcache.scala:633:25, package.scala:16:47]
  wire             _s3_valid_T_6 = s2_req_0_uop_mem_cmd == 5'h4;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             _s3_valid_T_7 = s2_req_0_uop_mem_cmd == 5'h9;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             _s3_valid_T_8 = s2_req_0_uop_mem_cmd == 5'hA;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             _s3_valid_T_9 = s2_req_0_uop_mem_cmd == 5'hB;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             _s3_valid_T_13 = s2_req_0_uop_mem_cmd == 5'h8;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             _s3_valid_T_14 = s2_req_0_uop_mem_cmd == 5'hC;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             _s3_valid_T_15 = s2_req_0_uop_mem_cmd == 5'hD;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             _s3_valid_T_16 = s2_req_0_uop_mem_cmd == 5'hE;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             _s3_valid_T_17 = s2_req_0_uop_mem_cmd == 5'hF;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             _mshrs_io_req_0_valid_T_22 = s2_req_0_uop_mem_cmd == 5'h3;	// @[Consts.scala:87:54, dcache.scala:633:25]
  wire             _mshrs_io_req_0_valid_T_26 = s2_req_0_uop_mem_cmd == 5'h6;	// @[Consts.scala:87:71, dcache.scala:633:25, package.scala:16:47]
  wire [3:0]       _s2_has_permission_T = {_s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17, _s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17 | _mshrs_io_req_0_valid_T_22 | _mshrs_io_req_0_valid_T_26, mshrs_io_req_0_bits_old_meta_meta_coh_state};	// @[Cat.scala:33:92, Consts.scala:86:{32,49,66,76}, :87:{54,64,71}, Mux.scala:27:73, package.scala:16:47]
  wire [3:0]       _s2_new_hit_state_T = {_s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17, _s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17 | _mshrs_io_req_0_valid_T_22 | _mshrs_io_req_0_valid_T_26, mshrs_io_req_0_bits_old_meta_meta_coh_state};	// @[Cat.scala:33:92, Consts.scala:86:{32,49,66,76}, :87:{54,64,71}, Mux.scala:27:73, package.scala:16:47]
  wire [1:0]       _s2_new_hit_state_T_27 = {1'h0, _s2_new_hit_state_T == 4'hC};	// @[Cat.scala:33:92, Misc.scala:34:36, :48:20, package.scala:16:47]
  wire [15:0][1:0] _GEN = {{2'h3}, {2'h3}, {2'h2}, {_s2_new_hit_state_T_27}, {_s2_new_hit_state_T_27}, {_s2_new_hit_state_T_27}, {_s2_new_hit_state_T_27}, {_s2_new_hit_state_T_27}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[Cat.scala:33:92, Consts.scala:87:54, Misc.scala:34:36, :48:20, ReadyValidCancel.scala:68:19, dcache.scala:569:27]
  wire             _T_45 = (|s2_tag_match_way_0) & (_s2_has_permission_T == 4'h3 | _s2_has_permission_T == 4'h2 | _s2_has_permission_T == 4'h1 | _s2_has_permission_T == 4'h7 | _s2_has_permission_T == 4'h6 | (&_s2_has_permission_T) | _s2_has_permission_T == 4'hE);	// @[Cat.scala:33:92, Misc.scala:34:9, :48:20, ReadyValidCancel.scala:68:19, dcache.scala:644:33, :645:49, :650:47, package.scala:16:47]
  wire             _T_67 = s2_type == 3'h0;	// @[dcache.scala:569:27, :634:25, package.scala:16:47]
  wire             _T_23 = s2_type == 3'h2;	// @[dcache.scala:590:21, :634:25, package.scala:16:47]
  wire             s2_hit_0 = _T_45 & mshrs_io_req_0_bits_old_meta_meta_coh_state == _GEN[_s2_new_hit_state_T] & ~_mshrs_io_block_hit_0 | _T_67 | _T_23;	// @[Cat.scala:33:92, Metadata.scala:46:46, Misc.scala:34:36, :48:20, Mux.scala:27:73, dcache.scala:434:21, :650:{47,114,117,141}, package.scala:16:47]
  reg              s2_wb_idx_matches_0;	// @[dcache.scala:655:34]
  reg  [39:0]      debug_sc_fail_addr;	// @[dcache.scala:658:35]
  reg  [7:0]       debug_sc_fail_cnt;	// @[dcache.scala:659:35]
  reg  [6:0]       lrsc_count;	// @[dcache.scala:661:27]
  reg  [33:0]      lrsc_addr;	// @[dcache.scala:663:23]
  reg              s2_lr_REG;	// @[dcache.scala:664:59]
  reg              s2_sc_REG;	// @[dcache.scala:665:59]
  wire             s2_sc = _s3_valid_T_4 & (~s2_sc_REG | _T_67);	// @[Consts.scala:86:66, dcache.scala:665:{47,51,59,72}, package.scala:16:47]
  wire             s2_lrsc_addr_match_0 = (|(lrsc_count[6:2])) & lrsc_addr == s2_req_0_addr[39:6];	// @[dcache.scala:633:25, :661:27, :662:31, :663:23, :666:{53,66,86}]
  wire             s2_sc_fail = s2_sc & ~s2_lrsc_addr_match_0;	// @[dcache.scala:665:47, :666:53, :667:{26,29}]
  wire             _mshrs_io_req_0_valid_T_10 = s2_type == 3'h4;	// @[ReadyValidCancel.scala:68:19, dcache.scala:634:25, :669:34]
  wire [63:0]      s2_data_word_prebypass_0 = (s2_tag_match_way_0[0] ? _data_io_resp_0_0 : 64'h0) | (s2_tag_match_way_0[1] ? _data_io_resp_0_1 : 64'h0) | (s2_tag_match_way_0[2] ? _data_io_resp_0_2 : 64'h0) | (s2_tag_match_way_0[3] ? _data_io_resp_0_3 : 64'h0);	// @[Mux.scala:27:73, :29:36, ReadyValidCancel.scala:68:19, dcache.scala:461:20, :644:33]
  reg  [1:0]       s2_replaced_way_en_REG;	// @[dcache.scala:719:44]
  reg  [1:0]       s2_repl_meta_REG_coh_state;	// @[dcache.scala:720:88]
  reg  [19:0]      s2_repl_meta_REG_tag;	// @[dcache.scala:720:88]
  reg  [1:0]       s2_repl_meta_REG_1_coh_state;	// @[dcache.scala:720:88]
  reg  [19:0]      s2_repl_meta_REG_1_tag;	// @[dcache.scala:720:88]
  reg  [1:0]       s2_repl_meta_REG_2_coh_state;	// @[dcache.scala:720:88]
  reg  [19:0]      s2_repl_meta_REG_2_tag;	// @[dcache.scala:720:88]
  reg  [1:0]       s2_repl_meta_REG_3_coh_state;	// @[dcache.scala:720:88]
  reg  [19:0]      s2_repl_meta_REG_3_tag;	// @[dcache.scala:720:88]
  wire             _s2_repl_meta_T = s2_replaced_way_en_REG == 2'h0;	// @[Mux.scala:29:36, dcache.scala:569:27, :719:44]
  wire             _s2_repl_meta_T_1 = s2_replaced_way_en_REG == 2'h1;	// @[Cat.scala:33:92, Mux.scala:29:36, dcache.scala:719:44]
  wire             _s2_repl_meta_T_2 = s2_replaced_way_en_REG == 2'h2;	// @[Mux.scala:29:36, ReadyValidCancel.scala:68:19, dcache.scala:719:44]
  reg              s2_nack_hit_0;	// @[dcache.scala:723:31]
  wire             _s3_valid_T = s2_valid_REG & s2_hit_0;	// @[dcache.scala:636:26, :650:141, :725:50]
  wire             s2_nack_victim_0 = _s3_valid_T & _mshrs_io_secondary_miss_0;	// @[dcache.scala:434:21, :725:{50,64}]
  wire             s2_nack_wb_0 = s2_valid_REG & ~s2_hit_0 & s2_wb_idx_matches_0;	// @[dcache.scala:636:26, :650:141, :652:36, :655:34, :731:64]
  wire             _WIRE_2_0 = (s2_valid_REG & ~s2_hit_0 & ~_mshrs_io_req_0_ready | s2_nack_hit_0 | s2_nack_victim_0 | s2_nack_wb_0) & (|s2_type);	// @[dcache.scala:434:21, :634:25, :636:26, :650:141, :652:36, :723:31, :725:64, :727:{64,67}, :731:64, :733:{113,131,142}]
  reg              s2_send_resp_REG;	// @[dcache.scala:734:44]
  wire             replace = _mshrs_io_req_0_ready & _mshrs_io_req_0_valid_T_74;	// @[Decoupled.scala:51:35, dcache.scala:434:21, :755:77]
  wire             _mshrs_io_req_0_valid_T_24 = s2_req_0_uop_mem_cmd == 5'h0;	// @[dcache.scala:569:27, :633:25, package.scala:16:47]
  wire             _mshrs_io_req_0_valid_T_25 = s2_req_0_uop_mem_cmd == 5'h10;	// @[dcache.scala:633:25, package.scala:16:47]
  wire             s2_send_resp_0 = s2_send_resp_REG & ~_WIRE_2_0 & (s2_hit_0 | replace & (_s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17) & ~(_mshrs_io_req_0_valid_T_24 | _mshrs_io_req_0_valid_T_25 | _mshrs_io_req_0_valid_T_26 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17));	// @[Consts.scala:85:68, :86:{32,49,66,76}, :87:71, Decoupled.scala:51:35, dcache.scala:650:141, :669:60, :733:131, :734:{44,85}, :735:{34,93,96}, package.scala:16:47]
  reg              s2_send_nack_REG;	// @[dcache.scala:736:44]
  wire             s2_send_nack_0 = s2_send_nack_REG & _WIRE_2_0;	// @[dcache.scala:733:131, :736:{44,70}]
  wire             s2_store_failed = s2_valid_REG & _WIRE_2_0 & s2_send_nack_0 & s2_req_0_uop_uses_stq;	// @[dcache.scala:633:25, :636:26, :733:131, :736:70, :743:67]
  wire [11:0]      _io_lsu_nack_0_valid_T_4 = io_lsu_brupdate_b1_mispredict_mask & s2_req_0_uop_br_mask;	// @[dcache.scala:633:25, util.scala:118:51]
  wire             _io_lsu_nack_0_valid_T_1 = io_lsu_exception & s2_req_0_uop_uses_ldq;	// @[dcache.scala:633:25, :755:48]
  assign _mshrs_io_req_0_valid_T_74 = s2_valid_REG & ~s2_hit_0 & ~s2_nack_hit_0 & ~s2_nack_victim_0 & ~s2_nack_wb_0 & (_mshrs_io_req_0_valid_T_10 | s2_type == 3'h5) & _io_lsu_nack_0_valid_T_4 == 12'h0 & ~_io_lsu_nack_0_valid_T_1 & (s2_req_0_uop_mem_cmd == 5'h2 | _mshrs_io_req_0_valid_T_22 | _mshrs_io_req_0_valid_T_24 | _mshrs_io_req_0_valid_T_25 | _mshrs_io_req_0_valid_T_26 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17 | _s3_valid_T_1 | _s3_valid_T_2);	// @[Consts.scala:84:35, :86:{32,49,66}, :87:{54,71}, dcache.scala:569:27, :633:25, :634:25, :636:26, :650:141, :652:36, :669:34, :723:31, :725:64, :731:64, :749:29, :750:29, :752:29, :755:{29,48,77}, :757:65, :815:31, package.scala:16:47, :73:59, util.scala:118:{51,59}]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_0_coh_state;	// @[dcache.scala:774:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_1_coh_state;	// @[dcache.scala:774:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_2_coh_state;	// @[dcache.scala:774:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_3_coh_state;	// @[dcache.scala:774:70]
  wire             _wb_io_mem_grant_T_1 = auto_out_d_bits_source == 2'h2;	// @[ReadyValidCancel.scala:68:19, dcache.scala:790:30]
  wire             tl_out_d_ready = _wb_io_mem_grant_T_1 | _mshrs_io_mem_grant_ready;	// @[dcache.scala:434:21, :790:{30,48}, :792:20, :797:24]
  reg  [8:0]       beatsLeft;	// @[Arbiter.scala:88:30]
  wire             idle = beatsLeft == 9'h0;	// @[Arbiter.scala:88:30, :89:28, :112:73, Edges.scala:221:14]
  wire             earlyWinner_1 = ~_wb_io_release_valid & _prober_io_rep_valid;	// @[Arbiter.scala:17:61, :98:79, dcache.scala:432:18, :433:22]
  wire             _sink_ACancel_earlyValid_T = _wb_io_release_valid | _prober_io_rep_valid;	// @[Arbiter.scala:108:36, dcache.scala:432:18, :433:22]
  reg              state_0;	// @[Arbiter.scala:117:26]
  reg              state_1;	// @[Arbiter.scala:117:26]
  wire             muxStateEarly_0 = idle ? _wb_io_release_valid : state_0;	// @[Arbiter.scala:89:28, :117:26, :118:30, dcache.scala:432:18]
  wire             muxStateEarly_1 = idle ? earlyWinner_1 : state_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire             out_2_valid = idle ? _sink_ACancel_earlyValid_T : state_0 & _wb_io_release_valid | state_1 & _prober_io_rep_valid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:29, Mux.scala:27:73, dcache.scala:432:18, :433:22]
  wire [3:0]       out_2_bits_size = (muxStateEarly_0 ? 4'h6 : 4'h0) | (muxStateEarly_1 ? _prober_io_rep_bits_size : 4'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, ReadyValidCancel.scala:68:19, dcache.scala:433:22, :569:27]
  wire [2:0]       out_2_bits_opcode = (muxStateEarly_0 ? _wb_io_release_bits_opcode : 3'h0) | {muxStateEarly_1, 2'h0};	// @[Arbiter.scala:118:30, Mux.scala:27:73, dcache.scala:432:18, :569:27]
  wire             _io_lsu_perf_release_T = auto_out_c_ready & out_2_valid;	// @[Arbiter.scala:126:29, Decoupled.scala:51:35]
  wire [26:0]      _io_lsu_perf_release_beats1_decode_T_1 = 27'hFFF << out_2_bits_size;	// @[Mux.scala:27:73, package.scala:235:71]
  reg  [8:0]       io_lsu_perf_release_counter;	// @[Edges.scala:229:27]
  wire             _io_lsu_perf_acquire_T = auto_out_a_ready & _mshrs_io_mem_acquire_valid;	// @[Decoupled.scala:51:35, dcache.scala:434:21]
  wire [26:0]      _io_lsu_perf_acquire_beats1_decode_T_1 = 27'hFFF << _mshrs_io_mem_acquire_bits_size;	// @[dcache.scala:434:21, package.scala:235:71]
  reg  [8:0]       io_lsu_perf_acquire_counter;	// @[Edges.scala:229:27]
  wire             cache_resp_0_valid = s2_valid_REG & s2_send_resp_0;	// @[dcache.scala:636:26, :734:85, :836:48]
  wire [31:0]      cache_resp_0_bits_data_shifted = s2_req_0_addr[2] ? s2_data_word_0[63:32] : s2_data_word_0[31:0];	// @[AMOALU.scala:40:{24,29,37,55}, dcache.scala:633:25, :892:27]
  wire [15:0]      cache_resp_0_bits_data_shifted_1 = s2_req_0_addr[1] ? cache_resp_0_bits_data_shifted[31:16] : cache_resp_0_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,29,37,55}, dcache.scala:633:25]
  wire [7:0]       cache_resp_0_bits_data_zeroed_2 = s2_sc ? 8'h0 : s2_req_0_addr[0] ? cache_resp_0_bits_data_shifted_1[15:8] : cache_resp_0_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,29,37,55}, :42:23, dcache.scala:633:25, :659:35, :665:47]
  wire             io_lsu_resp_0_bits_out_uop_uses_ldq = cache_resp_0_valid ? s2_req_0_uop_uses_ldq : _mshrs_io_resp_bits_uop_uses_ldq;	// @[dcache.scala:434:21, :633:25, :836:48, :847:22, :851:28, :852:15]
  wire             _io_lsu_nack_0_valid_output = s2_valid_REG & s2_send_nack_0 & ~_io_lsu_nack_0_valid_T_1 & _io_lsu_nack_0_valid_T_4 == 12'h0;	// @[dcache.scala:569:27, :636:26, :736:70, :755:48, :864:{29,75}, util.scala:118:{51,59}]
  reg  [39:0]      s3_req_addr;	// @[dcache.scala:871:25]
  reg  [63:0]      s3_req_data;	// @[dcache.scala:871:25]
  reg              s3_valid;	// @[dcache.scala:872:25]
  reg  [39:0]      s4_req_addr;	// @[dcache.scala:881:25]
  reg  [63:0]      s4_req_data;	// @[dcache.scala:881:25]
  reg              s4_valid;	// @[dcache.scala:882:25]
  reg  [39:0]      s5_req_addr;	// @[dcache.scala:883:25]
  reg  [63:0]      s5_req_data;	// @[dcache.scala:883:25]
  reg              s5_valid;	// @[dcache.scala:884:25]
  assign s2_data_word_0 = s3_valid & s2_req_0_addr[39:3] == s3_req_addr[39:3] ? s3_req_data : s4_valid & s2_req_0_addr[39:3] == s4_req_addr[39:3] ? s4_req_data : s5_valid & s2_req_0_addr[39:3] == s5_req_addr[39:3] ? s5_req_data : s2_data_word_prebypass_0;	// @[Mux.scala:27:73, dcache.scala:633:25, :871:25, :872:25, :881:25, :882:25, :883:25, :884:25, :886:{42,62,78,95}, :887:{42,78,95}, :888:{42,78,95}, :892:27, :893:27, :894:27]
  wire [1:0]       _amoalu_io_mask_T = {s2_req_0_addr[0] | (|s2_req_0_uop_mem_size), ~(s2_req_0_addr[0])};	// @[AMOALU.scala:18:{42,53}, :19:22, :40:29, Cat.scala:33:92, dcache.scala:633:25]
  wire [3:0]       _amoalu_io_mask_T_1 = {(s2_req_0_addr[1] ? _amoalu_io_mask_T : 2'h0) | {2{s2_req_0_uop_mem_size[1]}}, s2_req_0_addr[1] ? 2'h0 : _amoalu_io_mask_T};	// @[AMOALU.scala:18:{22,42,47,53}, :19:22, :40:29, Cat.scala:33:92, dcache.scala:569:27, :633:25]
  reg  [3:0]       s3_way;	// @[dcache.scala:905:25]
  wire [6:0]       _lrsc_count_T_1 = lrsc_count - 7'h1;	// @[dcache.scala:661:27, :668:54]
  wire             _T_51 = s2_req_0_addr == debug_sc_fail_addr;	// @[dcache.scala:633:25, :658:35, :691:26]
  wire             wb_fire = _T & _T_1;	// @[Decoupled.scala:51:35, dcache.scala:532:38]
  wire             prober_fire = _metaReadArb_io_in_1_ready & _prober_io_meta_read_valid;	// @[Decoupled.scala:51:35, dcache.scala:433:22, :446:27]
  wire             prefetch_fire = _metaReadArb_io_in_5_ready & _mshrs_io_prefetch_valid;	// @[Decoupled.scala:51:35, dcache.scala:434:21, :446:27]
  wire             _T_7 = _io_lsu_req_ready_output & io_lsu_req_valid;	// @[Decoupled.scala:51:35, dcache.scala:481:50]
  wire             _s0_send_resp_or_nack_T_1 = _metaReadArb_io_in_0_ready & _mshrs_io_replay_valid;	// @[Decoupled.scala:51:35, dcache.scala:434:21, :446:27]
  wire             _s0_type_T_1 = _metaReadArb_io_in_3_ready & _mshrs_io_meta_read_valid;	// @[Decoupled.scala:51:35, dcache.scala:434:21, :446:27]
  wire             _GEN_0 = wb_fire | prober_fire;	// @[Decoupled.scala:51:35, dcache.scala:532:38, :584:21, :585:21]
  wire             _GEN_1 = _GEN_0 | prefetch_fire | _s0_type_T_1;	// @[Decoupled.scala:51:35, dcache.scala:584:21, :585:21, :586:21, :587:21]
  wire             _s0_req_T_5_0_uop_uses_ldq = ~_GEN_1 & _mshrs_io_replay_bits_uop_uses_ldq;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21]
  wire             _s0_req_T_5_0_uop_uses_stq = ~_GEN_1 & _mshrs_io_replay_bits_uop_uses_stq;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21]
  wire [11:0]      s0_req_0_uop_br_mask = _T_7 ? io_lsu_req_bits_0_bits_uop_br_mask : _GEN_1 ? 12'h0 : _mshrs_io_replay_bits_uop_br_mask;	// @[Decoupled.scala:51:35, dcache.scala:434:21, :569:27, :583:21, :584:21, :585:21, :586:21, :587:21]
  wire             _s2_nack_hit_WIRE_0 = s1_req_0_addr[11:6] == _prober_io_meta_write_bits_idx & ~_prober_io_req_ready;	// @[dcache.scala:433:22, :601:32, :614:{43,59,93,96}]
  wire             s2_lr = _mshrs_io_req_0_valid_T_26 & (~s2_lr_REG | _T_67);	// @[Consts.scala:87:71, dcache.scala:664:{47,51,59,72}, package.scala:16:47]
  wire             _T_39 = s2_valid_REG & (_mshrs_io_req_0_valid_T_10 & s2_hit_0 & ~_WIRE_2_0 | _T_67 & s2_req_0_uop_mem_cmd != 5'h5);	// @[dcache.scala:633:25, :636:26, :650:141, :669:{21,34,57,60,73}, :670:{44,69}, :733:131, package.scala:16:47]
  always @(posedge clock) begin
    if (_T_7) begin	// @[Decoupled.scala:51:35]
      s1_req_0_uop_uopc <= io_lsu_req_bits_0_bits_uop_uopc;	// @[dcache.scala:601:32]
      s1_req_0_uop_inst <= io_lsu_req_bits_0_bits_uop_inst;	// @[dcache.scala:601:32]
      s1_req_0_uop_debug_inst <= io_lsu_req_bits_0_bits_uop_debug_inst;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_rvc <= io_lsu_req_bits_0_bits_uop_is_rvc;	// @[dcache.scala:601:32]
      s1_req_0_uop_debug_pc <= io_lsu_req_bits_0_bits_uop_debug_pc;	// @[dcache.scala:601:32]
      s1_req_0_uop_iq_type <= io_lsu_req_bits_0_bits_uop_iq_type;	// @[dcache.scala:601:32]
      s1_req_0_uop_fu_code <= io_lsu_req_bits_0_bits_uop_fu_code;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_br_type <= io_lsu_req_bits_0_bits_uop_ctrl_br_type;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_op1_sel <= io_lsu_req_bits_0_bits_uop_ctrl_op1_sel;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_op2_sel <= io_lsu_req_bits_0_bits_uop_ctrl_op2_sel;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_imm_sel <= io_lsu_req_bits_0_bits_uop_ctrl_imm_sel;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_op_fcn <= io_lsu_req_bits_0_bits_uop_ctrl_op_fcn;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_fcn_dw <= io_lsu_req_bits_0_bits_uop_ctrl_fcn_dw;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_csr_cmd <= io_lsu_req_bits_0_bits_uop_ctrl_csr_cmd;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_is_load <= io_lsu_req_bits_0_bits_uop_ctrl_is_load;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_is_sta <= io_lsu_req_bits_0_bits_uop_ctrl_is_sta;	// @[dcache.scala:601:32]
      s1_req_0_uop_ctrl_is_std <= io_lsu_req_bits_0_bits_uop_ctrl_is_std;	// @[dcache.scala:601:32]
      s1_req_0_uop_iw_state <= io_lsu_req_bits_0_bits_uop_iw_state;	// @[dcache.scala:601:32]
      s1_req_0_uop_iw_p1_poisoned <= io_lsu_req_bits_0_bits_uop_iw_p1_poisoned;	// @[dcache.scala:601:32]
      s1_req_0_uop_iw_p2_poisoned <= io_lsu_req_bits_0_bits_uop_iw_p2_poisoned;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_br <= io_lsu_req_bits_0_bits_uop_is_br;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_jalr <= io_lsu_req_bits_0_bits_uop_is_jalr;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_jal <= io_lsu_req_bits_0_bits_uop_is_jal;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_sfb <= io_lsu_req_bits_0_bits_uop_is_sfb;	// @[dcache.scala:601:32]
      s1_req_0_uop_br_tag <= io_lsu_req_bits_0_bits_uop_br_tag;	// @[dcache.scala:601:32]
      s1_req_0_uop_ftq_idx <= io_lsu_req_bits_0_bits_uop_ftq_idx;	// @[dcache.scala:601:32]
      s1_req_0_uop_edge_inst <= io_lsu_req_bits_0_bits_uop_edge_inst;	// @[dcache.scala:601:32]
      s1_req_0_uop_pc_lob <= io_lsu_req_bits_0_bits_uop_pc_lob;	// @[dcache.scala:601:32]
      s1_req_0_uop_taken <= io_lsu_req_bits_0_bits_uop_taken;	// @[dcache.scala:601:32]
      s1_req_0_uop_imm_packed <= io_lsu_req_bits_0_bits_uop_imm_packed;	// @[dcache.scala:601:32]
      s1_req_0_uop_csr_addr <= io_lsu_req_bits_0_bits_uop_csr_addr;	// @[dcache.scala:601:32]
      s1_req_0_uop_rob_idx <= io_lsu_req_bits_0_bits_uop_rob_idx;	// @[dcache.scala:601:32]
      s1_req_0_uop_ldq_idx <= io_lsu_req_bits_0_bits_uop_ldq_idx;	// @[dcache.scala:601:32]
      s1_req_0_uop_stq_idx <= io_lsu_req_bits_0_bits_uop_stq_idx;	// @[dcache.scala:601:32]
      s1_req_0_uop_rxq_idx <= io_lsu_req_bits_0_bits_uop_rxq_idx;	// @[dcache.scala:601:32]
      s1_req_0_uop_pdst <= io_lsu_req_bits_0_bits_uop_pdst;	// @[dcache.scala:601:32]
      s1_req_0_uop_prs1 <= io_lsu_req_bits_0_bits_uop_prs1;	// @[dcache.scala:601:32]
      s1_req_0_uop_prs2 <= io_lsu_req_bits_0_bits_uop_prs2;	// @[dcache.scala:601:32]
      s1_req_0_uop_prs3 <= io_lsu_req_bits_0_bits_uop_prs3;	// @[dcache.scala:601:32]
      s1_req_0_uop_ppred <= io_lsu_req_bits_0_bits_uop_ppred;	// @[dcache.scala:601:32]
      s1_req_0_uop_prs1_busy <= io_lsu_req_bits_0_bits_uop_prs1_busy;	// @[dcache.scala:601:32]
      s1_req_0_uop_prs2_busy <= io_lsu_req_bits_0_bits_uop_prs2_busy;	// @[dcache.scala:601:32]
      s1_req_0_uop_prs3_busy <= io_lsu_req_bits_0_bits_uop_prs3_busy;	// @[dcache.scala:601:32]
      s1_req_0_uop_ppred_busy <= io_lsu_req_bits_0_bits_uop_ppred_busy;	// @[dcache.scala:601:32]
      s1_req_0_uop_stale_pdst <= io_lsu_req_bits_0_bits_uop_stale_pdst;	// @[dcache.scala:601:32]
      s1_req_0_uop_exception <= io_lsu_req_bits_0_bits_uop_exception;	// @[dcache.scala:601:32]
      s1_req_0_uop_exc_cause <= io_lsu_req_bits_0_bits_uop_exc_cause;	// @[dcache.scala:601:32]
      s1_req_0_uop_bypassable <= io_lsu_req_bits_0_bits_uop_bypassable;	// @[dcache.scala:601:32]
      s1_req_0_uop_mem_cmd <= io_lsu_req_bits_0_bits_uop_mem_cmd;	// @[dcache.scala:601:32]
      s1_req_0_uop_mem_size <= io_lsu_req_bits_0_bits_uop_mem_size;	// @[dcache.scala:601:32]
      s1_req_0_uop_mem_signed <= io_lsu_req_bits_0_bits_uop_mem_signed;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_fence <= io_lsu_req_bits_0_bits_uop_is_fence;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_fencei <= io_lsu_req_bits_0_bits_uop_is_fencei;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_amo <= io_lsu_req_bits_0_bits_uop_is_amo;	// @[dcache.scala:601:32]
      s1_req_0_uop_uses_ldq <= io_lsu_req_bits_0_bits_uop_uses_ldq;	// @[dcache.scala:601:32]
      s1_req_0_uop_uses_stq <= io_lsu_req_bits_0_bits_uop_uses_stq;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_sys_pc2epc <= io_lsu_req_bits_0_bits_uop_is_sys_pc2epc;	// @[dcache.scala:601:32]
      s1_req_0_uop_is_unique <= io_lsu_req_bits_0_bits_uop_is_unique;	// @[dcache.scala:601:32]
      s1_req_0_uop_flush_on_commit <= io_lsu_req_bits_0_bits_uop_flush_on_commit;	// @[dcache.scala:601:32]
      s1_req_0_uop_ldst_is_rs1 <= io_lsu_req_bits_0_bits_uop_ldst_is_rs1;	// @[dcache.scala:601:32]
      s1_req_0_uop_ldst <= io_lsu_req_bits_0_bits_uop_ldst;	// @[dcache.scala:601:32]
      s1_req_0_uop_lrs1 <= io_lsu_req_bits_0_bits_uop_lrs1;	// @[dcache.scala:601:32]
      s1_req_0_uop_lrs2 <= io_lsu_req_bits_0_bits_uop_lrs2;	// @[dcache.scala:601:32]
      s1_req_0_uop_lrs3 <= io_lsu_req_bits_0_bits_uop_lrs3;	// @[dcache.scala:601:32]
      s1_req_0_uop_ldst_val <= io_lsu_req_bits_0_bits_uop_ldst_val;	// @[dcache.scala:601:32]
      s1_req_0_uop_dst_rtype <= io_lsu_req_bits_0_bits_uop_dst_rtype;	// @[dcache.scala:601:32]
      s1_req_0_uop_lrs1_rtype <= io_lsu_req_bits_0_bits_uop_lrs1_rtype;	// @[dcache.scala:601:32]
      s1_req_0_uop_lrs2_rtype <= io_lsu_req_bits_0_bits_uop_lrs2_rtype;	// @[dcache.scala:601:32]
      s1_req_0_uop_frs3_en <= io_lsu_req_bits_0_bits_uop_frs3_en;	// @[dcache.scala:601:32]
      s1_req_0_uop_fp_val <= io_lsu_req_bits_0_bits_uop_fp_val;	// @[dcache.scala:601:32]
      s1_req_0_uop_fp_single <= io_lsu_req_bits_0_bits_uop_fp_single;	// @[dcache.scala:601:32]
      s1_req_0_uop_xcpt_pf_if <= io_lsu_req_bits_0_bits_uop_xcpt_pf_if;	// @[dcache.scala:601:32]
      s1_req_0_uop_xcpt_ae_if <= io_lsu_req_bits_0_bits_uop_xcpt_ae_if;	// @[dcache.scala:601:32]
      s1_req_0_uop_xcpt_ma_if <= io_lsu_req_bits_0_bits_uop_xcpt_ma_if;	// @[dcache.scala:601:32]
      s1_req_0_uop_bp_debug_if <= io_lsu_req_bits_0_bits_uop_bp_debug_if;	// @[dcache.scala:601:32]
      s1_req_0_uop_bp_xcpt_if <= io_lsu_req_bits_0_bits_uop_bp_xcpt_if;	// @[dcache.scala:601:32]
      s1_req_0_uop_debug_fsrc <= io_lsu_req_bits_0_bits_uop_debug_fsrc;	// @[dcache.scala:601:32]
      s1_req_0_uop_debug_tsrc <= io_lsu_req_bits_0_bits_uop_debug_tsrc;	// @[dcache.scala:601:32]
      s1_req_0_addr <= io_lsu_req_bits_0_bits_addr;	// @[dcache.scala:601:32]
      s1_req_0_data <= io_lsu_req_bits_0_bits_data;	// @[dcache.scala:601:32]
      s1_req_0_is_hella <= io_lsu_req_bits_0_bits_is_hella;	// @[dcache.scala:601:32]
      s1_send_resp_or_nack_0 <= io_lsu_req_bits_0_valid;	// @[dcache.scala:615:37]
      s1_type <= 3'h4;	// @[ReadyValidCancel.scala:68:19, dcache.scala:616:32]
    end
    else begin	// @[Decoupled.scala:51:35]
      if (_GEN_1) begin	// @[dcache.scala:584:21, :585:21, :586:21, :587:21]
        s1_req_0_uop_uopc <= 7'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_inst <= 32'h0;	// @[dcache.scala:601:32]
        s1_req_0_uop_debug_inst <= 32'h0;	// @[dcache.scala:601:32]
        s1_req_0_uop_debug_pc <= 40'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_iq_type <= 3'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_fu_code <= 10'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ctrl_br_type <= 4'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ctrl_op1_sel <= 2'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ctrl_op2_sel <= 3'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ctrl_imm_sel <= 3'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ctrl_op_fcn <= 4'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ctrl_csr_cmd <= 3'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_iw_state <= 2'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_br_tag <= 4'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ftq_idx <= 5'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_pc_lob <= 6'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_imm_packed <= 20'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_csr_addr <= 12'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_rob_idx <= 6'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ldq_idx <= 4'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_stq_idx <= 4'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_rxq_idx <= 2'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_pdst <= 7'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_prs1 <= 7'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_prs2 <= 7'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_prs3 <= 7'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ppred <= 5'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_stale_pdst <= 7'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_exc_cause <= 64'h0;	// @[ReadyValidCancel.scala:68:19, dcache.scala:601:32]
        s1_req_0_uop_mem_size <= 2'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_ldst <= 6'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_lrs1 <= 6'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_lrs2 <= 6'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_lrs3 <= 6'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_dst_rtype <= 2'h2;	// @[ReadyValidCancel.scala:68:19, dcache.scala:601:32]
        s1_req_0_uop_lrs1_rtype <= 2'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_lrs2_rtype <= 2'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_debug_fsrc <= 2'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_uop_debug_tsrc <= 2'h0;	// @[dcache.scala:569:27, :601:32]
        s1_req_0_data <= 64'h0;	// @[ReadyValidCancel.scala:68:19, dcache.scala:601:32]
      end
      else begin	// @[dcache.scala:584:21, :585:21, :586:21, :587:21]
        s1_req_0_uop_uopc <= _mshrs_io_replay_bits_uop_uopc;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_inst <= _mshrs_io_replay_bits_uop_inst;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_debug_inst <= _mshrs_io_replay_bits_uop_debug_inst;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_debug_pc <= _mshrs_io_replay_bits_uop_debug_pc;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_iq_type <= _mshrs_io_replay_bits_uop_iq_type;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_fu_code <= _mshrs_io_replay_bits_uop_fu_code;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ctrl_br_type <= _mshrs_io_replay_bits_uop_ctrl_br_type;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ctrl_op1_sel <= _mshrs_io_replay_bits_uop_ctrl_op1_sel;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ctrl_op2_sel <= _mshrs_io_replay_bits_uop_ctrl_op2_sel;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ctrl_imm_sel <= _mshrs_io_replay_bits_uop_ctrl_imm_sel;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ctrl_op_fcn <= _mshrs_io_replay_bits_uop_ctrl_op_fcn;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ctrl_csr_cmd <= _mshrs_io_replay_bits_uop_ctrl_csr_cmd;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_iw_state <= _mshrs_io_replay_bits_uop_iw_state;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_br_tag <= _mshrs_io_replay_bits_uop_br_tag;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ftq_idx <= _mshrs_io_replay_bits_uop_ftq_idx;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_pc_lob <= _mshrs_io_replay_bits_uop_pc_lob;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_imm_packed <= _mshrs_io_replay_bits_uop_imm_packed;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_csr_addr <= _mshrs_io_replay_bits_uop_csr_addr;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_rob_idx <= _mshrs_io_replay_bits_uop_rob_idx;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ldq_idx <= _mshrs_io_replay_bits_uop_ldq_idx;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_stq_idx <= _mshrs_io_replay_bits_uop_stq_idx;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_rxq_idx <= _mshrs_io_replay_bits_uop_rxq_idx;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_pdst <= _mshrs_io_replay_bits_uop_pdst;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_prs1 <= _mshrs_io_replay_bits_uop_prs1;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_prs2 <= _mshrs_io_replay_bits_uop_prs2;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_prs3 <= _mshrs_io_replay_bits_uop_prs3;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ppred <= _mshrs_io_replay_bits_uop_ppred;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_stale_pdst <= _mshrs_io_replay_bits_uop_stale_pdst;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_exc_cause <= _mshrs_io_replay_bits_uop_exc_cause;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_mem_size <= _mshrs_io_replay_bits_uop_mem_size;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_ldst <= _mshrs_io_replay_bits_uop_ldst;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_lrs1 <= _mshrs_io_replay_bits_uop_lrs1;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_lrs2 <= _mshrs_io_replay_bits_uop_lrs2;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_lrs3 <= _mshrs_io_replay_bits_uop_lrs3;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_dst_rtype <= _mshrs_io_replay_bits_uop_dst_rtype;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_lrs1_rtype <= _mshrs_io_replay_bits_uop_lrs1_rtype;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_lrs2_rtype <= _mshrs_io_replay_bits_uop_lrs2_rtype;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_debug_fsrc <= _mshrs_io_replay_bits_uop_debug_fsrc;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_uop_debug_tsrc <= _mshrs_io_replay_bits_uop_debug_tsrc;	// @[dcache.scala:434:21, :601:32]
        s1_req_0_data <= _mshrs_io_replay_bits_data;	// @[dcache.scala:434:21, :601:32]
      end
      s1_req_0_uop_is_rvc <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_rvc;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_ctrl_fcn_dw <= ~_GEN_1 & _mshrs_io_replay_bits_uop_ctrl_fcn_dw;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_ctrl_is_load <= ~_GEN_1 & _mshrs_io_replay_bits_uop_ctrl_is_load;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_ctrl_is_sta <= ~_GEN_1 & _mshrs_io_replay_bits_uop_ctrl_is_sta;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_ctrl_is_std <= ~_GEN_1 & _mshrs_io_replay_bits_uop_ctrl_is_std;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_iw_p1_poisoned <= ~_GEN_1 & _mshrs_io_replay_bits_uop_iw_p1_poisoned;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_iw_p2_poisoned <= ~_GEN_1 & _mshrs_io_replay_bits_uop_iw_p2_poisoned;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_is_br <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_br;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_is_jalr <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_jalr;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_is_jal <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_jal;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_is_sfb <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_sfb;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_edge_inst <= ~_GEN_1 & _mshrs_io_replay_bits_uop_edge_inst;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_taken <= ~_GEN_1 & _mshrs_io_replay_bits_uop_taken;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_prs1_busy <= ~_GEN_1 & _mshrs_io_replay_bits_uop_prs1_busy;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_prs2_busy <= ~_GEN_1 & _mshrs_io_replay_bits_uop_prs2_busy;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_prs3_busy <= ~_GEN_1 & _mshrs_io_replay_bits_uop_prs3_busy;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_ppred_busy <= ~_GEN_1 & _mshrs_io_replay_bits_uop_ppred_busy;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_exception <= ~_GEN_1 & _mshrs_io_replay_bits_uop_exception;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_bypassable <= ~_GEN_1 & _mshrs_io_replay_bits_uop_bypassable;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      if (_GEN_0)	// @[dcache.scala:584:21, :585:21]
        s1_req_0_uop_mem_cmd <= 5'h0;	// @[dcache.scala:569:27, :601:32]
      else if (prefetch_fire)	// @[Decoupled.scala:51:35]
        s1_req_0_uop_mem_cmd <= _mshrs_io_prefetch_bits_uop_mem_cmd;	// @[dcache.scala:434:21, :601:32]
      else if (_s0_type_T_1)	// @[Decoupled.scala:51:35]
        s1_req_0_uop_mem_cmd <= 5'h0;	// @[dcache.scala:569:27, :601:32]
      else	// @[Decoupled.scala:51:35]
        s1_req_0_uop_mem_cmd <= _mshrs_io_replay_bits_uop_mem_cmd;	// @[dcache.scala:434:21, :601:32]
      s1_req_0_uop_mem_signed <= ~_GEN_1 & _mshrs_io_replay_bits_uop_mem_signed;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_is_fence <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_fence;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_is_fencei <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_fencei;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_is_amo <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_amo;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_uses_ldq <= _s0_req_T_5_0_uop_uses_ldq;	// @[dcache.scala:584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_uses_stq <= _s0_req_T_5_0_uop_uses_stq;	// @[dcache.scala:584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_is_sys_pc2epc <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_sys_pc2epc;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_is_unique <= ~_GEN_1 & _mshrs_io_replay_bits_uop_is_unique;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_flush_on_commit <= ~_GEN_1 & _mshrs_io_replay_bits_uop_flush_on_commit;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_ldst_is_rs1 <= ~_GEN_1 & _mshrs_io_replay_bits_uop_ldst_is_rs1;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_ldst_val <= ~_GEN_1 & _mshrs_io_replay_bits_uop_ldst_val;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_frs3_en <= ~_GEN_1 & _mshrs_io_replay_bits_uop_frs3_en;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_fp_val <= ~_GEN_1 & _mshrs_io_replay_bits_uop_fp_val;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_fp_single <= ~_GEN_1 & _mshrs_io_replay_bits_uop_fp_single;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_xcpt_pf_if <= ~_GEN_1 & _mshrs_io_replay_bits_uop_xcpt_pf_if;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_xcpt_ae_if <= ~_GEN_1 & _mshrs_io_replay_bits_uop_xcpt_ae_if;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_xcpt_ma_if <= ~_GEN_1 & _mshrs_io_replay_bits_uop_xcpt_ma_if;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_bp_debug_if <= ~_GEN_1 & _mshrs_io_replay_bits_uop_bp_debug_if;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_req_0_uop_bp_xcpt_if <= ~_GEN_1 & _mshrs_io_replay_bits_uop_bp_xcpt_if;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      if (wb_fire) begin	// @[dcache.scala:532:38]
        s1_req_0_addr <= {8'h0, _wb_io_meta_read_bits_tag, _wb_io_data_req_bits_addr};	// @[dcache.scala:432:18, :536:22, :601:32, :659:35]
        s1_type <= 3'h2;	// @[dcache.scala:590:21, :616:32]
      end
      else if (prober_fire) begin	// @[Decoupled.scala:51:35]
        s1_req_0_addr <= {8'h0, _prober_io_meta_read_bits_tag, _prober_io_meta_read_bits_idx, 6'h0};	// @[dcache.scala:433:22, :557:26, :569:27, :601:32, :659:35]
        s1_type <= 3'h1;	// @[dcache.scala:591:21, :616:32]
      end
      else if (prefetch_fire) begin	// @[Decoupled.scala:51:35]
        s1_req_0_addr <= _mshrs_io_prefetch_bits_addr;	// @[dcache.scala:434:21, :601:32]
        s1_type <= 3'h5;	// @[dcache.scala:616:32, :815:31]
      end
      else if (_s0_type_T_1) begin	// @[Decoupled.scala:51:35]
        s1_req_0_addr <= {8'h0, _mshrs_io_meta_read_bits_tag, _mshrs_io_meta_read_bits_idx, 6'h0};	// @[dcache.scala:434:21, :521:29, :569:27, :601:32, :659:35]
        s1_type <= 3'h3;	// @[dcache.scala:593:21, :616:32]
      end
      else begin	// @[Decoupled.scala:51:35]
        s1_req_0_addr <= _mshrs_io_replay_bits_addr;	// @[dcache.scala:434:21, :601:32]
        s1_type <= 3'h0;	// @[dcache.scala:569:27, :616:32]
      end
      s1_req_0_is_hella <= ~_GEN_1 & _mshrs_io_replay_bits_is_hella;	// @[dcache.scala:434:21, :584:21, :585:21, :586:21, :587:21, :601:32]
      s1_send_resp_or_nack_0 <= _s0_send_resp_or_nack_T_1 & (_mshrs_io_replay_bits_uop_mem_cmd == 5'h0 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h10 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h6 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h7 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h4 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h9 | _mshrs_io_replay_bits_uop_mem_cmd == 5'hA | _mshrs_io_replay_bits_uop_mem_cmd == 5'hB | _mshrs_io_replay_bits_uop_mem_cmd == 5'h8 | _mshrs_io_replay_bits_uop_mem_cmd == 5'hC | _mshrs_io_replay_bits_uop_mem_cmd == 5'hD | _mshrs_io_replay_bits_uop_mem_cmd == 5'hE | _mshrs_io_replay_bits_uop_mem_cmd == 5'hF);	// @[Consts.scala:85:68, Decoupled.scala:51:35, dcache.scala:434:21, :569:27, :598:38, :615:37, package.scala:16:47]
    end
    s1_req_0_uop_br_mask <= s0_req_0_uop_br_mask & ~io_lsu_brupdate_b1_resolve_mask;	// @[dcache.scala:583:21, :601:32, util.scala:85:{25,27}]
    REG <= _T_7;	// @[Decoupled.scala:51:35, dcache.scala:612:43]
    REG_1 <= io_lsu_req_bits_0_valid;	// @[dcache.scala:612:72]
    s1_mshr_meta_read_way_en <= _mshrs_io_meta_read_bits_way_en;	// @[dcache.scala:434:21, :618:41]
    s1_replay_way_en <= _mshrs_io_replay_bits_way_en;	// @[dcache.scala:434:21, :619:41]
    s1_wb_way_en <= _wb_io_data_req_bits_way_en;	// @[dcache.scala:432:18, :620:41]
    s2_req_0_uop_uopc <= s1_req_0_uop_uopc;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_inst <= s1_req_0_uop_inst;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_debug_inst <= s1_req_0_uop_debug_inst;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_rvc <= s1_req_0_uop_is_rvc;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_debug_pc <= s1_req_0_uop_debug_pc;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_iq_type <= s1_req_0_uop_iq_type;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_fu_code <= s1_req_0_uop_fu_code;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_br_type <= s1_req_0_uop_ctrl_br_type;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_op1_sel <= s1_req_0_uop_ctrl_op1_sel;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_op2_sel <= s1_req_0_uop_ctrl_op2_sel;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_imm_sel <= s1_req_0_uop_ctrl_imm_sel;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_op_fcn <= s1_req_0_uop_ctrl_op_fcn;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_fcn_dw <= s1_req_0_uop_ctrl_fcn_dw;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_csr_cmd <= s1_req_0_uop_ctrl_csr_cmd;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_is_load <= s1_req_0_uop_ctrl_is_load;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_is_sta <= s1_req_0_uop_ctrl_is_sta;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ctrl_is_std <= s1_req_0_uop_ctrl_is_std;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_iw_state <= s1_req_0_uop_iw_state;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_iw_p1_poisoned <= s1_req_0_uop_iw_p1_poisoned;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_iw_p2_poisoned <= s1_req_0_uop_iw_p2_poisoned;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_br <= s1_req_0_uop_is_br;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_jalr <= s1_req_0_uop_is_jalr;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_jal <= s1_req_0_uop_is_jal;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_sfb <= s1_req_0_uop_is_sfb;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_br_mask <= s1_req_0_uop_br_mask & ~io_lsu_brupdate_b1_resolve_mask;	// @[dcache.scala:601:32, :633:25, util.scala:85:{25,27}]
    s2_req_0_uop_br_tag <= s1_req_0_uop_br_tag;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ftq_idx <= s1_req_0_uop_ftq_idx;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_edge_inst <= s1_req_0_uop_edge_inst;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_pc_lob <= s1_req_0_uop_pc_lob;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_taken <= s1_req_0_uop_taken;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_imm_packed <= s1_req_0_uop_imm_packed;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_csr_addr <= s1_req_0_uop_csr_addr;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_rob_idx <= s1_req_0_uop_rob_idx;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ldq_idx <= s1_req_0_uop_ldq_idx;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_stq_idx <= s1_req_0_uop_stq_idx;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_rxq_idx <= s1_req_0_uop_rxq_idx;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_pdst <= s1_req_0_uop_pdst;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_prs1 <= s1_req_0_uop_prs1;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_prs2 <= s1_req_0_uop_prs2;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_prs3 <= s1_req_0_uop_prs3;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ppred <= s1_req_0_uop_ppred;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_prs1_busy <= s1_req_0_uop_prs1_busy;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_prs2_busy <= s1_req_0_uop_prs2_busy;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_prs3_busy <= s1_req_0_uop_prs3_busy;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ppred_busy <= s1_req_0_uop_ppred_busy;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_stale_pdst <= s1_req_0_uop_stale_pdst;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_exception <= s1_req_0_uop_exception;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_exc_cause <= s1_req_0_uop_exc_cause;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_bypassable <= s1_req_0_uop_bypassable;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_mem_cmd <= s1_req_0_uop_mem_cmd;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_mem_size <= s1_req_0_uop_mem_size;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_mem_signed <= s1_req_0_uop_mem_signed;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_fence <= s1_req_0_uop_is_fence;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_fencei <= s1_req_0_uop_is_fencei;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_amo <= s1_req_0_uop_is_amo;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_uses_ldq <= s1_req_0_uop_uses_ldq;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_uses_stq <= s1_req_0_uop_uses_stq;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_sys_pc2epc <= s1_req_0_uop_is_sys_pc2epc;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_is_unique <= s1_req_0_uop_is_unique;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_flush_on_commit <= s1_req_0_uop_flush_on_commit;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ldst_is_rs1 <= s1_req_0_uop_ldst_is_rs1;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ldst <= s1_req_0_uop_ldst;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_lrs1 <= s1_req_0_uop_lrs1;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_lrs2 <= s1_req_0_uop_lrs2;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_lrs3 <= s1_req_0_uop_lrs3;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_ldst_val <= s1_req_0_uop_ldst_val;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_dst_rtype <= s1_req_0_uop_dst_rtype;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_lrs1_rtype <= s1_req_0_uop_lrs1_rtype;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_lrs2_rtype <= s1_req_0_uop_lrs2_rtype;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_frs3_en <= s1_req_0_uop_frs3_en;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_fp_val <= s1_req_0_uop_fp_val;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_fp_single <= s1_req_0_uop_fp_single;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_xcpt_pf_if <= s1_req_0_uop_xcpt_pf_if;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_xcpt_ae_if <= s1_req_0_uop_xcpt_ae_if;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_xcpt_ma_if <= s1_req_0_uop_xcpt_ma_if;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_bp_debug_if <= s1_req_0_uop_bp_debug_if;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_bp_xcpt_if <= s1_req_0_uop_bp_xcpt_if;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_debug_fsrc <= s1_req_0_uop_debug_fsrc;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_uop_debug_tsrc <= s1_req_0_uop_debug_tsrc;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_addr <= s1_req_0_addr;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_data <= s1_req_0_data;	// @[dcache.scala:601:32, :633:25]
    s2_req_0_is_hella <= s1_req_0_is_hella;	// @[dcache.scala:601:32, :633:25]
    s2_type <= s1_type;	// @[dcache.scala:616:32, :634:25]
    s2_valid_REG <= s1_valid_REG & ~io_lsu_s1_kill_0 & (io_lsu_brupdate_b1_mispredict_mask & s1_req_0_uop_br_mask) == 12'h0 & ~(io_lsu_exception & s1_req_0_uop_uses_ldq) & ~(s2_store_failed & s1_type == 3'h4 & s1_req_0_uop_uses_stq);	// @[ReadyValidCancel.scala:68:19, dcache.scala:569:27, :601:32, :606:25, :616:32, :636:26, :637:26, :639:{26,45,72}, :640:{26,56,67}, :743:67, util.scala:118:{51,59}]
    if (s1_type == 3'h0)	// @[dcache.scala:569:27, :616:32, :626:38]
      s2_tag_match_way_0 <= s1_replay_way_en;	// @[dcache.scala:619:41, :644:33]
    else if (s1_type == 3'h2)	// @[dcache.scala:590:21, :616:32, :627:38]
      s2_tag_match_way_0 <= s1_wb_way_en;	// @[dcache.scala:620:41, :644:33]
    else if (s1_type == 3'h3)	// @[dcache.scala:593:21, :616:32, :628:38]
      s2_tag_match_way_0 <= s1_mshr_meta_read_way_en;	// @[dcache.scala:618:41, :644:33]
    else	// @[dcache.scala:628:38]
      s2_tag_match_way_0 <= {{8'h0, _meta_0_io_resp_3_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_3_coh_state), {8'h0, _meta_0_io_resp_2_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_2_coh_state), {8'h0, _meta_0_io_resp_1_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_1_coh_state), {8'h0, _meta_0_io_resp_0_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_0_coh_state)};	// @[Metadata.scala:50:45, dcache.scala:443:41, :601:32, :624:{79,95}, :629:{67,104}, :644:33, :659:35]
    s2_hit_state_REG_state <= _meta_0_io_resp_0_coh_state;	// @[dcache.scala:443:41, :646:93]
    s2_hit_state_REG_1_state <= _meta_0_io_resp_1_coh_state;	// @[dcache.scala:443:41, :646:93]
    s2_hit_state_REG_2_state <= _meta_0_io_resp_2_coh_state;	// @[dcache.scala:443:41, :646:93]
    s2_hit_state_REG_3_state <= _meta_0_io_resp_3_coh_state;	// @[dcache.scala:443:41, :646:93]
    s2_wb_idx_matches_0 <= s1_req_0_addr[11:6] == _wb_io_idx_bits & _wb_io_idx_valid;	// @[dcache.scala:432:18, :601:32, :614:43, :631:{79,99}, :655:34]
    if (_T_39 & s2_lr)	// @[dcache.scala:663:23, :664:47, :669:21, :670:88, :671:18, :673:17]
      lrsc_addr <= s2_req_0_addr[39:6];	// @[dcache.scala:633:25, :663:23, :666:86]
    s2_lr_REG <= _s2_nack_hit_WIRE_0;	// @[dcache.scala:614:93, :664:59]
    s2_sc_REG <= _s2_nack_hit_WIRE_0;	// @[dcache.scala:614:93, :665:59]
    s2_replaced_way_en_REG <= {_lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// @[PRNG.scala:91:22, dcache.scala:719:44, package.scala:155:13]
    s2_repl_meta_REG_coh_state <= _meta_0_io_resp_0_coh_state;	// @[dcache.scala:443:41, :720:88]
    s2_repl_meta_REG_tag <= _meta_0_io_resp_0_tag;	// @[dcache.scala:443:41, :720:88]
    s2_repl_meta_REG_1_coh_state <= _meta_0_io_resp_1_coh_state;	// @[dcache.scala:443:41, :720:88]
    s2_repl_meta_REG_1_tag <= _meta_0_io_resp_1_tag;	// @[dcache.scala:443:41, :720:88]
    s2_repl_meta_REG_2_coh_state <= _meta_0_io_resp_2_coh_state;	// @[dcache.scala:443:41, :720:88]
    s2_repl_meta_REG_2_tag <= _meta_0_io_resp_2_tag;	// @[dcache.scala:443:41, :720:88]
    s2_repl_meta_REG_3_coh_state <= _meta_0_io_resp_3_coh_state;	// @[dcache.scala:443:41, :720:88]
    s2_repl_meta_REG_3_tag <= _meta_0_io_resp_3_tag;	// @[dcache.scala:443:41, :720:88]
    s2_nack_hit_0 <= _s2_nack_hit_WIRE_0;	// @[dcache.scala:614:93, :723:31]
    s2_send_resp_REG <= s1_send_resp_or_nack_0;	// @[dcache.scala:615:37, :734:44]
    s2_send_nack_REG <= s1_send_resp_or_nack_0;	// @[dcache.scala:615:37, :736:44]
    mshrs_io_meta_resp_bits_REG_0_coh_state <= _meta_0_io_resp_0_coh_state;	// @[dcache.scala:443:41, :774:70]
    mshrs_io_meta_resp_bits_REG_1_coh_state <= _meta_0_io_resp_1_coh_state;	// @[dcache.scala:443:41, :774:70]
    mshrs_io_meta_resp_bits_REG_2_coh_state <= _meta_0_io_resp_2_coh_state;	// @[dcache.scala:443:41, :774:70]
    mshrs_io_meta_resp_bits_REG_3_coh_state <= _meta_0_io_resp_3_coh_state;	// @[dcache.scala:443:41, :774:70]
    s3_req_addr <= s2_req_0_addr;	// @[dcache.scala:633:25, :871:25]
    s3_req_data <= _amoalu_io_out;	// @[dcache.scala:871:25, :897:24]
    s3_valid <= _s3_valid_T & (_s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17) & ~s2_sc_fail & ~(s2_send_nack_0 & _WIRE_2_0);	// @[Consts.scala:86:{32,49,66,76}, dcache.scala:667:26, :725:50, :733:131, :736:70, :872:25, :873:{26,38,41,59}, package.scala:16:47]
    s4_req_addr <= s3_req_addr;	// @[dcache.scala:871:25, :881:25]
    s4_req_data <= s3_req_data;	// @[dcache.scala:871:25, :881:25]
    s4_valid <= s3_valid;	// @[dcache.scala:872:25, :882:25]
    s5_req_addr <= s4_req_addr;	// @[dcache.scala:881:25, :883:25]
    s5_req_data <= s4_req_data;	// @[dcache.scala:881:25, :883:25]
    s5_valid <= s4_valid;	// @[dcache.scala:882:25, :884:25]
    s3_way <= s2_tag_match_way_0;	// @[dcache.scala:644:33, :905:25]
    if (reset) begin
      s1_valid_REG <= 1'h0;	// @[dcache.scala:606:25]
      debug_sc_fail_addr <= 40'h0;	// @[dcache.scala:569:27, :658:35]
      debug_sc_fail_cnt <= 8'h0;	// @[dcache.scala:659:35]
      lrsc_count <= 7'h0;	// @[dcache.scala:569:27, :661:27]
      beatsLeft <= 9'h0;	// @[Arbiter.scala:88:30, :112:73, Edges.scala:221:14]
      state_0 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_1 <= 1'h0;	// @[Arbiter.scala:117:26]
      io_lsu_perf_release_counter <= 9'h0;	// @[Arbiter.scala:112:73, Edges.scala:221:14, :229:27]
      io_lsu_perf_acquire_counter <= 9'h0;	// @[Arbiter.scala:112:73, Edges.scala:221:14, :229:27]
    end
    else begin
      s1_valid_REG <= (_T_7 ? io_lsu_req_bits_0_valid : _s0_send_resp_or_nack_T_1 | wb_fire | prober_fire | prefetch_fire | _s0_type_T_1) & (io_lsu_brupdate_b1_mispredict_mask & s0_req_0_uop_br_mask) == 12'h0 & ~(io_lsu_exception & (_T_7 ? io_lsu_req_bits_0_bits_uop_uses_ldq : _s0_req_T_5_0_uop_uses_ldq)) & ~(s2_store_failed & _T_7 & (_T_7 ? io_lsu_req_bits_0_bits_uop_uses_stq : _s0_req_T_5_0_uop_uses_stq));	// @[Decoupled.scala:51:35, dcache.scala:532:38, :569:27, :580:21, :581:86, :583:21, :584:21, :585:21, :586:21, :587:21, :606:25, :608:{26,45,74}, :609:{26,63}, :743:67, util.scala:118:{51,59}]
      if (~s2_valid_REG | _T_51 | ~s2_sc_fail) begin	// @[dcache.scala:636:26, :658:35, :667:26, :690:22, :691:{26,50}, :698:25]
      end
      else	// @[dcache.scala:658:35, :690:22, :691:50]
        debug_sc_fail_addr <= s2_req_0_addr;	// @[dcache.scala:633:25, :658:35]
      if (s2_valid_REG) begin	// @[dcache.scala:636:26]
        if (_T_51) begin	// @[dcache.scala:691:26]
          if (s2_sc_fail)	// @[dcache.scala:667:26]
            debug_sc_fail_cnt <= debug_sc_fail_cnt + 8'h1;	// @[dcache.scala:659:35, :693:48, :700:28]
          else if (s2_sc)	// @[dcache.scala:665:47]
            debug_sc_fail_cnt <= 8'h0;	// @[dcache.scala:659:35]
        end
        else if (s2_sc_fail)	// @[dcache.scala:667:26]
          debug_sc_fail_cnt <= 8'h1;	// @[dcache.scala:659:35, :700:28]
      end
      if (s2_valid_REG & _mshrs_io_req_0_valid_T_10 & ~s2_hit_0 & ~_T_45 & s2_lrsc_addr_match_0 & ~_WIRE_2_0)	// @[dcache.scala:636:26, :650:{47,141}, :652:36, :666:53, :669:{34,60}, :683:7, :684:50, :733:131]
        lrsc_count <= 7'h0;	// @[dcache.scala:569:27, :661:27]
      else if (_T_39) begin	// @[dcache.scala:669:21]
        if (|lrsc_count)	// @[dcache.scala:661:27, :668:20]
          lrsc_count <= 7'h0;	// @[dcache.scala:569:27, :661:27]
        else if (s2_lr)	// @[dcache.scala:664:47]
          lrsc_count <= 7'h4F;	// @[dcache.scala:661:27, :672:18]
        else if (|lrsc_count)	// @[dcache.scala:661:27, :668:20]
          lrsc_count <= _lrsc_count_T_1;	// @[dcache.scala:661:27, :668:54]
      end
      else if (|lrsc_count)	// @[dcache.scala:661:27, :668:20]
        lrsc_count <= _lrsc_count_T_1;	// @[dcache.scala:661:27, :668:54]
      if (idle & auto_out_c_ready) begin	// @[Arbiter.scala:89:28, :90:24]
        if (_wb_io_release_valid & _wb_io_release_bits_opcode[0])	// @[Arbiter.scala:112:73, Edges.scala:102:36, :221:14, dcache.scala:432:18]
          beatsLeft <= 9'h7;	// @[Arbiter.scala:88:30, Edges.scala:220:59]
        else	// @[Arbiter.scala:112:73, Edges.scala:221:14]
          beatsLeft <= 9'h0;	// @[Arbiter.scala:88:30, :112:73, Edges.scala:221:14]
      end
      else	// @[Arbiter.scala:90:24]
        beatsLeft <= beatsLeft - {8'h0, auto_out_c_ready & out_2_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, ReadyValidCancel.scala:49:33, dcache.scala:659:35]
      if (idle) begin	// @[Arbiter.scala:89:28]
        state_0 <= _wb_io_release_valid;	// @[Arbiter.scala:117:26, dcache.scala:432:18]
        state_1 <= ~_wb_io_release_valid & _prober_io_rep_valid;	// @[Arbiter.scala:17:61, :99:79, :117:26, dcache.scala:432:18, :433:22]
      end
      if (_io_lsu_perf_release_T) begin	// @[Decoupled.scala:51:35]
        if (io_lsu_perf_release_counter == 9'h0) begin	// @[Arbiter.scala:112:73, Edges.scala:221:14, :229:27, :231:25]
          if (out_2_bits_opcode[0])	// @[Edges.scala:102:36, Mux.scala:27:73]
            io_lsu_perf_release_counter <= ~(_io_lsu_perf_release_beats1_decode_T_1[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
          else	// @[Edges.scala:102:36]
            io_lsu_perf_release_counter <= 9'h0;	// @[Arbiter.scala:112:73, Edges.scala:221:14, :229:27]
        end
        else	// @[Edges.scala:231:25]
          io_lsu_perf_release_counter <= io_lsu_perf_release_counter - 9'h1;	// @[Edges.scala:229:27, :230:28]
      end
      if (_io_lsu_perf_acquire_T) begin	// @[Decoupled.scala:51:35]
        if (io_lsu_perf_acquire_counter == 9'h0) begin	// @[Arbiter.scala:112:73, Edges.scala:221:14, :229:27, :231:25]
          if (_mshrs_io_mem_acquire_bits_opcode[2])	// @[Edges.scala:92:37, dcache.scala:434:21]
            io_lsu_perf_acquire_counter <= 9'h0;	// @[Arbiter.scala:112:73, Edges.scala:221:14, :229:27]
          else	// @[Edges.scala:92:37]
            io_lsu_perf_acquire_counter <= ~(_io_lsu_perf_acquire_beats1_decode_T_1[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
        end
        else	// @[Edges.scala:231:25]
          io_lsu_perf_acquire_counter <= io_lsu_perf_acquire_counter - 9'h1;	// @[Edges.scala:229:27, :230:28]
      end
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[dcache.scala:549:9]
      if (~reset & (_T ^ _T_1)) begin	// @[Decoupled.scala:51:35, dcache.scala:549:{9,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[dcache.scala:549:9]
          $error("Assertion failed\n    at dcache.scala:549 assert(!(wb.io.meta_read.fire ^ wb.io.data_req.fire))\n");	// @[dcache.scala:549:9]
        if (`STOP_COND_)	// @[dcache.scala:549:9]
          $fatal;	// @[dcache.scala:549:9]
      end
      if (~reset & io_lsu_s1_kill_0 & ~REG & ~REG_1) begin	// @[dcache.scala:612:{11,35,43,64,72}]
        if (`ASSERT_VERBOSE_COND_)	// @[dcache.scala:612:11]
          $error("Assertion failed\n    at dcache.scala:612 assert(!(io.lsu.s1_kill(w) && !RegNext(io.lsu.req.fire) && !RegNext(io.lsu.req.bits(w).valid)))\n");	// @[dcache.scala:612:11]
        if (`STOP_COND_)	// @[dcache.scala:612:11]
          $fatal;	// @[dcache.scala:612:11]
      end
      if (~reset & _T_67 & ~s2_hit_0) begin	// @[dcache.scala:650:141, :652:{9,36}, package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[dcache.scala:652:9]
          $error("Assertion failed: Replays should always hit\n    at dcache.scala:652 assert(!(s2_type === t_replay && !s2_hit(0)), \"Replays should always hit\")\n");	// @[dcache.scala:652:9]
        if (`STOP_COND_)	// @[dcache.scala:652:9]
          $fatal;	// @[dcache.scala:652:9]
      end
      if (~reset & _T_23 & ~s2_hit_0) begin	// @[dcache.scala:650:141, :652:36, :653:9, package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[dcache.scala:653:9]
          $error("Assertion failed: Writeback should always see data hit\n    at dcache.scala:653 assert(!(s2_type === t_wb && !s2_hit(0)), \"Writeback should always see data hit\")\n");	// @[dcache.scala:653:9]
        if (`STOP_COND_)	// @[dcache.scala:653:9]
          $fatal;	// @[dcache.scala:653:9]
      end
      if (~reset & debug_sc_fail_cnt > 8'h63) begin	// @[dcache.scala:659:35, :704:{9,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[dcache.scala:704:9]
          $error("Assertion failed: L1DCache failed too many SCs in a row\n    at dcache.scala:704 assert(debug_sc_fail_cnt < 100.U, \"L1DCache failed too many SCs in a row\")\n");	// @[dcache.scala:704:9]
        if (`STOP_COND_)	// @[dcache.scala:704:9]
          $fatal;	// @[dcache.scala:704:9]
      end
      if (~reset & s2_send_resp_0 & s2_send_nack_0) begin	// @[dcache.scala:734:85, :736:70, :738:11]
        if (`ASSERT_VERBOSE_COND_)	// @[dcache.scala:738:11]
          $error("Assertion failed\n    at dcache.scala:738 assert(!(s2_send_resp(w) && s2_send_nack(w)))\n");	// @[dcache.scala:738:11]
        if (`STOP_COND_)	// @[dcache.scala:738:11]
          $fatal;	// @[dcache.scala:738:11]
      end
      if (~reset & _mshrs_io_req_0_valid_T_74 & _T_67) begin	// @[dcache.scala:755:77, :759:11, package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[dcache.scala:759:11]
          $error("Assertion failed: Replays should not need to go back into MSHRs\n    at dcache.scala:759 assert(!(mshrs.io.req(w).valid && s2_type === t_replay), \"Replays should not need to go back into MSHRs\")\n");	// @[dcache.scala:759:11]
        if (`STOP_COND_)	// @[dcache.scala:759:11]
          $fatal;	// @[dcache.scala:759:11]
      end
      if (~reset & ~(~_wb_io_release_valid | ~earlyWinner_1)) begin	// @[Arbiter.scala:98:79, :106:{13,61,64,67}, dcache.scala:432:18]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~_sink_ACancel_earlyValid_T | _wb_io_release_valid | earlyWinner_1)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, dcache.scala:432:18]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & _io_lsu_nack_0_valid_output & s2_type != 3'h4) begin	// @[ReadyValidCancel.scala:68:19, dcache.scala:634:25, :864:75, :867:{11,46}]
        if (`ASSERT_VERBOSE_COND_)	// @[dcache.scala:867:11]
          $error("Assertion failed\n    at dcache.scala:867 assert(!(io.lsu.nack(w).valid && s2_type =/= t_lsu))\n");	// @[dcache.scala:867:11]
        if (`STOP_COND_)	// @[dcache.scala:867:11]
          $fatal;	// @[dcache.scala:867:11]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        s1_req_0_uop_uopc = _RANDOM_0[6:0];	// @[dcache.scala:601:32]
        s1_req_0_uop_inst = {_RANDOM_0[31:7], _RANDOM_1[6:0]};	// @[dcache.scala:601:32]
        s1_req_0_uop_debug_inst = {_RANDOM_1[31:7], _RANDOM_2[6:0]};	// @[dcache.scala:601:32]
        s1_req_0_uop_is_rvc = _RANDOM_2[7];	// @[dcache.scala:601:32]
        s1_req_0_uop_debug_pc = {_RANDOM_2[31:8], _RANDOM_3[15:0]};	// @[dcache.scala:601:32]
        s1_req_0_uop_iq_type = _RANDOM_3[18:16];	// @[dcache.scala:601:32]
        s1_req_0_uop_fu_code = _RANDOM_3[28:19];	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_br_type = {_RANDOM_3[31:29], _RANDOM_4[0]};	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_op1_sel = _RANDOM_4[2:1];	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_op2_sel = _RANDOM_4[5:3];	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_imm_sel = _RANDOM_4[8:6];	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_op_fcn = _RANDOM_4[12:9];	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_fcn_dw = _RANDOM_4[13];	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_csr_cmd = _RANDOM_4[16:14];	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_is_load = _RANDOM_4[17];	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_is_sta = _RANDOM_4[18];	// @[dcache.scala:601:32]
        s1_req_0_uop_ctrl_is_std = _RANDOM_4[19];	// @[dcache.scala:601:32]
        s1_req_0_uop_iw_state = _RANDOM_4[21:20];	// @[dcache.scala:601:32]
        s1_req_0_uop_iw_p1_poisoned = _RANDOM_4[22];	// @[dcache.scala:601:32]
        s1_req_0_uop_iw_p2_poisoned = _RANDOM_4[23];	// @[dcache.scala:601:32]
        s1_req_0_uop_is_br = _RANDOM_4[24];	// @[dcache.scala:601:32]
        s1_req_0_uop_is_jalr = _RANDOM_4[25];	// @[dcache.scala:601:32]
        s1_req_0_uop_is_jal = _RANDOM_4[26];	// @[dcache.scala:601:32]
        s1_req_0_uop_is_sfb = _RANDOM_4[27];	// @[dcache.scala:601:32]
        s1_req_0_uop_br_mask = {_RANDOM_4[31:28], _RANDOM_5[7:0]};	// @[dcache.scala:601:32]
        s1_req_0_uop_br_tag = _RANDOM_5[11:8];	// @[dcache.scala:601:32]
        s1_req_0_uop_ftq_idx = _RANDOM_5[16:12];	// @[dcache.scala:601:32]
        s1_req_0_uop_edge_inst = _RANDOM_5[17];	// @[dcache.scala:601:32]
        s1_req_0_uop_pc_lob = _RANDOM_5[23:18];	// @[dcache.scala:601:32]
        s1_req_0_uop_taken = _RANDOM_5[24];	// @[dcache.scala:601:32]
        s1_req_0_uop_imm_packed = {_RANDOM_5[31:25], _RANDOM_6[12:0]};	// @[dcache.scala:601:32]
        s1_req_0_uop_csr_addr = _RANDOM_6[24:13];	// @[dcache.scala:601:32]
        s1_req_0_uop_rob_idx = _RANDOM_6[30:25];	// @[dcache.scala:601:32]
        s1_req_0_uop_ldq_idx = {_RANDOM_6[31], _RANDOM_7[2:0]};	// @[dcache.scala:601:32]
        s1_req_0_uop_stq_idx = _RANDOM_7[6:3];	// @[dcache.scala:601:32]
        s1_req_0_uop_rxq_idx = _RANDOM_7[8:7];	// @[dcache.scala:601:32]
        s1_req_0_uop_pdst = _RANDOM_7[15:9];	// @[dcache.scala:601:32]
        s1_req_0_uop_prs1 = _RANDOM_7[22:16];	// @[dcache.scala:601:32]
        s1_req_0_uop_prs2 = _RANDOM_7[29:23];	// @[dcache.scala:601:32]
        s1_req_0_uop_prs3 = {_RANDOM_7[31:30], _RANDOM_8[4:0]};	// @[dcache.scala:601:32]
        s1_req_0_uop_ppred = _RANDOM_8[9:5];	// @[dcache.scala:601:32]
        s1_req_0_uop_prs1_busy = _RANDOM_8[10];	// @[dcache.scala:601:32]
        s1_req_0_uop_prs2_busy = _RANDOM_8[11];	// @[dcache.scala:601:32]
        s1_req_0_uop_prs3_busy = _RANDOM_8[12];	// @[dcache.scala:601:32]
        s1_req_0_uop_ppred_busy = _RANDOM_8[13];	// @[dcache.scala:601:32]
        s1_req_0_uop_stale_pdst = _RANDOM_8[20:14];	// @[dcache.scala:601:32]
        s1_req_0_uop_exception = _RANDOM_8[21];	// @[dcache.scala:601:32]
        s1_req_0_uop_exc_cause = {_RANDOM_8[31:22], _RANDOM_9, _RANDOM_10[21:0]};	// @[dcache.scala:601:32]
        s1_req_0_uop_bypassable = _RANDOM_10[22];	// @[dcache.scala:601:32]
        s1_req_0_uop_mem_cmd = _RANDOM_10[27:23];	// @[dcache.scala:601:32]
        s1_req_0_uop_mem_size = _RANDOM_10[29:28];	// @[dcache.scala:601:32]
        s1_req_0_uop_mem_signed = _RANDOM_10[30];	// @[dcache.scala:601:32]
        s1_req_0_uop_is_fence = _RANDOM_10[31];	// @[dcache.scala:601:32]
        s1_req_0_uop_is_fencei = _RANDOM_11[0];	// @[dcache.scala:601:32]
        s1_req_0_uop_is_amo = _RANDOM_11[1];	// @[dcache.scala:601:32]
        s1_req_0_uop_uses_ldq = _RANDOM_11[2];	// @[dcache.scala:601:32]
        s1_req_0_uop_uses_stq = _RANDOM_11[3];	// @[dcache.scala:601:32]
        s1_req_0_uop_is_sys_pc2epc = _RANDOM_11[4];	// @[dcache.scala:601:32]
        s1_req_0_uop_is_unique = _RANDOM_11[5];	// @[dcache.scala:601:32]
        s1_req_0_uop_flush_on_commit = _RANDOM_11[6];	// @[dcache.scala:601:32]
        s1_req_0_uop_ldst_is_rs1 = _RANDOM_11[7];	// @[dcache.scala:601:32]
        s1_req_0_uop_ldst = _RANDOM_11[13:8];	// @[dcache.scala:601:32]
        s1_req_0_uop_lrs1 = _RANDOM_11[19:14];	// @[dcache.scala:601:32]
        s1_req_0_uop_lrs2 = _RANDOM_11[25:20];	// @[dcache.scala:601:32]
        s1_req_0_uop_lrs3 = _RANDOM_11[31:26];	// @[dcache.scala:601:32]
        s1_req_0_uop_ldst_val = _RANDOM_12[0];	// @[dcache.scala:601:32]
        s1_req_0_uop_dst_rtype = _RANDOM_12[2:1];	// @[dcache.scala:601:32]
        s1_req_0_uop_lrs1_rtype = _RANDOM_12[4:3];	// @[dcache.scala:601:32]
        s1_req_0_uop_lrs2_rtype = _RANDOM_12[6:5];	// @[dcache.scala:601:32]
        s1_req_0_uop_frs3_en = _RANDOM_12[7];	// @[dcache.scala:601:32]
        s1_req_0_uop_fp_val = _RANDOM_12[8];	// @[dcache.scala:601:32]
        s1_req_0_uop_fp_single = _RANDOM_12[9];	// @[dcache.scala:601:32]
        s1_req_0_uop_xcpt_pf_if = _RANDOM_12[10];	// @[dcache.scala:601:32]
        s1_req_0_uop_xcpt_ae_if = _RANDOM_12[11];	// @[dcache.scala:601:32]
        s1_req_0_uop_xcpt_ma_if = _RANDOM_12[12];	// @[dcache.scala:601:32]
        s1_req_0_uop_bp_debug_if = _RANDOM_12[13];	// @[dcache.scala:601:32]
        s1_req_0_uop_bp_xcpt_if = _RANDOM_12[14];	// @[dcache.scala:601:32]
        s1_req_0_uop_debug_fsrc = _RANDOM_12[16:15];	// @[dcache.scala:601:32]
        s1_req_0_uop_debug_tsrc = _RANDOM_12[18:17];	// @[dcache.scala:601:32]
        s1_req_0_addr = {_RANDOM_12[31:19], _RANDOM_13[26:0]};	// @[dcache.scala:601:32]
        s1_req_0_data = {_RANDOM_13[31:27], _RANDOM_14, _RANDOM_15[26:0]};	// @[dcache.scala:601:32]
        s1_req_0_is_hella = _RANDOM_15[27];	// @[dcache.scala:601:32]
        s1_valid_REG = _RANDOM_15[28];	// @[dcache.scala:601:32, :606:25]
        REG = _RANDOM_15[29];	// @[dcache.scala:601:32, :612:43]
        REG_1 = _RANDOM_15[30];	// @[dcache.scala:601:32, :612:72]
        s1_send_resp_or_nack_0 = _RANDOM_15[31];	// @[dcache.scala:601:32, :615:37]
        s1_type = _RANDOM_16[2:0];	// @[dcache.scala:616:32]
        s1_mshr_meta_read_way_en = _RANDOM_16[6:3];	// @[dcache.scala:616:32, :618:41]
        s1_replay_way_en = _RANDOM_16[10:7];	// @[dcache.scala:616:32, :619:41]
        s1_wb_way_en = _RANDOM_16[14:11];	// @[dcache.scala:616:32, :620:41]
        s2_req_0_uop_uopc = _RANDOM_16[21:15];	// @[dcache.scala:616:32, :633:25]
        s2_req_0_uop_inst = {_RANDOM_16[31:22], _RANDOM_17[21:0]};	// @[dcache.scala:616:32, :633:25]
        s2_req_0_uop_debug_inst = {_RANDOM_17[31:22], _RANDOM_18[21:0]};	// @[dcache.scala:633:25]
        s2_req_0_uop_is_rvc = _RANDOM_18[22];	// @[dcache.scala:633:25]
        s2_req_0_uop_debug_pc = {_RANDOM_18[31:23], _RANDOM_19[30:0]};	// @[dcache.scala:633:25]
        s2_req_0_uop_iq_type = {_RANDOM_19[31], _RANDOM_20[1:0]};	// @[dcache.scala:633:25]
        s2_req_0_uop_fu_code = _RANDOM_20[11:2];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_br_type = _RANDOM_20[15:12];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_op1_sel = _RANDOM_20[17:16];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_op2_sel = _RANDOM_20[20:18];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_imm_sel = _RANDOM_20[23:21];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_op_fcn = _RANDOM_20[27:24];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_fcn_dw = _RANDOM_20[28];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_csr_cmd = _RANDOM_20[31:29];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_is_load = _RANDOM_21[0];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_is_sta = _RANDOM_21[1];	// @[dcache.scala:633:25]
        s2_req_0_uop_ctrl_is_std = _RANDOM_21[2];	// @[dcache.scala:633:25]
        s2_req_0_uop_iw_state = _RANDOM_21[4:3];	// @[dcache.scala:633:25]
        s2_req_0_uop_iw_p1_poisoned = _RANDOM_21[5];	// @[dcache.scala:633:25]
        s2_req_0_uop_iw_p2_poisoned = _RANDOM_21[6];	// @[dcache.scala:633:25]
        s2_req_0_uop_is_br = _RANDOM_21[7];	// @[dcache.scala:633:25]
        s2_req_0_uop_is_jalr = _RANDOM_21[8];	// @[dcache.scala:633:25]
        s2_req_0_uop_is_jal = _RANDOM_21[9];	// @[dcache.scala:633:25]
        s2_req_0_uop_is_sfb = _RANDOM_21[10];	// @[dcache.scala:633:25]
        s2_req_0_uop_br_mask = _RANDOM_21[22:11];	// @[dcache.scala:633:25]
        s2_req_0_uop_br_tag = _RANDOM_21[26:23];	// @[dcache.scala:633:25]
        s2_req_0_uop_ftq_idx = _RANDOM_21[31:27];	// @[dcache.scala:633:25]
        s2_req_0_uop_edge_inst = _RANDOM_22[0];	// @[dcache.scala:633:25]
        s2_req_0_uop_pc_lob = _RANDOM_22[6:1];	// @[dcache.scala:633:25]
        s2_req_0_uop_taken = _RANDOM_22[7];	// @[dcache.scala:633:25]
        s2_req_0_uop_imm_packed = _RANDOM_22[27:8];	// @[dcache.scala:633:25]
        s2_req_0_uop_csr_addr = {_RANDOM_22[31:28], _RANDOM_23[7:0]};	// @[dcache.scala:633:25]
        s2_req_0_uop_rob_idx = _RANDOM_23[13:8];	// @[dcache.scala:633:25]
        s2_req_0_uop_ldq_idx = _RANDOM_23[17:14];	// @[dcache.scala:633:25]
        s2_req_0_uop_stq_idx = _RANDOM_23[21:18];	// @[dcache.scala:633:25]
        s2_req_0_uop_rxq_idx = _RANDOM_23[23:22];	// @[dcache.scala:633:25]
        s2_req_0_uop_pdst = _RANDOM_23[30:24];	// @[dcache.scala:633:25]
        s2_req_0_uop_prs1 = {_RANDOM_23[31], _RANDOM_24[5:0]};	// @[dcache.scala:633:25]
        s2_req_0_uop_prs2 = _RANDOM_24[12:6];	// @[dcache.scala:633:25]
        s2_req_0_uop_prs3 = _RANDOM_24[19:13];	// @[dcache.scala:633:25]
        s2_req_0_uop_ppred = _RANDOM_24[24:20];	// @[dcache.scala:633:25]
        s2_req_0_uop_prs1_busy = _RANDOM_24[25];	// @[dcache.scala:633:25]
        s2_req_0_uop_prs2_busy = _RANDOM_24[26];	// @[dcache.scala:633:25]
        s2_req_0_uop_prs3_busy = _RANDOM_24[27];	// @[dcache.scala:633:25]
        s2_req_0_uop_ppred_busy = _RANDOM_24[28];	// @[dcache.scala:633:25]
        s2_req_0_uop_stale_pdst = {_RANDOM_24[31:29], _RANDOM_25[3:0]};	// @[dcache.scala:633:25]
        s2_req_0_uop_exception = _RANDOM_25[4];	// @[dcache.scala:633:25]
        s2_req_0_uop_exc_cause = {_RANDOM_25[31:5], _RANDOM_26, _RANDOM_27[4:0]};	// @[dcache.scala:633:25]
        s2_req_0_uop_bypassable = _RANDOM_27[5];	// @[dcache.scala:633:25]
        s2_req_0_uop_mem_cmd = _RANDOM_27[10:6];	// @[dcache.scala:633:25]
        s2_req_0_uop_mem_size = _RANDOM_27[12:11];	// @[dcache.scala:633:25]
        s2_req_0_uop_mem_signed = _RANDOM_27[13];	// @[dcache.scala:633:25]
        s2_req_0_uop_is_fence = _RANDOM_27[14];	// @[dcache.scala:633:25]
        s2_req_0_uop_is_fencei = _RANDOM_27[15];	// @[dcache.scala:633:25]
        s2_req_0_uop_is_amo = _RANDOM_27[16];	// @[dcache.scala:633:25]
        s2_req_0_uop_uses_ldq = _RANDOM_27[17];	// @[dcache.scala:633:25]
        s2_req_0_uop_uses_stq = _RANDOM_27[18];	// @[dcache.scala:633:25]
        s2_req_0_uop_is_sys_pc2epc = _RANDOM_27[19];	// @[dcache.scala:633:25]
        s2_req_0_uop_is_unique = _RANDOM_27[20];	// @[dcache.scala:633:25]
        s2_req_0_uop_flush_on_commit = _RANDOM_27[21];	// @[dcache.scala:633:25]
        s2_req_0_uop_ldst_is_rs1 = _RANDOM_27[22];	// @[dcache.scala:633:25]
        s2_req_0_uop_ldst = _RANDOM_27[28:23];	// @[dcache.scala:633:25]
        s2_req_0_uop_lrs1 = {_RANDOM_27[31:29], _RANDOM_28[2:0]};	// @[dcache.scala:633:25]
        s2_req_0_uop_lrs2 = _RANDOM_28[8:3];	// @[dcache.scala:633:25]
        s2_req_0_uop_lrs3 = _RANDOM_28[14:9];	// @[dcache.scala:633:25]
        s2_req_0_uop_ldst_val = _RANDOM_28[15];	// @[dcache.scala:633:25]
        s2_req_0_uop_dst_rtype = _RANDOM_28[17:16];	// @[dcache.scala:633:25]
        s2_req_0_uop_lrs1_rtype = _RANDOM_28[19:18];	// @[dcache.scala:633:25]
        s2_req_0_uop_lrs2_rtype = _RANDOM_28[21:20];	// @[dcache.scala:633:25]
        s2_req_0_uop_frs3_en = _RANDOM_28[22];	// @[dcache.scala:633:25]
        s2_req_0_uop_fp_val = _RANDOM_28[23];	// @[dcache.scala:633:25]
        s2_req_0_uop_fp_single = _RANDOM_28[24];	// @[dcache.scala:633:25]
        s2_req_0_uop_xcpt_pf_if = _RANDOM_28[25];	// @[dcache.scala:633:25]
        s2_req_0_uop_xcpt_ae_if = _RANDOM_28[26];	// @[dcache.scala:633:25]
        s2_req_0_uop_xcpt_ma_if = _RANDOM_28[27];	// @[dcache.scala:633:25]
        s2_req_0_uop_bp_debug_if = _RANDOM_28[28];	// @[dcache.scala:633:25]
        s2_req_0_uop_bp_xcpt_if = _RANDOM_28[29];	// @[dcache.scala:633:25]
        s2_req_0_uop_debug_fsrc = _RANDOM_28[31:30];	// @[dcache.scala:633:25]
        s2_req_0_uop_debug_tsrc = _RANDOM_29[1:0];	// @[dcache.scala:633:25]
        s2_req_0_addr = {_RANDOM_29[31:2], _RANDOM_30[9:0]};	// @[dcache.scala:633:25]
        s2_req_0_data = {_RANDOM_30[31:10], _RANDOM_31, _RANDOM_32[9:0]};	// @[dcache.scala:633:25]
        s2_req_0_is_hella = _RANDOM_32[10];	// @[dcache.scala:633:25]
        s2_type = _RANDOM_32[13:11];	// @[dcache.scala:633:25, :634:25]
        s2_valid_REG = _RANDOM_32[14];	// @[dcache.scala:633:25, :636:26]
        s2_tag_match_way_0 = _RANDOM_32[18:15];	// @[dcache.scala:633:25, :644:33]
        s2_hit_state_REG_state = _RANDOM_32[20:19];	// @[dcache.scala:633:25, :646:93]
        s2_hit_state_REG_1_state = _RANDOM_32[22:21];	// @[dcache.scala:633:25, :646:93]
        s2_hit_state_REG_2_state = _RANDOM_32[24:23];	// @[dcache.scala:633:25, :646:93]
        s2_hit_state_REG_3_state = _RANDOM_32[26:25];	// @[dcache.scala:633:25, :646:93]
        s2_wb_idx_matches_0 = _RANDOM_32[27];	// @[dcache.scala:633:25, :655:34]
        debug_sc_fail_addr = {_RANDOM_32[31:28], _RANDOM_33, _RANDOM_34[3:0]};	// @[dcache.scala:633:25, :658:35]
        debug_sc_fail_cnt = _RANDOM_34[11:4];	// @[dcache.scala:658:35, :659:35]
        lrsc_count = _RANDOM_34[18:12];	// @[dcache.scala:658:35, :661:27]
        lrsc_addr = {_RANDOM_34[31:19], _RANDOM_35[20:0]};	// @[dcache.scala:658:35, :663:23]
        s2_lr_REG = _RANDOM_35[21];	// @[dcache.scala:663:23, :664:59]
        s2_sc_REG = _RANDOM_35[22];	// @[dcache.scala:663:23, :665:59]
        s2_replaced_way_en_REG = _RANDOM_35[24:23];	// @[dcache.scala:663:23, :719:44]
        s2_repl_meta_REG_coh_state = _RANDOM_35[26:25];	// @[dcache.scala:663:23, :720:88]
        s2_repl_meta_REG_tag = {_RANDOM_35[31:27], _RANDOM_36[14:0]};	// @[dcache.scala:663:23, :720:88]
        s2_repl_meta_REG_1_coh_state = _RANDOM_36[16:15];	// @[dcache.scala:720:88]
        s2_repl_meta_REG_1_tag = {_RANDOM_36[31:17], _RANDOM_37[4:0]};	// @[dcache.scala:720:88]
        s2_repl_meta_REG_2_coh_state = _RANDOM_37[6:5];	// @[dcache.scala:720:88]
        s2_repl_meta_REG_2_tag = _RANDOM_37[26:7];	// @[dcache.scala:720:88]
        s2_repl_meta_REG_3_coh_state = _RANDOM_37[28:27];	// @[dcache.scala:720:88]
        s2_repl_meta_REG_3_tag = {_RANDOM_37[31:29], _RANDOM_38[16:0]};	// @[dcache.scala:720:88]
        s2_nack_hit_0 = _RANDOM_38[17];	// @[dcache.scala:720:88, :723:31]
        s2_send_resp_REG = _RANDOM_38[18];	// @[dcache.scala:720:88, :734:44]
        s2_send_nack_REG = _RANDOM_38[19];	// @[dcache.scala:720:88, :736:44]
        mshrs_io_meta_resp_bits_REG_0_coh_state = _RANDOM_38[21:20];	// @[dcache.scala:720:88, :774:70]
        mshrs_io_meta_resp_bits_REG_1_coh_state = _RANDOM_39[11:10];	// @[dcache.scala:774:70]
        mshrs_io_meta_resp_bits_REG_2_coh_state = _RANDOM_40[1:0];	// @[dcache.scala:774:70]
        mshrs_io_meta_resp_bits_REG_3_coh_state = _RANDOM_40[23:22];	// @[dcache.scala:774:70]
        beatsLeft = _RANDOM_41[20:12];	// @[Arbiter.scala:88:30]
        state_0 = _RANDOM_41[21];	// @[Arbiter.scala:88:30, :117:26]
        state_1 = _RANDOM_41[22];	// @[Arbiter.scala:88:30, :117:26]
        io_lsu_perf_release_counter = _RANDOM_41[31:23];	// @[Arbiter.scala:88:30, Edges.scala:229:27]
        io_lsu_perf_acquire_counter = _RANDOM_42[8:0];	// @[Edges.scala:229:27]
        s3_req_addr = {_RANDOM_54[31:28], _RANDOM_55, _RANDOM_56[3:0]};	// @[dcache.scala:871:25]
        s3_req_data = {_RANDOM_56[31:4], _RANDOM_57, _RANDOM_58[3:0]};	// @[dcache.scala:871:25]
        s3_valid = _RANDOM_58[5];	// @[dcache.scala:871:25, :872:25]
        s4_req_addr = {_RANDOM_70[31:25], _RANDOM_71, _RANDOM_72[0]};	// @[dcache.scala:881:25]
        s4_req_data = {_RANDOM_72[31:1], _RANDOM_73, _RANDOM_74[0]};	// @[dcache.scala:881:25]
        s4_valid = _RANDOM_74[2];	// @[dcache.scala:881:25, :882:25]
        s5_req_addr = {_RANDOM_86[31:22], _RANDOM_87[29:0]};	// @[dcache.scala:883:25]
        s5_req_data = {_RANDOM_87[31:30], _RANDOM_88, _RANDOM_89[29:0]};	// @[dcache.scala:883:25]
        s5_valid = _RANDOM_89[31];	// @[dcache.scala:883:25, :884:25]
        s3_way = _RANDOM_90[3:0];	// @[dcache.scala:905:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  BoomWritebackUnit_boom wb (	// @[dcache.scala:432:18]
    .clock                       (clock),
    .reset                       (reset),
    .io_req_valid                (_wbArb_io_out_valid),	// @[dcache.scala:806:21]
    .io_req_bits_tag             (_wbArb_io_out_bits_tag),	// @[dcache.scala:806:21]
    .io_req_bits_idx             (_wbArb_io_out_bits_idx),	// @[dcache.scala:806:21]
    .io_req_bits_param           (_wbArb_io_out_bits_param),	// @[dcache.scala:806:21]
    .io_req_bits_way_en          (_wbArb_io_out_bits_way_en),	// @[dcache.scala:806:21]
    .io_req_bits_voluntary       (_wbArb_io_out_bits_voluntary),	// @[dcache.scala:806:21]
    .io_meta_read_ready          (_wb_io_data_req_ready_T),	// @[dcache.scala:543:55]
    .io_data_req_ready           (_wb_io_data_req_ready_T),	// @[dcache.scala:543:55]
    .io_data_resp                (s2_data_word_prebypass_0),	// @[Mux.scala:27:73]
    .io_mem_grant                (tl_out_d_ready & auto_out_d_valid & _wb_io_mem_grant_T_1),	// @[dcache.scala:790:{30,48}, :792:20, :797:24, :813:42]
    .io_release_ready            (auto_out_c_ready & (idle | state_0)),	// @[Arbiter.scala:89:28, :117:26, :122:24, :124:31]
    .io_lsu_release_ready        (_lsu_release_arb_io_in_0_ready),	// @[dcache.scala:815:31]
    .io_req_ready                (_wb_io_req_ready),
    .io_meta_read_valid          (_wb_io_meta_read_valid),
    .io_meta_read_bits_idx       (_wb_io_meta_read_bits_idx),
    .io_meta_read_bits_tag       (_wb_io_meta_read_bits_tag),
    .io_resp                     (_wb_io_resp),
    .io_idx_valid                (_wb_io_idx_valid),
    .io_idx_bits                 (_wb_io_idx_bits),
    .io_data_req_valid           (_wb_io_data_req_valid),
    .io_data_req_bits_way_en     (_wb_io_data_req_bits_way_en),
    .io_data_req_bits_addr       (_wb_io_data_req_bits_addr),
    .io_release_valid            (_wb_io_release_valid),
    .io_release_bits_opcode      (_wb_io_release_bits_opcode),
    .io_release_bits_param       (_wb_io_release_bits_param),
    .io_release_bits_address     (_wb_io_release_bits_address),
    .io_release_bits_data        (_wb_io_release_bits_data),
    .io_lsu_release_valid        (_wb_io_lsu_release_valid),
    .io_lsu_release_bits_address (_wb_io_lsu_release_bits_address)
  );
  BoomProbeUnit_boom prober (	// @[dcache.scala:433:22]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_valid                      (auto_out_b_valid & ~(|(lrsc_count[6:2]))),	// @[dcache.scala:661:27, :662:31, :779:{43,46}]
    .io_req_bits_param                 (auto_out_b_bits_param),
    .io_req_bits_size                  (auto_out_b_bits_size),
    .io_req_bits_source                (auto_out_b_bits_source),
    .io_req_bits_address               (auto_out_b_bits_address),
    .io_rep_ready                      (auto_out_c_ready & (idle ? ~_wb_io_release_valid : state_1)),	// @[Arbiter.scala:17:61, :89:28, :117:26, :122:24, :124:31, dcache.scala:432:18]
    .io_meta_read_ready                (_metaReadArb_io_in_1_ready),	// @[dcache.scala:446:27]
    .io_meta_write_ready               (_metaWriteArb_io_in_1_ready),	// @[dcache.scala:444:28]
    .io_wb_req_ready                   (_wbArb_io_in_0_ready),	// @[dcache.scala:806:21]
    .io_way_en                         (s2_tag_match_way_0),	// @[dcache.scala:644:33]
    .io_wb_rdy                         (_prober_io_meta_write_bits_idx != _wb_io_idx_bits | ~_wb_io_idx_valid),	// @[dcache.scala:432:18, :433:22, :786:{59,79,82}]
    .io_mshr_rdy                       (_mshrs_io_probe_rdy),	// @[dcache.scala:434:21]
    .io_block_state_state              (mshrs_io_req_0_bits_old_meta_meta_coh_state),	// @[Mux.scala:27:73]
    .io_lsu_release_ready              (_lsu_release_arb_io_in_1_ready),	// @[dcache.scala:815:31]
    .io_req_ready                      (_prober_io_req_ready),
    .io_rep_valid                      (_prober_io_rep_valid),
    .io_rep_bits_param                 (_prober_io_rep_bits_param),
    .io_rep_bits_size                  (_prober_io_rep_bits_size),
    .io_rep_bits_source                (_prober_io_rep_bits_source),
    .io_rep_bits_address               (_prober_io_rep_bits_address),
    .io_meta_read_valid                (_prober_io_meta_read_valid),
    .io_meta_read_bits_idx             (_prober_io_meta_read_bits_idx),
    .io_meta_read_bits_tag             (_prober_io_meta_read_bits_tag),
    .io_meta_write_valid               (_prober_io_meta_write_valid),
    .io_meta_write_bits_idx            (_prober_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_prober_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_prober_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_prober_io_meta_write_bits_data_tag),
    .io_wb_req_valid                   (_prober_io_wb_req_valid),
    .io_wb_req_bits_tag                (_prober_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_prober_io_wb_req_bits_idx),
    .io_wb_req_bits_param              (_prober_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_prober_io_wb_req_bits_way_en),
    .io_mshr_wb_rdy                    (_prober_io_mshr_wb_rdy),
    .io_lsu_release_valid              (_prober_io_lsu_release_valid),
    .io_lsu_release_bits_address       (_prober_io_lsu_release_bits_address),
    .io_state_valid                    (_prober_io_state_valid),
    .io_state_bits                     (_prober_io_state_bits)
  );
  BoomMSHRFile_boom mshrs (	// @[dcache.scala:434:21]
    .clock                              (clock),
    .reset                              (reset),
    .io_req_0_valid                     (_mshrs_io_req_0_valid_T_74),	// @[dcache.scala:755:77]
    .io_req_0_bits_uop_uopc             (s2_req_0_uop_uopc),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_inst             (s2_req_0_uop_inst),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_debug_inst       (s2_req_0_uop_debug_inst),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_rvc           (s2_req_0_uop_is_rvc),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_debug_pc         (s2_req_0_uop_debug_pc),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_iq_type          (s2_req_0_uop_iq_type),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_fu_code          (s2_req_0_uop_fu_code),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_br_type     (s2_req_0_uop_ctrl_br_type),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_op1_sel     (s2_req_0_uop_ctrl_op1_sel),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_op2_sel     (s2_req_0_uop_ctrl_op2_sel),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_imm_sel     (s2_req_0_uop_ctrl_imm_sel),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_op_fcn      (s2_req_0_uop_ctrl_op_fcn),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_fcn_dw      (s2_req_0_uop_ctrl_fcn_dw),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_csr_cmd     (s2_req_0_uop_ctrl_csr_cmd),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_is_load     (s2_req_0_uop_ctrl_is_load),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_is_sta      (s2_req_0_uop_ctrl_is_sta),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ctrl_is_std      (s2_req_0_uop_ctrl_is_std),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_iw_state         (s2_req_0_uop_iw_state),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_iw_p1_poisoned   (s2_req_0_uop_iw_p1_poisoned),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_iw_p2_poisoned   (s2_req_0_uop_iw_p2_poisoned),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_br            (s2_req_0_uop_is_br),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_jalr          (s2_req_0_uop_is_jalr),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_jal           (s2_req_0_uop_is_jal),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_sfb           (s2_req_0_uop_is_sfb),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_br_mask          (s2_req_0_uop_br_mask & ~io_lsu_brupdate_b1_resolve_mask),	// @[dcache.scala:633:25, util.scala:85:{25,27}]
    .io_req_0_bits_uop_br_tag           (s2_req_0_uop_br_tag),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ftq_idx          (s2_req_0_uop_ftq_idx),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_edge_inst        (s2_req_0_uop_edge_inst),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_pc_lob           (s2_req_0_uop_pc_lob),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_taken            (s2_req_0_uop_taken),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_imm_packed       (s2_req_0_uop_imm_packed),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_csr_addr         (s2_req_0_uop_csr_addr),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_rob_idx          (s2_req_0_uop_rob_idx),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ldq_idx          (s2_req_0_uop_ldq_idx),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_stq_idx          (s2_req_0_uop_stq_idx),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_rxq_idx          (s2_req_0_uop_rxq_idx),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_pdst             (s2_req_0_uop_pdst),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_prs1             (s2_req_0_uop_prs1),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_prs2             (s2_req_0_uop_prs2),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_prs3             (s2_req_0_uop_prs3),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ppred            (s2_req_0_uop_ppred),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_prs1_busy        (s2_req_0_uop_prs1_busy),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_prs2_busy        (s2_req_0_uop_prs2_busy),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_prs3_busy        (s2_req_0_uop_prs3_busy),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ppred_busy       (s2_req_0_uop_ppred_busy),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_stale_pdst       (s2_req_0_uop_stale_pdst),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_exception        (s2_req_0_uop_exception),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_exc_cause        (s2_req_0_uop_exc_cause),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_bypassable       (s2_req_0_uop_bypassable),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_mem_cmd          (s2_req_0_uop_mem_cmd),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_mem_size         (s2_req_0_uop_mem_size),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_mem_signed       (s2_req_0_uop_mem_signed),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_fence         (s2_req_0_uop_is_fence),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_fencei        (s2_req_0_uop_is_fencei),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_amo           (s2_req_0_uop_is_amo),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_uses_ldq         (s2_req_0_uop_uses_ldq),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_uses_stq         (s2_req_0_uop_uses_stq),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_sys_pc2epc    (s2_req_0_uop_is_sys_pc2epc),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_is_unique        (s2_req_0_uop_is_unique),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_flush_on_commit  (s2_req_0_uop_flush_on_commit),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ldst_is_rs1      (s2_req_0_uop_ldst_is_rs1),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ldst             (s2_req_0_uop_ldst),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_lrs1             (s2_req_0_uop_lrs1),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_lrs2             (s2_req_0_uop_lrs2),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_lrs3             (s2_req_0_uop_lrs3),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_ldst_val         (s2_req_0_uop_ldst_val),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_dst_rtype        (s2_req_0_uop_dst_rtype),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_lrs1_rtype       (s2_req_0_uop_lrs1_rtype),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_lrs2_rtype       (s2_req_0_uop_lrs2_rtype),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_frs3_en          (s2_req_0_uop_frs3_en),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_fp_val           (s2_req_0_uop_fp_val),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_fp_single        (s2_req_0_uop_fp_single),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_xcpt_pf_if       (s2_req_0_uop_xcpt_pf_if),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_xcpt_ae_if       (s2_req_0_uop_xcpt_ae_if),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_xcpt_ma_if       (s2_req_0_uop_xcpt_ma_if),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_bp_debug_if      (s2_req_0_uop_bp_debug_if),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_bp_xcpt_if       (s2_req_0_uop_bp_xcpt_if),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_debug_fsrc       (s2_req_0_uop_debug_fsrc),	// @[dcache.scala:633:25]
    .io_req_0_bits_uop_debug_tsrc       (s2_req_0_uop_debug_tsrc),	// @[dcache.scala:633:25]
    .io_req_0_bits_addr                 (s2_req_0_addr),	// @[dcache.scala:633:25]
    .io_req_0_bits_data                 (s2_req_0_data),	// @[dcache.scala:633:25]
    .io_req_0_bits_is_hella             (s2_req_0_is_hella),	// @[dcache.scala:633:25]
    .io_req_0_bits_tag_match            (|s2_tag_match_way_0),	// @[dcache.scala:644:33, :645:49]
    .io_req_0_bits_old_meta_coh_state   ((|s2_tag_match_way_0) ? mshrs_io_req_0_bits_old_meta_meta_coh_state : (_s2_repl_meta_T ? s2_repl_meta_REG_coh_state : 2'h0) | (_s2_repl_meta_T_1 ? s2_repl_meta_REG_1_coh_state : 2'h0) | (_s2_repl_meta_T_2 ? s2_repl_meta_REG_2_coh_state : 2'h0) | ((&s2_replaced_way_en_REG) ? s2_repl_meta_REG_3_coh_state : 2'h0)),	// @[Mux.scala:27:73, :29:36, dcache.scala:569:27, :644:33, :645:49, :719:44, :720:88, :765:44]
    .io_req_0_bits_old_meta_tag         ((_s2_repl_meta_T ? s2_repl_meta_REG_tag : 20'h0) | (_s2_repl_meta_T_1 ? s2_repl_meta_REG_1_tag : 20'h0) | (_s2_repl_meta_T_2 ? s2_repl_meta_REG_2_tag : 20'h0) | ((&s2_replaced_way_en_REG) ? s2_repl_meta_REG_3_tag : 20'h0)),	// @[Mux.scala:27:73, :29:36, dcache.scala:569:27, :719:44, :720:88]
    .io_req_0_bits_way_en               ((|s2_tag_match_way_0) ? s2_tag_match_way_0 : 4'h1 << s2_replaced_way_en_REG),	// @[Cat.scala:33:92, OneHot.scala:57:35, dcache.scala:644:33, :645:49, :719:44, :766:44]
    .io_req_is_probe_0                  (s2_type == 3'h1 & s2_valid_REG),	// @[dcache.scala:591:21, :634:25, :636:26, :770:{49,61}]
    .io_resp_ready                      (~cache_resp_0_valid),	// @[dcache.scala:836:48, :845:26]
    .io_brupdate_b1_resolve_mask        (io_lsu_brupdate_b1_resolve_mask),
    .io_brupdate_b1_mispredict_mask     (io_lsu_brupdate_b1_mispredict_mask),
    .io_exception                       (io_lsu_exception),
    .io_mem_acquire_ready               (auto_out_a_ready),
    .io_mem_grant_valid                 (~_wb_io_mem_grant_T_1 & auto_out_d_valid),	// @[dcache.scala:790:{30,48}, :793:30, :797:24]
    .io_mem_grant_bits_opcode           (auto_out_d_bits_opcode),
    .io_mem_grant_bits_param            (auto_out_d_bits_param),
    .io_mem_grant_bits_size             (auto_out_d_bits_size),
    .io_mem_grant_bits_source           (auto_out_d_bits_source),
    .io_mem_grant_bits_sink             (auto_out_d_bits_sink),
    .io_mem_grant_bits_data             (auto_out_d_bits_data),
    .io_mem_finish_ready                (auto_out_e_ready),
    .io_refill_ready                    (_dataWriteArb_io_in_1_ready),	// @[dcache.scala:462:28]
    .io_meta_write_ready                (_metaWriteArb_io_in_0_ready),	// @[dcache.scala:444:28]
    .io_meta_read_ready                 (_metaReadArb_io_in_3_ready),	// @[dcache.scala:446:27]
    .io_meta_resp_valid                 (~s2_nack_hit_0 | _prober_io_mshr_wb_rdy),	// @[dcache.scala:433:22, :723:31, :749:29, :773:52]
    .io_meta_resp_bits_coh_state        ((s2_tag_match_way_0[0] ? mshrs_io_meta_resp_bits_REG_0_coh_state : 2'h0) | (s2_tag_match_way_0[1] ? mshrs_io_meta_resp_bits_REG_1_coh_state : 2'h0) | (s2_tag_match_way_0[2] ? mshrs_io_meta_resp_bits_REG_2_coh_state : 2'h0) | (s2_tag_match_way_0[3] ? mshrs_io_meta_resp_bits_REG_3_coh_state : 2'h0)),	// @[Mux.scala:27:73, :29:36, dcache.scala:569:27, :644:33, :774:70]
    .io_replay_ready                    (_metaReadArb_io_in_0_ready),	// @[dcache.scala:446:27]
    .io_prefetch_ready                  (_metaReadArb_io_in_5_ready),	// @[dcache.scala:446:27]
    .io_wb_req_ready                    (_wbArb_io_in_1_ready),	// @[dcache.scala:806:21]
    .io_prober_state_valid              (_prober_io_state_valid),	// @[dcache.scala:433:22]
    .io_prober_state_bits               (_prober_io_state_bits),	// @[dcache.scala:433:22]
    .io_clear_all                       (io_lsu_force_order),
    .io_wb_resp                         (_wb_io_resp),	// @[dcache.scala:432:18]
    .io_req_0_ready                     (_mshrs_io_req_0_ready),
    .io_resp_valid                      (_mshrs_io_resp_valid),
    .io_resp_bits_uop_br_mask           (_mshrs_io_resp_bits_uop_br_mask),
    .io_resp_bits_uop_ldq_idx           (_mshrs_io_resp_bits_uop_ldq_idx),
    .io_resp_bits_uop_stq_idx           (_mshrs_io_resp_bits_uop_stq_idx),
    .io_resp_bits_uop_is_amo            (_mshrs_io_resp_bits_uop_is_amo),
    .io_resp_bits_uop_uses_ldq          (_mshrs_io_resp_bits_uop_uses_ldq),
    .io_resp_bits_uop_uses_stq          (_mshrs_io_resp_bits_uop_uses_stq),
    .io_resp_bits_data                  (_mshrs_io_resp_bits_data),
    .io_resp_bits_is_hella              (_mshrs_io_resp_bits_is_hella),
    .io_secondary_miss_0                (_mshrs_io_secondary_miss_0),
    .io_block_hit_0                     (_mshrs_io_block_hit_0),
    .io_mem_acquire_valid               (_mshrs_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode         (_mshrs_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param          (auto_out_a_bits_param),
    .io_mem_acquire_bits_size           (_mshrs_io_mem_acquire_bits_size),
    .io_mem_acquire_bits_source         (auto_out_a_bits_source),
    .io_mem_acquire_bits_address        (auto_out_a_bits_address),
    .io_mem_acquire_bits_mask           (auto_out_a_bits_mask),
    .io_mem_acquire_bits_data           (auto_out_a_bits_data),
    .io_mem_grant_ready                 (_mshrs_io_mem_grant_ready),
    .io_mem_finish_valid                (auto_out_e_valid),
    .io_mem_finish_bits_sink            (auto_out_e_bits_sink),
    .io_refill_valid                    (_mshrs_io_refill_valid),
    .io_refill_bits_way_en              (_mshrs_io_refill_bits_way_en),
    .io_refill_bits_addr                (_mshrs_io_refill_bits_addr),
    .io_refill_bits_data                (_mshrs_io_refill_bits_data),
    .io_meta_write_valid                (_mshrs_io_meta_write_valid),
    .io_meta_write_bits_idx             (_mshrs_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en          (_mshrs_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state  (_mshrs_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag        (_mshrs_io_meta_write_bits_data_tag),
    .io_meta_read_valid                 (_mshrs_io_meta_read_valid),
    .io_meta_read_bits_idx              (_mshrs_io_meta_read_bits_idx),
    .io_meta_read_bits_way_en           (_mshrs_io_meta_read_bits_way_en),
    .io_meta_read_bits_tag              (_mshrs_io_meta_read_bits_tag),
    .io_replay_valid                    (_mshrs_io_replay_valid),
    .io_replay_bits_uop_uopc            (_mshrs_io_replay_bits_uop_uopc),
    .io_replay_bits_uop_inst            (_mshrs_io_replay_bits_uop_inst),
    .io_replay_bits_uop_debug_inst      (_mshrs_io_replay_bits_uop_debug_inst),
    .io_replay_bits_uop_is_rvc          (_mshrs_io_replay_bits_uop_is_rvc),
    .io_replay_bits_uop_debug_pc        (_mshrs_io_replay_bits_uop_debug_pc),
    .io_replay_bits_uop_iq_type         (_mshrs_io_replay_bits_uop_iq_type),
    .io_replay_bits_uop_fu_code         (_mshrs_io_replay_bits_uop_fu_code),
    .io_replay_bits_uop_ctrl_br_type    (_mshrs_io_replay_bits_uop_ctrl_br_type),
    .io_replay_bits_uop_ctrl_op1_sel    (_mshrs_io_replay_bits_uop_ctrl_op1_sel),
    .io_replay_bits_uop_ctrl_op2_sel    (_mshrs_io_replay_bits_uop_ctrl_op2_sel),
    .io_replay_bits_uop_ctrl_imm_sel    (_mshrs_io_replay_bits_uop_ctrl_imm_sel),
    .io_replay_bits_uop_ctrl_op_fcn     (_mshrs_io_replay_bits_uop_ctrl_op_fcn),
    .io_replay_bits_uop_ctrl_fcn_dw     (_mshrs_io_replay_bits_uop_ctrl_fcn_dw),
    .io_replay_bits_uop_ctrl_csr_cmd    (_mshrs_io_replay_bits_uop_ctrl_csr_cmd),
    .io_replay_bits_uop_ctrl_is_load    (_mshrs_io_replay_bits_uop_ctrl_is_load),
    .io_replay_bits_uop_ctrl_is_sta     (_mshrs_io_replay_bits_uop_ctrl_is_sta),
    .io_replay_bits_uop_ctrl_is_std     (_mshrs_io_replay_bits_uop_ctrl_is_std),
    .io_replay_bits_uop_iw_state        (_mshrs_io_replay_bits_uop_iw_state),
    .io_replay_bits_uop_iw_p1_poisoned  (_mshrs_io_replay_bits_uop_iw_p1_poisoned),
    .io_replay_bits_uop_iw_p2_poisoned  (_mshrs_io_replay_bits_uop_iw_p2_poisoned),
    .io_replay_bits_uop_is_br           (_mshrs_io_replay_bits_uop_is_br),
    .io_replay_bits_uop_is_jalr         (_mshrs_io_replay_bits_uop_is_jalr),
    .io_replay_bits_uop_is_jal          (_mshrs_io_replay_bits_uop_is_jal),
    .io_replay_bits_uop_is_sfb          (_mshrs_io_replay_bits_uop_is_sfb),
    .io_replay_bits_uop_br_mask         (_mshrs_io_replay_bits_uop_br_mask),
    .io_replay_bits_uop_br_tag          (_mshrs_io_replay_bits_uop_br_tag),
    .io_replay_bits_uop_ftq_idx         (_mshrs_io_replay_bits_uop_ftq_idx),
    .io_replay_bits_uop_edge_inst       (_mshrs_io_replay_bits_uop_edge_inst),
    .io_replay_bits_uop_pc_lob          (_mshrs_io_replay_bits_uop_pc_lob),
    .io_replay_bits_uop_taken           (_mshrs_io_replay_bits_uop_taken),
    .io_replay_bits_uop_imm_packed      (_mshrs_io_replay_bits_uop_imm_packed),
    .io_replay_bits_uop_csr_addr        (_mshrs_io_replay_bits_uop_csr_addr),
    .io_replay_bits_uop_rob_idx         (_mshrs_io_replay_bits_uop_rob_idx),
    .io_replay_bits_uop_ldq_idx         (_mshrs_io_replay_bits_uop_ldq_idx),
    .io_replay_bits_uop_stq_idx         (_mshrs_io_replay_bits_uop_stq_idx),
    .io_replay_bits_uop_rxq_idx         (_mshrs_io_replay_bits_uop_rxq_idx),
    .io_replay_bits_uop_pdst            (_mshrs_io_replay_bits_uop_pdst),
    .io_replay_bits_uop_prs1            (_mshrs_io_replay_bits_uop_prs1),
    .io_replay_bits_uop_prs2            (_mshrs_io_replay_bits_uop_prs2),
    .io_replay_bits_uop_prs3            (_mshrs_io_replay_bits_uop_prs3),
    .io_replay_bits_uop_ppred           (_mshrs_io_replay_bits_uop_ppred),
    .io_replay_bits_uop_prs1_busy       (_mshrs_io_replay_bits_uop_prs1_busy),
    .io_replay_bits_uop_prs2_busy       (_mshrs_io_replay_bits_uop_prs2_busy),
    .io_replay_bits_uop_prs3_busy       (_mshrs_io_replay_bits_uop_prs3_busy),
    .io_replay_bits_uop_ppred_busy      (_mshrs_io_replay_bits_uop_ppred_busy),
    .io_replay_bits_uop_stale_pdst      (_mshrs_io_replay_bits_uop_stale_pdst),
    .io_replay_bits_uop_exception       (_mshrs_io_replay_bits_uop_exception),
    .io_replay_bits_uop_exc_cause       (_mshrs_io_replay_bits_uop_exc_cause),
    .io_replay_bits_uop_bypassable      (_mshrs_io_replay_bits_uop_bypassable),
    .io_replay_bits_uop_mem_cmd         (_mshrs_io_replay_bits_uop_mem_cmd),
    .io_replay_bits_uop_mem_size        (_mshrs_io_replay_bits_uop_mem_size),
    .io_replay_bits_uop_mem_signed      (_mshrs_io_replay_bits_uop_mem_signed),
    .io_replay_bits_uop_is_fence        (_mshrs_io_replay_bits_uop_is_fence),
    .io_replay_bits_uop_is_fencei       (_mshrs_io_replay_bits_uop_is_fencei),
    .io_replay_bits_uop_is_amo          (_mshrs_io_replay_bits_uop_is_amo),
    .io_replay_bits_uop_uses_ldq        (_mshrs_io_replay_bits_uop_uses_ldq),
    .io_replay_bits_uop_uses_stq        (_mshrs_io_replay_bits_uop_uses_stq),
    .io_replay_bits_uop_is_sys_pc2epc   (_mshrs_io_replay_bits_uop_is_sys_pc2epc),
    .io_replay_bits_uop_is_unique       (_mshrs_io_replay_bits_uop_is_unique),
    .io_replay_bits_uop_flush_on_commit (_mshrs_io_replay_bits_uop_flush_on_commit),
    .io_replay_bits_uop_ldst_is_rs1     (_mshrs_io_replay_bits_uop_ldst_is_rs1),
    .io_replay_bits_uop_ldst            (_mshrs_io_replay_bits_uop_ldst),
    .io_replay_bits_uop_lrs1            (_mshrs_io_replay_bits_uop_lrs1),
    .io_replay_bits_uop_lrs2            (_mshrs_io_replay_bits_uop_lrs2),
    .io_replay_bits_uop_lrs3            (_mshrs_io_replay_bits_uop_lrs3),
    .io_replay_bits_uop_ldst_val        (_mshrs_io_replay_bits_uop_ldst_val),
    .io_replay_bits_uop_dst_rtype       (_mshrs_io_replay_bits_uop_dst_rtype),
    .io_replay_bits_uop_lrs1_rtype      (_mshrs_io_replay_bits_uop_lrs1_rtype),
    .io_replay_bits_uop_lrs2_rtype      (_mshrs_io_replay_bits_uop_lrs2_rtype),
    .io_replay_bits_uop_frs3_en         (_mshrs_io_replay_bits_uop_frs3_en),
    .io_replay_bits_uop_fp_val          (_mshrs_io_replay_bits_uop_fp_val),
    .io_replay_bits_uop_fp_single       (_mshrs_io_replay_bits_uop_fp_single),
    .io_replay_bits_uop_xcpt_pf_if      (_mshrs_io_replay_bits_uop_xcpt_pf_if),
    .io_replay_bits_uop_xcpt_ae_if      (_mshrs_io_replay_bits_uop_xcpt_ae_if),
    .io_replay_bits_uop_xcpt_ma_if      (_mshrs_io_replay_bits_uop_xcpt_ma_if),
    .io_replay_bits_uop_bp_debug_if     (_mshrs_io_replay_bits_uop_bp_debug_if),
    .io_replay_bits_uop_bp_xcpt_if      (_mshrs_io_replay_bits_uop_bp_xcpt_if),
    .io_replay_bits_uop_debug_fsrc      (_mshrs_io_replay_bits_uop_debug_fsrc),
    .io_replay_bits_uop_debug_tsrc      (_mshrs_io_replay_bits_uop_debug_tsrc),
    .io_replay_bits_addr                (_mshrs_io_replay_bits_addr),
    .io_replay_bits_data                (_mshrs_io_replay_bits_data),
    .io_replay_bits_is_hella            (_mshrs_io_replay_bits_is_hella),
    .io_replay_bits_way_en              (_mshrs_io_replay_bits_way_en),
    .io_prefetch_valid                  (_mshrs_io_prefetch_valid),
    .io_prefetch_bits_uop_mem_cmd       (_mshrs_io_prefetch_bits_uop_mem_cmd),
    .io_prefetch_bits_addr              (_mshrs_io_prefetch_bits_addr),
    .io_wb_req_valid                    (_mshrs_io_wb_req_valid),
    .io_wb_req_bits_tag                 (_mshrs_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                 (_mshrs_io_wb_req_bits_idx),
    .io_wb_req_bits_param               (_mshrs_io_wb_req_bits_param),
    .io_wb_req_bits_way_en              (_mshrs_io_wb_req_bits_way_en),
    .io_wb_req_bits_voluntary           (_mshrs_io_wb_req_bits_voluntary),
    .io_fence_rdy                       (_mshrs_io_fence_rdy),
    .io_probe_rdy                       (_mshrs_io_probe_rdy)
  );
  L1MetadataArray_boom meta_0 (	// @[dcache.scala:443:41]
    .clock                        (clock),
    .reset                        (reset),
    .io_read_valid                (_metaReadArb_io_out_valid),	// @[dcache.scala:446:27]
    .io_read_bits_idx             (_metaReadArb_io_out_bits_req_0_idx),	// @[dcache.scala:446:27]
    .io_write_valid               (_meta_0_io_write_ready & _metaWriteArb_io_out_valid),	// @[Decoupled.scala:51:35, dcache.scala:443:41, :444:28]
    .io_write_bits_idx            (_metaWriteArb_io_out_bits_idx),	// @[dcache.scala:444:28]
    .io_write_bits_way_en         (_metaWriteArb_io_out_bits_way_en),	// @[dcache.scala:444:28]
    .io_write_bits_data_coh_state (_metaWriteArb_io_out_bits_data_coh_state),	// @[dcache.scala:444:28]
    .io_write_bits_data_tag       (_metaWriteArb_io_out_bits_data_tag),	// @[dcache.scala:444:28]
    .io_read_ready                (_meta_0_io_read_ready),
    .io_write_ready               (_meta_0_io_write_ready),
    .io_resp_0_coh_state          (_meta_0_io_resp_0_coh_state),
    .io_resp_0_tag                (_meta_0_io_resp_0_tag),
    .io_resp_1_coh_state          (_meta_0_io_resp_1_coh_state),
    .io_resp_1_tag                (_meta_0_io_resp_1_tag),
    .io_resp_2_coh_state          (_meta_0_io_resp_2_coh_state),
    .io_resp_2_tag                (_meta_0_io_resp_2_tag),
    .io_resp_3_coh_state          (_meta_0_io_resp_3_coh_state),
    .io_resp_3_tag                (_meta_0_io_resp_3_tag)
  );
  Arbiter_2_boom metaWriteArb (	// @[dcache.scala:444:28]
    .io_in_0_valid               (_mshrs_io_meta_write_valid),	// @[dcache.scala:434:21]
    .io_in_0_bits_idx            (_mshrs_io_meta_write_bits_idx),	// @[dcache.scala:434:21]
    .io_in_0_bits_way_en         (_mshrs_io_meta_write_bits_way_en),	// @[dcache.scala:434:21]
    .io_in_0_bits_data_coh_state (_mshrs_io_meta_write_bits_data_coh_state),	// @[dcache.scala:434:21]
    .io_in_0_bits_data_tag       (_mshrs_io_meta_write_bits_data_tag),	// @[dcache.scala:434:21]
    .io_in_1_valid               (_prober_io_meta_write_valid),	// @[dcache.scala:433:22]
    .io_in_1_bits_idx            (_prober_io_meta_write_bits_idx),	// @[dcache.scala:433:22]
    .io_in_1_bits_way_en         (_prober_io_meta_write_bits_way_en),	// @[dcache.scala:433:22]
    .io_in_1_bits_data_coh_state (_prober_io_meta_write_bits_data_coh_state),	// @[dcache.scala:433:22]
    .io_in_1_bits_data_tag       (_prober_io_meta_write_bits_data_tag),	// @[dcache.scala:433:22]
    .io_out_ready                (_meta_0_io_write_ready),	// @[dcache.scala:443:41]
    .io_in_0_ready               (_metaWriteArb_io_in_0_ready),
    .io_in_1_ready               (_metaWriteArb_io_in_1_ready),
    .io_out_valid                (_metaWriteArb_io_out_valid),
    .io_out_bits_idx             (_metaWriteArb_io_out_bits_idx),
    .io_out_bits_way_en          (_metaWriteArb_io_out_bits_way_en),
    .io_out_bits_data_coh_state  (_metaWriteArb_io_out_bits_data_coh_state),
    .io_out_bits_data_tag        (_metaWriteArb_io_out_bits_data_tag)
  );
  Arbiter_10_boom metaReadArb (	// @[dcache.scala:446:27]
    .io_in_0_valid          (_mshrs_io_replay_valid),	// @[dcache.scala:434:21]
    .io_in_0_bits_req_0_idx (_mshrs_io_replay_bits_addr[11:6]),	// @[dcache.scala:434:21, :507:{43,72}]
    .io_in_1_valid          (_prober_io_meta_read_valid),	// @[dcache.scala:433:22]
    .io_in_1_bits_req_0_idx (_prober_io_meta_read_bits_idx),	// @[dcache.scala:433:22]
    .io_in_2_valid          (_wb_io_meta_read_valid),	// @[dcache.scala:432:18]
    .io_in_2_bits_req_0_idx (_wb_io_meta_read_bits_idx),	// @[dcache.scala:432:18]
    .io_in_3_valid          (_mshrs_io_meta_read_valid),	// @[dcache.scala:434:21]
    .io_in_3_bits_req_0_idx (_mshrs_io_meta_read_bits_idx),	// @[dcache.scala:434:21]
    .io_in_4_valid          (io_lsu_req_valid),
    .io_in_4_bits_req_0_idx (io_lsu_req_bits_0_bits_addr[11:6]),	// @[dcache.scala:486:{45,77}]
    .io_in_5_valid          (_mshrs_io_prefetch_valid),	// @[dcache.scala:434:21]
    .io_in_5_bits_req_0_idx (_mshrs_io_prefetch_bits_addr[11:6]),	// @[dcache.scala:434:21, :574:{43,74}]
    .io_out_ready           (_meta_0_io_read_ready),	// @[dcache.scala:443:41]
    .io_in_0_ready          (_metaReadArb_io_in_0_ready),
    .io_in_1_ready          (_metaReadArb_io_in_1_ready),
    .io_in_2_ready          (_metaReadArb_io_in_2_ready),
    .io_in_3_ready          (_metaReadArb_io_in_3_ready),
    .io_in_4_ready          (_metaReadArb_io_in_4_ready),
    .io_in_5_ready          (_metaReadArb_io_in_5_ready),
    .io_out_valid           (_metaReadArb_io_out_valid),
    .io_out_bits_req_0_idx  (_metaReadArb_io_out_bits_req_0_idx)
  );
  BoomDuplicatedDataArray_boom data (	// @[dcache.scala:461:20]
    .clock                 (clock),
    .io_read_0_valid       (_dataReadArb_io_out_bits_valid_0 & _dataReadArb_io_out_valid),	// @[dcache.scala:464:27, :469:63]
    .io_read_0_bits_way_en (_dataReadArb_io_out_bits_req_0_way_en),	// @[dcache.scala:464:27]
    .io_read_0_bits_addr   (_dataReadArb_io_out_bits_req_0_addr),	// @[dcache.scala:464:27]
    .io_write_valid        (_dataWriteArb_io_out_valid),	// @[dcache.scala:462:28]
    .io_write_bits_way_en  (_dataWriteArb_io_out_bits_way_en),	// @[dcache.scala:462:28]
    .io_write_bits_addr    (_dataWriteArb_io_out_bits_addr),	// @[dcache.scala:462:28]
    .io_write_bits_data    (_dataWriteArb_io_out_bits_data),	// @[dcache.scala:462:28]
    .io_resp_0_0           (_data_io_resp_0_0),
    .io_resp_0_1           (_data_io_resp_0_1),
    .io_resp_0_2           (_data_io_resp_0_2),
    .io_resp_0_3           (_data_io_resp_0_3)
  );
  Arbiter_7_boom dataWriteArb (	// @[dcache.scala:462:28]
    .io_in_0_valid       (s3_valid),	// @[dcache.scala:872:25]
    .io_in_0_bits_way_en (s3_way),	// @[dcache.scala:905:25]
    .io_in_0_bits_addr   (s3_req_addr[11:0]),	// @[dcache.scala:871:25, :908:37]
    .io_in_0_bits_data   (s3_req_data),	// @[dcache.scala:871:25]
    .io_in_1_valid       (_mshrs_io_refill_valid),	// @[dcache.scala:434:21]
    .io_in_1_bits_way_en (_mshrs_io_refill_bits_way_en),	// @[dcache.scala:434:21]
    .io_in_1_bits_addr   (_mshrs_io_refill_bits_addr),	// @[dcache.scala:434:21]
    .io_in_1_bits_data   (_mshrs_io_refill_bits_data),	// @[dcache.scala:434:21]
    .io_out_ready        (1'h1),	// @[dcache.scala:464:27]
    .io_in_0_ready       (_dataWriteArb_io_in_0_ready),
    .io_in_1_ready       (_dataWriteArb_io_in_1_ready),
    .io_out_valid        (_dataWriteArb_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_io_out_bits_addr),
    .io_out_bits_data    (_dataWriteArb_io_out_bits_data)
  );
  Arbiter_12_boom dataReadArb (	// @[dcache.scala:464:27]
    .io_in_0_valid             (_mshrs_io_replay_valid),	// @[dcache.scala:434:21]
    .io_in_0_bits_req_0_way_en (_mshrs_io_replay_bits_way_en),	// @[dcache.scala:434:21]
    .io_in_0_bits_req_0_addr   (_mshrs_io_replay_bits_addr[11:0]),	// @[dcache.scala:434:21, :512:43]
    .io_in_1_valid             (_wb_io_data_req_valid),	// @[dcache.scala:432:18]
    .io_in_1_bits_req_0_way_en (_wb_io_data_req_bits_way_en),	// @[dcache.scala:432:18]
    .io_in_1_bits_req_0_addr   (_wb_io_data_req_bits_addr),	// @[dcache.scala:432:18]
    .io_in_2_valid             (io_lsu_req_valid),
    .io_in_2_bits_req_0_addr   (io_lsu_req_bits_0_bits_addr[11:0]),	// @[dcache.scala:491:45]
    .io_in_2_bits_valid_0      (io_lsu_req_bits_0_valid),
    .io_in_1_ready             (_dataReadArb_io_in_1_ready),
    .io_in_2_ready             (_dataReadArb_io_in_2_ready),
    .io_out_valid              (_dataReadArb_io_out_valid),
    .io_out_bits_req_0_way_en  (_dataReadArb_io_out_bits_req_0_way_en),
    .io_out_bits_req_0_addr    (_dataReadArb_io_out_bits_req_0_addr),
    .io_out_bits_valid_0       (_dataReadArb_io_out_bits_valid_0)
  );
  MaxPeriodFibonacciLFSR_boom lfsr_prng (	// @[PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (replace),	// @[Decoupled.scala:51:35]
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (_lfsr_prng_io_out_2),
    .io_out_3     (_lfsr_prng_io_out_3),
    .io_out_4     (_lfsr_prng_io_out_4),
    .io_out_5     (_lfsr_prng_io_out_5),
    .io_out_6     (_lfsr_prng_io_out_6),
    .io_out_7     (_lfsr_prng_io_out_7),
    .io_out_8     (_lfsr_prng_io_out_8),
    .io_out_9     (_lfsr_prng_io_out_9),
    .io_out_10    (_lfsr_prng_io_out_10),
    .io_out_11    (_lfsr_prng_io_out_11),
    .io_out_12    (_lfsr_prng_io_out_12),
    .io_out_13    (_lfsr_prng_io_out_13),
    .io_out_14    (_lfsr_prng_io_out_14),
    .io_out_15    (_lfsr_prng_io_out_15)
  );
  Arbiter_4_boom wbArb (	// @[dcache.scala:806:21]
    .io_in_0_valid          (_prober_io_wb_req_valid),	// @[dcache.scala:433:22]
    .io_in_0_bits_tag       (_prober_io_wb_req_bits_tag),	// @[dcache.scala:433:22]
    .io_in_0_bits_idx       (_prober_io_wb_req_bits_idx),	// @[dcache.scala:433:22]
    .io_in_0_bits_param     (_prober_io_wb_req_bits_param),	// @[dcache.scala:433:22]
    .io_in_0_bits_way_en    (_prober_io_wb_req_bits_way_en),	// @[dcache.scala:433:22]
    .io_in_0_bits_voluntary (1'h0),
    .io_in_1_valid          (_mshrs_io_wb_req_valid),	// @[dcache.scala:434:21]
    .io_in_1_bits_tag       (_mshrs_io_wb_req_bits_tag),	// @[dcache.scala:434:21]
    .io_in_1_bits_idx       (_mshrs_io_wb_req_bits_idx),	// @[dcache.scala:434:21]
    .io_in_1_bits_param     (_mshrs_io_wb_req_bits_param),	// @[dcache.scala:434:21]
    .io_in_1_bits_way_en    (_mshrs_io_wb_req_bits_way_en),	// @[dcache.scala:434:21]
    .io_in_1_bits_voluntary (_mshrs_io_wb_req_bits_voluntary),	// @[dcache.scala:434:21]
    .io_out_ready           (_wb_io_req_ready),	// @[dcache.scala:432:18]
    .io_in_0_ready          (_wbArb_io_in_0_ready),
    .io_in_1_ready          (_wbArb_io_in_1_ready),
    .io_out_valid           (_wbArb_io_out_valid),
    .io_out_bits_tag        (_wbArb_io_out_bits_tag),
    .io_out_bits_idx        (_wbArb_io_out_bits_idx),
    .io_out_bits_param      (_wbArb_io_out_bits_param),
    .io_out_bits_way_en     (_wbArb_io_out_bits_way_en),
    .io_out_bits_voluntary  (_wbArb_io_out_bits_voluntary)
  );
  Arbiter_14_boom lsu_release_arb (	// @[dcache.scala:815:31]
    .io_in_0_valid        (_wb_io_lsu_release_valid),	// @[dcache.scala:432:18]
    .io_in_0_bits_address (_wb_io_lsu_release_bits_address),	// @[dcache.scala:432:18]
    .io_in_1_valid        (_prober_io_lsu_release_valid),	// @[dcache.scala:433:22]
    .io_in_1_bits_address (_prober_io_lsu_release_bits_address),	// @[dcache.scala:433:22]
    .io_out_ready         (io_lsu_release_ready),
    .io_in_0_ready        (_lsu_release_arb_io_in_0_ready),
    .io_in_1_ready        (_lsu_release_arb_io_in_1_ready),
    .io_out_valid         (io_lsu_release_valid),
    .io_out_bits_address  (io_lsu_release_bits_address)
  );
  AMOALU_boom amoalu (	// @[dcache.scala:897:24]
    .io_mask ({(s2_req_0_addr[2] ? _amoalu_io_mask_T_1 : 4'h0) | {4{&s2_req_0_uop_mem_size}}, s2_req_0_addr[2] ? 4'h0 : _amoalu_io_mask_T_1}),	// @[AMOALU.scala:18:{22,42,47,53}, :19:22, :40:29, Cat.scala:33:92, dcache.scala:569:27, :633:25]
    .io_cmd  (s2_req_0_uop_mem_cmd),	// @[dcache.scala:633:25]
    .io_lhs  (s2_data_word_0),	// @[dcache.scala:892:27]
    .io_rhs  (s2_req_0_data),	// @[dcache.scala:633:25]
    .io_out  (_amoalu_io_out)
  );
  assign auto_out_a_valid = _mshrs_io_mem_acquire_valid;	// @[dcache.scala:434:21]
  assign auto_out_a_bits_opcode = _mshrs_io_mem_acquire_bits_opcode;	// @[dcache.scala:434:21]
  assign auto_out_a_bits_size = _mshrs_io_mem_acquire_bits_size;	// @[dcache.scala:434:21]
  assign auto_out_a_bits_corrupt = 1'h0;
  assign auto_out_b_ready = _prober_io_req_ready & ~(|(lrsc_count[6:2]));	// @[dcache.scala:433:22, :661:27, :662:31, :779:46, :780:48]
  assign auto_out_c_valid = out_2_valid;	// @[Arbiter.scala:126:29]
  assign auto_out_c_bits_opcode = out_2_bits_opcode;	// @[Mux.scala:27:73]
  assign auto_out_c_bits_param = (muxStateEarly_0 ? _wb_io_release_bits_param : 3'h0) | (muxStateEarly_1 ? _prober_io_rep_bits_param : 3'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, dcache.scala:432:18, :433:22, :569:27]
  assign auto_out_c_bits_size = out_2_bits_size;	// @[Mux.scala:27:73]
  assign auto_out_c_bits_source = {muxStateEarly_0, 1'h0} | (muxStateEarly_1 ? _prober_io_rep_bits_source : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, dcache.scala:433:22, :569:27]
  assign auto_out_c_bits_address = (muxStateEarly_0 ? _wb_io_release_bits_address : 32'h0) | (muxStateEarly_1 ? _prober_io_rep_bits_address : 32'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, dcache.scala:432:18, :433:22]
  assign auto_out_c_bits_data = muxStateEarly_0 ? _wb_io_release_bits_data : 64'h0;	// @[Arbiter.scala:118:30, Mux.scala:27:73, ReadyValidCancel.scala:68:19, dcache.scala:432:18]
  assign auto_out_d_ready = tl_out_d_ready;	// @[dcache.scala:790:48, :792:20, :797:24]
  assign io_lsu_req_ready = _io_lsu_req_ready_output;	// @[dcache.scala:481:50]
  assign io_lsu_resp_0_valid = (cache_resp_0_valid ? cache_resp_0_valid : _mshrs_io_resp_valid) & ~(io_lsu_exception & io_lsu_resp_0_bits_out_uop_uses_ldq) & (io_lsu_brupdate_b1_mispredict_mask & (cache_resp_0_valid ? s2_req_0_uop_br_mask : _mshrs_io_resp_bits_uop_br_mask)) == 12'h0;	// @[dcache.scala:434:21, :569:27, :633:25, :836:48, :847:22, :851:28, :852:15, :859:{29,48,78}, util.scala:118:{51,59}]
  assign io_lsu_resp_0_bits_uop_ldq_idx = cache_resp_0_valid ? s2_req_0_uop_ldq_idx : _mshrs_io_resp_bits_uop_ldq_idx;	// @[dcache.scala:434:21, :633:25, :836:48, :847:22, :851:28, :852:15]
  assign io_lsu_resp_0_bits_uop_stq_idx = cache_resp_0_valid ? s2_req_0_uop_stq_idx : _mshrs_io_resp_bits_uop_stq_idx;	// @[dcache.scala:434:21, :633:25, :836:48, :847:22, :851:28, :852:15]
  assign io_lsu_resp_0_bits_uop_is_amo = cache_resp_0_valid ? s2_req_0_uop_is_amo : _mshrs_io_resp_bits_uop_is_amo;	// @[dcache.scala:434:21, :633:25, :836:48, :847:22, :851:28, :852:15]
  assign io_lsu_resp_0_bits_uop_uses_ldq = io_lsu_resp_0_bits_out_uop_uses_ldq;	// @[dcache.scala:847:22, :851:28, :852:15]
  assign io_lsu_resp_0_bits_uop_uses_stq = cache_resp_0_valid ? s2_req_0_uop_uses_stq : _mshrs_io_resp_bits_uop_uses_stq;	// @[dcache.scala:434:21, :633:25, :836:48, :847:22, :851:28, :852:15]
  assign io_lsu_resp_0_bits_data = cache_resp_0_valid ? {s2_req_0_uop_mem_size == 2'h0 | s2_sc ? {56{s2_req_0_uop_mem_signed & cache_resp_0_bits_data_zeroed_2[7]}} : {s2_req_0_uop_mem_size == 2'h1 ? {48{s2_req_0_uop_mem_signed & cache_resp_0_bits_data_shifted_1[15]}} : {s2_req_0_uop_mem_size == 2'h2 ? {32{s2_req_0_uop_mem_signed & cache_resp_0_bits_data_shifted[31]}} : s2_data_word_0[63:32], cache_resp_0_bits_data_shifted[31:16]}, cache_resp_0_bits_data_shifted_1[15:8]}, cache_resp_0_bits_data_zeroed_2[7:1], cache_resp_0_bits_data_zeroed_2[0] | s2_sc_fail} : _mshrs_io_resp_bits_data;	// @[AMOALU.scala:40:{24,37}, :42:23, :43:{20,26,34,72,81,94}, Bitwise.scala:77:12, Cat.scala:33:92, ReadyValidCancel.scala:68:19, dcache.scala:434:21, :569:27, :633:25, :665:47, :667:26, :836:48, :838:52, :847:22, :851:28, :852:15, :892:27]
  assign io_lsu_resp_0_bits_is_hella = cache_resp_0_valid ? s2_req_0_is_hella : _mshrs_io_resp_bits_is_hella;	// @[dcache.scala:434:21, :633:25, :836:48, :847:22, :851:28, :852:15]
  assign io_lsu_nack_0_valid = _io_lsu_nack_0_valid_output;	// @[dcache.scala:864:75]
  assign io_lsu_nack_0_bits_uop_ldq_idx = s2_req_0_uop_ldq_idx;	// @[dcache.scala:633:25]
  assign io_lsu_nack_0_bits_uop_stq_idx = s2_req_0_uop_stq_idx;	// @[dcache.scala:633:25]
  assign io_lsu_nack_0_bits_uop_uses_ldq = s2_req_0_uop_uses_ldq;	// @[dcache.scala:633:25]
  assign io_lsu_nack_0_bits_uop_uses_stq = s2_req_0_uop_uses_stq;	// @[dcache.scala:633:25]
  assign io_lsu_nack_0_bits_is_hella = s2_req_0_is_hella;	// @[dcache.scala:633:25]
  assign io_lsu_ordered = _mshrs_io_fence_rdy & ~s1_valid_REG & ~s2_valid_REG;	// @[dcache.scala:434:21, :606:25, :636:26, :914:{43,66,69}]
  assign io_lsu_perf_acquire = (io_lsu_perf_acquire_counter == 9'h1 | (_mshrs_io_mem_acquire_bits_opcode[2] ? 9'h0 : ~(_io_lsu_perf_acquire_beats1_decode_T_1[11:3])) == 9'h0) & _io_lsu_perf_acquire_T;	// @[Arbiter.scala:112:73, Decoupled.scala:51:35, Edges.scala:92:37, :221:14, :229:27, :232:{25,33,43}, :233:22, dcache.scala:434:21, :693:48, package.scala:235:{46,71,76}]
  assign io_lsu_perf_release = (io_lsu_perf_release_counter == 9'h1 | (out_2_bits_opcode[0] ? ~(_io_lsu_perf_release_beats1_decode_T_1[11:3]) : 9'h0) == 9'h0) & _io_lsu_perf_release_T;	// @[Arbiter.scala:112:73, Decoupled.scala:51:35, Edges.scala:102:36, :221:14, :229:27, :232:{25,33,43}, :233:22, Mux.scala:27:73, dcache.scala:693:48, package.scala:235:{46,71,76}]
endmodule

