Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Aug 22 00:30:48 2024
| Host         : Lolo running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.296ns  (logic 4.349ns (59.607%)  route 2.947ns (40.393%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[11]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mux_inst/counter_inst/r_reg_reg[11]/Q
                         net (fo=11, routed)          0.899     1.355    mux_inst/counter_inst/sseg_OBUF[0]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.146     1.501 r  mux_inst/counter_inst/sseg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.048     3.549    sseg_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.747     7.296 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.296    sseg[2]
    A5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.326ns (60.795%)  route 2.789ns (39.205%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[11]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mux_inst/counter_inst/r_reg_reg[11]/Q
                         net (fo=11, routed)          0.899     1.355    mux_inst/counter_inst/sseg_OBUF[0]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.146     1.501 r  mux_inst/counter_inst/sseg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.890     3.391    sseg_OBUF[2]
    B5                   OBUF (Prop_obuf_I_O)         3.724     7.115 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.115    sseg[6]
    B5                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.343ns (62.153%)  route 2.645ns (37.847%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[12]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mux_inst/counter_inst/r_reg_reg[12]/Q
                         net (fo=9, routed)           0.836     1.292    mux_inst/counter_inst/contador[0]
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.152     1.444 r  mux_inst/counter_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.253    an_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         3.735     6.988 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.988    an[2]
    C7                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.901ns  (logic 4.353ns (63.076%)  route 2.548ns (36.924%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[11]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mux_inst/counter_inst/r_reg_reg[11]/Q
                         net (fo=11, routed)          0.872     1.328    mux_inst/counter_inst/sseg_OBUF[0]
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.154     1.482 r  mux_inst/counter_inst/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.676     3.158    sseg_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.743     6.901 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.901    sseg[3]
    B7                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 4.329ns (62.877%)  route 2.556ns (37.123%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[12]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mux_inst/counter_inst/r_reg_reg[12]/Q
                         net (fo=9, routed)           0.837     1.293    mux_inst/contador[12]
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.152     1.445 r  mux_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.718     3.164    an_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         3.721     6.885 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.885    an[0]
    D5                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 4.114ns (60.212%)  route 2.719ns (39.788%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[12]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mux_inst/counter_inst/r_reg_reg[12]/Q
                         net (fo=9, routed)           0.837     1.293    mux_inst/contador[12]
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  mux_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.881     3.299    an_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         3.534     6.833 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.833    an[3]
    A8                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 4.098ns (61.322%)  route 2.585ns (38.678%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[11]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mux_inst/counter_inst/r_reg_reg[11]/Q
                         net (fo=11, routed)          0.872     1.328    mux_inst/counter_inst/sseg_OBUF[0]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.452 r  mux_inst/counter_inst/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713     3.165    sseg_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518     6.682 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.682    sseg[1]
    C5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.671ns  (logic 4.095ns (61.379%)  route 2.576ns (38.621%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[11]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mux_inst/counter_inst/r_reg_reg[11]/Q
                         net (fo=11, routed)          0.899     1.355    mux_inst/counter_inst/sseg_OBUF[0]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.479 r  mux_inst/counter_inst/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.677     3.156    sseg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515     6.671 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.671    sseg[5]
    D6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.654ns  (logic 4.104ns (61.681%)  route 2.550ns (38.319%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[12]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mux_inst/counter_inst/r_reg_reg[12]/Q
                         net (fo=9, routed)           0.836     1.292    mux_inst/counter_inst/contador[0]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.416 r  mux_inst/counter_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713     3.130    an_OBUF[1]
    C4                   OBUF (Prop_obuf_I_O)         3.524     6.654 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.654    an[1]
    C4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.739ns  (logic 3.982ns (69.378%)  route 1.757ns (30.622%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[11]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mux_inst/counter_inst/r_reg_reg[11]/Q
                         net (fo=11, routed)          1.757     2.213    sseg_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526     5.739 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.739    sseg[0]
    D7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[0]/C
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  mux_inst/counter_inst/r_reg_reg[0]/Q
                         net (fo=2, routed)           0.174     0.338    mux_inst/counter_inst/r_reg_reg_n_0_[0]
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  mux_inst/counter_inst/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    mux_inst/counter_inst/r_reg[0]_i_1_n_0
    SLICE_X64Y88         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[4]/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mux_inst/counter_inst/r_reg_reg[4]/Q
                         net (fo=3, routed)           0.170     0.311    mux_inst/counter_inst/r_reg_reg_n_0_[4]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  mux_inst/counter_inst/r_next0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.356    mux_inst/counter_inst/r_next0_carry_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  mux_inst/counter_inst/r_next0_carry/O[3]
                         net (fo=1, routed)           0.000     0.419    mux_inst/counter_inst/r_next0_carry_n_4
    SLICE_X65Y88         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[12]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mux_inst/counter_inst/r_reg_reg[12]/Q
                         net (fo=9, routed)           0.181     0.322    mux_inst/counter_inst/contador[0]
    SLICE_X65Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  mux_inst/counter_inst/r_next0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.367    mux_inst/counter_inst/r_next0_carry__1_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.430 r  mux_inst/counter_inst/r_next0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.430    mux_inst/counter_inst/r_next0_carry__1_n_4
    SLICE_X65Y90         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.251ns (58.056%)  route 0.181ns (41.944%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[9]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mux_inst/counter_inst/r_reg_reg[9]/Q
                         net (fo=3, routed)           0.181     0.322    mux_inst/counter_inst/r_reg_reg_n_0_[9]
    SLICE_X65Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  mux_inst/counter_inst/r_next0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.367    mux_inst/counter_inst/r_next0_carry__1_i_3_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.432 r  mux_inst/counter_inst/r_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.432    mux_inst/counter_inst/r_next0_carry__1_n_6
    SLICE_X65Y90         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.251ns (58.056%)  route 0.181ns (41.944%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[1]/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mux_inst/counter_inst/r_reg_reg[1]/Q
                         net (fo=4, routed)           0.181     0.322    mux_inst/counter_inst/r_reg_reg_n_0_[1]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  mux_inst/counter_inst/r_next0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.367    mux_inst/counter_inst/r_next0_carry_i_4_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.432 r  mux_inst/counter_inst/r_next0_carry/O[1]
                         net (fo=1, routed)           0.000     0.432    mux_inst/counter_inst/r_next0_carry_n_6
    SLICE_X65Y88         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.251ns (58.056%)  route 0.181ns (41.944%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[5]/C
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mux_inst/counter_inst/r_reg_reg[5]/Q
                         net (fo=3, routed)           0.181     0.322    mux_inst/counter_inst/r_reg_reg_n_0_[5]
    SLICE_X65Y89         LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  mux_inst/counter_inst/r_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.367    mux_inst/counter_inst/r_next0_carry__0_i_3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.432 r  mux_inst/counter_inst/r_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.432    mux_inst/counter_inst/r_next0_carry__0_n_6
    SLICE_X65Y89         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.249ns (57.535%)  route 0.184ns (42.465%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[8]/C
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mux_inst/counter_inst/r_reg_reg[8]/Q
                         net (fo=3, routed)           0.184     0.325    mux_inst/counter_inst/r_reg_reg_n_0_[8]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.045     0.370 r  mux_inst/counter_inst/r_next0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.370    mux_inst/counter_inst/r_next0_carry__0_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.433 r  mux_inst/counter_inst/r_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.433    mux_inst/counter_inst/r_next0_carry__0_n_4
    SLICE_X65Y89         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.256ns (58.804%)  route 0.179ns (41.196%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[1]/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mux_inst/counter_inst/r_reg_reg[1]/Q
                         net (fo=4, routed)           0.179     0.320    mux_inst/counter_inst/r_reg_reg_n_0_[1]
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.435 r  mux_inst/counter_inst/r_next0_carry/O[0]
                         net (fo=1, routed)           0.000     0.435    mux_inst/counter_inst/r_next0_carry_n_7
    SLICE_X65Y88         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.256ns (58.804%)  route 0.179ns (41.196%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[5]/C
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mux_inst/counter_inst/r_reg_reg[5]/Q
                         net (fo=3, routed)           0.179     0.320    mux_inst/counter_inst/r_reg_reg_n_0_[5]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  mux_inst/counter_inst/r_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.365    mux_inst/counter_inst/r_next0_carry__0_i_4_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.435 r  mux_inst/counter_inst/r_next0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.435    mux_inst/counter_inst/r_next0_carry__0_n_7
    SLICE_X65Y89         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/counter_inst/r_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mux_inst/counter_inst/r_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.256ns (58.804%)  route 0.179ns (41.196%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE                         0.000     0.000 r  mux_inst/counter_inst/r_reg_reg[9]/C
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mux_inst/counter_inst/r_reg_reg[9]/Q
                         net (fo=3, routed)           0.179     0.320    mux_inst/counter_inst/r_reg_reg_n_0_[9]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  mux_inst/counter_inst/r_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.365    mux_inst/counter_inst/r_next0_carry__1_i_4_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.435 r  mux_inst/counter_inst/r_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.435    mux_inst/counter_inst/r_next0_carry__1_n_7
    SLICE_X65Y90         FDCE                                         r  mux_inst/counter_inst/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------





