
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.21

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net70 (net)
                  0.25    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    32    0.58    0.28    0.26    1.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.28    0.00    1.47 ^ data_out[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.47   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.20    0.10    0.16    0.33 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.33 ^ data_out[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.33   clock reconvergence pessimism
                          0.27    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  0.87   slack (MET)


Startpoint: select[7] (input port clocked by core_clock)
Endpoint: data_out[25]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ select[7] (in)
                                         select[7] (net)
                  0.00    0.00    0.20 ^ input36/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.31    0.21    0.20    0.40 ^ input36/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net37 (net)
                  0.21    0.00    0.40 ^ _56_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.09    0.20    0.60 v _56_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _21_ (net)
                  0.09    0.00    0.60 v data_out[25]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.20    0.10    0.16    0.33 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.33 ^ data_out[25]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.33   clock reconvergence pessimism
                          0.05    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[31]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net70 (net)
                  0.25    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    32    0.58    0.28    0.26    1.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.28    0.00    1.47 ^ data_out[31]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.47   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.12    0.07    0.15   10.32 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   10.32 ^ data_out[31]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.32   clock reconvergence pessimism
                          0.07   10.39   library recovery time
                                 10.39   data required time
-----------------------------------------------------------------------------
                                 10.39   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: data_out[14]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.20    0.10    0.16    0.33 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.33 ^ data_out[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     1    0.12    0.18    0.52    0.86 v data_out[14]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net43 (net)
                  0.18    0.00    0.86 v output42/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.74    1.59 v output42/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[14] (net)
                  0.15    0.00    1.59 v data_out[14] (out)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.21   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[31]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net70 (net)
                  0.25    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    32    0.58    0.28    0.26    1.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.28    0.00    1.47 ^ data_out[31]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.47   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.12    0.07    0.15   10.32 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   10.32 ^ data_out[31]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.32   clock reconvergence pessimism
                          0.07   10.39   library recovery time
                                 10.39   data required time
-----------------------------------------------------------------------------
                                 10.39   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: data_out[14]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.20    0.10    0.16    0.33 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.33 ^ data_out[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     1    0.12    0.18    0.52    0.86 v data_out[14]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net43 (net)
                  0.18    0.00    0.86 v output42/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.74    1.59 v output42/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[14] (net)
                  0.15    0.00    1.59 v data_out[14] (out)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.21   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.4833178520202637

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8869

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.5217176079750061

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.5307999849319458

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9829

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3152

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3329

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.5926

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
8.2074

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
515.345975

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.08e-03   2.75e-04   1.95e-08   4.36e-03  31.1%
Combinational          2.09e-03   8.03e-04   4.17e-08   2.89e-03  20.6%
Clock                  4.05e-03   2.70e-03   9.78e-08   6.75e-03  48.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.02e-02   3.78e-03   1.59e-07   1.40e-02 100.0%
                          73.0%      27.0%       0.0%
