// Seed: 145416503
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    input wand id_9,
    inout wire id_10,
    output wire id_11,
    output tri0 id_12
);
  assign id_12 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    output logic id_7,
    inout supply1 id_8,
    input wor id_9,
    input tri1 id_10,
    input tri1 id_11,
    output supply0 id_12,
    output tri1 id_13,
    input wor id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply0 id_17,
    output wand id_18,
    input wire id_19,
    output tri0 id_20,
    input wand id_21
);
  always #1 begin
    $display;
    id_7 <= 1;
  end
  and (id_20, id_14, id_5, id_3, id_11, id_8, id_17, id_4, id_6, id_1, id_0, id_15, id_19);
  module_0(
      id_12, id_10, id_2, id_19, id_9, id_19, id_20, id_11, id_18, id_11, id_8, id_8, id_20
  );
endmodule
