#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 22 01:49:26 2020
# Process ID: 16229
# Current directory: /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new
# Command line: vivado
# Log file: /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/vivado.log
# Journal file: /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pslavkin/mse_3_21sdc/tp/tp.xpr
WARNING: [Board 49-91] Board repository path '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 6415.273 ; gain = 112.969 ; free physical = 474 ; free virtual = 5320
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_In
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_Out
Adding component instance block -- xilinx.com:module_ref:paralell2axi:1.0 - paralell2axi_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - I_xfft_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - D_xfft_1
Adding component instance block -- xilinx.com:module_ref:join_16from8:1.0 - join_16from8_0
Adding component instance block -- xilinx.com:module_ref:slice_8from32:1.0 - slice_8from32_0
Successfully read diagram <design_1> from BD file </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 6595.383 ; gain = 150.195 ; free physical = 201 ; free virtual = 5141
update_compile_order -fileset sources_1
update_module_reference design_1_slice_8from32_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from32_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 6669.285 ; gain = 4.992 ; free physical = 550 ; free virtual = 5154
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against  -TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14.  -TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against  -TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14.  -TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against  -TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14.  -TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against  -TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14.  -TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against  -TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14.  -TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against  -TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14.  -TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against  -TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14.  -TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against  -TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14.  -TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against  -TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14.  -TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against  -TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14.  -TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against  -TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14.  -TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against  -TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14.  -TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against  -TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14.  -TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against  -TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14.  -TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against  -TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14.  -TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against  -TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14.  -TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from32_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from32_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from32_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/D_xfft_1/s_axis_config_tvalid
/D_xfft_1/s_axis_data_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from32_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Jan 22 01:55:54 2020] Launched design_1_slice_8from32_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from32_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Wed Jan 22 01:55:54 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 6840.863 ; gain = 171.578 ; free physical = 424 ; free virtual = 5035
reset_run synth_1
update_module_reference design_1_slice_8from32_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from32_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against  -TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14.  -TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against  -TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14.  -TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against  -TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14.  -TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against  -TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14.  -TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against  -TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14.  -TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against  -TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14.  -TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against  -TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14.  -TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against  -TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14.  -TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against  -TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14.  -TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against  -TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14.  -TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against  -TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14.  -TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against  -TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14.  -TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against  -TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14.  -TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against  -TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14.  -TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against  -TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14.  -TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against  -TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14.  -TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from32_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from32_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from32_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/D_xfft_1/s_axis_config_tvalid
/D_xfft_1/s_axis_data_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from32_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Jan 22 01:58:27 2020] Launched design_1_slice_8from32_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from32_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Wed Jan 22 01:58:27 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 6925.523 ; gain = 61.301 ; free physical = 808 ; free virtual = 4992
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: design_1_wrapper
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7223.930 ; gain = 150.715 ; free physical = 114 ; free virtual = 3752
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:45]
INFO: [Synth 8-3491] module 'design_1_xfft_0_1' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_xfft_0_1_stub.vhdl:5' bound to instance 'D_xfft_1' of component 'design_1_xfft_0_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:410]
INFO: [Synth 8-638] synthesizing module 'design_1_xfft_0_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_xfft_0_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_xfft_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_xfft_0_0_stub.vhdl:5' bound to instance 'I_xfft_0' of component 'design_1_xfft_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:432]
INFO: [Synth 8-638] synthesizing module 'design_1_xfft_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_xfft_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_1' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_axis_data_fifo_0_1_stub.vhdl:5' bound to instance 'axis_data_fifo_In' of component 'design_1_axis_data_fifo_0_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:454]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_axis_data_fifo_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_2' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_axis_data_fifo_0_2_stub.vhdl:5' bound to instance 'axis_data_fifo_Out' of component 'design_1_axis_data_fifo_0_2' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:467]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_2' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_axis_data_fifo_0_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_join_16from8_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_join_16from8_0_0_stub.vhdl:5' bound to instance 'join_16from8_0' of component 'design_1_join_16from8_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:480]
INFO: [Synth 8-638] synthesizing module 'design_1_join_16from8_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_join_16from8_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'design_1_paralell2axi_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_paralell2axi_0_0_stub.vhdl:5' bound to instance 'paralell2axi_0' of component 'design_1_paralell2axi_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:496]
INFO: [Synth 8-638] synthesizing module 'design_1_paralell2axi_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_paralell2axi_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:512]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_processing_system7_0_0_stub.vhdl:90]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_10M_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_rst_ps7_0_10M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_10M' of component 'design_1_rst_ps7_0_10M_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:594]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_10M_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_rst_ps7_0_10M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_slice_8from32_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_slice_8from32_0_0_stub.vhdl:5' bound to instance 'slice_8from32_0' of component 'design_1_slice_8from32_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:607]
INFO: [Synth 8-638] synthesizing module 'design_1_slice_8from32_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_slice_8from32_0_0_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7258.836 ; gain = 185.621 ; free physical = 197 ; free virtual = 3772
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7276.648 ; gain = 203.434 ; free physical = 198 ; free virtual = 3771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7276.648 ; gain = 203.434 ; free physical = 198 ; free virtual = 3771
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_1/design_1_xfft_0_1.dcp' for cell 'design_1_i/D_xfft_1'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/design_1_xfft_0_0.dcp' for cell 'design_1_i/I_xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.dcp' for cell 'design_1_i/axis_data_fifo_In'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2.dcp' for cell 'design_1_i/axis_data_fifo_Out'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_join_16from8_0_0/design_1_join_16from8_0_0.dcp' for cell 'design_1_i/join_16from8_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_paralell2axi_0_0/design_1_paralell2axi_0_0.dcp' for cell 'design_1_i/paralell2axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_slice_8from32_0_0/design_1_slice_8from32_0_0.dcp' for cell 'design_1_i/slice_8from32_0'
INFO: [Netlist 29-17] Analyzing 314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:32]
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_In/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_In/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_Out/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_Out/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_In/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_In/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_Out/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_Out/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7447.141 ; gain = 0.000 ; free physical = 118 ; free virtual = 3633
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 7528.047 ; gain = 454.832 ; free physical = 135 ; free virtual = 3575
42 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 7528.047 ; gain = 574.711 ; free physical = 135 ; free virtual = 3575
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7541.047 ; gain = 0.000 ; free physical = 115 ; free virtual = 3509
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:45]
INFO: [Synth 8-3491] module 'design_1_xfft_0_1' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_xfft_0_1_stub.vhdl:5' bound to instance 'D_xfft_1' of component 'design_1_xfft_0_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:410]
INFO: [Synth 8-638] synthesizing module 'design_1_xfft_0_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_xfft_0_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_xfft_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_xfft_0_0_stub.vhdl:5' bound to instance 'I_xfft_0' of component 'design_1_xfft_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:432]
INFO: [Synth 8-638] synthesizing module 'design_1_xfft_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_xfft_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_1' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_axis_data_fifo_0_1_stub.vhdl:5' bound to instance 'axis_data_fifo_In' of component 'design_1_axis_data_fifo_0_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:454]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_1' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_axis_data_fifo_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_2' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_axis_data_fifo_0_2_stub.vhdl:5' bound to instance 'axis_data_fifo_Out' of component 'design_1_axis_data_fifo_0_2' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:467]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_2' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_axis_data_fifo_0_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_join_16from8_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_join_16from8_0_0_stub.vhdl:5' bound to instance 'join_16from8_0' of component 'design_1_join_16from8_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:480]
INFO: [Synth 8-638] synthesizing module 'design_1_join_16from8_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_join_16from8_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'design_1_paralell2axi_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_paralell2axi_0_0_stub.vhdl:5' bound to instance 'paralell2axi_0' of component 'design_1_paralell2axi_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:496]
INFO: [Synth 8-638] synthesizing module 'design_1_paralell2axi_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_paralell2axi_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:512]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_processing_system7_0_0_stub.vhdl:90]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_10M_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_rst_ps7_0_10M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_10M' of component 'design_1_rst_ps7_0_10M_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:594]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_10M_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_rst_ps7_0_10M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_slice_8from32_0_0' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_slice_8from32_0_0_stub.vhdl:5' bound to instance 'slice_8from32_0' of component 'design_1_slice_8from32_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:607]
INFO: [Synth 8-638] synthesizing module 'design_1_slice_8from32_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/.Xil/Vivado-16229-work1/realtime/design_1_slice_8from32_0_0_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7545.004 ; gain = 3.957 ; free physical = 191 ; free virtual = 3545
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7562.816 ; gain = 21.770 ; free physical = 191 ; free virtual = 3546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7562.816 ; gain = 21.770 ; free physical = 191 ; free virtual = 3546
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_1/design_1_xfft_0_1.dcp' for cell 'design_1_i/D_xfft_1'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/design_1_xfft_0_0.dcp' for cell 'design_1_i/I_xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.dcp' for cell 'design_1_i/axis_data_fifo_In'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2.dcp' for cell 'design_1_i/axis_data_fifo_Out'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_join_16from8_0_0/design_1_join_16from8_0_0.dcp' for cell 'design_1_i/join_16from8_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_paralell2axi_0_0/design_1_paralell2axi_0_0.dcp' for cell 'design_1_i/paralell2axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_slice_8from32_0_0/design_1_slice_8from32_0_0.dcp' for cell 'design_1_i/slice_8from32_0'
INFO: [Netlist 29-17] Analyzing 314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc:32]
Finished Parsing XDC File [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/constrs_1/imports/test_clk1/Arty-Z7-20-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_In/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_In/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_Out/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_Out/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_In/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_In/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_Out/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_Out/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx_2019/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 7668.469 ; gain = 127.422 ; free physical = 143 ; free virtual = 3533
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_slice_8from32_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from32_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7671.469 ; gain = 3.000 ; free physical = 271 ; free virtual = 3453
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against  -TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14.  -TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against  -TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14.  -TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against  -TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14.  -TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against  -TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14.  -TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against  -TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14.  -TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against  -TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14.  -TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against  -TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14.  -TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against  -TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14.  -TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against  -TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14.  -TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against  -TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14.  -TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against  -TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14.  -TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against  -TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14.  -TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against  -TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14.  -TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against  -TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14.  -TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against  -TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14.  -TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against  -TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14.  -TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from32_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from32_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from32_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/D_xfft_1/s_axis_config_tvalid
/D_xfft_1/s_axis_data_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from32_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Jan 22 02:19:38 2020] Launched design_1_slice_8from32_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from32_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Wed Jan 22 02:19:38 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 7695.488 ; gain = 24.020 ; free physical = 109 ; free virtual = 2993
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 02:51:56 2020...
