
AVRASM ver. 2.2.7  C:\Users\Martin\Documents\GitHub\snake-assembly\Snake\main.asm Mon May 27 22:36:44 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
                                 
                                 //[En lista med registerdefinitioner]
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .DEF rTemp         = r16
                                 .DEF rStickDirection    = r23
                                 .DEF rZero         = r17
                                 .DEF rTemp2        = r19
                                 .DEF rTemp4        = r20
                                 .DEF rTemp3        = r21
                                 .DEF rInter		   = r22
                                 .DEF rTempBit      = r18
                                 .DEF rADMUXx	   = r24
                                 .DEF rADMUXy	   = r14
                                 .DEF rStickInp	   = r15
                                 .DEF rCount        = r25
                                 
                                 //[En lista med konstanter]
                                 .EQU NUM_COLUMNS   = 8
                                 .EQU MAX_LENGTH    = 63 //ursprungligen 25
                                 //[Datasegmentet]
                                 .DSEG
000100                           matrix:   .BYTE 8
000108                           apple:    .BYTE 1
000109                           snake:    .BYTE MAX_LENGTH+1
000149                           snakeLengthIndex: .BYTE 1
00014a                           updateCounter: .BYTE 1
00014b                           Bout:	  .BYTE 1
00014c                           Cout:      .BYTE 1
00014d                           Dout:	  .BYTE 1
00014e                           currentMovment: .BYTE 1
00014f                           isGrowing:      .BYTE 1
                                 
                                 //[Kodsegmentet]
                                 .CSEG
                                 // Interrupt vector table
                                 .ORG 0x0000
000000 940c 0034                      jmp init // Reset vector
                                 //... fler interrupts
                                 .ORG 0x0020
000020 940c 0225                 	 jmp interup
000022 0000                      	 nop
                                 .ORG INT_VECTORS_SIZE
                                 init:
                                 
                                 	 //Stt vrden p rADMUXx & rADMUXy
000034 e604                      	 ldi rTemp, 0b01100100
000035 2f80                      	 mov rADMUXx, rTemp
000036 e605                      	 ldi rTemp, 0b01100101
000037 2ee0                      	 mov rADMUXy, rTemp	
                                      // Stt stackpekaren till hgsta minnesadressen
000038 e008                           ldi rTemp, HIGH(RAMEND)
000039 bf0e                           out SPH, rTemp
00003a ef0f                           ldi rTemp, LOW(RAMEND)
00003b bf0d                           out SPL, rTemp
                                 	 //stt interupt biten till 0
00003c e060                      	 ldi rInter, 0b00000000
                                 	 //configuration till timer enheten
00003d e003                      	 ldi rTemp, 0b011
00003e bd05                      	 out TCCR0B, rTemp
00003f e001                      	 ldi rTemp, 0b001
000040 9300 006e                 	 sts TIMSK0, rTemp
000042 9478                      	 sei
                                 	 //configuration till led enheten
000043 e00f                      	 ldi rTemp, 0b00001111
000044 b907                      	 out DDRC, rTemp
000045 ef0f                      	 ldi rTemp, 0b11111111
000046 b90a                      	 out DDRD, rTemp
000047 b904                      	 out DDRB, rTemp
000048 e010                      	 ldi rZero, 0
000049 e070                      	 ldi rStickDirection, 0
                                 	 //tilldela minne till matrixen
00004a e0b1                      	 ldi XH, HIGH(matrix)
00004b e0a0                      	 ldi XL, LOW(matrix)
00004c d018                      	 rcall clearMatrix
                                 	 //creates the snake
00004d d20b                      	 rcall snakeSet
                                 	 //sets the joystick direction 2
00004e e072                      	 ldi rStickDirection,2
                                 	 //Spawn Apple
00004f d2ff                      	 rcall spawnApple
                                 
                                 	 //main progam loop
                                 	 loop:
000050 d1eb                      	 rcall stickXInput
000051 d1d5                      	 rcall stickYInput
                                 	 //rcall paintApple
000052 d2b1                      	 rcall paintInit
000053 d227                      	 rcall snakeUpdate
000054 d336                      	 rcall appleCollision
                                 	 
                                 	 
                                 	 
                                 	 //sts matrix, rStickDirection
000055 d021                      	 rcall outputMatrix
                                 	
000056 940c 0050                 	 jmp loop
                                 	 //wait for interupt
                                 	 wait:
000058 3060                      	 cpi rInter, 0
000059 f3f1                      	 breq wait
00005a 9508                      	 ret
                                 	 //turn off all the leds
                                 	 dim:
00005b b918                      	 out PortC, rZero
00005c b91b                      	 out PortD, rZero
00005d b915                      	 out PortB, rZero
00005e 9508                      	 ret
                                 	 //reset the matrix pointer
                                 	 resetMatPoint:
00005f e0b1                      	 ldi XH, HIGH(matrix)
000060 e0a0                      	 ldi XL, LOW(matrix)
000061 9508                      	 ret
                                 
                                 	 //reset the snake pointer
                                 	 resetSnakePoint:
000062 e0d1                      	 ldi YH, HIGH(snake)
000063 e0c9                      	 ldi YL, LOW(snake)
000064 9508                      	 ret
                                 	  clearMatrix:
                                 	 //lgg in vrden i matrixen
000065 e000                      	 ldi rTemp, 0b00000000
000066 9300 0100                 	 sts matrix, rTemp
000068 9300 0101                 	 sts matrix+1, rTemp
00006a 9300 0102                 	 sts matrix+2, rTemp
00006c 9300 0103                 	 sts matrix+3, rTemp
00006e 9300 0104                 	 sts matrix+4, rTemp
000070 9300 0105                 	 sts matrix+5, rTemp
000072 9300 0106                 	 sts matrix+6, rTemp
000074 9300 0107                 	 sts matrix+7, rTemp
000076 9508                      	 ret
                                 	 //output the matrix to the led display
                                 	 outputMatrix:
                                 	 //1
000077 910d                      	 ld rTemp, X+
000078 e031                      	 ldi rTemp2, 0b1
000079 9330 014c                 	 sts Cout, rTemp2
                                 	 
00007b e030                      	 ldi rTemp2, 0
00007c 9330 014b                 	 sts Bout, rTemp2
00007e 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
000080 fb07                      	 bst rTemp, 7
000081 f936                      	 bld rTemp2, 6
000082 9330 014d                 	 sts Dout, rTemp2
                                 	 
000084 fb06                      	 bst rTemp, 6
000085 f937                      	 bld rTemp2, 7
000086 9330 014d                 	 sts Dout, rTemp2
                                 	 
000088 fb05                      	 bst rTemp, 5
000089 f930                      	 bld rTemp2, 0
00008a 9330 014b                 	 sts Bout, rTemp2
                                 	 
00008c fb04                      	 bst rTemp, 4
00008d f931                      	 bld rTemp2, 1
00008e 9330 014b                 	 sts Bout, rTemp2
                                 
000090 fb03                      	 bst rTemp, 3
000091 f932                      	 bld rTemp2, 2
000092 9330 014b                 	 sts Bout, rTemp2
                                 
000094 fb02                      	 bst rTemp, 2
000095 f933                      	 bld rTemp2, 3
000096 9330 014b                 	 sts Bout, rTemp2
                                 
000098 fb01                      	 bst rTemp, 1
000099 f934                      	 bld rTemp2, 4
00009a 9330 014b                 	 sts Bout, rTemp2
                                 
00009c fb00                      	 bst rTemp, 0
00009d f935                      	 bld rTemp2, 5
00009e 9330 014b                 	 sts Bout, rTemp2
                                 
0000a0 9130 014d                 	 lds rTemp2, Dout
0000a2 b93b                      	 out PortD, rTemp2
                                 
0000a3 9130 014b                 	 lds rTemp2, Bout
0000a5 b935                      	 out PortB, rTemp2
                                 
0000a6 9130 014c                 	 lds rTemp2, Cout
0000a8 b938                      	 out PortC, rTemp2
                                 	 
0000a9 dfae                      	 rcall wait 
0000aa dfb0                      	 rcall dim
                                 	 
0000ab e060                      	 ldi rInter, 0
                                 
                                 	 //2
0000ac 910d                      	 ld rTemp, X+
0000ad e032                      	 ldi rTemp2, 0b10
0000ae 9330 014c                 	 sts Cout, rTemp2
                                 	 
0000b0 e030                      	 ldi rTemp2, 0
0000b1 9330 014b                 	 sts Bout, rTemp2
0000b3 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
0000b5 fb07                      	 bst rTemp, 7
0000b6 f936                      	 bld rTemp2, 6
0000b7 9330 014d                 	 sts Dout, rTemp2
                                 	 
0000b9 fb06                      	 bst rTemp, 6
0000ba f937                      	 bld rTemp2, 7
0000bb 9330 014d                 	 sts Dout, rTemp2
                                 	 
0000bd fb05                      	 bst rTemp, 5
0000be f930                      	 bld rTemp2, 0
0000bf 9330 014b                 	 sts Bout, rTemp2
                                 	 
0000c1 fb04                      	 bst rTemp, 4
0000c2 f931                      	 bld rTemp2, 1
0000c3 9330 014b                 	 sts Bout, rTemp2
                                 
0000c5 fb03                      	 bst rTemp, 3
0000c6 f932                      	 bld rTemp2, 2
0000c7 9330 014b                 	 sts Bout, rTemp2
                                 
0000c9 fb02                      	 bst rTemp, 2
0000ca f933                      	 bld rTemp2, 3
0000cb 9330 014b                 	 sts Bout, rTemp2
                                 
0000cd fb01                      	 bst rTemp, 1
0000ce f934                      	 bld rTemp2, 4
0000cf 9330 014b                 	 sts Bout, rTemp2
                                 
0000d1 fb00                      	 bst rTemp, 0
0000d2 f935                      	 bld rTemp2, 5
0000d3 9330 014b                 	 sts Bout, rTemp2
                                 
0000d5 9130 014d                 	 lds rTemp2, Dout
0000d7 b93b                      	 out PortD, rTemp2
                                 
0000d8 9130 014b                 	 lds rTemp2, Bout
0000da b935                      	 out PortB, rTemp2
                                 
0000db 9130 014c                 	 lds rTemp2, Cout
0000dd b938                      	 out PortC, rTemp2
                                 	 
0000de df79                      	 rcall wait 
0000df df7b                      	 rcall dim
                                 	 
0000e0 e060                      	 ldi rInter, 0
                                 	 
                                 	 //3
0000e1 910d                      	 ld rTemp, X+
0000e2 e034                      	 ldi rTemp2, 0b100
0000e3 9330 014c                 	 sts Cout, rTemp2
                                 	 
0000e5 e030                      	 ldi rTemp2, 0
0000e6 9330 014b                 	 sts Bout, rTemp2
0000e8 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
0000ea fb07                      	 bst rTemp, 7
0000eb f936                      	 bld rTemp2, 6
0000ec 9330 014d                 	 sts Dout, rTemp2
                                 	 
0000ee fb06                      	 bst rTemp, 6
0000ef f937                      	 bld rTemp2, 7
0000f0 9330 014d                 	 sts Dout, rTemp2
                                 	 
0000f2 fb05                      	 bst rTemp, 5
0000f3 f930                      	 bld rTemp2, 0
0000f4 9330 014b                 	 sts Bout, rTemp2
                                 	 
0000f6 fb04                      	 bst rTemp, 4
0000f7 f931                      	 bld rTemp2, 1
0000f8 9330 014b                 	 sts Bout, rTemp2
                                 
0000fa fb03                      	 bst rTemp, 3
0000fb f932                      	 bld rTemp2, 2
0000fc 9330 014b                 	 sts Bout, rTemp2
                                 
0000fe fb02                      	 bst rTemp, 2
0000ff f933                      	 bld rTemp2, 3
000100 9330 014b                 	 sts Bout, rTemp2
                                 
000102 fb01                      	 bst rTemp, 1
000103 f934                      	 bld rTemp2, 4
000104 9330 014b                 	 sts Bout, rTemp2
                                 
000106 fb00                      	 bst rTemp, 0
000107 f935                      	 bld rTemp2, 5
000108 9330 014b                 	 sts Bout, rTemp2
                                 
00010a 9130 014d                 	 lds rTemp2, Dout
00010c b93b                      	 out PortD, rTemp2
                                 
00010d 9130 014b                 	 lds rTemp2, Bout
00010f b935                      	 out PortB, rTemp2
                                 
000110 9130 014c                 	 lds rTemp2, Cout
000112 b938                      	 out PortC, rTemp2
                                 	 
000113 df44                      	 rcall wait 
000114 df46                      	 rcall dim
                                 	 
000115 e060                      	 ldi rInter, 0
                                 	 //4
000116 910d                      	 ld rTemp, X+
000117 e038                      	 ldi rTemp2, 0b0001000
000118 9330 014c                 	 sts Cout, rTemp2
                                 	 
00011a e030                      	 ldi rTemp2, 0
00011b 9330 014b                 	 sts Bout, rTemp2
00011d 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
00011f fb07                      	 bst rTemp, 7
000120 f936                      	 bld rTemp2, 6
000121 9330 014d                 	 sts Dout, rTemp2
                                 	 
000123 fb06                      	 bst rTemp, 6
000124 f937                      	 bld rTemp2, 7
000125 9330 014d                 	 sts Dout, rTemp2
                                 	 
000127 fb05                      	 bst rTemp, 5
000128 f930                      	 bld rTemp2, 0
000129 9330 014b                 	 sts Bout, rTemp2
                                 	 
00012b fb04                      	 bst rTemp, 4
00012c f931                      	 bld rTemp2, 1
00012d 9330 014b                 	 sts Bout, rTemp2
                                 
00012f fb03                      	 bst rTemp, 3
000130 f932                      	 bld rTemp2, 2
000131 9330 014b                 	 sts Bout, rTemp2
                                 
000133 fb02                      	 bst rTemp, 2
000134 f933                      	 bld rTemp2, 3
000135 9330 014b                 	 sts Bout, rTemp2
                                 
000137 fb01                      	 bst rTemp, 1
000138 f934                      	 bld rTemp2, 4
000139 9330 014b                 	 sts Bout, rTemp2
                                 
00013b fb00                      	 bst rTemp, 0
00013c f935                      	 bld rTemp2, 5
00013d 9330 014b                 	 sts Bout, rTemp2
                                 
00013f 9130 014d                 	 lds rTemp2, Dout
000141 b93b                      	 out PortD, rTemp2
                                 
000142 9130 014b                 	 lds rTemp2, Bout
000144 b935                      	 out PortB, rTemp2
                                 
000145 9130 014c                 	 lds rTemp2, Cout
000147 b938                      	 out PortC, rTemp2
                                 	 
000148 df0f                      	 rcall wait 
000149 df11                      	 rcall dim
                                 	 
00014a e060                      	 ldi rInter, 0
                                 	 //5
00014b 910d                      	 ld rTemp, X+
00014c e030                      	 ldi rTemp2, 0
00014d 9330 014c                 	 sts Cout, rTemp2
                                 	 
00014f e030                      	 ldi rTemp2, 0
000150 9330 014b                 	 sts Bout, rTemp2
000152 e034                      	 ldi rTemp2, 4
000153 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
000155 fb07                      	 bst rTemp, 7
000156 f936                      	 bld rTemp2, 6
000157 9330 014d                 	 sts Dout, rTemp2
                                 	 
000159 fb06                      	 bst rTemp, 6
00015a f937                      	 bld rTemp2, 7
00015b 9330 014d                 	 sts Dout, rTemp2
                                 	 
00015d fb05                      	 bst rTemp, 5
00015e f930                      	 bld rTemp2, 0
00015f 9330 014b                 	 sts Bout, rTemp2
                                 	 
000161 fb04                      	 bst rTemp, 4
000162 f931                      	 bld rTemp2, 1
000163 9330 014b                 	 sts Bout, rTemp2
                                 
000165 fb03                      	 bst rTemp, 3
000166 f932                      	 bld rTemp2, 2
000167 9330 014b                 	 sts Bout, rTemp2
                                 
000169 fb02                      	 bst rTemp, 2
00016a f933                      	 bld rTemp2, 3
00016b 9330 014b                 	 sts Bout, rTemp2
                                 
00016d fb01                      	 bst rTemp, 1
00016e f934                      	 bld rTemp2, 4
00016f 9330 014b                 	 sts Bout, rTemp2
                                 
000171 fb00                      	 bst rTemp, 0
000172 f935                      	 bld rTemp2, 5
000173 9330 014b                 	 sts Bout, rTemp2
                                 
000175 9130 014d                 	 lds rTemp2, Dout
000177 b93b                      	 out PortD, rTemp2
                                 
000178 9130 014b                 	 lds rTemp2, Bout
00017a b935                      	 out PortB, rTemp2
                                 
00017b 9130 014c                 	 lds rTemp2, Cout
00017d b938                      	 out PortC, rTemp2
                                 	 
00017e ded9                      	 rcall wait 
00017f dedb                      	 rcall dim
                                 	 
000180 e060                      	 ldi rInter, 0
                                 	 //6
000181 910d                      	 ld rTemp, X+
000182 e030                      	 ldi rTemp2, 0
000183 9330 014c                 	 sts Cout, rTemp2
                                 	 
000185 e030                      	 ldi rTemp2, 0
000186 9330 014b                 	 sts Bout, rTemp2
000188 e038                      	 ldi rTemp2, 8
000189 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
00018b fb07                      	 bst rTemp, 7
00018c f936                      	 bld rTemp2, 6
00018d 9330 014d                 	 sts Dout, rTemp2
                                 	 
00018f fb06                      	 bst rTemp, 6
000190 f937                      	 bld rTemp2, 7
000191 9330 014d                 	 sts Dout, rTemp2
                                 	 
000193 fb05                      	 bst rTemp, 5
000194 f930                      	 bld rTemp2, 0
000195 9330 014b                 	 sts Bout, rTemp2
                                 	 
000197 fb04                      	 bst rTemp, 4
000198 f931                      	 bld rTemp2, 1
000199 9330 014b                 	 sts Bout, rTemp2
                                 
00019b fb03                      	 bst rTemp, 3
00019c f932                      	 bld rTemp2, 2
00019d 9330 014b                 	 sts Bout, rTemp2
                                 
00019f fb02                      	 bst rTemp, 2
0001a0 f933                      	 bld rTemp2, 3
0001a1 9330 014b                 	 sts Bout, rTemp2
                                 
0001a3 fb01                      	 bst rTemp, 1
0001a4 f934                      	 bld rTemp2, 4
0001a5 9330 014b                 	 sts Bout, rTemp2
                                 
0001a7 fb00                      	 bst rTemp, 0
0001a8 f935                      	 bld rTemp2, 5
0001a9 9330 014b                 	 sts Bout, rTemp2
                                 
0001ab 9130 014d                 	 lds rTemp2, Dout
0001ad b93b                      	 out PortD, rTemp2
                                 
0001ae 9130 014b                 	 lds rTemp2, Bout
0001b0 b935                      	 out PortB, rTemp2
                                 
0001b1 9130 014c                 	 lds rTemp2, Cout
0001b3 b938                      	 out PortC, rTemp2
                                 	 
0001b4 dea3                      	 rcall wait 
0001b5 dea5                      	 rcall dim
                                 	 
0001b6 e060                      	 ldi rInter, 0
                                 	 //7
0001b7 910d                      	 ld rTemp, X+
0001b8 e030                      	 ldi rTemp2, 0
0001b9 9330 014c                 	 sts Cout, rTemp2
                                 	 
0001bb e030                      	 ldi rTemp2, 0
0001bc 9330 014b                 	 sts Bout, rTemp2
0001be e130                      	 ldi rTemp2, 16
0001bf 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
0001c1 fb07                      	 bst rTemp, 7
0001c2 f936                      	 bld rTemp2, 6
0001c3 9330 014d                 	 sts Dout, rTemp2
                                 	 
0001c5 fb06                      	 bst rTemp, 6
0001c6 f937                      	 bld rTemp2, 7
0001c7 9330 014d                 	 sts Dout, rTemp2
                                 	 
0001c9 fb05                      	 bst rTemp, 5
0001ca f930                      	 bld rTemp2, 0
0001cb 9330 014b                 	 sts Bout, rTemp2
                                 	 
0001cd fb04                      	 bst rTemp, 4
0001ce f931                      	 bld rTemp2, 1
0001cf 9330 014b                 	 sts Bout, rTemp2
                                 
0001d1 fb03                      	 bst rTemp, 3
0001d2 f932                      	 bld rTemp2, 2
0001d3 9330 014b                 	 sts Bout, rTemp2
                                 
0001d5 fb02                      	 bst rTemp, 2
0001d6 f933                      	 bld rTemp2, 3
0001d7 9330 014b                 	 sts Bout, rTemp2
                                 
0001d9 fb01                      	 bst rTemp, 1
0001da f934                      	 bld rTemp2, 4
0001db 9330 014b                 	 sts Bout, rTemp2
                                 
0001dd fb00                      	 bst rTemp, 0
0001de f935                      	 bld rTemp2, 5
0001df 9330 014b                 	 sts Bout, rTemp2
                                 
0001e1 9130 014d                 	 lds rTemp2, Dout
0001e3 b93b                      	 out PortD, rTemp2
                                 
0001e4 9130 014b                 	 lds rTemp2, Bout
0001e6 b935                      	 out PortB, rTemp2
                                 
0001e7 9130 014c                 	 lds rTemp2, Cout
0001e9 b938                      	 out PortC, rTemp2
                                 	 
0001ea de6d                      	 rcall wait 
0001eb de6f                      	 rcall dim
                                 	 
0001ec e060                      	 ldi rInter, 0
                                 	 //8
0001ed 910d                      	 ld rTemp, X+
0001ee e030                      	 ldi rTemp2, 0
0001ef 9330 014c                 	 sts Cout, rTemp2
                                 	 
0001f1 e030                      	 ldi rTemp2, 0
0001f2 9330 014b                 	 sts Bout, rTemp2
0001f4 e230                      	 ldi rTemp2, 32
0001f5 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
0001f7 fb07                      	 bst rTemp, 7
0001f8 f936                      	 bld rTemp2, 6
0001f9 9330 014d                 	 sts Dout, rTemp2
                                 	 
0001fb fb06                      	 bst rTemp, 6
0001fc f937                      	 bld rTemp2, 7
0001fd 9330 014d                 	 sts Dout, rTemp2
                                 	 
0001ff fb05                      	 bst rTemp, 5
000200 f930                      	 bld rTemp2, 0
000201 9330 014b                 	 sts Bout, rTemp2
                                 	 
000203 fb04                      	 bst rTemp, 4
000204 f931                      	 bld rTemp2, 1
000205 9330 014b                 	 sts Bout, rTemp2
                                 
000207 fb03                      	 bst rTemp, 3
000208 f932                      	 bld rTemp2, 2
000209 9330 014b                 	 sts Bout, rTemp2
                                 
00020b fb02                      	 bst rTemp, 2
00020c f933                      	 bld rTemp2, 3
00020d 9330 014b                 	 sts Bout, rTemp2
                                 
00020f fb01                      	 bst rTemp, 1
000210 f934                      	 bld rTemp2, 4
000211 9330 014b                 	 sts Bout, rTemp2
                                 
000213 fb00                      	 bst rTemp, 0
000214 f935                      	 bld rTemp2, 5
000215 9330 014b                 	 sts Bout, rTemp2
                                 
000217 9130 014d                 	 lds rTemp2, Dout
000219 b93b                      	 out PortD, rTemp2
                                 
00021a 9130 014b                 	 lds rTemp2, Bout
00021c b935                      	 out PortB, rTemp2
                                 
00021d 9130 014c                 	 lds rTemp2, Cout
00021f b938                      	 out PortC, rTemp2
                                 	 
000220 de37                      	 rcall wait 
000221 de39                      	 rcall dim
                                 	 
000222 e060                      	 ldi rInter, 0
000223 de3b                      	 rcall resetMatPoint
000224 9508                      	 ret
                                 	 
                                 	 
                                 	 //interup subrutinen
                                 	 interup:
000225 e061                      	 ldi rInter, 0b00000001
000226 9518                      	 reti
                                 
                                 	 stickYInput:
000227 9380 007c                 	 sts ADMUX, rADMUXx
000229 ec07                      	 ldi rTemp, 0b11000111
00022a 9300 007a                 	 sts ADCSRA, rTemp
                                 
                                 	 stickYLoop:
00022c 9100 007a                 	 lds rTemp, ADCSRA
00022e fd06                      	 sbrc rTemp, ADSC
00022f 940c 0241                 	 jmp stickXLoop
000231 9100 0078                 	 lds rTemp, ADCL
000233 90f0 0079                 	 lds rStickInp, ADCH
000235 ec08                      	 ldi rTemp, 200
000236 16f0                      	 cp rStickInp, rTemp
000237 f4e8                      	 brsh YPos
000238 e302                      	 ldi rTemp, 50
000239 16f0                      	 cp rStickInp, rTemp
00023a f0e0                      	 brlo YNeg 
00023b 9508                      	 ret
                                 
                                 
                                 	 
                                 	 stickXInput:
00023c 92e0 007c                 	 sts ADMUX, rADMUXy
00023e ec07                      	 ldi rTemp, 0b11000111
00023f 9300 007a                 	 sts ADCSRA, rTemp
                                 
                                 	 stickXLoop:
000241 9100 007a                 	 lds rTemp, ADCSRA
000243 fd06                      	 sbrc rTemp, ADSC
000244 940c 022c                 	 jmp stickYLoop
000246 9100 0078                 	 lds rTemp, ADCL
000248 90f0 0079                 	 lds rStickInp, ADCH
                                 	 
00024a ec08                      	 ldi rTemp, 200
00024b 16f0                      	 cp rStickInp, rTemp
00024c f430                      	 brsh XNeg
00024d e302                      	 ldi rTemp, 50
00024e 16f0                      	 cp rStickInp, rTemp
00024f f008                      	 brlo XPos
                                 	  
000250 9508                      	 ret
                                 
                                 	 
                                 	 XPos:
000251 e072                      	 ldi rStickDirection , 2
000252 9508                      	 ret
                                 
                                 	 XNeg:
000253 e074                      	 ldi rStickDirection , 4
000254 9508                      	 ret
                                 
                                 	 YPos:
000255 e071                      	 ldi rStickDirection , 1
000256 9508                      	 ret
                                 
                                 	 YNeg:
000257 e073                      	 ldi rStickDirection , 3
000258 9508                      	 ret
                                 
                                 	 //Stter startvrden fr ormen
                                 	 snakeSet:
000259 e002                      	 ldi rTemp, 2
00025a 9300 014e                 	 sts currentMovment, rTemp
00025c e002                      	 ldi rTemp, 2
00025d 9300 0149                 	 sts snakeLengthIndex, rTemp
00025f de02                      	 rcall resetSnakePoint
000260 e102                      	 ldi rTemp, 0b00010010
000261 9309                      	 ST Y+, rTemp
000262 e202                      	 ldi rTemp,0b00100010
000263 9309                      	 st Y+, rTemp
000264 e302                      	 ldi rTemp,0b00110010
000265 9309                      	 st Y+, rTemp
000266 ddfb                      	 rcall resetSnakePoint
000267 9508                      	 ret
                                 
                                 	 return:
000268 9508                      	 ret
                                 
                                 	 growSnake:
000269 e000                      	 ldi rTemp,0
00026a 9300 014f                 	 sts isGrowing,rTemp
00026c e090                      	 ldi rCount,0
00026d 9100 0149                 	 lds rTemp, snakeLengthIndex 
                                 
                                 	 walkthroughSnake:
00026f 5f9f                      	 subi rCount,-1
000270 5fcf                      	 subi YL,-1
000271 1790                      	 cp rCount,rTemp
000272 f7e1                      	 brne walkthroughSnake
000273 2f90                      	 mov rCount,rTemp
                                 
                                 	 reverseWalkthroughSnake:
000274 5091                      	 subi rCount,1
000275 50c1                      	 subi YL,1
000276 8108                      	 ld rTemp,Y
000277 5fcf                      	 subi YL,-1
000278 3090                      	 cpi rCount,0
000279 f7d1                      	 brne reverseWalkthroughSnake
00027a dde7                      	 rcall resetSnakePoint
                                 
                                 	 snakeUpdate:
00027b 9100 014f                 	 lds rTemp,isGrowing
00027d 3001                      	 cpi rTemp,1
00027e f750                      	 brsh growSnake
                                 	 //cpi rInter, 0
                                 	 //BREQ return
00027f 9100 014a                 	 lds rTemp, updateCounter
000281 5f0f                      	 subi rTemp, -1
000282 9300 014a                 	 sts updateCounter, rTemp
000284 9100 014a                 	 lds rTemp, updateCounter
000286 3604                      	 cpi rTemp, 100
000287 f300                      	 brlo return 	
000288 e000                      	 ldi rTemp, 0
000289 9300 014a                 	 sts updateCounter, rTemp
00028b e090                      	 ldi rCount,0
                                 
                                 	 snakeUpdateSwitchBP:
00028c 5f9f                      	 subi rCount,-1
00028d 5fcf                      	 subi YL,-1
00028e 8138                      	 ld rTemp2,Y
00028f 50c1                      	 subi YL,1
000290 9339                      	 st Y+,rTemp2
000291 9100 0149                 	 lds rTemp, snakeLengthIndex
000293 1790                      	 cp rCount, rTemp
000294 f7b9                      	 brne snakeUpdateSwitchBP
                                 
000295 9100 014e                 	 lds rTemp, currentMovment
                                 	 //sub rTemp,rStickDirection
000297 3001                      	 cpi	rTemp,1
000298 f031                      	 breq currentDirectionUp
                                 
000299 3002                      	 cpi	rTemp,2
00029a f041                      	 breq currentDirectionRight
                                 
00029b 3003                      	 cpi	rTemp,3
00029c f051                      	 breq currentDirectionDown
                                 
00029d 3004                      	 cpi	rTemp,4
00029e f061                      	 breq currentDirectionLeft
                                 	 
                                 	 currentDirectionUp:
00029f 3073                      	 cpi rStickDirection,3
0002a0 f0b1                      	 breq noNewDirection
0002a1 940c 02af                 	 jmp newDirection
                                 
                                 	 currentDirectionRight:
0002a3 3074                      	 cpi rStickDirection,4
0002a4 f091                      	 breq noNewDirection
0002a5 940c 02af                 	 jmp newDirection
                                 
                                 	 currentDirectionDown:
0002a7 3071                      	 cpi rStickDirection,1
0002a8 f071                      	 breq noNewDirection
0002a9 940c 02af                 	 jmp newDirection
                                 
                                 	 currentDirectionLeft:
0002ab 3072                      	 cpi rStickDirection,2
0002ac f051                      	 breq noNewDirection
0002ad 940c 02af                 	 jmp newDirection
                                 
                                 	 newDirection:
                                 	 
0002af 3071                      	 cpi rStickDirection,1
0002b0 f149                      	 breq newDirectionUP
                                 
0002b1 3072                      	 cpi rStickDirection,2
0002b2 f161                      	 breq newDirectionRight
                                 
0002b3 3073                      	 cpi rStickDirection,3
0002b4 f179                      	 breq newDirectionDown
                                 
0002b5 3074                      	 cpi rStickDirection,4
0002b6 f191                      	 breq newDirectionLeft
                                 
                                 
                                 	 noNewDirection:
0002b7 3001                      	 cpi rTemp,1
0002b8 f031                      	 breq noNewDirectionUp
                                 
0002b9 3002                      	 cpi rTemp,2
0002ba f039                      	 breq noNewDirectionRight
                                 
0002bb 3003                      	 cpi rTemp,3
0002bc f041                      	 breq noNewDirectionDown
                                 
0002bd 3004                      	 cpi rTemp,4
0002be f049                      	 breq noNewDirectionLeft
                                 
                                 	 noNewDirectionUp:
                                 
0002bf e001                      	 ldi rTemp,1
0002c0 940c 02cb                 	 jmp moveSnake
                                 
                                 	 noNewDirectionRight:
0002c2 ef00                      	 ldi rTemp,-16
0002c3 940c 02cb                 	 jmp moveSnake
                                 
                                 	 noNewDirectionDown:
0002c5 ef0f                      	 ldi rTemp,-1
0002c6 940c 02cb                 	 jmp moveSnake
                                 
                                 	 noNewDirectionLeft:
0002c8 e100                      	 ldi rTemp,16
0002c9 940c 02cb                 	 jmp moveSnake
                                 
                                 
                                 	 moveSnake:
0002cb 8138                      	 ld rTemp2,Y
0002cc 1b30                      	 sub rTemp2, rTemp
0002cd 3930                      	 cpi rTemp2, 144
0002ce f4f8                      	 BRSH wallWrapX9
0002cf 3130                      	 cpi rTemp2,16
0002d0 f118                      	 BRLO wallWrapX0
0002d1 2f53                      	 mov rTemp3,rTemp2
0002d2 705f                      	 andi rTemp3, 0b00001111
0002d3 3059                      	 cpi rTemp3, 9
0002d4 f528                      	 BRSH wallWrapY9
0002d5 3051                      	 cpi rTemp3, 1
0002d6 f140                      	 BRLO wallWrapY0
0002d7 8338                      	 st Y,rTemp2
0002d8 dd89                      	 rcall resetSnakePoint
0002d9 9508                      	 ret
                                 
                                 	 newDirectionUp:
0002da 9370 014e                 	 sts currentMovment, rStickDirection
0002dc e001                      	 ldi rTemp,1
0002dd 940c 02cb                 	 jmp moveSnake
                                 	 
                                 	 newDirectionRight:
0002df 9370 014e                 	 sts currentMovment, rStickDirection
0002e1 ef00                      	 ldi rTemp,-16
0002e2 940c 02cb                 	 jmp moveSnake
                                 
                                 	 newDirectionDown:
0002e4 9370 014e                 	 sts currentMovment, rStickDirection
0002e6 ef0f                      	 ldi rTemp,-1
0002e7 940c 02cb                 	 jmp moveSnake
                                 
                                 	 newDirectionLeft:
0002e9 9370 014e                 	 sts currentMovment, rStickDirection
0002eb e100                      	 ldi rTemp,16
0002ec 940c 02cb                 	 jmp moveSnake
                                 
                                 	 wallWrapX9:
0002ee e05f                      	 ldi rTemp3, 0b00001111
0002ef 2335                      	 and rTemp2,rTemp3
0002f0 5f30                      	 subi rTemp2, -16
0002f1 8338                      	 st Y,rTemp2
0002f2 dd6f                      	 rcall resetSnakePoint
0002f3 9508                      	 ret
                                 
                                 	 wallWrapX0:
0002f4 e05f                      	 ldi rTemp3, 0b00001111
0002f5 2335                      	 and rTemp2,rTemp3
0002f6 5830                      	 subi rTemp2, -128
0002f7 8338                      	 st Y,rTemp2
0002f8 dd69                      	 rcall resetSnakePoint
0002f9 9508                      	 ret
                                 
                                 	 wallWrapY9:
0002fa 7f30                      	 andi rTemp2,0b11110000
0002fb 5f3f                      	 subi rTemp2, -1
0002fc 8338                      	 st Y,rTemp2
0002fd dd64                      	 rcall resetSnakePoint
0002fe 9508                      	 ret
                                 
                                 	 wallWrapY0:
0002ff 7f30                      	 andi rTemp2,0b11110000
000300 5f38                      	 subi rTemp2, -8
000301 8338                      	 st Y,rTemp2
000302 dd5f                      	 rcall resetSnakePoint
000303 9508                      	 ret
                                 
                                 
                                 	 paintInit:
000304 dd60                      	 rcall clearMatrix
000305 e090                      	 ldi rCount,0
000306 939f                      	 push rCount
                                 
                                 	 snakePaint:
000307 8138                      	 ld rTemp2, Y
000308 2f53                      	 mov rTemp3,rTemp2
000309 ef40                      	 ldi rTemp4,0b11110000
00030a 2334                      	 and rTemp2,rTemp4
00030b 9536                      	 LSR rTemp2
00030c 9536                      	 LSR rTemp2
00030d 9536                      	 LSR rTemp2
00030e 9536                      	 LSR rTemp2
00030f e04f                      	 ldi rTemp4,0b00001111
000310 2354                      	 and rTemp3,rTemp4
                                 	 
000311 e009                      	 ldi rTemp,9
000312 e091                      	 ldi rCount,1
000313 1b05                      	 sub rTemp, rTemp3
                                 	 
                                 	 toggleMatrixrow:
000314 1795                      	 cp rCount,rTemp3 
000315 f021                      	 breq setBitMatrix
000316 9611                      	 adiw X,1
000317 5f9f                      	 subi rCount,-1
000318 1795                      	 cp rCount,rTemp3
000319 f7d1                      	 brne toggleMatrixrow
                                 	
                                 	
                                 	 setBitMatrix:
00031a e091                      	 ldi rCount,1
00031b 914c                      	 ld rTemp4,X
00031c e850                      	 ldi rTemp3, 0b10000000
00031d 1793                      	 cp rCount,rTemp2
00031e f021                      	 breq orOperationMatrix
                                 
                                 	 logicalShiftMatrixBit:
00031f 9556                      	 lsr rTemp3
000320 5f9f                      	 subi rCount,-1
000321 1793                      	 cp rCount,rTemp2
000322 f7e1                      	 brne logicalShiftMatrixBit
                                 	 
                                 	 orOperationMatrix:
000323 2b45                      	 or rTemp4,rTemp3
000324 934c                      	 ST X,rTemp4
000325 dd39                      	 rcall resetMatPoint
                                 	 
                                 
000326 9621                      	 adiw Y,1
000327 5f9f                      	 subi rCount,-1
000328 9100 0149                 	 lds rTemp,snakeLengthIndex
00032a 5f0f                      	 subi rTemp,-1
00032b 919f                      	 pop rCount
00032c 5f9f                      	 subi rCount,-1
00032d 1790                      	 cp rCount,rTemp
00032e 939f                      	 push rCount
00032f f6b9                      	 brne snakePaint
000330 919f                      	 pop rCount
000331 dd30                      	 rcall resetSnakePoint
                                 
                                 	 //paint apple
                                 	 paintApple:
000332 9100 0108                 	 lds rTemp, apple
000334 2f30                      	 mov rTemp2, rTemp
000335 703f                      	 andi rTemp2, 0b00001111
000336 7f00                           andi rTemp, 0b11110000
000337 9506                      	 lsr rTemp
000338 9506                      	 lsr rTemp
000339 9506                      	 lsr rTemp
00033a 9506                      	 lsr rTemp
00033b e090                      	 ldi rCount,0
                                 
                                 	 appleMatrixRowToggle:
00033c 5f9f                      	 subi rCount,-1
00033d 1793                      	 cp rCount,rTemp2 
00033e f019                      	 breq setAppleBitMatrix
00033f 9611                      	 adiw X,1
000340 940c 033c                 	 jmp appleMatrixRowToggle
                                 	 
                                 	 
                                 	 setAppleBitMatrix:
000342 e091                      	 ldi rCount,1
000343 914c                      	 ld rTemp4,X
000344 e850                      	 ldi rTemp3, 0b10000000
000345 1790                      	 cp rCount,rTemp
000346 f021                      	 breq appleOrOperationMatrix
                                 
                                 	 appleLogicalShiftMatrixBit:
000347 9556                      	 lsr rTemp3
000348 5f9f                      	 subi rCount,-1
000349 1790                      	 cp rCount,rTemp
00034a f7e1                      	 brne appleLogicalShiftMatrixBit
                                 	 
                                 	 appleOrOperationMatrix:
00034b 2b45                      	 or rTemp4,rTemp3
00034c 934c                      	 ST X,rTemp4
00034d dd11                      	 rcall resetMatPoint
00034e 9508                      	 ret
                                 
                                 	 spawnApple:
00034f e802                      	 ldi rTemp, 0b10000010
000350 9300 0108                 	 sts apple,rTemp
000352 9508                      	 ret
                                 	 //X coordinate random
000353 9380 007c                 	 sts ADMUX, rADMUXx
000355 ec07                      	 ldi rTemp, 0b11000111
000356 9300 007a                 	 sts ADCSRA, rTemp
                                 
                                 	 appleXLoop:
000358 9100 007a                 	 lds rTemp, ADCSRA
00035a fd06                      	 sbrc rTemp, ADSC
00035b 940c 0358                 	 jmp appleXLoop
00035d 9100 0078                 	 lds rTemp, ADCL
00035f 2f30                      	 mov rTemp2,rTemp
000360 9f03                      	 mul rTemp,rTemp2
000361 9f03                      	 mul rTemp,rTemp2
000362 9f03                      	 mul rTemp,rTemp2
000363 9f03                      	 mul rTemp,rTemp2
000364 9f03                      	 mul rTemp,rTemp2
000365 7007                      	 andi rTemp,0b0111
000366 5f0f                      	 subi rTemp,-1
000367 0f00                      	 lsl rTemp
000368 0f00                           lsl rTemp
000369 0f00                           lsl rTemp
00036a 0f00                      	 lsl rTemp
00036b 9300 0108                 	 sts apple, rTemp
00036d 9300 0100                 	 sts matrix,rTemp
                                 
                                 	 //Y coordinate random
00036f 92e0 007c                 	 sts ADMUX, rADMUXy
000371 ec07                      	 ldi rTemp, 0b11000111
000372 9300 007a                 	 sts ADCSRA, rTemp
                                 
                                 	 appleYLoop:
000374 9100 007a                 	 lds rTemp, ADCSRA
000376 fd06                      	 sbrc rTemp, ADSC
000377 940c 0374                 	 jmp appleYLoop
000379 9100 0078                 	 lds rTemp, ADCL
00037b 9100 0078                 	 lds rTemp, ADCL
00037d 2f30                      	 mov rTemp2,rTemp
00037e 9f03                      	 mul rTemp,rTemp2
00037f 9f03                      	 mul rTemp,rTemp2
000380 9f03                      	 mul rTemp,rTemp2
000381 9f03                      	 mul rTemp,rTemp2
000382 9f03                      	 mul rTemp,rTemp2
000383 9130 0108                 	 lds rTemp2, apple
000385 7007                      	 andi rTemp,0b00000111
000386 5f0f                      	 subi rTemp,-1
000387 0f03                      	 add rTemp,rTemp2
000388 9300 0108                 	 sts apple, rTemp
                                 	   
00038a 9508                      	 ret
                                 
                                 
                                 	 appleCollision:
00038b dcd6                      	 rcall resetSnakePoint
00038c 9100 0108                 	 lds rTemp, apple
00038e e090                      	 ldi rCount, 0
00038f 9130 0149                 	 lds rTemp2,snakeLengthIndex
                                 	 findSnakeHead:
000391 5f9f                      	 subi rCount,-1
000392 5fcf                      	 subi YL,-1
000393 1793                      	 cp rCount,rTemp2
000394 f7e1                      	 brne findSnakeHead
000395 8138                      	 ld rTemp2,Y
000396 1730                      	 cp rTemp2,rTemp
000397 f459                      	 brne return2
000398 e608                      	 ldi rTemp,0b01101000
000399 9150 0149                 	 lds rTemp3,snakeLengthIndex
00039b 5f5f                      	 subi rTemp3,-1
00039c 9350 0149                 	 sts snakeLengthIndex,rTemp3
00039e e041                      	 ldi rTemp4,1
00039f 9340 014f                 	 sts isGrowing,rTemp4
0003a1 9300 0108                 	 sts apple,rTemp
                                 	 return2:
0003a3 dcbe                      	 rcall resetSnakePoint


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :  14 y  :  15 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   3 r15:   6 r16: 216 r17:   4 r18:   0 r19: 270 r20:  12 
r21:  22 r22:  11 r23:  18 r24:   3 r25:  35 r26:   2 r27:   2 r28:   7 
r29:   1 r30:   0 r31:   0 
Registers used: 17 out of 35 (48.6%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   1 adiw  :   3 and   :   4 
andi  :   7 asr   :   0 bclr  :   0 bld   :  64 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  21 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 brlt  :   0 brmi  :   0 
brne  :   9 brpl  :   0 brsh  :   5 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :  64 call  :   0 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :  16 cpc   :   0 
cpi   :  24 cpse  :   0 dec   :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :  20 
ld    :  15 ldd   :   0 ldi   :  93 lds   :  47 lpm   :   0 lsl   :   4 
lsr   :  10 mov   :   8 movw  :   0 mul   :  10 muls  :   0 mulsu :   0 
neg   :   0 nop   :   1 or    :   2 ori   :   0 out   :  33 pop   :   2 
push  :   2 rcall :  40 ret   :  23 reti  :   1 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   4 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  11 std   :   0 sts   : 121 
sub   :   2 subi  :  25 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 34 out of 113 (30.1%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00074a   1772      0   1772   32768   5.4%
[.dseg] 0x000100 0x000150      0     80     80    2048   3.9%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
