<HTML>
<HEAD>
<TITLE>18116032/</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<HR>
18116032/<p><PRE>
&gt;&gt;&gt;&gt; file: solution_1.v
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 20.04.2019 18:52:32
// Design Name: 
// Module Name: solution_1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module fifo( clk, reset, rd, wr, w_data, r_data, empty, full);


input  clk, rd, wr, reset; 
input [31:0] w_data;

output  empty, full;
output reg [31:0] r_data;

reg [2:0]  count = 0; 

reg [31:0] arr [0:7]; 

reg [2:0]  read_count = 0, write_count = 0; 

assign full = (count==8)?1'b1:1'b0; 
assign empty = (count==0)?1'b1:1'b0; 


always @ (posedge clk) begin 

if (reset==1) begin 
   read_count = 0; 
   write_count = 0; 
end 
<A NAME="1"></A><FONT color = #00FF00><A HREF="match92-1.html#1" TARGET="1"><IMG SRC="../../bitmaps/tm_1_9.gif" ALT="other" BORDER="0" ALIGN=left></A>

else if (rd ==1 && count!=0) begin 

r_data  = arr[read_count]; 
read_count = read_count+1; 
end 

else if (wr==1'b1 && count&lt;8) begin
arr[write_count]  = w_data; 
write_count  = write_count+1; 
end 

else;
</FONT>
<A NAME="0"></A><FONT color = #FF0000><A HREF="match92-1.html#0" TARGET="1"><IMG SRC="../../bitmaps/tm_0_11.gif" ALT="other" BORDER="0" ALIGN=left></A>

if (write_count==8) 
write_count=0; 

else if (read_count==8) 
read_count=0; 

else;

if (read_count &gt; write_count) begin 

  count=read_count-write_count; 

end 

else if (write_count &gt; read_count) 

  count=write_count-read_count; 

else;

end
endmodule

&gt;&gt;&gt;&gt; file: tb_1.v
`timescale 1ns / 1ps
</FONT>//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 20.04.2019 18:53:03
// Design Name: 
// Module Name: tb_1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


`timescale 1ns / 1ps

module fifo_tb;

 reg [7:0] w_data;
 reg clk, rd, wr, reset;

 wire [7:0] r_data;
 wire empty, full;

 fifo uut (.clk(clk), .reset(reset), .rd(rd), .wr(wr), .w_data(w_data), .r_data(r_data), .empty(empty), .full(full));

 initial begin

clk  = 1'b0;
w_data  = 8'h0;
reset  = 1'b1;
rd  = 1'b0;
wr  = 1'b0;

#150;        

reset  = 1'b1;

#20
reset  = 1'b0;
wr  = 1'b1;
w_data  = 8'h0;

#20;
w_data  = 8'h2;
#20;
w_data  = 8'h2;
#20;
w_data  = 8'h3;
#20;
w_data  = 8'h4;
#20;
w_data  = 8'h5;
#20;
w_data  = 8'h10;
#20;
wr = 1'b0;
rd = 1'b1; 

end 

always #10 clk = ~clk;    

endmodule

</PRE>
</PRE>
</BODY>
</HTML>
