# I2C-1.0
This repository contains modules written in Verilog HDL to implement I2C protocol. This is the first version with Read/Write capabilities but no Clock Stretching .

**Top Module :**
![topmodule](https://github.com/user-attachments/assets/537f5946-c975-4422-a873-d34ba2079ffe)

**Master Module Exploded View :**
![ic2masterexplodedview](https://github.com/user-attachments/assets/37043795-2291-4533-a034-275da8f4e8a6)

**Slave Module Exploded View :**
![i2cslaveexplodedview](https://github.com/user-attachments/assets/c25dd034-1b28-455e-8506-ecf6fa65579c)

**Waveform :**
![waveform](https://github.com/user-attachments/assets/2f7a96fe-6d3e-4880-977c-fe80cd92447f)
