DSCH 2.7a
VERSION 10/16/2019 12:24:53 PM
BB(1,-84,214,125)
SYM  #button1
BB(1,-69,10,-61)
TITLE 5 -65  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-68,6,6,r)
VIS 1
PIN(10,-65,0.000,0.000)A3
LIG(9,-65,10,-65)
LIG(1,-61,1,-69)
LIG(9,-61,1,-61)
LIG(9,-69,9,-61)
LIG(1,-69,9,-69)
LIG(2,-62,2,-68)
LIG(8,-62,2,-62)
LIG(8,-68,8,-62)
LIG(2,-68,8,-68)
FSYM
SYM  #button2
BB(1,-59,10,-51)
TITLE 5 -55  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-58,6,6,r)
VIS 1
PIN(10,-55,0.000,0.000)A2
LIG(9,-55,10,-55)
LIG(1,-51,1,-59)
LIG(9,-51,1,-51)
LIG(9,-59,9,-51)
LIG(1,-59,9,-59)
LIG(2,-52,2,-58)
LIG(8,-52,2,-52)
LIG(8,-58,8,-52)
LIG(2,-58,8,-58)
FSYM
SYM  #button3
BB(1,-49,10,-41)
TITLE 5 -45  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-48,6,6,r)
VIS 1
PIN(10,-45,0.000,0.000)A1
LIG(9,-45,10,-45)
LIG(1,-41,1,-49)
LIG(9,-41,1,-41)
LIG(9,-49,9,-41)
LIG(1,-49,9,-49)
LIG(2,-42,2,-48)
LIG(8,-42,2,-42)
LIG(8,-48,8,-42)
LIG(2,-48,8,-48)
FSYM
SYM  #button4
BB(1,-39,10,-31)
TITLE 5 -35  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-38,6,6,r)
VIS 1
PIN(10,-35,0.000,0.000)A0
LIG(9,-35,10,-35)
LIG(1,-31,1,-39)
LIG(9,-31,1,-31)
LIG(9,-39,9,-31)
LIG(1,-39,9,-39)
LIG(2,-32,2,-38)
LIG(8,-32,2,-32)
LIG(8,-38,8,-32)
LIG(2,-38,8,-38)
FSYM
SYM  #button5
BB(1,-29,10,-21)
TITLE 5 -25  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-28,6,6,r)
VIS 1
PIN(10,-25,0.000,0.000)B3
LIG(9,-25,10,-25)
LIG(1,-21,1,-29)
LIG(9,-21,1,-21)
LIG(9,-29,9,-21)
LIG(1,-29,9,-29)
LIG(2,-22,2,-28)
LIG(8,-22,2,-22)
LIG(8,-28,8,-22)
LIG(2,-28,8,-28)
FSYM
SYM  #button6
BB(1,-19,10,-11)
TITLE 5 -15  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-18,6,6,r)
VIS 1
PIN(10,-15,0.000,0.000)B2
LIG(9,-15,10,-15)
LIG(1,-11,1,-19)
LIG(9,-11,1,-11)
LIG(9,-19,9,-11)
LIG(1,-19,9,-19)
LIG(2,-12,2,-18)
LIG(8,-12,2,-12)
LIG(8,-18,8,-12)
LIG(2,-18,8,-18)
FSYM
SYM  #button7
BB(1,-9,10,-1)
TITLE 5 -5  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-8,6,6,r)
VIS 1
PIN(10,-5,0.000,0.000)B1
LIG(9,-5,10,-5)
LIG(1,-1,1,-9)
LIG(9,-1,1,-1)
LIG(9,-9,9,-1)
LIG(1,-9,9,-9)
LIG(2,-2,2,-8)
LIG(8,-2,2,-2)
LIG(8,-8,8,-2)
LIG(2,-8,8,-8)
FSYM
SYM  #button8
BB(1,1,10,9)
TITLE 5 5  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,2,6,6,r)
VIS 1
PIN(10,5,0.000,0.000)B0
LIG(9,5,10,5)
LIG(1,9,1,1)
LIG(9,9,1,9)
LIG(9,1,9,9)
LIG(1,1,9,1)
LIG(2,8,2,2)
LIG(8,8,2,8)
LIG(8,2,8,8)
LIG(2,2,8,2)
FSYM
SYM  #light3
BB(198,-25,204,-11)
TITLE 200 -11  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(199,-24,4,4,r)
VIS 1
PIN(200,-10,0.000,0.000)Y1
LIG(203,-19,203,-24)
LIG(203,-24,202,-25)
LIG(199,-24,199,-19)
LIG(202,-14,202,-17)
LIG(201,-14,204,-14)
LIG(201,-12,203,-14)
LIG(202,-12,204,-14)
LIG(198,-17,204,-17)
LIG(200,-17,200,-10)
LIG(198,-19,198,-17)
LIG(204,-19,198,-19)
LIG(204,-17,204,-19)
LIG(200,-25,199,-24)
LIG(202,-25,200,-25)
FSYM
SYM  #light2
BB(188,-25,194,-11)
TITLE 190 -11  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(189,-24,4,4,r)
VIS 1
PIN(190,-10,0.000,0.000)Y2
LIG(193,-19,193,-24)
LIG(193,-24,192,-25)
LIG(189,-24,189,-19)
LIG(192,-14,192,-17)
LIG(191,-14,194,-14)
LIG(191,-12,193,-14)
LIG(192,-12,194,-14)
LIG(188,-17,194,-17)
LIG(190,-17,190,-10)
LIG(188,-19,188,-17)
LIG(194,-19,188,-19)
LIG(194,-17,194,-19)
LIG(190,-25,189,-24)
LIG(192,-25,190,-25)
FSYM
SYM  #XOR
BB(90,20,110,50)
TITLE 100 18  #XOR
MODEL 6000
PROP                                                                                                                                                                                                           
REC(95,25,10,20,r)
VIS 5
PIN(90,40,0.000,0.000)in1
PIN(90,30,0.000,0.000)in2
PIN(110,30,0.060,0.350)out1
LIG(90,40,95,40)
LIG(90,30,95,30)
LIG(105,30,110,30)
LIG(95,25,95,45)
LIG(95,25,105,25)
LIG(105,25,105,45)
LIG(105,45,95,45)
VLG  module XOR( in1,in2,out1);
VLG   input in1,in2;
VLG   output out1;
VLG   pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG   pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG   pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG   pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG   nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG   nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG   nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG   nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG   not #(34) inverter(w1,in1);
VLG   not #(34) inverter(w6,in2);
VLG   not #(27) inverter(out1,w5);
VLG   pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG   nmos #(30) nmos_in2(w1,vss,in1); //  
VLG   pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG   nmos #(30) nmos_in4(w6,vss,in2); //  
VLG   pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG   nmos #(23) nmos_in6(out1,vss,w5); //  
VLG  endmodule
FSYM
SYM  #light1
BB(178,-25,184,-11)
TITLE 180 -11  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(179,-24,4,4,r)
VIS 1
PIN(180,-10,0.000,0.000)Y3
LIG(183,-19,183,-24)
LIG(183,-24,182,-25)
LIG(179,-24,179,-19)
LIG(182,-14,182,-17)
LIG(181,-14,184,-14)
LIG(181,-12,183,-14)
LIG(182,-12,184,-14)
LIG(178,-17,184,-17)
LIG(180,-17,180,-10)
LIG(178,-19,178,-17)
LIG(184,-19,178,-19)
LIG(184,-17,184,-19)
LIG(180,-25,179,-24)
LIG(182,-25,180,-25)
FSYM
SYM  #button9
BB(1,-84,10,-76)
TITLE 5 -80  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-83,6,6,r)
VIS 1
PIN(10,-80,0.000,0.000)Enable
LIG(9,-80,10,-80)
LIG(1,-76,1,-84)
LIG(9,-76,1,-76)
LIG(9,-84,9,-76)
LIG(1,-84,9,-84)
LIG(2,-77,2,-83)
LIG(8,-77,2,-77)
LIG(8,-83,8,-77)
LIG(2,-83,8,-83)
FSYM
SYM  #enable
BB(135,95,155,125)
TITLE 145 93  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(140,100,10,20,r)
VIS 5
PIN(135,105,0.000,0.000)Input
PIN(135,115,0.000,0.000)En
PIN(155,105,0.060,0.210)Output
LIG(135,105,140,105)
LIG(135,115,140,115)
LIG(150,105,155,105)
LIG(140,100,140,120)
LIG(140,100,150,100)
LIG(150,100,150,120)
LIG(150,120,140,120)
VLG   module enable( Input,En,Output);
VLG    input Input,En;
VLG    output Output;
VLG    pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG    nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG    nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG    pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG    not #(10) inv(w6,En);
VLG    nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG    pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #enable
BB(135,70,155,100)
TITLE 145 68  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(140,75,10,20,r)
VIS 5
PIN(135,80,0.000,0.000)Input
PIN(135,90,0.000,0.000)En
PIN(155,80,0.060,0.210)Output
LIG(135,80,140,80)
LIG(135,90,140,90)
LIG(150,80,155,80)
LIG(140,75,140,95)
LIG(140,75,150,75)
LIG(150,75,150,95)
LIG(150,95,140,95)
VLG   module enable( Input,En,Output);
VLG    input Input,En;
VLG    output Output;
VLG    pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG    nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG    nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG    pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG    not #(10) inv(w6,En);
VLG    nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG    pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #enable
BB(135,45,155,75)
TITLE 145 43  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(140,50,10,20,r)
VIS 5
PIN(135,55,0.000,0.000)Input
PIN(135,65,0.000,0.000)En
PIN(155,55,0.060,0.210)Output
LIG(135,55,140,55)
LIG(135,65,140,65)
LIG(150,55,155,55)
LIG(140,50,140,70)
LIG(140,50,150,50)
LIG(150,50,150,70)
LIG(150,70,140,70)
VLG   module enable( Input,En,Output);
VLG    input Input,En;
VLG    output Output;
VLG    pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG    nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG    nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG    pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG    not #(10) inv(w6,En);
VLG    nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG    pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #enable
BB(135,20,155,50)
TITLE 145 18  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(140,25,10,20,r)
VIS 5
PIN(135,30,0.000,0.000)Input
PIN(135,40,0.000,0.000)En
PIN(155,30,0.060,0.210)Output
LIG(135,30,140,30)
LIG(135,40,140,40)
LIG(150,30,155,30)
LIG(140,25,140,45)
LIG(140,25,150,25)
LIG(150,25,150,45)
LIG(150,45,140,45)
VLG   module enable( Input,En,Output);
VLG    input Input,En;
VLG    output Output;
VLG    pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG    nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG    nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG    pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG    not #(10) inv(w6,En);
VLG    nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG    pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #light4
BB(208,-25,214,-11)
TITLE 210 -11  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(209,-24,4,4,r)
VIS 1
PIN(210,-10,0.000,0.000)Y0
LIG(213,-19,213,-24)
LIG(213,-24,212,-25)
LIG(209,-24,209,-19)
LIG(212,-14,212,-17)
LIG(211,-14,214,-14)
LIG(211,-12,213,-14)
LIG(212,-12,214,-14)
LIG(208,-17,214,-17)
LIG(210,-17,210,-10)
LIG(208,-19,208,-17)
LIG(214,-19,208,-19)
LIG(214,-17,214,-19)
LIG(210,-25,209,-24)
LIG(212,-25,210,-25)
FSYM
SYM  #XOR
BB(90,45,110,75)
TITLE 100 43  #XOR
MODEL 6000
PROP                                                                                                                                                                                                           
REC(95,50,10,20,r)
VIS 5
PIN(90,65,0.000,0.000)in1
PIN(90,55,0.000,0.000)in2
PIN(110,55,0.060,0.350)out1
LIG(90,65,95,65)
LIG(90,55,95,55)
LIG(105,55,110,55)
LIG(95,50,95,70)
LIG(95,50,105,50)
LIG(105,50,105,70)
LIG(105,70,95,70)
VLG  module XOR( in1,in2,out1);
VLG   input in1,in2;
VLG   output out1;
VLG   pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG   pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG   pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG   pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG   nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG   nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG   nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG   nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG   not #(34) inverter(w1,in1);
VLG   not #(34) inverter(w6,in2);
VLG   not #(27) inverter(out1,w5);
VLG   pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG   nmos #(30) nmos_in2(w1,vss,in1); //  
VLG   pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG   nmos #(30) nmos_in4(w6,vss,in2); //  
VLG   pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG   nmos #(23) nmos_in6(out1,vss,w5); //  
VLG  endmodule
FSYM
SYM  #XOR
BB(90,70,110,100)
TITLE 100 68  #XOR
MODEL 6000
PROP                                                                                                                                                                                                           
REC(95,75,10,20,r)
VIS 5
PIN(90,90,0.000,0.000)in1
PIN(90,80,0.000,0.000)in2
PIN(110,80,0.060,0.350)out1
LIG(90,90,95,90)
LIG(90,80,95,80)
LIG(105,80,110,80)
LIG(95,75,95,95)
LIG(95,75,105,75)
LIG(105,75,105,95)
LIG(105,95,95,95)
VLG  module XOR( in1,in2,out1);
VLG   input in1,in2;
VLG   output out1;
VLG   pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG   pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG   pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG   pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG   nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG   nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG   nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG   nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG   not #(34) inverter(w1,in1);
VLG   not #(34) inverter(w6,in2);
VLG   not #(27) inverter(out1,w5);
VLG   pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG   nmos #(30) nmos_in2(w1,vss,in1); //  
VLG   pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG   nmos #(30) nmos_in4(w6,vss,in2); //  
VLG   pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG   nmos #(23) nmos_in6(out1,vss,w5); //  
VLG  endmodule
FSYM
SYM  #XOR
BB(90,95,110,125)
TITLE 100 93  #XOR
MODEL 6000
PROP                                                                                                                                                                                                           
REC(95,100,10,20,r)
VIS 5
PIN(90,115,0.000,0.000)in1
PIN(90,105,0.000,0.000)in2
PIN(110,105,0.060,0.350)out1
LIG(90,115,95,115)
LIG(90,105,95,105)
LIG(105,105,110,105)
LIG(95,100,95,120)
LIG(95,100,105,100)
LIG(105,100,105,120)
LIG(105,120,95,120)
VLG  module XOR( in1,in2,out1);
VLG   input in1,in2;
VLG   output out1;
VLG   pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG   pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG   pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG   pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG   nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG   nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG   nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG   nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG   not #(34) inverter(w1,in1);
VLG   not #(34) inverter(w6,in2);
VLG   not #(27) inverter(out1,w5);
VLG   pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG   nmos #(30) nmos_in2(w1,vss,in1); //  
VLG   pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG   nmos #(30) nmos_in4(w6,vss,in2); //  
VLG   pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG   nmos #(23) nmos_in6(out1,vss,w5); //  
VLG  endmodule
FSYM
CNC(130 40)
CNC(130 65)
CNC(130 90)
CNC(130 40)
LIG(30,5,30,115)
LIG(30,115,90,115)
LIG(65,30,90,30)
LIG(10,-65,65,-65)
LIG(10,-55,60,-55)
LIG(60,-55,60,55)
LIG(60,55,90,55)
LIG(10,-45,55,-45)
LIG(55,-45,55,80)
LIG(55,80,90,80)
LIG(10,-35,50,-35)
LIG(50,-35,50,105)
LIG(50,105,90,105)
LIG(10,-25,45,-25)
LIG(45,-25,45,40)
LIG(45,40,90,40)
LIG(10,-15,40,-15)
LIG(40,-15,40,65)
LIG(40,65,90,65)
LIG(10,-5,35,-5)
LIG(35,-5,35,90)
LIG(35,90,90,90)
LIG(10,5,30,5)
LIG(65,-65,65,30)
LIG(210,105,210,-10)
LIG(180,-10,180,30)
LIG(200,80,200,-10)
LIG(190,55,190,-10)
LIG(130,115,135,115)
LIG(130,40,135,40)
LIG(110,80,135,80)
LIG(110,105,135,105)
LIG(155,30,180,30)
LIG(155,55,190,55)
LIG(155,80,200,80)
LIG(155,105,210,105)
LIG(110,30,135,30)
LIG(130,40,130,-80)
LIG(130,-80,10,-80)
LIG(130,40,130,65)
LIG(130,65,135,65)
LIG(130,65,130,90)
LIG(130,90,135,90)
LIG(130,90,130,115)
LIG(110,55,135,55)
FFIG C:\Users\onyho\Desktop\CSE460 Assignment\4_bit_XOR.sch
