# do my_ram32x4_in_memory_decoders.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:08 on May 11,2024
# vlog -work work my_ram32x4_in_memory_decoders.vo 
# -- Compiling module my_ram32x4_in_memory_decoders
# 
# Top level modules:
# 	my_ram32x4_in_memory_decoders
# End time: 19:23:08 on May 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:08 on May 11,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module my_ram32x4_in_memory_decoders_vlg_vec_tst
# 
# Top level modules:
# 	my_ram32x4_in_memory_decoders_vlg_vec_tst
# End time: 19:23:08 on May 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.my_ram32x4_in_memory_decoders_vlg_vec_tst 
# Start time: 19:23:08 on May 11,2024
# Loading work.my_ram32x4_in_memory_decoders_vlg_vec_tst
# Loading work.my_ram32x4_in_memory_decoders
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# after#25
# ** Note: $finish    : Waveform.vwf.vt(56)
#    Time: 85 ns  Iteration: 0  Instance: /my_ram32x4_in_memory_decoders_vlg_vec_tst
# End time: 19:23:09 on May 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
