{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683495311079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683495311084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 16:35:10 2023 " "Processing started: Sun May 07 16:35:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683495311084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495311084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495311084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683495311575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683495311575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Files/testbench.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319114 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_project.sv(129) " "Verilog HDL information at final_project.sv(129): always construct contains both blocking and non-blocking assignments" {  } { { "Files/final_project.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683495319117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "Files/final_project.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Files/VGA_controller.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "Files/HexDriver.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683495319123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Files/HexDriver.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319124 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RX_UART.sv(32) " "Verilog HDL information at RX_UART.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "UART/RX_UART.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/RX_UART.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683495319126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rx_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/rx_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RX_UART " "Found entity 1: RX_UART" {  } { { "UART/RX_UART.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/RX_UART.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GPS_UART.sv(36) " "Verilog HDL information at GPS_UART.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "UART/GPS_UART.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683495319129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE GPS_UART.sv(4) " "Verilog HDL Declaration information at GPS_UART.sv(4): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "UART/GPS_UART.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683495319129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/gps_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/gps_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPS_UART " "Found entity 1: GPS_UART" {  } { { "UART/GPS_UART.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/gps_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/gps_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gps_toplevel " "Found entity 1: gps_toplevel" {  } { { "UART/gps_toplevel.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/gps_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/img_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/img_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 img_rom " "Found entity 1: img_rom" {  } { { "Files/img_rom.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/img_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/img_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 img_palette " "Found entity 1: img_palette" {  } { { "Files/img_palette.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/img_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/img_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 img_example " "Found entity 1: img_example" {  } { { "Files/img_example.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memory/loc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memory/loc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 loc_ram " "Found entity 1: loc_ram" {  } { { "Files/Memory/loc_ram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/loc_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/hex_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/hex_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_mux " "Found entity 1: hex_mux" {  } { { "Files/hex_mux.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memory/time_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memory/time_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_ram " "Found entity 1: time_ram" {  } { { "Files/Memory/time_ram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/time_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memory/loc_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memory/loc_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 loc_rom " "Found entity 1: loc_rom" {  } { { "Files/Memory/loc_rom.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/loc_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memory/location_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memory/location_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 location_rom " "Found entity 1: location_rom" {  } { { "Files/Memory/location_rom.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/location_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683495319161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683495319236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 final_project.sv(140) " "Verilog HDL assignment warning at final_project.sv(140): truncated value with size 32 to match size of target (12)" {  } { { "Files/final_project.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683495319245 "|final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 final_project.sv(141) " "Verilog HDL assignment warning at final_project.sv(141): truncated value with size 32 to match size of target (12)" {  } { { "Files/final_project.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683495319246 "|final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..4\] final_project.sv(20) " "Output port \"LEDR\[7..4\]\" at final_project.sv(20) has no driver" {  } { { "Files/final_project.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683495319248 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gps_toplevel gps_toplevel:gps " "Elaborating entity \"gps_toplevel\" for hierarchy \"gps_toplevel:gps\"" {  } { { "Files/final_project.sv" "gps" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683495319271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_UART gps_toplevel:gps\|RX_UART:uart_rx_unit " "Elaborating entity \"RX_UART\" for hierarchy \"gps_toplevel:gps\|RX_UART:uart_rx_unit\"" {  } { { "UART/gps_toplevel.sv" "uart_rx_unit" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/gps_toplevel.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683495319277 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "RX_UART.sv(119) " "Verilog HDL unsupported feature error at RX_UART.sv(119): Procedural Continuous Assignment to register is not supported" {  } { { "UART/RX_UART.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/RX_UART.sv" 119 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Analysis & Synthesis" 0 -1 1683495319278 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "gps_toplevel:gps\|RX_UART:uart_rx_unit " "Can't elaborate user hierarchy \"gps_toplevel:gps\|RX_UART:uart_rx_unit\"" {  } { { "UART/gps_toplevel.sv" "uart_rx_unit" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/gps_toplevel.sv" 17 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683495319278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/output_files/Final.map.smsg " "Generated suppressed messages file C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319313 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683495319354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 07 16:35:19 2023 " "Processing ended: Sun May 07 16:35:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683495319354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683495319354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683495319354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319354 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683495319941 ""}
