<!DOCTYPE HTML>
<html lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

  <title>Sathwika Bavikadi</title>
  
  <meta name="author" content="Sathwika Bavikadi">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  
  <link rel="stylesheet" type="text/css" href="stylesheet.css">
	<link rel="icon" href="data:image/svg+xml,<svg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 100 100%22><text y=%22.9em%22 font-size=%2290%22>üåê</text></svg>">
</head>

<body>
  <table style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
    <tr style="padding:0px">
      <td style="padding:0px">
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
          <tr style="padding:0px">
            <td style="padding:2.5%;width:63%;vertical-align:middle">
              <p style="text-align:center">
                <name>Sathwika Bavikadi</name>
<hr>
              </p>
              <p> I am a PhD Candidate, researching in the Hardware Architecture and Artificial Intelligence (HART) lab from the Electrical and Computer Engineering Department at George Mason University, Fairfax, Virginia. I am advised by <a href="http://mason.gmu.edu/~spudukot/"> Dr. Sai Manoj PD</a>, Assistant Professor at GMU, funded by NSF and DARPA. Also, I am working closely with <a href="https://www.rit.edu/directory/axgeec-amlan-ganguly">Dr. Amlan Ganguly</a>, Head
of the Department of Computer Engineering from Rochester Institute of Technology.
</p>
Before joining GMU, I was working as a PD Baseband Developer at Ericsson, Lund, Sweden. I got my Masters degree from Blekinge Institute of Technology (BTH), Sweden in Electrical Engineering emphasising Signal Processing. I did my Bachelors degree at Jawaharlal Nehru Technology University, Hyderabad, India.
              </p>



              <p style="text-align:center">
		<a href="mailto:sbavikad@gmu.edu">Email</a> &nbsp/&nbsp
                <a href="cv/SathwikaBavikadi_CV.pdf">CV</a> &nbsp/&nbsp
                <a href="https://scholar.google.com/citations?user=EjyNQ4wAAAAJ&hl=en">Google Scholar</a> &nbsp/&nbsp
                <a href="https://www.linkedin.com/in/sathwika-bavikadi/">LinkedIn</a> &nbsp/&nbsp
                <a href="https://www.researchgate.net/profile/Sathwika-Bavikadi">ResearchGate</a>
              </p>
            </td>
            <td style="padding:2.5%;width:40%;max-width:40%">
             <img style="width:100%;max-width:100%" alt="profile photo" src="images/SathwikaBavikadi.jpeg" class="hoverZoomLink"></a>
            </td>
          </tr>
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
           



 <tr>
            <td style="padding:20px;width:100%;vertical-align:middle">

        </tbody></table>
	      
	      <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20"><tbody>
  <tr>
    <td>
              <heading>Research Interests</heading>
              <hr>
I am passionate about Research and Development. I'm interested in Machine Learning, Tiny ML, In-Memory Computing, Computer Architecture, High Performance Computing, IoT, Artificial Intelligence and Signal Processing. My current research focus is highlighted as follows:
<ul>
<li> Machine learning on hardware accelerator.
<li> Hardware-software co-design on Processing-in-Memory systems.
<li> Reconfigurable Processor-in-Memory design to handle multiple functionalities of ML algorithms.
<li> Heterogeneous hardware accelerator design for handling humongous computational load.
<li> Online Learning on PIM for Low power IoT applications.
<li> Approximate Computing and Mixed Precision implementation on Deep Neural Networks.
    	</ul>
    </td>
  </tr>

		      </tbody>
  </table>
        <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20"><tbody>
          <tr>
            <td>

<heading>News</heading>
      <hr>
    	<ul>
<li><strong>April 2023 ‚Üí </strong> Served as a reviewer for Integration 2023.</li>
			
<li><strong>Feb 2022 ‚Üí </strong>  Got selected for DATE 2023 Young fellow Program.</li>		
		
<li><strong>Dec 2022 ‚Üí </strong> Served as a reviewer for SUSCOM 2023.</li>

<li><strong>Oct 2022 ‚Üí </strong> <a href="https://patents.google.com/patent/US20220326958A1/en"> Our patent application</a> is published by <a href="https://www.uspto.gov/"> United States Patent and Trademark Office</a>.</li>

<li><strong>Aug 2022 ‚Üí </strong> Served as a reviewer for ICCD 2022.</li>

<li><strong>Feb 2022 ‚Üí </strong>  Got selected for 59th DAC Young fellow Program.</li>

<li><strong>Nov 2021 ‚Üí </strong> Got selected for 58th DAC Young fellow Program.</li>

<li><strong>July 2021 ‚Üí </strong>  Presented my work at ICONS 2021 Doctoral Consortium.</li>

<li><strong>May to August 2021 ‚Üí </strong>  Worked as a Visiting Researcher at University of Southern California (USC) Information Sciences Institute (ISI) under the supervision of <a href="https://www.isi.edu/people/aschmidt/about"> Dr. Andrew Schmidt</a>, Senior Computer Scientist / Research Lead, Computational Systems and Technology at USC-ISI.</li>

<li><strong>Nov 2020 ‚Üí </strong> Attended NeuralIPS 2020 Conference.</li>

<li><strong>Oct 2020- 2021 ‚Üí </strong> Helped the author while writing the book <a href="https://link.springer.com/book/10.1007/978-3-030-96756-7">Machine Learning for Computer Scientists and Data Analysts from an Applied Perspective</a>.</li>

    	</ul>
    </td>
  </tr>

		      </tbody>
  </table>
        <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20"><tbody>
          <tr>
            <td>

<heading>Selected Publications</heading>
<hr>
              </p>
            </td>
          </tr>
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
		

<tr>
      <td width="20%"><img src="images/precision.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9458575">
        <papertitle>FlutPIM: A Look-up Table-based Processing in Memory Architecture with Floating-point computation Support for Deep Learning Applications</papertitle>
      </a>
      <br>
 	Purab Ranjan Sutradhar, <strong>Sathwika Bavikadi</strong>, Mark Indovina, Sai Manoj Pudukotai Dinakarrao, Amlan Ganguly
        <br>
        <strong>Keywords: </strong> Computer architecture, In-Memory Computations, Look-up Table, Parallel processing, Hardware acceleration
        <br>
        <a href="https://www.glsvlsi.org/"><em>Proceedings of the Great Lakes Symposium on VLSI 2023 (GLSVLSI) </em></a>
        <br>     
	<!--  <a href="https://ieeexplore.ieee.org/document/9996719">paper</a> | <a href="data/polar.bib">bibtex</a> -->
        </td>
    </tr>
		
<tr>
      <td width="20%"><img src="images/functions.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9458575">
        <papertitle>Heterogeneous Multi-Functional Look-Up-Table-based Processing-in-Memory Architecture for Deep Learning Acceleration</papertitle>
      </a>
      <br>
 	<strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao      <br>
        <strong>Keywords: </strong> Multi-functional, Look-up-table, Machine Learning, Convolutional Neural Networks, In Memory Computations, Computer architecture, Processing-in-Memory, Hardware acceleration.
        <br>
        <a href="https://www.isqed.org/"><em>The 2023 International Symposium on Quality Electronic Design (ISQED)</em></a>
        <br>
	   
      <!--  <a href="https://ieeexplore.ieee.org/document/9996719">paper</a> | <a href="data/polar.bib">bibtex</a> -->
        </td>
    </tr>
		
		<tr>
      <td width="20%"><img src="images/nn_labled.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9458575">
        <papertitle>Reconfigurable FET Approximate Computing-based Accelerator for Deep Learning Applications</papertitle>
      </a>
      <br>
 	 Raghul Saravanan, <strong>Sathwika Bavikadi</strong>, Sai Manoj Pudukotai Dinakarrao      <br>
        <strong>Keywords: </strong> Reconfigurable FET, Machine Learning, Convolutional Neural Networks, Approximate Computations, Computer architecture, Hardware acceleration.
        <br>
        <a href="https://www.iscas2022.org/iscas-2023"><em>2023 IEEE International Symposium on Circuits and Systems (ISCAS)</em></a>
        <br>
    <!--    <a href="https://ieeexplore.ieee.org/document/9996719">paper</a> | <a href="data/polar.bib">bibtex</a>  -->
        </td>
    </tr>

<tr>
      <td width="20%"><img src="images/precision.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10089735?casa_token=jyRYikoYLRgAAAAA:KK0s2dEWzOGyv97-pXf6tTLEQ2OozF3zSd5ZTf6q24gUc37LJMhtBoK4egt39Ett08lLLXfdPg">
        <papertitle>Coarse-Grained High-Speed Reconfigurable Array-Based Approximate Accelerator for Deep Learning Applications</papertitle>
      </a>
      <br>
 	Katherine Nicole Mercado Rejas, <strong>Sathwika Bavikadi</strong>, Sai Manoj Pudukotai Dinakarrao      <br>
        <strong>Keywords: </strong> Approximate Computing, Machine Learning, Convolutional Neural Networks, Computer architecture, Hardware acceleration.
        <br>
        <a href="https://ciss.jhu.edu/"><em>The 57th Conference on Information Sciences and Systems (CISS)</em></a>
        <br>
	   
      <a href="https://ieeexplore.ieee.org/abstract/document/10089735?casa_token=jyRYikoYLRgAAAAA:KK0s2dEWzOGyv97-pXf6tTLEQ2OozF3zSd5ZTf6q24gUc37LJMhtBoK4egt39Ett08lLLXfdPg">paper</a> | <a href="data/ciss2023.bib">bibtex</a>
        </td>
    </tr>
		
<tr>
      <td width="20%"><img src="images/generalpim.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10076617">
        <papertitle>Accelerating Adversarial Attack using Process-in-Memory Architecture</papertitle>
      </a>
      <br>
 Shiyi Liu,  <strong>Sathwika Bavikadi</strong>, Tanmoy Sen, Haiying Shen, Purab Ranjan Sutradhar, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao and Brian Smith        <br>
        <strong>Keywords: </strong> Adversarial Attacks, Real-time systems, Computer architecture, Processing-in-Memory, Hardware acceleration.
        <br>
        <a href="https://ieee-msn.org/2022/"><em>The 18th International Conference on Mobility, Sensing and Networking (MSN 2022)</em></a>
        <br>
     	<a href="https://ieeexplore.ieee.org/abstract/document/10076617">paper</a> | <a href="data/msn2022.bib">bibtex</a>
        </td>
    </tr>


<tr>
      <td width="20%"><img src="images/gtsrb.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/document/9996719">
        <papertitle>POLAR: Performance-aware On-device Learning Capable Programmable Processing-in-Memory Architecture for Low-Power ML Applications</papertitle>
      </a>
      <br>
 <strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao
        <br>
        <strong>Keywords: </strong> Generative adversarial networks, Real-time systems, Computer architecture, Performance evaluation, Parallel processing, Hardware acceleration
        <br>
        <a href="https://dsd-seaa2022.iuma.ulpgc.es/"><em>Euromicro Conference on Digital System Design 2022</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/document/9996719">paper</a> | <a href="data/polar2022.bib">bibtex</a> 
        </td>
    </tr>



<tr>
      <td width="25%"><img src="images/dt.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9739030">
        <papertitle>A Survey on Machine Learning Accelerators and Evolutionary Hardware Platforms</papertitle>
      </a>
      <br>
 <strong>Sathwika Bavikadi</strong>,  Abhijitt Dhavlle, Amlan Ganguly, Anand Haridass, Hagar Hendy, Cory Merkel, Vijay Janapa Reddi, Purab Ranjan Sutradhar, Arun Joseph, Sai Manoj Pudukotai Dinakarrao
        <br>
        <strong>Keywords: </strong> Field programmable gate arrays , Hardware , Machine learning , Computer architecture , Optimization , Neural networks , Graphics processing units , Machine learning , Artificial intelligence
        <br>
        <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6221038"><em>IEEE Design & Test 2022</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/abstract/document/9739030">paper</a> | <a href="data/dt2022.bib">bibtex</a> 
        </td>
    </tr>


<tr>
      <td width="25%"><img src="images/upim.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9458575">
        <papertitle>uPIM: Performance-aware Online Learning Capable Processing-in-Memory</papertitle>
      </a>
      <br>
 <strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao
        <br>
        <strong>Keywords: </strong> Generative adversarial networks, Real-time systems, Computer architecture, Performance evaluation, Parallel processing, Hardware acceleration
        <br>
        <a href="https://ieeexplore.ieee.org/xpl/conhome/9458399/proceeding"><em>2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/abstract/document/9458575">paper</a> | <a href="data/upim2021.bib">bibtex</a> 
        </td>
    </tr>


<tr>
      <td width="25%"><img src="images/mac.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9380930">
        <papertitle>Look-up-Table based Processing-in-Memory Architecture with Programmable Precision-Scaling for Deep Learning Applications</papertitle>
      </a>
      <br>
Purab Ranjan Sutradhar, <strong>Sathwika Bavikadi</strong>, Mark Connolly, Savan Kumar Prajapati, Mark A Indovina, Sai Manoj Pudukotaidinakarrao, Amlan Ganguly
        <br>
        <strong>Keywords: </strong> Computer architecture, Random access memory, Table lookup, Performance evaluation, Registers, Parallel processing, Optimization
        <br>
        <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=71"><em>IEEE Transactions on Parallel and Distributed Systems 2021 (TPDS)</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/abstract/document/9380930">paper</a> | <a href="data/tpds2021.bib">bibtex</a> | <a href="https://youtu.be/3MEEecp7gww">video</a>
        </td>
    </tr>

<tr>
      <td width="25%"><img src="images/glsvlsi.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://dl.acm.org/doi/abs/10.1145/3386263.3407649">
        <papertitle>A Review of In-Memory Computing Architectures for Machine Learning Applications</papertitle>
      </a>
      <br>
<strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Khaled N Khasawneh, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao,
        <br>
        <strong>Keywords: </strong> Processing in memory, look up table, convolutional neural network, deep neural network,
        <br>
        <a href="https://dl.acm.org/conference/glsvlsi"><em>Proceedings of the 2020 on Great Lakes Symposium on VLSI (GLSVLSI), September 2020</em></a>
        <br>
        <a href="https://dl.acm.org/doi/abs/10.1145/3386263.3407649">paper</a> | <a href="data/glsvlsi2020.bib">bibtex</a> | <a href="https://dl.acm.org/doi/abs/10.1145/3386263.3407649#sec-supp">video</a>
        </td>
    </tr>	
				
<tr>
      <td width="25%"><img src="images/tpds.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9146670">
        <papertitle>pPIM: A Programmable Processor-in-Memory Architecture With Precision-Scaling for Deep Learning</papertitle>
      </a>
      <br>
      Purab Ranjan Sutradhar, Mark Connolly, <strong>Sathwika Bavikadi</strong>, Sai Manoj Pudukotai Dinakarrao, Mark A. Indovina, Amlan Ganguly
        <br>
        <strong>Keywords: </strong> Processing in memory, look up table, convolutional neural network,deep neural network,DRAM
        <br>
        <a href="https://www.computer.org/csdl/journal/ca"><em>IEEE Computer Architecture Letters (CAL), July 2020</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/abstract/document/9146670">paper</a> | <a href="data/ppim2020.bib">bibtex</a> | <a href="https://youtu.be/3MEEecp7gww">video</a>
        </td>
    </tr>	

<table width="100%" align="left" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td>
    	<heading>Teaching</heading>
      <hr>
    	<ul>
<li> Served as a TA for undergrad level courses like Digital Electronics, Electric Circuit Analysis, Computer Networking Protocols, FPGA and ASIC Design with VHDL.

<li> Served as a TA for graduate level courses like Learning from Data, Big Data Technologies, Computer Architecture, Digital System Design with VHDL and VLSI Design for ASICs.
        <!-- <li><strong>Spring 2022 ‚Üí </strong> ECE 448 FPGA and ASIC Design with VHDL, ECE 681 VLSI Design for ASICs...-->
        <!--<li><strong>Fall 2021  ‚Üí </strong> ECE 545 Digital System Design with VHDL, ECE 527 Learning from Data, ECE 448 FPGA and ASIC Design with VHDL...-->
        <!--<li><strong>Spring 2021 ‚Üí </strong> ECE 285 Electric Circuit Analysis, ECE 301 Digital Electronics, ECE 448 FPGA and ASIC Design with VHDL...-->
        <!--<li><strong>Fall 2020  ‚Üí </strong> ECE 465  Computer Networking Protocols, ECE 590 Big Data Technologies, ECE 511 Computer Architecture, ECE 301 Digital Electronics...-->
        <!--<li><strong>Spring 2020 ‚Üí </strong> ECE 301 Digital Electronics...-->
    	</ul>
    </td>
  </tr>
  </table>
          
          

          
        </tbody></table>

				
        <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20"><tbody>
          <tr>
            <td>					
					
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
          <tr>
            <td style="padding:0px">
              <br>
              <p style="text-align:right;font-size:small;">
                <!--Design and <a href="https://github.com/jonbarron/jonbarron_website">source code</a> inspiration.-->
              </p>
            </td>
          </tr>
        </tbody></table>
      </td>
    </tr>
  </table>
</body>

</html>
