;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit top : 
  module extend : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr12 : UInt<12>, flip instr20 : UInt<20>, flip immSrc : UInt<2>, extImm : SInt<32>}
    
    wire extendMessage : {instr12 : UInt<12>, instr20 : UInt<20>, immsrc : UInt<2>, extImm : SInt<32>} @[riscvSingle.scala 152:29]
    node _T_15 = eq(io.immSrc, UInt<1>("h00")) @[riscvSingle.scala 154:20]
    when _T_15 : @[riscvSingle.scala 154:28]
      node _T_16 = asSInt(io.instr12) @[riscvSingle.scala 155:33]
      io.extImm <= _T_16 @[riscvSingle.scala 155:19]
      skip @[riscvSingle.scala 154:28]
    else : @[riscvSingle.scala 156:34]
      node _T_18 = eq(io.immSrc, UInt<1>("h01")) @[riscvSingle.scala 156:26]
      when _T_18 : @[riscvSingle.scala 156:34]
        node _T_20 = cat(io.instr12, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_21 = asSInt(_T_20) @[riscvSingle.scala 157:50]
        io.extImm <= _T_21 @[riscvSingle.scala 157:19]
        skip @[riscvSingle.scala 156:34]
      else : @[riscvSingle.scala 158:34]
        node _T_23 = eq(io.immSrc, UInt<2>("h02")) @[riscvSingle.scala 158:26]
        when _T_23 : @[riscvSingle.scala 158:34]
          node _T_25 = cat(io.instr20, UInt<1>("h00")) @[Cat.scala 30:58]
          node _T_26 = asSInt(_T_25) @[riscvSingle.scala 159:50]
          io.extImm <= _T_26 @[riscvSingle.scala 159:19]
          skip @[riscvSingle.scala 158:34]
        else : @[riscvSingle.scala 160:17]
          io.extImm <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 161:19]
          skip @[riscvSingle.scala 160:17]
    extendMessage.instr12 <= io.instr12 @[riscvSingle.scala 163:27]
    extendMessage.instr20 <= io.instr20 @[riscvSingle.scala 164:27]
    extendMessage.immsrc <= io.immSrc @[riscvSingle.scala 165:26]
    extendMessage.extImm <= io.extImm @[riscvSingle.scala 166:26]
    node _T_28 = bits(reset, 0, 0) @[riscvSingle.scala 167:11]
    node _T_30 = eq(_T_28, UInt<1>("h00")) @[riscvSingle.scala 167:11]
    when _T_30 : @[riscvSingle.scala 167:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|extend Module:\n|  instr12     : b%b\n|  instr20     : b%b\n|  immsrc      : b%b\n|  extImm      : 0x%x\n|___________________________\n", extendMessage.instr12, extendMessage.instr20, extendMessage.immsrc, extendMessage.extImm) @[riscvSingle.scala 167:11]
      skip @[riscvSingle.scala 167:11]
    
  module regfile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip regWriteEnable : UInt<1>, flip regWriteAddress : UInt<5>, flip regWriteData : SInt<32>, flip r31 : UInt<32>, flip regReadAddress1 : UInt<5>, flip regReadAddress2 : UInt<5>, regReadData1 : SInt<32>, regReadData2 : SInt<32>}
    
    cmem rf : SInt<32>[32] @[riscvSingle.scala 625:17]
    wire regfileMessage : {regWriteEnable : UInt<1>, regReadAddress1 : UInt<5>, regReadAddress2 : UInt<5>, regWriteAddress : UInt<5>, regWriteData : SInt<32>, r31 : UInt<32>, regReadData1 : SInt<32>, regReadData2 : SInt<32>} @[riscvSingle.scala 626:30]
    node _T_24 = not(io.regWriteEnable) @[riscvSingle.scala 628:28]
    node _T_26 = eq(_T_24, UInt<1>("h00")) @[riscvSingle.scala 628:28]
    node _T_28 = eq(io.regWriteAddress, UInt<1>("h00")) @[riscvSingle.scala 628:57]
    node _T_30 = eq(_T_28, UInt<1>("h00")) @[riscvSingle.scala 628:36]
    node _T_31 = and(_T_26, _T_30) @[riscvSingle.scala 628:33]
    when _T_31 : @[riscvSingle.scala 628:66]
      infer mport _T_32 = rf[io.regWriteAddress], clock @[riscvSingle.scala 629:11]
      _T_32 <= io.regWriteData @[riscvSingle.scala 629:32]
      skip @[riscvSingle.scala 628:66]
    else : @[riscvSingle.scala 630:17]
      infer mport _T_34 = rf[UInt<1>("h00")], clock @[riscvSingle.scala 631:11]
      _T_34 <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 631:17]
      skip @[riscvSingle.scala 630:17]
    node _T_37 = eq(io.regReadAddress1, UInt<5>("h01f")) @[riscvSingle.scala 634:48]
    node _T_38 = bits(io.r31, 4, 0) @[riscvSingle.scala 634:61]
    infer mport _T_39 = rf[_T_38], clock @[riscvSingle.scala 634:61]
    infer mport _T_40 = rf[io.regReadAddress1], clock @[riscvSingle.scala 634:73]
    node _T_41 = mux(_T_37, _T_39, _T_40) @[riscvSingle.scala 634:27]
    io.regReadData1 <= _T_41 @[riscvSingle.scala 634:21]
    node _T_43 = eq(io.regReadAddress2, UInt<5>("h01f")) @[riscvSingle.scala 635:48]
    node _T_44 = bits(io.r31, 4, 0) @[riscvSingle.scala 635:61]
    infer mport _T_45 = rf[_T_44], clock @[riscvSingle.scala 635:61]
    infer mport _T_46 = rf[io.regReadAddress2], clock @[riscvSingle.scala 635:73]
    node _T_47 = mux(_T_43, _T_45, _T_46) @[riscvSingle.scala 635:27]
    io.regReadData2 <= _T_47 @[riscvSingle.scala 635:21]
    regfileMessage.regWriteData <= io.regWriteData @[riscvSingle.scala 637:33]
    regfileMessage.regWriteEnable <= io.regWriteEnable @[riscvSingle.scala 638:35]
    regfileMessage.regWriteAddress <= io.regWriteAddress @[riscvSingle.scala 639:36]
    regfileMessage.regReadData1 <= io.regReadData1 @[riscvSingle.scala 640:33]
    regfileMessage.regReadData2 <= io.regReadData2 @[riscvSingle.scala 641:33]
    regfileMessage.regReadAddress1 <= io.regReadAddress1 @[riscvSingle.scala 642:36]
    regfileMessage.regReadAddress2 <= io.regReadAddress2 @[riscvSingle.scala 643:36]
    regfileMessage.r31 <= io.r31 @[riscvSingle.scala 644:24]
    node _T_48 = bits(reset, 0, 0) @[riscvSingle.scala 645:11]
    node _T_50 = eq(_T_48, UInt<1>("h00")) @[riscvSingle.scala 645:11]
    when _T_50 : @[riscvSingle.scala 645:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|regfile Module:\n|  regWriteEnable  : b%b\n|  regReadAddress1 : b%b\n|  regReadAddress2 : b%b\n|  regWriteAddress : b%b\n|  regWriteData    : 0x%x\n|  r31             : 0x%x\n|  regReadData1    : 0x%x\n|  regReadData2    : 0x%x\n|___________________________\n", regfileMessage.regWriteEnable, regfileMessage.regReadAddress1, regfileMessage.regReadAddress2, regfileMessage.regWriteAddress, regfileMessage.regWriteData, regfileMessage.r31, regfileMessage.regReadData1, regfileMessage.regReadData2) @[riscvSingle.scala 645:11]
      skip @[riscvSingle.scala 645:11]
    node _T_51 = bits(reset, 0, 0) @[riscvSingle.scala 648:11]
    node _T_53 = eq(_T_51, UInt<1>("h00")) @[riscvSingle.scala 648:11]
    when _T_53 : @[riscvSingle.scala 648:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n") @[riscvSingle.scala 648:11]
      skip @[riscvSingle.scala 648:11]
    wire _T_55 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_57 = rf[UInt<1>("h00")], clock @[riscvSingle.scala 651:21]
    _T_55 <= _T_57 @[riscvSingle.scala 651:16]
    node _T_58 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_60 = eq(_T_58, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_60 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(0) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_61 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_63 = eq(_T_61, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_63 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_55) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_65 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_67 = rf[UInt<1>("h01")], clock @[riscvSingle.scala 651:21]
    _T_65 <= _T_67 @[riscvSingle.scala 651:16]
    node _T_68 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_70 = eq(_T_68, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_70 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(1) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_71 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_73 = eq(_T_71, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_73 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_65) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_75 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_77 = rf[UInt<2>("h02")], clock @[riscvSingle.scala 651:21]
    _T_75 <= _T_77 @[riscvSingle.scala 651:16]
    node _T_78 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_80 = eq(_T_78, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_80 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(2) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_81 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_83 = eq(_T_81, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_83 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_75) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_85 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_87 = rf[UInt<2>("h03")], clock @[riscvSingle.scala 651:21]
    _T_85 <= _T_87 @[riscvSingle.scala 651:16]
    node _T_88 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_90 = eq(_T_88, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_90 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(3) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_91 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_93 = eq(_T_91, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_93 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_85) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_95 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_97 = rf[UInt<3>("h04")], clock @[riscvSingle.scala 651:21]
    _T_95 <= _T_97 @[riscvSingle.scala 651:16]
    node _T_98 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_100 = eq(_T_98, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_100 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(4) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_101 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_103 = eq(_T_101, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_103 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_95) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_105 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_107 = rf[UInt<3>("h05")], clock @[riscvSingle.scala 651:21]
    _T_105 <= _T_107 @[riscvSingle.scala 651:16]
    node _T_108 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_110 = eq(_T_108, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_110 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(5) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_111 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_113 = eq(_T_111, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_113 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_105) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_115 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_117 = rf[UInt<3>("h06")], clock @[riscvSingle.scala 651:21]
    _T_115 <= _T_117 @[riscvSingle.scala 651:16]
    node _T_118 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_120 = eq(_T_118, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_120 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(6) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_121 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_123 = eq(_T_121, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_123 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_115) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_125 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_127 = rf[UInt<3>("h07")], clock @[riscvSingle.scala 651:21]
    _T_125 <= _T_127 @[riscvSingle.scala 651:16]
    node _T_128 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_130 = eq(_T_128, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_130 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(7) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_131 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_133 = eq(_T_131, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_133 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_125) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_135 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_137 = rf[UInt<4>("h08")], clock @[riscvSingle.scala 651:21]
    _T_135 <= _T_137 @[riscvSingle.scala 651:16]
    node _T_138 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_140 = eq(_T_138, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_140 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(8) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_141 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_143 = eq(_T_141, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_143 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_135) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_145 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_147 = rf[UInt<4>("h09")], clock @[riscvSingle.scala 651:21]
    _T_145 <= _T_147 @[riscvSingle.scala 651:16]
    node _T_148 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_150 = eq(_T_148, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_150 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(9) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_151 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_153 = eq(_T_151, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_153 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_145) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_155 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_157 = rf[UInt<4>("h0a")], clock @[riscvSingle.scala 651:21]
    _T_155 <= _T_157 @[riscvSingle.scala 651:16]
    node _T_158 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_160 = eq(_T_158, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_160 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(10) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_161 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_163 = eq(_T_161, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_163 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_155) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_165 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_167 = rf[UInt<4>("h0b")], clock @[riscvSingle.scala 651:21]
    _T_165 <= _T_167 @[riscvSingle.scala 651:16]
    node _T_168 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_170 = eq(_T_168, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_170 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(11) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_171 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_173 = eq(_T_171, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_173 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_165) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_175 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_177 = rf[UInt<4>("h0c")], clock @[riscvSingle.scala 651:21]
    _T_175 <= _T_177 @[riscvSingle.scala 651:16]
    node _T_178 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_180 = eq(_T_178, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_180 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(12) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_181 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_183 = eq(_T_181, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_183 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_175) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_185 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_187 = rf[UInt<4>("h0d")], clock @[riscvSingle.scala 651:21]
    _T_185 <= _T_187 @[riscvSingle.scala 651:16]
    node _T_188 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_190 = eq(_T_188, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_190 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(13) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_191 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_193 = eq(_T_191, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_193 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_185) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_195 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_197 = rf[UInt<4>("h0e")], clock @[riscvSingle.scala 651:21]
    _T_195 <= _T_197 @[riscvSingle.scala 651:16]
    node _T_198 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_200 = eq(_T_198, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_200 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(14) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_201 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_203 = eq(_T_201, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_203 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_195) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_205 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_207 = rf[UInt<4>("h0f")], clock @[riscvSingle.scala 651:21]
    _T_205 <= _T_207 @[riscvSingle.scala 651:16]
    node _T_208 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_210 = eq(_T_208, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_210 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(15) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_211 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_213 = eq(_T_211, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_213 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_205) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_215 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_217 = rf[UInt<5>("h010")], clock @[riscvSingle.scala 651:21]
    _T_215 <= _T_217 @[riscvSingle.scala 651:16]
    node _T_218 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_220 = eq(_T_218, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_220 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(16) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_221 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_223 = eq(_T_221, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_223 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_215) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_225 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_227 = rf[UInt<5>("h011")], clock @[riscvSingle.scala 651:21]
    _T_225 <= _T_227 @[riscvSingle.scala 651:16]
    node _T_228 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_230 = eq(_T_228, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_230 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(17) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_231 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_233 = eq(_T_231, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_233 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_225) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_235 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_237 = rf[UInt<5>("h012")], clock @[riscvSingle.scala 651:21]
    _T_235 <= _T_237 @[riscvSingle.scala 651:16]
    node _T_238 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_240 = eq(_T_238, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_240 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(18) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_241 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_243 = eq(_T_241, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_243 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_235) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_245 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_247 = rf[UInt<5>("h013")], clock @[riscvSingle.scala 651:21]
    _T_245 <= _T_247 @[riscvSingle.scala 651:16]
    node _T_248 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_250 = eq(_T_248, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_250 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(19) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_251 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_253 = eq(_T_251, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_253 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_245) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_255 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_257 = rf[UInt<5>("h014")], clock @[riscvSingle.scala 651:21]
    _T_255 <= _T_257 @[riscvSingle.scala 651:16]
    node _T_258 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_260 = eq(_T_258, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_260 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(20) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_261 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_263 = eq(_T_261, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_263 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_255) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_265 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_267 = rf[UInt<5>("h015")], clock @[riscvSingle.scala 651:21]
    _T_265 <= _T_267 @[riscvSingle.scala 651:16]
    node _T_268 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_270 = eq(_T_268, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_270 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(21) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_271 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_273 = eq(_T_271, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_273 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_265) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_275 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_277 = rf[UInt<5>("h016")], clock @[riscvSingle.scala 651:21]
    _T_275 <= _T_277 @[riscvSingle.scala 651:16]
    node _T_278 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_280 = eq(_T_278, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_280 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(22) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_281 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_283 = eq(_T_281, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_283 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_275) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_285 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_287 = rf[UInt<5>("h017")], clock @[riscvSingle.scala 651:21]
    _T_285 <= _T_287 @[riscvSingle.scala 651:16]
    node _T_288 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_290 = eq(_T_288, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_290 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(23) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_291 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_293 = eq(_T_291, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_293 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_285) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_295 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_297 = rf[UInt<5>("h018")], clock @[riscvSingle.scala 651:21]
    _T_295 <= _T_297 @[riscvSingle.scala 651:16]
    node _T_298 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_300 = eq(_T_298, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_300 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(24) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_301 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_303 = eq(_T_301, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_303 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_295) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_305 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_307 = rf[UInt<5>("h019")], clock @[riscvSingle.scala 651:21]
    _T_305 <= _T_307 @[riscvSingle.scala 651:16]
    node _T_308 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_310 = eq(_T_308, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_310 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(25) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_311 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_313 = eq(_T_311, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_313 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_305) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_315 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_317 = rf[UInt<5>("h01a")], clock @[riscvSingle.scala 651:21]
    _T_315 <= _T_317 @[riscvSingle.scala 651:16]
    node _T_318 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_320 = eq(_T_318, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_320 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(26) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_321 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_323 = eq(_T_321, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_323 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_315) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_325 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_327 = rf[UInt<5>("h01b")], clock @[riscvSingle.scala 651:21]
    _T_325 <= _T_327 @[riscvSingle.scala 651:16]
    node _T_328 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_330 = eq(_T_328, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_330 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(27) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_331 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_333 = eq(_T_331, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_333 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_325) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_335 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_337 = rf[UInt<5>("h01c")], clock @[riscvSingle.scala 651:21]
    _T_335 <= _T_337 @[riscvSingle.scala 651:16]
    node _T_338 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_340 = eq(_T_338, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_340 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(28) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_341 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_343 = eq(_T_341, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_343 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_335) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_345 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_347 = rf[UInt<5>("h01d")], clock @[riscvSingle.scala 651:21]
    _T_345 <= _T_347 @[riscvSingle.scala 651:16]
    node _T_348 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_350 = eq(_T_348, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_350 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(29) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_351 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_353 = eq(_T_351, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_353 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_345) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_355 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_357 = rf[UInt<5>("h01e")], clock @[riscvSingle.scala 651:21]
    _T_355 <= _T_357 @[riscvSingle.scala 651:16]
    node _T_358 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_360 = eq(_T_358, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_360 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(30) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_361 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_363 = eq(_T_361, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_363 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_355) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    wire _T_365 : SInt<32> @[riscvSingle.scala 650:26]
    infer mport _T_367 = rf[UInt<5>("h01f")], clock @[riscvSingle.scala 651:21]
    _T_365 <= _T_367 @[riscvSingle.scala 651:16]
    node _T_368 = bits(reset, 0, 0) @[riscvSingle.scala 652:15]
    node _T_370 = eq(_T_368, UInt<1>("h00")) @[riscvSingle.scala 652:15]
    when _T_370 : @[riscvSingle.scala 652:15]
      printf(clock, UInt<1>(1), "| rf(31) = ") @[riscvSingle.scala 652:15]
      skip @[riscvSingle.scala 652:15]
    node _T_371 = bits(reset, 0, 0) @[riscvSingle.scala 653:15]
    node _T_373 = eq(_T_371, UInt<1>("h00")) @[riscvSingle.scala 653:15]
    when _T_373 : @[riscvSingle.scala 653:15]
      printf(clock, UInt<1>(1), "%d\n", _T_365) @[riscvSingle.scala 653:15]
      skip @[riscvSingle.scala 653:15]
    node _T_374 = bits(reset, 0, 0) @[riscvSingle.scala 655:11]
    node _T_376 = eq(_T_374, UInt<1>("h00")) @[riscvSingle.scala 655:11]
    when _T_376 : @[riscvSingle.scala 655:11]
      printf(clock, UInt<1>(1), "|___________________________\n") @[riscvSingle.scala 655:11]
      skip @[riscvSingle.scala 655:11]
    
  module extend_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr12 : UInt<12>, flip instr20 : UInt<20>, flip immSrc : UInt<2>, extImm : SInt<32>}
    
    wire extendMessage : {instr12 : UInt<12>, instr20 : UInt<20>, immsrc : UInt<2>, extImm : SInt<32>} @[riscvSingle.scala 152:29]
    node _T_15 = eq(io.immSrc, UInt<1>("h00")) @[riscvSingle.scala 154:20]
    when _T_15 : @[riscvSingle.scala 154:28]
      node _T_16 = asSInt(io.instr12) @[riscvSingle.scala 155:33]
      io.extImm <= _T_16 @[riscvSingle.scala 155:19]
      skip @[riscvSingle.scala 154:28]
    else : @[riscvSingle.scala 156:34]
      node _T_18 = eq(io.immSrc, UInt<1>("h01")) @[riscvSingle.scala 156:26]
      when _T_18 : @[riscvSingle.scala 156:34]
        node _T_20 = cat(io.instr12, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_21 = asSInt(_T_20) @[riscvSingle.scala 157:50]
        io.extImm <= _T_21 @[riscvSingle.scala 157:19]
        skip @[riscvSingle.scala 156:34]
      else : @[riscvSingle.scala 158:34]
        node _T_23 = eq(io.immSrc, UInt<2>("h02")) @[riscvSingle.scala 158:26]
        when _T_23 : @[riscvSingle.scala 158:34]
          node _T_25 = cat(io.instr20, UInt<1>("h00")) @[Cat.scala 30:58]
          node _T_26 = asSInt(_T_25) @[riscvSingle.scala 159:50]
          io.extImm <= _T_26 @[riscvSingle.scala 159:19]
          skip @[riscvSingle.scala 158:34]
        else : @[riscvSingle.scala 160:17]
          io.extImm <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 161:19]
          skip @[riscvSingle.scala 160:17]
    extendMessage.instr12 <= io.instr12 @[riscvSingle.scala 163:27]
    extendMessage.instr20 <= io.instr20 @[riscvSingle.scala 164:27]
    extendMessage.immsrc <= io.immSrc @[riscvSingle.scala 165:26]
    extendMessage.extImm <= io.extImm @[riscvSingle.scala 166:26]
    node _T_28 = bits(reset, 0, 0) @[riscvSingle.scala 167:11]
    node _T_30 = eq(_T_28, UInt<1>("h00")) @[riscvSingle.scala 167:11]
    when _T_30 : @[riscvSingle.scala 167:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|extend Module:\n|  instr12     : b%b\n|  instr20     : b%b\n|  immsrc      : b%b\n|  extImm      : 0x%x\n|___________________________\n", extendMessage.instr12, extendMessage.instr20, extendMessage.immsrc, extendMessage.extImm) @[riscvSingle.scala 167:11]
      skip @[riscvSingle.scala 167:11]
    
  module alu : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<32>, flip b : SInt<32>, flip aluControl : UInt<4>, flip imm : UInt<1>, out : SInt<32>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>}
    
    wire aluMessage : {a : SInt<32>, b : SInt<32>, sum : SInt<32>, out : SInt<32>, aluControl : UInt<4>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>} @[riscvSingle.scala 696:26]
    wire sum : SInt<32> @[riscvSingle.scala 697:19]
    node _T_23 = add(io.a, io.b) @[riscvSingle.scala 699:17]
    node _T_24 = tail(_T_23, 1) @[riscvSingle.scala 699:17]
    node _T_25 = asSInt(_T_24) @[riscvSingle.scala 699:17]
    sum <= _T_25 @[riscvSingle.scala 699:9]
    node _T_27 = eq(io.aluControl, UInt<1>("h00")) @[riscvSingle.scala 701:25]
    when _T_27 : @[riscvSingle.scala 701:34]
      node _T_28 = and(io.a, io.b) @[riscvSingle.scala 702:24]
      node _T_29 = asSInt(_T_28) @[riscvSingle.scala 702:24]
      io.out <= _T_29 @[riscvSingle.scala 702:16]
      skip @[riscvSingle.scala 701:34]
    else : @[riscvSingle.scala 703:40]
      node _T_31 = eq(io.aluControl, UInt<1>("h01")) @[riscvSingle.scala 703:31]
      when _T_31 : @[riscvSingle.scala 703:40]
        node _T_32 = or(io.a, io.b) @[riscvSingle.scala 704:24]
        node _T_33 = asSInt(_T_32) @[riscvSingle.scala 704:24]
        io.out <= _T_33 @[riscvSingle.scala 704:16]
        skip @[riscvSingle.scala 703:40]
      else : @[riscvSingle.scala 705:40]
        node _T_35 = eq(io.aluControl, UInt<2>("h02")) @[riscvSingle.scala 705:31]
        when _T_35 : @[riscvSingle.scala 705:40]
          node _T_36 = add(io.a, io.b) @[riscvSingle.scala 706:24]
          node _T_37 = tail(_T_36, 1) @[riscvSingle.scala 706:24]
          node _T_38 = asSInt(_T_37) @[riscvSingle.scala 706:24]
          io.out <= _T_38 @[riscvSingle.scala 706:16]
          skip @[riscvSingle.scala 705:40]
        else : @[riscvSingle.scala 707:40]
          node _T_40 = eq(io.aluControl, UInt<2>("h03")) @[riscvSingle.scala 707:31]
          when _T_40 : @[riscvSingle.scala 707:40]
            node _T_41 = bits(io.b, 11, 0) @[riscvSingle.scala 708:31]
            node _T_42 = dshl(io.a, _T_41) @[riscvSingle.scala 708:24]
            io.out <= _T_42 @[riscvSingle.scala 708:16]
            skip @[riscvSingle.scala 707:40]
          else : @[riscvSingle.scala 709:40]
            node _T_44 = eq(io.aluControl, UInt<3>("h04")) @[riscvSingle.scala 709:31]
            when _T_44 : @[riscvSingle.scala 709:40]
              node _T_45 = bits(io.b, 11, 0) @[riscvSingle.scala 710:31]
              node _T_46 = dshr(io.a, _T_45) @[riscvSingle.scala 710:24]
              io.out <= _T_46 @[riscvSingle.scala 710:16]
              skip @[riscvSingle.scala 709:40]
            else : @[riscvSingle.scala 711:38]
              node _T_48 = eq(io.aluControl, UInt<3>("h05")) @[riscvSingle.scala 711:30]
              when _T_48 : @[riscvSingle.scala 711:38]
                node _T_49 = asUInt(io.a) @[riscvSingle.scala 712:19]
                node _T_50 = asUInt(io.b) @[riscvSingle.scala 712:33]
                node _T_51 = lt(_T_49, _T_50) @[riscvSingle.scala 712:26]
                when _T_51 : @[riscvSingle.scala 712:40]
                  io.out <= asSInt(UInt<2>("h01")) @[riscvSingle.scala 713:20]
                  skip @[riscvSingle.scala 712:40]
                else : @[riscvSingle.scala 714:20]
                  io.out <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 715:20]
                  skip @[riscvSingle.scala 714:20]
                skip @[riscvSingle.scala 711:38]
              else : @[riscvSingle.scala 717:40]
                node _T_55 = eq(io.aluControl, UInt<3>("h06")) @[riscvSingle.scala 717:31]
                when _T_55 : @[riscvSingle.scala 717:40]
                  node _T_56 = xor(io.a, io.b) @[riscvSingle.scala 718:24]
                  node _T_57 = asSInt(_T_56) @[riscvSingle.scala 718:24]
                  io.out <= _T_57 @[riscvSingle.scala 718:16]
                  skip @[riscvSingle.scala 717:40]
                else : @[riscvSingle.scala 719:40]
                  node _T_59 = eq(io.aluControl, UInt<3>("h07")) @[riscvSingle.scala 719:31]
                  when _T_59 : @[riscvSingle.scala 719:40]
                    node _T_60 = bits(io.b, 11, 0) @[riscvSingle.scala 720:31]
                    node _T_61 = dshr(io.a, _T_60) @[riscvSingle.scala 720:24]
                    io.out <= _T_61 @[riscvSingle.scala 720:16]
                    skip @[riscvSingle.scala 719:40]
                  else : @[riscvSingle.scala 721:39]
                    node _T_63 = eq(io.aluControl, UInt<4>("h08")) @[riscvSingle.scala 721:30]
                    when _T_63 : @[riscvSingle.scala 721:39]
                      node _T_64 = mul(io.a, io.b) @[riscvSingle.scala 722:24]
                      io.out <= _T_64 @[riscvSingle.scala 722:16]
                      skip @[riscvSingle.scala 721:39]
                    else : @[riscvSingle.scala 723:39]
                      node _T_66 = eq(io.aluControl, UInt<4>("h09")) @[riscvSingle.scala 723:30]
                      when _T_66 : @[riscvSingle.scala 723:39]
                        node _T_67 = lt(io.a, io.b) @[riscvSingle.scala 724:19]
                        when _T_67 : @[riscvSingle.scala 724:26]
                          io.out <= asSInt(UInt<2>("h01")) @[riscvSingle.scala 725:20]
                          skip @[riscvSingle.scala 724:26]
                        else : @[riscvSingle.scala 726:20]
                          io.out <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 727:20]
                          skip @[riscvSingle.scala 726:20]
                        skip @[riscvSingle.scala 723:39]
                      else : @[riscvSingle.scala 729:39]
                        node _T_71 = eq(io.aluControl, UInt<4>("h0a")) @[riscvSingle.scala 729:30]
                        when _T_71 : @[riscvSingle.scala 729:39]
                          node _T_72 = div(io.a, io.b) @[riscvSingle.scala 730:24]
                          io.out <= _T_72 @[riscvSingle.scala 730:16]
                          skip @[riscvSingle.scala 729:39]
                        else : @[riscvSingle.scala 731:39]
                          node _T_74 = eq(io.aluControl, UInt<4>("h0c")) @[riscvSingle.scala 731:30]
                          when _T_74 : @[riscvSingle.scala 731:39]
                            node _T_75 = sub(io.a, io.b) @[riscvSingle.scala 732:24]
                            node _T_76 = tail(_T_75, 1) @[riscvSingle.scala 732:24]
                            node _T_77 = asSInt(_T_76) @[riscvSingle.scala 732:24]
                            io.out <= _T_77 @[riscvSingle.scala 732:16]
                            skip @[riscvSingle.scala 731:39]
                          else : @[riscvSingle.scala 733:17]
                            io.out <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 734:16]
                            skip @[riscvSingle.scala 733:17]
    node _T_80 = eq(sum, asSInt(UInt<1>("h00"))) @[riscvSingle.scala 738:28]
    node _T_83 = mux(_T_80, UInt<1>("h01"), UInt<1>("h00")) @[riscvSingle.scala 738:23]
    io.zeroFlag <= _T_83 @[riscvSingle.scala 738:17]
    node _T_84 = lt(io.a, io.b) @[riscvSingle.scala 740:30]
    io.lessThanFlag <= _T_84 @[riscvSingle.scala 740:21]
    node _T_85 = gt(io.a, io.b) @[riscvSingle.scala 741:33]
    io.greaterThanFlag <= _T_85 @[riscvSingle.scala 741:24]
    aluMessage.a <= io.a @[riscvSingle.scala 743:18]
    aluMessage.b <= io.b @[riscvSingle.scala 744:18]
    aluMessage.sum <= sum @[riscvSingle.scala 745:20]
    aluMessage.out <= io.out @[riscvSingle.scala 746:20]
    aluMessage.aluControl <= io.aluControl @[riscvSingle.scala 747:27]
    aluMessage.zeroFlag <= io.zeroFlag @[riscvSingle.scala 748:25]
    aluMessage.lessThanFlag <= io.lessThanFlag @[riscvSingle.scala 749:29]
    aluMessage.greaterThanFlag <= io.greaterThanFlag @[riscvSingle.scala 750:32]
    node _T_86 = bits(reset, 0, 0) @[riscvSingle.scala 751:11]
    node _T_88 = eq(_T_86, UInt<1>("h00")) @[riscvSingle.scala 751:11]
    when _T_88 : @[riscvSingle.scala 751:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|alu Module:\n|  a               : 0x%x\n|  b               : 0x%x\n|  sum             : 0x%x\n|  out             : 0x%x\n|  aluControl      : b%b\n|  zeroFlag        : b%b\n|  lessThanFlag    : b%b\n|  greaterThanFlag : b%b\n|___________________________\n", aluMessage.a, aluMessage.b, aluMessage.sum, aluMessage.out, aluMessage.aluControl, aluMessage.zeroFlag, aluMessage.lessThanFlag, aluMessage.greaterThanFlag) @[riscvSingle.scala 751:11]
      skip @[riscvSingle.scala 751:11]
    
  module datapath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip regSrc : UInt<3>, flip regWriteEnable : UInt<1>, flip immSrc : UInt<2>, flip aluSrc : UInt<1>, flip pcSrc : UInt<1>, flip aluControl : UInt<4>, flip memToReg : UInt<1>, flip instr : UInt<32>, flip memReadData : SInt<32>, flip branchSrc : UInt<2>, pc : UInt<32>, memAddress : UInt<32>, memWriteData : SInt<32>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>}
    
    wire datapathMessage : {instr : UInt<32>, memToReg : UInt<1>, memReadData : SInt<32>, memImm : SInt<32>, aluOut : SInt<32>, pcNext : UInt<32>, branchExtImm : SInt<32>, extImm : SInt<32>, regReadData2 : SInt<32>, regWriteData : SInt<32>, memAddress : UInt<32>, auiImm : SInt<32>, pcBranch : SInt<32>, pcRegBranch : UInt<32>, pcPlus4 : UInt<32>, branchSrc : UInt<2>, regSrc : UInt<2>, memWriteData : SInt<32>} @[riscvSingle.scala 495:31]
    inst ext1 of extend @[riscvSingle.scala 496:22]
    ext1.clock <= clock
    ext1.reset <= reset
    inst rf of regfile @[riscvSingle.scala 497:20]
    rf.clock <= clock
    rf.reset <= reset
    inst ext2 of extend_1 @[riscvSingle.scala 498:22]
    ext2.clock <= clock
    ext2.reset <= reset
    inst alu of alu @[riscvSingle.scala 499:21]
    alu.clock <= clock
    alu.reset <= reset
    wire branchImm : UInt<12> @[riscvSingle.scala 500:25]
    wire jumpImm : UInt<12> @[riscvSingle.scala 501:23]
    wire auiImm : SInt<32> @[riscvSingle.scala 502:22]
    wire memImm : SInt<32> @[riscvSingle.scala 503:22]
    wire branchExtImm : SInt<32> @[riscvSingle.scala 504:28]
    wire pcRegBranch : UInt<32> @[riscvSingle.scala 505:27]
    wire extImm : SInt<32> @[riscvSingle.scala 506:22]
    wire regWriteData : SInt<32> @[riscvSingle.scala 507:28]
    wire regReadAddress1 : UInt<5> @[riscvSingle.scala 508:31]
    wire regReadAddress2 : UInt<5> @[riscvSingle.scala 509:31]
    node _T_48 = bits(io.instr, 31, 31) @[riscvSingle.scala 512:30]
    node _T_49 = bits(io.instr, 7, 7) @[riscvSingle.scala 512:44]
    node _T_50 = bits(io.instr, 30, 25) @[riscvSingle.scala 512:57]
    node _T_51 = bits(io.instr, 11, 8) @[riscvSingle.scala 512:74]
    node _T_52 = cat(_T_50, _T_51) @[Cat.scala 30:58]
    node _T_53 = cat(_T_48, _T_49) @[Cat.scala 30:58]
    node _T_54 = cat(_T_53, _T_52) @[Cat.scala 30:58]
    branchImm <= _T_54 @[riscvSingle.scala 512:15]
    node _T_55 = bits(io.instr, 31, 31) @[riscvSingle.scala 513:28]
    node _T_56 = bits(io.instr, 19, 12) @[riscvSingle.scala 513:42]
    node _T_57 = bits(io.instr, 20, 20) @[riscvSingle.scala 513:59]
    node _T_58 = bits(io.instr, 30, 21) @[riscvSingle.scala 513:73]
    node _T_59 = cat(_T_57, _T_58) @[Cat.scala 30:58]
    node _T_60 = cat(_T_55, _T_56) @[Cat.scala 30:58]
    node _T_61 = cat(_T_60, _T_59) @[Cat.scala 30:58]
    jumpImm <= _T_61 @[riscvSingle.scala 513:13]
    node _T_62 = bits(io.instr, 31, 12) @[riscvSingle.scala 515:28]
    node _T_64 = cat(_T_62, UInt<12>("h00")) @[Cat.scala 30:58]
    node _T_65 = asSInt(_T_64) @[riscvSingle.scala 515:49]
    auiImm <= _T_65 @[riscvSingle.scala 515:12]
    ext1.io.instr12 <= branchImm @[riscvSingle.scala 516:21]
    ext1.io.instr20 <= jumpImm @[riscvSingle.scala 517:21]
    ext1.io.immSrc <= io.immSrc @[riscvSingle.scala 518:20]
    node _T_66 = bits(io.instr, 31, 20) @[riscvSingle.scala 519:32]
    ext2.io.instr12 <= _T_66 @[riscvSingle.scala 519:21]
    ext2.io.instr20 <= jumpImm @[riscvSingle.scala 520:21]
    ext2.io.immSrc <= io.immSrc @[riscvSingle.scala 521:20]
    branchExtImm <= ext1.io.extImm @[riscvSingle.scala 522:18]
    node _T_67 = not(io.pcSrc) @[riscvSingle.scala 523:28]
    node _T_69 = eq(_T_67, UInt<1>("h00")) @[riscvSingle.scala 523:28]
    node _T_70 = mux(_T_69, auiImm, ext2.io.extImm) @[riscvSingle.scala 523:18]
    extImm <= _T_70 @[riscvSingle.scala 523:12]
    reg pcReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[riscvSingle.scala 527:25]
    wire pcNext : UInt<32> @[riscvSingle.scala 528:22]
    wire pcBranch : SInt<32> @[riscvSingle.scala 529:24]
    wire pcPlus8 : UInt<32> @[riscvSingle.scala 530:23]
    wire pcPlus4 : UInt<32> @[riscvSingle.scala 531:23]
    node _T_78 = add(pcReg, UInt<3>("h04")) @[riscvSingle.scala 532:22]
    node _T_79 = tail(_T_78, 1) @[riscvSingle.scala 532:22]
    pcPlus4 <= _T_79 @[riscvSingle.scala 532:13]
    node _T_81 = add(pcPlus4, UInt<3>("h04")) @[riscvSingle.scala 533:24]
    node _T_82 = tail(_T_81, 1) @[riscvSingle.scala 533:24]
    pcPlus8 <= _T_82 @[riscvSingle.scala 533:13]
    node _T_83 = asSInt(pcPlus4) @[riscvSingle.scala 534:40]
    node _T_84 = add(branchExtImm, _T_83) @[riscvSingle.scala 534:30]
    node _T_85 = tail(_T_84, 1) @[riscvSingle.scala 534:30]
    node _T_86 = asSInt(_T_85) @[riscvSingle.scala 534:30]
    pcBranch <= _T_86 @[riscvSingle.scala 534:14]
    node _T_87 = asUInt(alu.io.out) @[riscvSingle.scala 535:31]
    node _T_89 = and(_T_87, UInt<32>("h0fffffffe")) @[riscvSingle.scala 535:38]
    pcRegBranch <= _T_89 @[riscvSingle.scala 535:17]
    node _T_90 = bits(io.branchSrc, 1, 1) @[riscvSingle.scala 536:31]
    node _T_91 = not(_T_90) @[riscvSingle.scala 536:35]
    node _T_93 = eq(_T_91, UInt<1>("h00")) @[riscvSingle.scala 536:35]
    node _T_94 = bits(io.branchSrc, 0, 0) @[riscvSingle.scala 536:70]
    node _T_95 = not(_T_94) @[riscvSingle.scala 536:74]
    node _T_97 = eq(_T_95, UInt<1>("h00")) @[riscvSingle.scala 536:74]
    node _T_98 = asUInt(pcBranch) @[riscvSingle.scala 536:89]
    node _T_99 = mux(_T_97, _T_98, pcPlus4) @[riscvSingle.scala 536:57]
    node _T_100 = mux(_T_93, pcRegBranch, _T_99) @[riscvSingle.scala 536:18]
    pcNext <= _T_100 @[riscvSingle.scala 536:12]
    pcReg <= pcNext @[riscvSingle.scala 537:11]
    io.pc <= pcReg @[riscvSingle.scala 538:11]
    node _T_101 = bits(io.instr, 31, 25) @[riscvSingle.scala 542:28]
    node _T_102 = bits(io.instr, 11, 7) @[riscvSingle.scala 542:45]
    node _T_103 = cat(_T_101, _T_102) @[Cat.scala 30:58]
    node _T_104 = asSInt(_T_103) @[riscvSingle.scala 542:54]
    memImm <= _T_104 @[riscvSingle.scala 542:12]
    node _T_105 = not(io.memToReg) @[riscvSingle.scala 543:40]
    node _T_107 = eq(_T_105, UInt<1>("h00")) @[riscvSingle.scala 543:40]
    node _T_108 = mux(_T_107, extImm, memImm) @[riscvSingle.scala 543:27]
    node _T_109 = add(_T_108, rf.io.regReadData1) @[riscvSingle.scala 543:70]
    node _T_110 = tail(_T_109, 1) @[riscvSingle.scala 543:70]
    node _T_111 = asSInt(_T_110) @[riscvSingle.scala 543:70]
    node _T_112 = asUInt(_T_111) @[riscvSingle.scala 543:92]
    io.memAddress <= _T_112 @[riscvSingle.scala 543:19]
    node _T_113 = bits(io.regSrc, 0, 0) @[riscvSingle.scala 546:37]
    node _T_114 = not(_T_113) @[riscvSingle.scala 546:41]
    node _T_116 = eq(_T_114, UInt<1>("h00")) @[riscvSingle.scala 546:41]
    node _T_118 = bits(io.instr, 19, 15) @[riscvSingle.scala 546:67]
    node _T_119 = mux(_T_116, UInt<5>("h01f"), _T_118) @[riscvSingle.scala 546:27]
    regReadAddress1 <= _T_119 @[riscvSingle.scala 546:21]
    node _T_120 = bits(io.regSrc, 1, 1) @[riscvSingle.scala 547:37]
    node _T_121 = not(_T_120) @[riscvSingle.scala 547:41]
    node _T_123 = eq(_T_121, UInt<1>("h00")) @[riscvSingle.scala 547:41]
    node _T_124 = bits(io.instr, 11, 7) @[riscvSingle.scala 547:55]
    node _T_125 = bits(io.instr, 24, 20) @[riscvSingle.scala 547:71]
    node _T_126 = mux(_T_123, _T_124, _T_125) @[riscvSingle.scala 547:27]
    regReadAddress2 <= _T_126 @[riscvSingle.scala 547:21]
    node _T_127 = bits(io.regSrc, 2, 2) @[riscvSingle.scala 548:34]
    node _T_128 = not(_T_127) @[riscvSingle.scala 548:38]
    node _T_130 = eq(_T_128, UInt<1>("h00")) @[riscvSingle.scala 548:38]
    node _T_131 = asSInt(pcPlus4) @[riscvSingle.scala 548:52]
    node _T_132 = not(io.memToReg) @[riscvSingle.scala 548:76]
    node _T_134 = eq(_T_132, UInt<1>("h00")) @[riscvSingle.scala 548:76]
    node _T_135 = mux(_T_134, io.memReadData, alu.io.out) @[riscvSingle.scala 548:63]
    node _T_136 = mux(_T_130, _T_131, _T_135) @[riscvSingle.scala 548:24]
    regWriteData <= _T_136 @[riscvSingle.scala 548:18]
    rf.io.regWriteEnable <= io.regWriteEnable @[riscvSingle.scala 550:26]
    rf.io.regReadAddress1 <= regReadAddress1 @[riscvSingle.scala 551:27]
    rf.io.regReadAddress2 <= regReadAddress2 @[riscvSingle.scala 552:27]
    node _T_137 = bits(io.instr, 11, 7) @[riscvSingle.scala 553:38]
    rf.io.regWriteAddress <= _T_137 @[riscvSingle.scala 553:27]
    rf.io.regWriteData <= regWriteData @[riscvSingle.scala 554:24]
    rf.io.r31 <= pcPlus8 @[riscvSingle.scala 555:15]
    io.memWriteData <= rf.io.regReadData2 @[riscvSingle.scala 556:21]
    node _T_138 = not(io.pcSrc) @[riscvSingle.scala 558:30]
    node _T_140 = eq(_T_138, UInt<1>("h00")) @[riscvSingle.scala 558:30]
    node _T_141 = asSInt(pcPlus4) @[riscvSingle.scala 558:44]
    node _T_142 = mux(_T_140, _T_141, rf.io.regReadData1) @[riscvSingle.scala 558:20]
    alu.io.a <= _T_142 @[riscvSingle.scala 558:14]
    node _T_143 = not(io.aluSrc) @[riscvSingle.scala 559:31]
    node _T_145 = eq(_T_143, UInt<1>("h00")) @[riscvSingle.scala 559:31]
    node _T_146 = mux(_T_145, extImm, rf.io.regReadData2) @[riscvSingle.scala 559:20]
    alu.io.b <= _T_146 @[riscvSingle.scala 559:14]
    alu.io.aluControl <= io.aluControl @[riscvSingle.scala 560:23]
    alu.io.imm <= io.aluSrc @[riscvSingle.scala 561:16]
    io.zeroFlag <= alu.io.zeroFlag @[riscvSingle.scala 562:17]
    io.lessThanFlag <= alu.io.lessThanFlag @[riscvSingle.scala 563:21]
    io.greaterThanFlag <= alu.io.greaterThanFlag @[riscvSingle.scala 564:24]
    datapathMessage.instr <= io.instr @[riscvSingle.scala 566:27]
    datapathMessage.memToReg <= io.memToReg @[riscvSingle.scala 567:30]
    datapathMessage.memImm <= memImm @[riscvSingle.scala 568:28]
    datapathMessage.memReadData <= io.memReadData @[riscvSingle.scala 569:33]
    datapathMessage.aluOut <= alu.io.out @[riscvSingle.scala 570:28]
    datapathMessage.pcNext <= pcNext @[riscvSingle.scala 571:28]
    datapathMessage.branchExtImm <= branchExtImm @[riscvSingle.scala 572:34]
    datapathMessage.extImm <= extImm @[riscvSingle.scala 573:28]
    datapathMessage.regReadData2 <= rf.io.regReadData2 @[riscvSingle.scala 574:34]
    datapathMessage.memWriteData <= io.memWriteData @[riscvSingle.scala 575:34]
    datapathMessage.memAddress <= io.memAddress @[riscvSingle.scala 576:32]
    datapathMessage.auiImm <= auiImm @[riscvSingle.scala 577:28]
    datapathMessage.pcBranch <= pcBranch @[riscvSingle.scala 578:30]
    datapathMessage.pcRegBranch <= pcRegBranch @[riscvSingle.scala 579:33]
    datapathMessage.pcPlus4 <= pcPlus4 @[riscvSingle.scala 580:29]
    datapathMessage.branchSrc <= io.branchSrc @[riscvSingle.scala 581:31]
    datapathMessage.regWriteData <= regWriteData @[riscvSingle.scala 582:34]
    datapathMessage.regSrc <= io.regSrc @[riscvSingle.scala 583:28]
    node _T_147 = bits(reset, 0, 0) @[riscvSingle.scala 584:11]
    node _T_149 = eq(_T_147, UInt<1>("h00")) @[riscvSingle.scala 584:11]
    when _T_149 : @[riscvSingle.scala 584:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|datapath Module:\n|  inst            : 0x%x\n|  memToReg        : b%b\n|  memImm          : b%b\n|  memAddress      : 0x%x\n|  memReadData     : 0x%x\n|  memWriteData    : 0x%x\n|  aluOut          : 0x%x\n|  pcNext          : 0x%x\n|  branchExtImm    : 0x%x\n|  extImm          : 0x%x\n|  regReadData2    : 0x%x\n|  regWriteData    : 0x%x\n|  regSrc          : 0x%x\n|  pcBranch        : 0x%x\n|  pcRegBranch     : 0x%x\n|  pcPlus4         : 0x%x\n|  branchSrc       : b%b\n|___________________________\n", datapathMessage.instr, datapathMessage.memToReg, datapathMessage.memImm, datapathMessage.memAddress, datapathMessage.memReadData, datapathMessage.memWriteData, datapathMessage.aluOut, datapathMessage.pcNext, datapathMessage.branchExtImm, datapathMessage.extImm, datapathMessage.regReadData2, datapathMessage.regWriteData, datapathMessage.regSrc, datapathMessage.pcBranch, datapathMessage.pcRegBranch, datapathMessage.pcPlus4, datapathMessage.branchSrc) @[riscvSingle.scala 584:11]
      skip @[riscvSingle.scala 584:11]
    
  module decoder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, flip funct7 : UInt<7>, flip funct3 : UInt<3>, flip rd : UInt<5>, regSrc : UInt<3>, regWriteEnable : UInt<1>, immSrc : UInt<2>, aluSrc : UInt<1>, pcSrc : UInt<1>, aluControl : UInt<4>, memWriteEnable : UInt<1>, memToReg : UInt<1>, branchSrc : UInt<2>, flip zeroFlag : UInt<1>, flip lessThanFlag : UInt<1>, flip greaterThanFlag : UInt<1>}
    
    wire decoderMessage : {branchSrc : UInt<2>, opcode : UInt<7>, funct3 : UInt<3>, regSrc : UInt<1>, immSrc : UInt<2>, aluSrc : UInt<1>, pcSrc : UInt<1>, regWriteEnable : UInt<1>, aluControl : UInt<4>, memToReg : UInt<1>, memWriteEnable : UInt<1>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>} @[riscvSingle.scala 228:30]
    node _T_39 = eq(io.opcode, UInt<6>("h033")) @[riscvSingle.scala 230:20]
    when _T_39 : @[riscvSingle.scala 230:38]
      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 231:19]
      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 232:19]
      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 233:19]
      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 234:18]
      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 235:21]
      io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 236:27]
      io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 237:27]
      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 238:22]
      node _T_49 = eq(io.funct7, UInt<1>("h00")) @[riscvSingle.scala 240:24]
      when _T_49 : @[riscvSingle.scala 240:42]
        node _T_51 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 241:28]
        when _T_51 : @[riscvSingle.scala 241:42]
          io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 242:31]
          skip @[riscvSingle.scala 241:42]
        else : @[riscvSingle.scala 243:48]
          node _T_54 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 243:34]
          when _T_54 : @[riscvSingle.scala 243:48]
            io.aluControl <= UInt<2>("h03") @[riscvSingle.scala 244:31]
            skip @[riscvSingle.scala 243:48]
          else : @[riscvSingle.scala 245:48]
            node _T_57 = eq(io.funct3, UInt<2>("h02")) @[riscvSingle.scala 245:34]
            when _T_57 : @[riscvSingle.scala 245:48]
              io.aluControl <= UInt<4>("h09") @[riscvSingle.scala 246:31]
              skip @[riscvSingle.scala 245:48]
            else : @[riscvSingle.scala 247:48]
              node _T_60 = eq(io.funct3, UInt<2>("h03")) @[riscvSingle.scala 247:34]
              when _T_60 : @[riscvSingle.scala 247:48]
                io.aluControl <= UInt<3>("h05") @[riscvSingle.scala 248:31]
                skip @[riscvSingle.scala 247:48]
              else : @[riscvSingle.scala 249:48]
                node _T_63 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 249:34]
                when _T_63 : @[riscvSingle.scala 249:48]
                  io.aluControl <= UInt<3>("h06") @[riscvSingle.scala 250:31]
                  skip @[riscvSingle.scala 249:48]
                else : @[riscvSingle.scala 251:48]
                  node _T_66 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 251:34]
                  when _T_66 : @[riscvSingle.scala 251:48]
                    io.aluControl <= UInt<3>("h07") @[riscvSingle.scala 252:31]
                    skip @[riscvSingle.scala 251:48]
                  else : @[riscvSingle.scala 253:48]
                    node _T_69 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 253:34]
                    when _T_69 : @[riscvSingle.scala 253:48]
                      io.aluControl <= UInt<1>("h01") @[riscvSingle.scala 254:31]
                      skip @[riscvSingle.scala 253:48]
                    else : @[riscvSingle.scala 255:48]
                      node _T_72 = eq(io.funct3, UInt<3>("h07")) @[riscvSingle.scala 255:34]
                      when _T_72 : @[riscvSingle.scala 255:48]
                        io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 256:31]
                        skip @[riscvSingle.scala 255:48]
                      else : @[riscvSingle.scala 257:25]
                        io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 258:31]
                        skip @[riscvSingle.scala 257:25]
        skip @[riscvSingle.scala 240:42]
      else : @[riscvSingle.scala 260:47]
        node _T_76 = eq(io.funct7, UInt<1>("h01")) @[riscvSingle.scala 260:30]
        when _T_76 : @[riscvSingle.scala 260:47]
          node _T_78 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 261:28]
          when _T_78 : @[riscvSingle.scala 261:41]
            io.aluControl <= UInt<4>("h08") @[riscvSingle.scala 262:31]
            skip @[riscvSingle.scala 261:41]
          else : @[riscvSingle.scala 263:47]
            node _T_81 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 263:34]
            when _T_81 : @[riscvSingle.scala 263:47]
              io.aluControl <= UInt<4>("h0a") @[riscvSingle.scala 264:31]
              skip @[riscvSingle.scala 263:47]
            else : @[riscvSingle.scala 265:25]
              io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 266:31]
              skip @[riscvSingle.scala 265:25]
          skip @[riscvSingle.scala 260:47]
        else : @[riscvSingle.scala 268:47]
          node _T_85 = eq(io.funct7, UInt<6>("h020")) @[riscvSingle.scala 268:30]
          when _T_85 : @[riscvSingle.scala 268:47]
            node _T_87 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 269:29]
            when _T_87 : @[riscvSingle.scala 269:43]
              io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 270:31]
              skip @[riscvSingle.scala 269:43]
            else : @[riscvSingle.scala 271:47]
              node _T_90 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 271:34]
              when _T_90 : @[riscvSingle.scala 271:47]
                io.aluControl <= UInt<4>("h0c") @[riscvSingle.scala 272:31]
                skip @[riscvSingle.scala 271:47]
              else : @[riscvSingle.scala 273:25]
                io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 274:31]
                skip @[riscvSingle.scala 273:25]
            skip @[riscvSingle.scala 268:47]
          else : @[riscvSingle.scala 276:21]
            io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 277:27]
            skip @[riscvSingle.scala 276:21]
      skip @[riscvSingle.scala 230:38]
    else : @[riscvSingle.scala 279:43]
      node _T_95 = eq(io.opcode, UInt<5>("h017")) @[riscvSingle.scala 279:26]
      when _T_95 : @[riscvSingle.scala 279:43]
        io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 280:19]
        io.immSrc <= UInt<2>("h02") @[riscvSingle.scala 281:19]
        io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 282:19]
        io.pcSrc <= UInt<1>("h01") @[riscvSingle.scala 283:18]
        io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 284:21]
        io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 285:27]
        io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 286:27]
        io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 287:22]
        io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 288:23]
        skip @[riscvSingle.scala 279:43]
      else : @[riscvSingle.scala 289:44]
        node _T_106 = eq(io.opcode, UInt<5>("h013")) @[riscvSingle.scala 289:26]
        when _T_106 : @[riscvSingle.scala 289:44]
          io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 290:19]
          io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 291:19]
          io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 292:19]
          io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 293:18]
          io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 294:21]
          io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 295:27]
          io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 296:27]
          io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 297:22]
          node _T_115 = bits(io.funct7, 6, 1) @[riscvSingle.scala 299:24]
          node _T_117 = eq(_T_115, UInt<5>("h010")) @[riscvSingle.scala 299:30]
          when _T_117 : @[riscvSingle.scala 299:46]
            node _T_119 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 300:28]
            when _T_119 : @[riscvSingle.scala 300:41]
              io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 301:31]
              skip @[riscvSingle.scala 300:41]
            else : @[riscvSingle.scala 302:25]
              io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 303:31]
              skip @[riscvSingle.scala 302:25]
            skip @[riscvSingle.scala 299:46]
          else : @[riscvSingle.scala 305:20]
            node _T_123 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 306:28]
            when _T_123 : @[riscvSingle.scala 306:42]
              io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 307:31]
              skip @[riscvSingle.scala 306:42]
            else : @[riscvSingle.scala 308:48]
              node _T_126 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 308:34]
              when _T_126 : @[riscvSingle.scala 308:48]
                io.aluControl <= UInt<2>("h03") @[riscvSingle.scala 309:31]
                skip @[riscvSingle.scala 308:48]
              else : @[riscvSingle.scala 310:48]
                node _T_129 = eq(io.funct3, UInt<2>("h02")) @[riscvSingle.scala 310:34]
                when _T_129 : @[riscvSingle.scala 310:48]
                  io.aluControl <= UInt<4>("h09") @[riscvSingle.scala 311:31]
                  skip @[riscvSingle.scala 310:48]
                else : @[riscvSingle.scala 312:48]
                  node _T_132 = eq(io.funct3, UInt<2>("h03")) @[riscvSingle.scala 312:34]
                  when _T_132 : @[riscvSingle.scala 312:48]
                    io.aluControl <= UInt<3>("h05") @[riscvSingle.scala 313:31]
                    skip @[riscvSingle.scala 312:48]
                  else : @[riscvSingle.scala 314:48]
                    node _T_135 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 314:34]
                    when _T_135 : @[riscvSingle.scala 314:48]
                      io.aluControl <= UInt<3>("h06") @[riscvSingle.scala 315:31]
                      skip @[riscvSingle.scala 314:48]
                    else : @[riscvSingle.scala 316:48]
                      node _T_138 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 316:34]
                      when _T_138 : @[riscvSingle.scala 316:48]
                        io.aluControl <= UInt<3>("h07") @[riscvSingle.scala 317:31]
                        skip @[riscvSingle.scala 316:48]
                      else : @[riscvSingle.scala 318:48]
                        node _T_141 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 318:34]
                        when _T_141 : @[riscvSingle.scala 318:48]
                          io.aluControl <= UInt<1>("h01") @[riscvSingle.scala 319:31]
                          skip @[riscvSingle.scala 318:48]
                        else : @[riscvSingle.scala 320:25]
                          io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 321:31]
                          skip @[riscvSingle.scala 320:25]
            skip @[riscvSingle.scala 305:20]
          skip @[riscvSingle.scala 289:44]
        else : @[riscvSingle.scala 324:44]
          node _T_145 = eq(io.opcode, UInt<2>("h03")) @[riscvSingle.scala 324:26]
          when _T_145 : @[riscvSingle.scala 324:44]
            io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 325:19]
            io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 326:19]
            io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 327:19]
            io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 328:18]
            io.memToReg <= UInt<1>("h01") @[riscvSingle.scala 329:21]
            io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 330:27]
            io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 331:27]
            io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 332:22]
            io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 333:23]
            skip @[riscvSingle.scala 324:44]
          else : @[riscvSingle.scala 334:44]
            node _T_156 = eq(io.opcode, UInt<6>("h023")) @[riscvSingle.scala 334:26]
            when _T_156 : @[riscvSingle.scala 334:44]
              io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 335:19]
              io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 336:19]
              io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 337:19]
              io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 338:18]
              io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 339:21]
              io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 340:27]
              io.memWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 341:27]
              io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 342:22]
              io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 343:23]
              skip @[riscvSingle.scala 334:44]
            else : @[riscvSingle.scala 344:44]
              node _T_167 = eq(io.opcode, UInt<7>("h063")) @[riscvSingle.scala 344:26]
              when _T_167 : @[riscvSingle.scala 344:44]
                io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 345:19]
                io.immSrc <= UInt<1>("h01") @[riscvSingle.scala 346:19]
                io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 347:19]
                io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 348:18]
                io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 349:21]
                io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 350:27]
                io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 351:27]
                io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 352:23]
                node _T_177 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 354:24]
                node _T_179 = eq(io.zeroFlag, UInt<1>("h01")) @[riscvSingle.scala 354:51]
                node _T_180 = and(_T_177, _T_179) @[riscvSingle.scala 354:37]
                when _T_180 : @[riscvSingle.scala 354:59]
                  io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 355:26]
                  skip @[riscvSingle.scala 354:59]
                else : @[riscvSingle.scala 356:66]
                  node _T_183 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 356:30]
                  node _T_185 = eq(io.zeroFlag, UInt<1>("h00")) @[riscvSingle.scala 356:57]
                  node _T_186 = and(_T_183, _T_185) @[riscvSingle.scala 356:43]
                  when _T_186 : @[riscvSingle.scala 356:66]
                    io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 357:26]
                    skip @[riscvSingle.scala 356:66]
                  else : @[riscvSingle.scala 358:70]
                    node _T_189 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 358:30]
                    node _T_191 = eq(io.lessThanFlag, UInt<1>("h01")) @[riscvSingle.scala 358:61]
                    node _T_192 = and(_T_189, _T_191) @[riscvSingle.scala 358:43]
                    when _T_192 : @[riscvSingle.scala 358:70]
                      io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 359:26]
                      skip @[riscvSingle.scala 358:70]
                    else : @[riscvSingle.scala 360:73]
                      node _T_195 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 360:30]
                      node _T_197 = eq(io.greaterThanFlag, UInt<1>("h01")) @[riscvSingle.scala 360:64]
                      node _T_198 = and(_T_195, _T_197) @[riscvSingle.scala 360:43]
                      when _T_198 : @[riscvSingle.scala 360:73]
                        io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 361:26]
                        skip @[riscvSingle.scala 360:73]
                      else : @[riscvSingle.scala 362:70]
                        node _T_201 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 362:30]
                        node _T_203 = eq(io.lessThanFlag, UInt<1>("h01")) @[riscvSingle.scala 362:61]
                        node _T_204 = and(_T_201, _T_203) @[riscvSingle.scala 362:43]
                        when _T_204 : @[riscvSingle.scala 362:70]
                          io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 363:26]
                          skip @[riscvSingle.scala 362:70]
                        else : @[riscvSingle.scala 364:73]
                          node _T_207 = eq(io.funct3, UInt<3>("h07")) @[riscvSingle.scala 364:30]
                          node _T_209 = eq(io.greaterThanFlag, UInt<1>("h01")) @[riscvSingle.scala 364:64]
                          node _T_210 = and(_T_207, _T_209) @[riscvSingle.scala 364:43]
                          when _T_210 : @[riscvSingle.scala 364:73]
                            io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 365:26]
                            skip @[riscvSingle.scala 364:73]
                          else : @[riscvSingle.scala 366:21]
                            io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 367:26]
                            skip @[riscvSingle.scala 366:21]
                skip @[riscvSingle.scala 344:44]
              else : @[riscvSingle.scala 370:44]
                node _T_214 = eq(io.opcode, UInt<7>("h06f")) @[riscvSingle.scala 370:26]
                when _T_214 : @[riscvSingle.scala 370:44]
                  io.regSrc <= UInt<3>("h04") @[riscvSingle.scala 371:19]
                  io.immSrc <= UInt<2>("h02") @[riscvSingle.scala 372:19]
                  io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 373:19]
                  io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 374:18]
                  io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 375:21]
                  io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 376:27]
                  io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 377:27]
                  io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 378:22]
                  io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 379:23]
                  skip @[riscvSingle.scala 370:44]
                else : @[riscvSingle.scala 380:44]
                  node _T_225 = eq(io.opcode, UInt<7>("h067")) @[riscvSingle.scala 380:26]
                  when _T_225 : @[riscvSingle.scala 380:44]
                    io.regSrc <= UInt<3>("h04") @[riscvSingle.scala 381:19]
                    io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 382:19]
                    io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 383:19]
                    io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 384:18]
                    io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 385:21]
                    io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 386:27]
                    io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 387:27]
                    io.branchSrc <= UInt<2>("h02") @[riscvSingle.scala 388:22]
                    io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 389:23]
                    skip @[riscvSingle.scala 380:44]
                  else : @[riscvSingle.scala 390:44]
                    node _T_236 = eq(io.opcode, UInt<7>("h073")) @[riscvSingle.scala 390:26]
                    when _T_236 : @[riscvSingle.scala 390:44]
                      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 391:19]
                      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 392:19]
                      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 393:19]
                      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 394:18]
                      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 395:21]
                      io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 396:27]
                      io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 397:27]
                      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 398:22]
                      io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 399:23]
                      skip @[riscvSingle.scala 390:44]
                    else : @[riscvSingle.scala 400:17]
                      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 401:19]
                      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 402:19]
                      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 403:19]
                      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 404:18]
                      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 405:21]
                      io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 406:27]
                      io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 407:27]
                      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 408:22]
                      io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 409:23]
                      skip @[riscvSingle.scala 400:17]
    decoderMessage.branchSrc <= io.branchSrc @[riscvSingle.scala 413:30]
    decoderMessage.opcode <= io.opcode @[riscvSingle.scala 414:27]
    decoderMessage.funct3 <= io.funct3 @[riscvSingle.scala 415:27]
    decoderMessage.regSrc <= io.regSrc @[riscvSingle.scala 416:27]
    decoderMessage.immSrc <= io.immSrc @[riscvSingle.scala 417:27]
    decoderMessage.aluSrc <= io.aluSrc @[riscvSingle.scala 418:27]
    decoderMessage.pcSrc <= io.pcSrc @[riscvSingle.scala 419:26]
    decoderMessage.regWriteEnable <= io.regWriteEnable @[riscvSingle.scala 420:35]
    decoderMessage.memToReg <= io.memToReg @[riscvSingle.scala 421:29]
    decoderMessage.memWriteEnable <= io.memWriteEnable @[riscvSingle.scala 422:35]
    decoderMessage.aluControl <= io.aluControl @[riscvSingle.scala 423:31]
    decoderMessage.zeroFlag <= io.zeroFlag @[riscvSingle.scala 424:29]
    decoderMessage.lessThanFlag <= io.lessThanFlag @[riscvSingle.scala 425:33]
    decoderMessage.greaterThanFlag <= io.greaterThanFlag @[riscvSingle.scala 426:36]
    node _T_255 = bits(reset, 0, 0) @[riscvSingle.scala 427:11]
    node _T_257 = eq(_T_255, UInt<1>("h00")) @[riscvSingle.scala 427:11]
    when _T_257 : @[riscvSingle.scala 427:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|decoder Module:\n|  branchSrc          : b%b\n|  opcode             : b%b\n|  funct3             : b%b\n|  regSrc             : b%b\n|  immSrc             : b%b\n|  aluSrc             : b%b\n|  pcSrc              : b%b\n|  regWriteEnable     : b%b\n|  aluControl         : b%b\n|  memToReg           : b%b\n|  memWriteEnable     : b%b\n|  zeroFlag           : b%b\n|  lessThanFlag       : b%b\n|  greaterThanFlag    : b%b\n|___________________________\n", decoderMessage.branchSrc, decoderMessage.opcode, decoderMessage.funct3, decoderMessage.regSrc, decoderMessage.immSrc, decoderMessage.aluSrc, decoderMessage.pcSrc, decoderMessage.regWriteEnable, decoderMessage.aluControl, decoderMessage.memToReg, decoderMessage.memWriteEnable, decoderMessage.zeroFlag, decoderMessage.lessThanFlag, decoderMessage.greaterThanFlag) @[riscvSingle.scala 427:11]
      skip @[riscvSingle.scala 427:11]
    
  module riscv : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr : UInt<32>, flip memReadData : SInt<32>, pc : UInt<32>, memWriteEnable : UInt<1>, memAddress : UInt<32>, memWriteData : SInt<32>}
    
    wire riscvMessage : {instr : UInt<32>, memReadData : SInt<32>, memWriteEnable : UInt<1>, memAddress : UInt<32>, memWriteData : SInt<32>} @[riscvSingle.scala 89:28]
    inst dp of datapath @[riscvSingle.scala 91:20]
    dp.clock <= clock
    dp.reset <= reset
    inst d of decoder @[riscvSingle.scala 92:19]
    d.clock <= clock
    d.reset <= reset
    riscvMessage.instr <= io.instr @[riscvSingle.scala 96:24]
    riscvMessage.memReadData <= io.memReadData @[riscvSingle.scala 97:30]
    riscvMessage.memWriteEnable <= io.memWriteEnable @[riscvSingle.scala 98:33]
    riscvMessage.memWriteData <= io.memWriteData @[riscvSingle.scala 99:31]
    riscvMessage.memAddress <= io.memAddress @[riscvSingle.scala 100:29]
    node _T_18 = bits(reset, 0, 0) @[riscvSingle.scala 101:11]
    node _T_20 = eq(_T_18, UInt<1>("h00")) @[riscvSingle.scala 101:11]
    when _T_20 : @[riscvSingle.scala 101:11]
      printf(clock, UInt<1>(1), "___________________________\n|riscv Module:\n|  instr          : 0x%x\n|  memWriteEnable : b%b\n|  memWriteData   : b%b\n|  memAddress     : b%b\n|  memReadData    : 0x%x\n|___________________________\n", riscvMessage.instr, riscvMessage.memWriteEnable, riscvMessage.memWriteData, riscvMessage.memAddress, riscvMessage.memReadData) @[riscvSingle.scala 101:11]
      skip @[riscvSingle.scala 101:11]
    node _T_21 = bits(io.instr, 6, 0) @[riscvSingle.scala 103:28]
    d.io.opcode <= _T_21 @[riscvSingle.scala 103:17]
    node _T_22 = bits(io.instr, 31, 25) @[riscvSingle.scala 104:28]
    d.io.funct7 <= _T_22 @[riscvSingle.scala 104:17]
    node _T_23 = bits(io.instr, 14, 12) @[riscvSingle.scala 105:28]
    d.io.funct3 <= _T_23 @[riscvSingle.scala 105:17]
    node _T_24 = bits(io.instr, 11, 7) @[riscvSingle.scala 106:24]
    d.io.rd <= _T_24 @[riscvSingle.scala 106:13]
    d.io.zeroFlag <= dp.io.zeroFlag @[riscvSingle.scala 107:19]
    d.io.lessThanFlag <= dp.io.lessThanFlag @[riscvSingle.scala 108:23]
    d.io.greaterThanFlag <= dp.io.greaterThanFlag @[riscvSingle.scala 109:26]
    dp.io.regSrc <= d.io.regSrc @[riscvSingle.scala 111:18]
    dp.io.regWriteEnable <= d.io.regWriteEnable @[riscvSingle.scala 112:26]
    dp.io.immSrc <= d.io.immSrc @[riscvSingle.scala 113:18]
    dp.io.aluSrc <= d.io.aluSrc @[riscvSingle.scala 114:18]
    dp.io.pcSrc <= d.io.pcSrc @[riscvSingle.scala 115:17]
    dp.io.aluControl <= d.io.aluControl @[riscvSingle.scala 116:22]
    dp.io.memToReg <= d.io.memToReg @[riscvSingle.scala 117:20]
    dp.io.instr <= io.instr @[riscvSingle.scala 118:17]
    dp.io.memReadData <= io.memReadData @[riscvSingle.scala 119:23]
    dp.io.branchSrc <= d.io.branchSrc @[riscvSingle.scala 120:21]
    io.pc <= dp.io.pc @[riscvSingle.scala 122:11]
    io.memWriteEnable <= d.io.memWriteEnable @[riscvSingle.scala 123:23]
    io.memAddress <= dp.io.memAddress @[riscvSingle.scala 124:19]
    io.memWriteData <= dp.io.memWriteData @[riscvSingle.scala 125:21]
    
  module imem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instAddress : UInt<32>, inst : UInt<32>}
    
    cmem MEM : UInt<32>[1024] @[riscvSingle.scala 761:18]
    node _T_11 = bits(io.instAddress, 9, 0) @[riscvSingle.scala 764:19]
    infer mport _T_12 = MEM[_T_11], clock @[riscvSingle.scala 764:19]
    io.inst <= _T_12 @[riscvSingle.scala 764:13]
    
  module dmem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip memAddress : UInt<32>, flip memWriteData : SInt<32>, flip memWriteEnable : UInt<1>, memReadData : SInt<32>}
    
    wire dmemMessage : {memAddress : UInt<32>, memWriteData : SInt<32>, memWriteEnable : UInt<32>, memReadData : SInt<32>} @[riscvSingle.scala 791:27]
    smem mem : SInt<32>[1024] @[riscvSingle.scala 792:26]
    node _T_16 = not(io.memWriteEnable) @[riscvSingle.scala 793:28]
    node _T_18 = eq(_T_16, UInt<1>("h00")) @[riscvSingle.scala 793:28]
    when _T_18 : @[riscvSingle.scala 793:33]
      node _T_19 = bits(io.memAddress, 9, 0)
      write mport _T_20 = mem[_T_19], clock
      _T_20 <= io.memWriteData
      skip @[riscvSingle.scala 793:33]
    node _T_21 = bits(io.memAddress, 9, 0) @[riscvSingle.scala 797:26]
    infer mport _T_22 = mem[_T_21], clock @[riscvSingle.scala 797:26]
    io.memReadData <= _T_22 @[riscvSingle.scala 797:20]
    node _T_23 = bits(io.memAddress, 9, 0) @[riscvSingle.scala 799:18]
    infer mport dat = mem[_T_23], clock @[riscvSingle.scala 799:18]
    node _T_24 = bits(reset, 0, 0) @[riscvSingle.scala 800:11]
    node _T_26 = eq(_T_24, UInt<1>("h00")) @[riscvSingle.scala 800:11]
    when _T_26 : @[riscvSingle.scala 800:11]
      printf(clock, UInt<1>(1), "mem(%d) = %d", io.memAddress, dat) @[riscvSingle.scala 800:11]
      skip @[riscvSingle.scala 800:11]
    node _T_27 = bits(reset, 0, 0) @[riscvSingle.scala 802:11]
    node _T_29 = eq(_T_27, UInt<1>("h00")) @[riscvSingle.scala 802:11]
    when _T_29 : @[riscvSingle.scala 802:11]
      printf(clock, UInt<1>(1), "\n\n\nMemory___________________________\n") @[riscvSingle.scala 802:11]
      skip @[riscvSingle.scala 802:11]
    wire _T_31 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_33 = mem[UInt<1>("h00")], clock @[riscvSingle.scala 805:22]
    _T_31 <= _T_33 @[riscvSingle.scala 805:16]
    node _T_34 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_36 = eq(_T_34, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_36 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(0) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_37 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_39 = eq(_T_37, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_39 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_31) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_41 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_43 = mem[UInt<1>("h01")], clock @[riscvSingle.scala 805:22]
    _T_41 <= _T_43 @[riscvSingle.scala 805:16]
    node _T_44 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_46 = eq(_T_44, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_46 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(1) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_47 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_49 = eq(_T_47, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_49 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_41) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_51 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_53 = mem[UInt<2>("h02")], clock @[riscvSingle.scala 805:22]
    _T_51 <= _T_53 @[riscvSingle.scala 805:16]
    node _T_54 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_56 = eq(_T_54, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_56 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(2) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_57 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_59 = eq(_T_57, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_59 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_51) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_61 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_63 = mem[UInt<2>("h03")], clock @[riscvSingle.scala 805:22]
    _T_61 <= _T_63 @[riscvSingle.scala 805:16]
    node _T_64 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_66 = eq(_T_64, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_66 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(3) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_67 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_69 = eq(_T_67, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_69 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_61) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_71 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_73 = mem[UInt<3>("h04")], clock @[riscvSingle.scala 805:22]
    _T_71 <= _T_73 @[riscvSingle.scala 805:16]
    node _T_74 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_76 = eq(_T_74, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_76 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(4) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_77 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_79 = eq(_T_77, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_79 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_71) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_81 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_83 = mem[UInt<3>("h05")], clock @[riscvSingle.scala 805:22]
    _T_81 <= _T_83 @[riscvSingle.scala 805:16]
    node _T_84 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_86 = eq(_T_84, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_86 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(5) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_87 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_89 = eq(_T_87, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_89 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_81) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_91 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_93 = mem[UInt<3>("h06")], clock @[riscvSingle.scala 805:22]
    _T_91 <= _T_93 @[riscvSingle.scala 805:16]
    node _T_94 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_96 = eq(_T_94, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_96 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(6) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_97 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_99 = eq(_T_97, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_99 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_91) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_101 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_103 = mem[UInt<3>("h07")], clock @[riscvSingle.scala 805:22]
    _T_101 <= _T_103 @[riscvSingle.scala 805:16]
    node _T_104 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_106 = eq(_T_104, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_106 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(7) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_107 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_109 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_101) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_111 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_113 = mem[UInt<4>("h08")], clock @[riscvSingle.scala 805:22]
    _T_111 <= _T_113 @[riscvSingle.scala 805:16]
    node _T_114 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_116 = eq(_T_114, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_116 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(8) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_117 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_119 = eq(_T_117, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_119 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_111) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_121 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_123 = mem[UInt<4>("h09")], clock @[riscvSingle.scala 805:22]
    _T_121 <= _T_123 @[riscvSingle.scala 805:16]
    node _T_124 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_126 = eq(_T_124, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_126 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(9) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_127 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_129 = eq(_T_127, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_129 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_121) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_131 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_133 = mem[UInt<4>("h0a")], clock @[riscvSingle.scala 805:22]
    _T_131 <= _T_133 @[riscvSingle.scala 805:16]
    node _T_134 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_136 = eq(_T_134, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_136 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(10) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_137 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_139 = eq(_T_137, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_139 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_131) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_141 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_143 = mem[UInt<4>("h0b")], clock @[riscvSingle.scala 805:22]
    _T_141 <= _T_143 @[riscvSingle.scala 805:16]
    node _T_144 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_146 = eq(_T_144, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_146 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(11) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_147 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_149 = eq(_T_147, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_149 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_141) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_151 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_153 = mem[UInt<4>("h0c")], clock @[riscvSingle.scala 805:22]
    _T_151 <= _T_153 @[riscvSingle.scala 805:16]
    node _T_154 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_156 = eq(_T_154, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_156 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(12) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_157 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_159 = eq(_T_157, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_159 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_151) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_161 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_163 = mem[UInt<4>("h0d")], clock @[riscvSingle.scala 805:22]
    _T_161 <= _T_163 @[riscvSingle.scala 805:16]
    node _T_164 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_166 = eq(_T_164, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_166 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(13) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_167 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_169 = eq(_T_167, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_169 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_161) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_171 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_173 = mem[UInt<4>("h0e")], clock @[riscvSingle.scala 805:22]
    _T_171 <= _T_173 @[riscvSingle.scala 805:16]
    node _T_174 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_176 = eq(_T_174, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_176 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(14) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_177 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_179 = eq(_T_177, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_179 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_171) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_181 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_183 = mem[UInt<4>("h0f")], clock @[riscvSingle.scala 805:22]
    _T_181 <= _T_183 @[riscvSingle.scala 805:16]
    node _T_184 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_186 = eq(_T_184, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_186 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(15) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_187 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_189 = eq(_T_187, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_189 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_181) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_191 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_193 = mem[UInt<5>("h010")], clock @[riscvSingle.scala 805:22]
    _T_191 <= _T_193 @[riscvSingle.scala 805:16]
    node _T_194 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_196 = eq(_T_194, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_196 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(16) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_197 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_199 = eq(_T_197, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_199 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_191) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_201 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_203 = mem[UInt<5>("h011")], clock @[riscvSingle.scala 805:22]
    _T_201 <= _T_203 @[riscvSingle.scala 805:16]
    node _T_204 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_206 = eq(_T_204, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_206 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(17) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_207 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_209 = eq(_T_207, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_209 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_201) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_211 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_213 = mem[UInt<5>("h012")], clock @[riscvSingle.scala 805:22]
    _T_211 <= _T_213 @[riscvSingle.scala 805:16]
    node _T_214 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_216 = eq(_T_214, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_216 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(18) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_217 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_219 = eq(_T_217, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_219 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_211) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_221 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_223 = mem[UInt<5>("h013")], clock @[riscvSingle.scala 805:22]
    _T_221 <= _T_223 @[riscvSingle.scala 805:16]
    node _T_224 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_226 = eq(_T_224, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_226 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(19) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_227 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_229 = eq(_T_227, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_229 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_221) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_231 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_233 = mem[UInt<5>("h014")], clock @[riscvSingle.scala 805:22]
    _T_231 <= _T_233 @[riscvSingle.scala 805:16]
    node _T_234 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_236 = eq(_T_234, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_236 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(20) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_237 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_239 = eq(_T_237, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_239 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_231) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_241 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_243 = mem[UInt<5>("h015")], clock @[riscvSingle.scala 805:22]
    _T_241 <= _T_243 @[riscvSingle.scala 805:16]
    node _T_244 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_246 = eq(_T_244, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_246 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(21) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_247 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_249 = eq(_T_247, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_249 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_241) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_251 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_253 = mem[UInt<5>("h016")], clock @[riscvSingle.scala 805:22]
    _T_251 <= _T_253 @[riscvSingle.scala 805:16]
    node _T_254 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_256 = eq(_T_254, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_256 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(22) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_257 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_259 = eq(_T_257, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_259 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_251) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_261 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_263 = mem[UInt<5>("h017")], clock @[riscvSingle.scala 805:22]
    _T_261 <= _T_263 @[riscvSingle.scala 805:16]
    node _T_264 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_266 = eq(_T_264, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_266 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(23) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_267 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_269 = eq(_T_267, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_269 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_261) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_271 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_273 = mem[UInt<5>("h018")], clock @[riscvSingle.scala 805:22]
    _T_271 <= _T_273 @[riscvSingle.scala 805:16]
    node _T_274 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_276 = eq(_T_274, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_276 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(24) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_277 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_279 = eq(_T_277, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_279 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_271) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_281 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_283 = mem[UInt<5>("h019")], clock @[riscvSingle.scala 805:22]
    _T_281 <= _T_283 @[riscvSingle.scala 805:16]
    node _T_284 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_286 = eq(_T_284, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_286 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(25) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_287 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_289 = eq(_T_287, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_289 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_281) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_291 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_293 = mem[UInt<5>("h01a")], clock @[riscvSingle.scala 805:22]
    _T_291 <= _T_293 @[riscvSingle.scala 805:16]
    node _T_294 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_296 = eq(_T_294, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_296 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(26) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_297 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_299 = eq(_T_297, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_299 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_291) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_301 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_303 = mem[UInt<5>("h01b")], clock @[riscvSingle.scala 805:22]
    _T_301 <= _T_303 @[riscvSingle.scala 805:16]
    node _T_304 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_306 = eq(_T_304, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_306 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(27) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_307 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_309 = eq(_T_307, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_309 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_301) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_311 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_313 = mem[UInt<5>("h01c")], clock @[riscvSingle.scala 805:22]
    _T_311 <= _T_313 @[riscvSingle.scala 805:16]
    node _T_314 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_316 = eq(_T_314, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_316 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(28) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_317 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_319 = eq(_T_317, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_319 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_311) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_321 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_323 = mem[UInt<5>("h01d")], clock @[riscvSingle.scala 805:22]
    _T_321 <= _T_323 @[riscvSingle.scala 805:16]
    node _T_324 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_326 = eq(_T_324, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_326 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(29) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_327 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_329 = eq(_T_327, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_329 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_321) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_331 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_333 = mem[UInt<5>("h01e")], clock @[riscvSingle.scala 805:22]
    _T_331 <= _T_333 @[riscvSingle.scala 805:16]
    node _T_334 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_336 = eq(_T_334, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_336 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(30) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_337 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_339 = eq(_T_337, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_339 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_331) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    wire _T_341 : SInt<32> @[riscvSingle.scala 804:26]
    infer mport _T_343 = mem[UInt<5>("h01f")], clock @[riscvSingle.scala 805:22]
    _T_341 <= _T_343 @[riscvSingle.scala 805:16]
    node _T_344 = bits(reset, 0, 0) @[riscvSingle.scala 806:15]
    node _T_346 = eq(_T_344, UInt<1>("h00")) @[riscvSingle.scala 806:15]
    when _T_346 : @[riscvSingle.scala 806:15]
      printf(clock, UInt<1>(1), "| mem(31) = ") @[riscvSingle.scala 806:15]
      skip @[riscvSingle.scala 806:15]
    node _T_347 = bits(reset, 0, 0) @[riscvSingle.scala 807:15]
    node _T_349 = eq(_T_347, UInt<1>("h00")) @[riscvSingle.scala 807:15]
    when _T_349 : @[riscvSingle.scala 807:15]
      printf(clock, UInt<1>(1), "%d\n", _T_341) @[riscvSingle.scala 807:15]
      skip @[riscvSingle.scala 807:15]
    node _T_350 = bits(reset, 0, 0) @[riscvSingle.scala 809:11]
    node _T_352 = eq(_T_350, UInt<1>("h00")) @[riscvSingle.scala 809:11]
    when _T_352 : @[riscvSingle.scala 809:11]
      printf(clock, UInt<1>(1), "|________________________________\n") @[riscvSingle.scala 809:11]
      skip @[riscvSingle.scala 809:11]
    dmemMessage.memAddress <= io.memAddress @[riscvSingle.scala 811:28]
    dmemMessage.memWriteData <= io.memWriteData @[riscvSingle.scala 812:30]
    dmemMessage.memWriteEnable <= io.memWriteEnable @[riscvSingle.scala 813:32]
    dmemMessage.memReadData <= io.memReadData @[riscvSingle.scala 814:29]
    node _T_353 = bits(reset, 0, 0) @[riscvSingle.scala 815:11]
    node _T_355 = eq(_T_353, UInt<1>("h00")) @[riscvSingle.scala 815:11]
    when _T_355 : @[riscvSingle.scala 815:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|dmem Module:\n|  memAddress      : 0x%x\n|  memWriteData    : 0x%x\n|  memWriteEnable  : b%b\n|  memReadData     : 0x%x\n|___________________________\n", dmemMessage.memAddress, dmemMessage.memWriteData, dmemMessage.memWriteEnable, dmemMessage.memReadData) @[riscvSingle.scala 815:11]
      skip @[riscvSingle.scala 815:11]
    
  module top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {valid : UInt<1>}
    
    wire topMessage : {instr_pulled : UInt<32>, pc_pulled : UInt<32>, memWriteEnable : UInt<1>, memWriteData : SInt<32>, memAddress : UInt<32>, memReadData : SInt<32>} @[riscvSingle.scala 33:26]
    inst r of riscv @[riscvSingle.scala 34:19]
    r.clock <= clock
    r.reset <= reset
    inst im of imem @[riscvSingle.scala 35:20]
    im.clock <= clock
    im.reset <= reset
    inst dm of dmem @[riscvSingle.scala 36:20]
    dm.clock <= clock
    dm.reset <= reset
    dm.io.memAddress <= r.io.memAddress @[riscvSingle.scala 38:22]
    dm.io.memWriteData <= r.io.memWriteData @[riscvSingle.scala 39:24]
    dm.io.memWriteEnable <= r.io.memWriteEnable @[riscvSingle.scala 40:26]
    r.io.memReadData <= dm.io.memReadData @[riscvSingle.scala 42:22]
    topMessage.instr_pulled <= im.io.inst @[riscvSingle.scala 45:29]
    node _T_9 = div(r.io.pc, UInt<3>("h04")) @[riscvSingle.scala 46:37]
    topMessage.pc_pulled <= _T_9 @[riscvSingle.scala 46:26]
    topMessage.memWriteData <= r.io.memWriteData @[riscvSingle.scala 47:29]
    topMessage.memWriteEnable <= r.io.memWriteEnable @[riscvSingle.scala 48:31]
    topMessage.memAddress <= r.io.memAddress @[riscvSingle.scala 49:27]
    topMessage.memReadData <= dm.io.memReadData @[riscvSingle.scala 50:28]
    node _T_10 = bits(reset, 0, 0) @[riscvSingle.scala 51:11]
    node _T_12 = eq(_T_10, UInt<1>("h00")) @[riscvSingle.scala 51:11]
    when _T_12 : @[riscvSingle.scala 51:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|top Module:\n|  instr pulled       : 0x%x\n|  pc pulled          : b%b\n|  memWriteEnable     : b%b\n|  memWriteData       : 0x%x\n|  memAddress         : 0x%x\n|  memReadData        : 0x%x\n|___________________________\n", topMessage.instr_pulled, topMessage.pc_pulled, topMessage.memWriteEnable, topMessage.memWriteData, topMessage.memAddress, topMessage.memReadData) @[riscvSingle.scala 51:11]
      skip @[riscvSingle.scala 51:11]
    node _T_14 = div(r.io.pc, UInt<3>("h04")) @[riscvSingle.scala 53:34]
    im.io.instAddress <= _T_14 @[riscvSingle.scala 53:23]
    r.io.instr <= im.io.inst @[riscvSingle.scala 55:16]
    node _T_15 = bits(im.io.inst, 6, 0) @[riscvSingle.scala 57:31]
    node _T_17 = eq(_T_15, UInt<7>("h073")) @[riscvSingle.scala 57:38]
    node _T_20 = mux(_T_17, UInt<1>("h00"), UInt<1>("h01")) @[riscvSingle.scala 57:20]
    io.valid <= _T_20 @[riscvSingle.scala 57:14]
    
