/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* M1 */
.set M1__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set M1__0__MASK, 0x02
.set M1__0__PC, CYREG_IO_PC_PRT15_PC1
.set M1__0__PORT, 15
.set M1__0__SHIFT, 1
.set M1__AG, CYREG_PRT15_AG
.set M1__AMUX, CYREG_PRT15_AMUX
.set M1__BIE, CYREG_PRT15_BIE
.set M1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set M1__BYP, CYREG_PRT15_BYP
.set M1__CTL, CYREG_PRT15_CTL
.set M1__DM0, CYREG_PRT15_DM0
.set M1__DM1, CYREG_PRT15_DM1
.set M1__DM2, CYREG_PRT15_DM2
.set M1__DR, CYREG_PRT15_DR
.set M1__INP_DIS, CYREG_PRT15_INP_DIS
.set M1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set M1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set M1__LCD_EN, CYREG_PRT15_LCD_EN
.set M1__MASK, 0x02
.set M1__PORT, 15
.set M1__PRT, CYREG_PRT15_PRT
.set M1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set M1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set M1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set M1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set M1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set M1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set M1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set M1__PS, CYREG_PRT15_PS
.set M1__SHIFT, 1
.set M1__SLW, CYREG_PRT15_SLW
.set M1_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set M1_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set M1_Int__INTC_MASK, 0x01
.set M1_Int__INTC_NUMBER, 0
.set M1_Int__INTC_PRIOR_NUM, 7
.set M1_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set M1_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set M1_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MR */
.set MR__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set MR__0__MASK, 0x40
.set MR__0__PC, CYREG_PRT1_PC6
.set MR__0__PORT, 1
.set MR__0__SHIFT, 6
.set MR__AG, CYREG_PRT1_AG
.set MR__AMUX, CYREG_PRT1_AMUX
.set MR__BIE, CYREG_PRT1_BIE
.set MR__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MR__BYP, CYREG_PRT1_BYP
.set MR__CTL, CYREG_PRT1_CTL
.set MR__DM0, CYREG_PRT1_DM0
.set MR__DM1, CYREG_PRT1_DM1
.set MR__DM2, CYREG_PRT1_DM2
.set MR__DR, CYREG_PRT1_DR
.set MR__INP_DIS, CYREG_PRT1_INP_DIS
.set MR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MR__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MR__LCD_EN, CYREG_PRT1_LCD_EN
.set MR__MASK, 0x40
.set MR__PORT, 1
.set MR__PRT, CYREG_PRT1_PRT
.set MR__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MR__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MR__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MR__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MR__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MR__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MR__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MR__PS, CYREG_PRT1_PS
.set MR__SHIFT, 6
.set MR__SLW, CYREG_PRT1_SLW

/* MW */
.set MW__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set MW__0__MASK, 0x80
.set MW__0__PC, CYREG_PRT1_PC7
.set MW__0__PORT, 1
.set MW__0__SHIFT, 7
.set MW__AG, CYREG_PRT1_AG
.set MW__AMUX, CYREG_PRT1_AMUX
.set MW__BIE, CYREG_PRT1_BIE
.set MW__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MW__BYP, CYREG_PRT1_BYP
.set MW__CTL, CYREG_PRT1_CTL
.set MW__DM0, CYREG_PRT1_DM0
.set MW__DM1, CYREG_PRT1_DM1
.set MW__DM2, CYREG_PRT1_DM2
.set MW__DR, CYREG_PRT1_DR
.set MW__INP_DIS, CYREG_PRT1_INP_DIS
.set MW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MW__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MW__LCD_EN, CYREG_PRT1_LCD_EN
.set MW__MASK, 0x80
.set MW__PORT, 1
.set MW__PRT, CYREG_PRT1_PRT
.set MW__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MW__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MW__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MW__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MW__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MW__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MW__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MW__PS, CYREG_PRT1_PS
.set MW__SHIFT, 7
.set MW__SLW, CYREG_PRT1_SLW

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx__0__MASK, 0x40
.set Rx__0__PC, CYREG_PRT12_PC6
.set Rx__0__PORT, 12
.set Rx__0__SHIFT, 6
.set Rx__AG, CYREG_PRT12_AG
.set Rx__BIE, CYREG_PRT12_BIE
.set Rx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx__BYP, CYREG_PRT12_BYP
.set Rx__DM0, CYREG_PRT12_DM0
.set Rx__DM1, CYREG_PRT12_DM1
.set Rx__DM2, CYREG_PRT12_DM2
.set Rx__DR, CYREG_PRT12_DR
.set Rx__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx__MASK, 0x40
.set Rx__PORT, 12
.set Rx__PRT, CYREG_PRT12_PRT
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx__PS, CYREG_PRT12_PS
.set Rx__SHIFT, 6
.set Rx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx__SLW, CYREG_PRT12_SLW

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx__0__MASK, 0x80
.set Tx__0__PC, CYREG_PRT12_PC7
.set Tx__0__PORT, 12
.set Tx__0__SHIFT, 7
.set Tx__AG, CYREG_PRT12_AG
.set Tx__BIE, CYREG_PRT12_BIE
.set Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx__BYP, CYREG_PRT12_BYP
.set Tx__DM0, CYREG_PRT12_DM0
.set Tx__DM1, CYREG_PRT12_DM1
.set Tx__DM2, CYREG_PRT12_DM2
.set Tx__DR, CYREG_PRT12_DR
.set Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx__MASK, 0x80
.set Tx__PORT, 12
.set Tx__PRT, CYREG_PRT12_PRT
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx__PS, CYREG_PRT12_PS
.set Tx__SHIFT, 7
.set Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx__SLW, CYREG_PRT12_SLW

/* WE */
.set WE__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set WE__0__MASK, 0x04
.set WE__0__PC, CYREG_IO_PC_PRT15_PC2
.set WE__0__PORT, 15
.set WE__0__SHIFT, 2
.set WE__AG, CYREG_PRT15_AG
.set WE__AMUX, CYREG_PRT15_AMUX
.set WE__BIE, CYREG_PRT15_BIE
.set WE__BIT_MASK, CYREG_PRT15_BIT_MASK
.set WE__BYP, CYREG_PRT15_BYP
.set WE__CTL, CYREG_PRT15_CTL
.set WE__DM0, CYREG_PRT15_DM0
.set WE__DM1, CYREG_PRT15_DM1
.set WE__DM2, CYREG_PRT15_DM2
.set WE__DR, CYREG_PRT15_DR
.set WE__INP_DIS, CYREG_PRT15_INP_DIS
.set WE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set WE__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set WE__LCD_EN, CYREG_PRT15_LCD_EN
.set WE__MASK, 0x04
.set WE__PORT, 15
.set WE__PRT, CYREG_PRT15_PRT
.set WE__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set WE__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set WE__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set WE__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set WE__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set WE__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set WE__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set WE__PS, CYREG_PRT15_PS
.set WE__SHIFT, 2
.set WE__SLW, CYREG_PRT15_SLW

/* CTS */
.set CTS__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set CTS__0__MASK, 0x04
.set CTS__0__PC, CYREG_PRT12_PC2
.set CTS__0__PORT, 12
.set CTS__0__SHIFT, 2
.set CTS__AG, CYREG_PRT12_AG
.set CTS__BIE, CYREG_PRT12_BIE
.set CTS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CTS__BYP, CYREG_PRT12_BYP
.set CTS__DM0, CYREG_PRT12_DM0
.set CTS__DM1, CYREG_PRT12_DM1
.set CTS__DM2, CYREG_PRT12_DM2
.set CTS__DR, CYREG_PRT12_DR
.set CTS__INP_DIS, CYREG_PRT12_INP_DIS
.set CTS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CTS__MASK, 0x04
.set CTS__PORT, 12
.set CTS__PRT, CYREG_PRT12_PRT
.set CTS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CTS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CTS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CTS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CTS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CTS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CTS__PS, CYREG_PRT12_PS
.set CTS__SHIFT, 2
.set CTS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CTS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CTS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CTS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CTS__SLW, CYREG_PRT12_SLW

/* Dta */
.set Dta__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Dta__0__MASK, 0x01
.set Dta__0__PC, CYREG_PRT0_PC0
.set Dta__0__PORT, 0
.set Dta__0__SHIFT, 0
.set Dta__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set Dta__1__MASK, 0x02
.set Dta__1__PC, CYREG_PRT0_PC1
.set Dta__1__PORT, 0
.set Dta__1__SHIFT, 1
.set Dta__2__INTTYPE, CYREG_PICU0_INTTYPE2
.set Dta__2__MASK, 0x04
.set Dta__2__PC, CYREG_PRT0_PC2
.set Dta__2__PORT, 0
.set Dta__2__SHIFT, 2
.set Dta__3__INTTYPE, CYREG_PICU0_INTTYPE3
.set Dta__3__MASK, 0x08
.set Dta__3__PC, CYREG_PRT0_PC3
.set Dta__3__PORT, 0
.set Dta__3__SHIFT, 3
.set Dta__4__INTTYPE, CYREG_PICU0_INTTYPE4
.set Dta__4__MASK, 0x10
.set Dta__4__PC, CYREG_PRT0_PC4
.set Dta__4__PORT, 0
.set Dta__4__SHIFT, 4
.set Dta__5__INTTYPE, CYREG_PICU0_INTTYPE5
.set Dta__5__MASK, 0x20
.set Dta__5__PC, CYREG_PRT0_PC5
.set Dta__5__PORT, 0
.set Dta__5__SHIFT, 5
.set Dta__6__INTTYPE, CYREG_PICU0_INTTYPE6
.set Dta__6__MASK, 0x40
.set Dta__6__PC, CYREG_PRT0_PC6
.set Dta__6__PORT, 0
.set Dta__6__SHIFT, 6
.set Dta__7__INTTYPE, CYREG_PICU0_INTTYPE7
.set Dta__7__MASK, 0x80
.set Dta__7__PC, CYREG_PRT0_PC7
.set Dta__7__PORT, 0
.set Dta__7__SHIFT, 7
.set Dta__AG, CYREG_PRT0_AG
.set Dta__AMUX, CYREG_PRT0_AMUX
.set Dta__BIE, CYREG_PRT0_BIE
.set Dta__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Dta__BYP, CYREG_PRT0_BYP
.set Dta__CTL, CYREG_PRT0_CTL
.set Dta__DM0, CYREG_PRT0_DM0
.set Dta__DM1, CYREG_PRT0_DM1
.set Dta__DM2, CYREG_PRT0_DM2
.set Dta__DR, CYREG_PRT0_DR
.set Dta__INP_DIS, CYREG_PRT0_INP_DIS
.set Dta__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Dta__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Dta__LCD_EN, CYREG_PRT0_LCD_EN
.set Dta__MASK, 0xFF
.set Dta__PORT, 0
.set Dta__PRT, CYREG_PRT0_PRT
.set Dta__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Dta__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Dta__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Dta__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Dta__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Dta__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Dta__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Dta__PS, CYREG_PRT0_PS
.set Dta__SHIFT, 0
.set Dta__SLW, CYREG_PRT0_SLW

/* IOR */
.set IOR__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set IOR__0__MASK, 0x10
.set IOR__0__PC, CYREG_PRT1_PC4
.set IOR__0__PORT, 1
.set IOR__0__SHIFT, 4
.set IOR__AG, CYREG_PRT1_AG
.set IOR__AMUX, CYREG_PRT1_AMUX
.set IOR__BIE, CYREG_PRT1_BIE
.set IOR__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IOR__BYP, CYREG_PRT1_BYP
.set IOR__CTL, CYREG_PRT1_CTL
.set IOR__DM0, CYREG_PRT1_DM0
.set IOR__DM1, CYREG_PRT1_DM1
.set IOR__DM2, CYREG_PRT1_DM2
.set IOR__DR, CYREG_PRT1_DR
.set IOR__INP_DIS, CYREG_PRT1_INP_DIS
.set IOR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IOR__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IOR__LCD_EN, CYREG_PRT1_LCD_EN
.set IOR__MASK, 0x10
.set IOR__PORT, 1
.set IOR__PRT, CYREG_PRT1_PRT
.set IOR__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IOR__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IOR__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IOR__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IOR__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IOR__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IOR__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IOR__PS, CYREG_PRT1_PS
.set IOR__SHIFT, 4
.set IOR__SLW, CYREG_PRT1_SLW

/* IOW */
.set IOW__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set IOW__0__MASK, 0x20
.set IOW__0__PC, CYREG_PRT1_PC5
.set IOW__0__PORT, 1
.set IOW__0__SHIFT, 5
.set IOW__AG, CYREG_PRT1_AG
.set IOW__AMUX, CYREG_PRT1_AMUX
.set IOW__BIE, CYREG_PRT1_BIE
.set IOW__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IOW__BYP, CYREG_PRT1_BYP
.set IOW__CTL, CYREG_PRT1_CTL
.set IOW__DM0, CYREG_PRT1_DM0
.set IOW__DM1, CYREG_PRT1_DM1
.set IOW__DM2, CYREG_PRT1_DM2
.set IOW__DR, CYREG_PRT1_DR
.set IOW__INP_DIS, CYREG_PRT1_INP_DIS
.set IOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IOW__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IOW__LCD_EN, CYREG_PRT1_LCD_EN
.set IOW__MASK, 0x20
.set IOW__PORT, 1
.set IOW__PRT, CYREG_PRT1_PRT
.set IOW__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IOW__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IOW__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IOW__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IOW__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IOW__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IOW__PS, CYREG_PRT1_PS
.set IOW__SHIFT, 5
.set IOW__SLW, CYREG_PRT1_SLW

/* OER */
.set OER__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set OER__0__MASK, 0x20
.set OER__0__PC, CYREG_IO_PC_PRT15_PC5
.set OER__0__PORT, 15
.set OER__0__SHIFT, 5
.set OER__AG, CYREG_PRT15_AG
.set OER__AMUX, CYREG_PRT15_AMUX
.set OER__BIE, CYREG_PRT15_BIE
.set OER__BIT_MASK, CYREG_PRT15_BIT_MASK
.set OER__BYP, CYREG_PRT15_BYP
.set OER__CTL, CYREG_PRT15_CTL
.set OER__DM0, CYREG_PRT15_DM0
.set OER__DM1, CYREG_PRT15_DM1
.set OER__DM2, CYREG_PRT15_DM2
.set OER__DR, CYREG_PRT15_DR
.set OER__INP_DIS, CYREG_PRT15_INP_DIS
.set OER__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set OER__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set OER__LCD_EN, CYREG_PRT15_LCD_EN
.set OER__MASK, 0x20
.set OER__PORT, 15
.set OER__PRT, CYREG_PRT15_PRT
.set OER__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set OER__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set OER__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set OER__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set OER__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set OER__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set OER__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set OER__PS, CYREG_PRT15_PS
.set OER__SHIFT, 5
.set OER__SLW, CYREG_PRT15_SLW

/* RCM */
.set RCM_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RCM_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RCM_Int__INTC_MASK, 0x02
.set RCM_Int__INTC_NUMBER, 1
.set RCM_Int__INTC_PRIOR_NUM, 7
.set RCM_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set RCM_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RCM_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set RCM_sts_sts_reg__0__MASK, 0x01
.set RCM_sts_sts_reg__0__POS, 0
.set RCM_sts_sts_reg__1__MASK, 0x02
.set RCM_sts_sts_reg__1__POS, 1
.set RCM_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set RCM_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set RCM_sts_sts_reg__2__MASK, 0x04
.set RCM_sts_sts_reg__2__POS, 2
.set RCM_sts_sts_reg__3__MASK, 0x08
.set RCM_sts_sts_reg__3__POS, 3
.set RCM_sts_sts_reg__4__MASK, 0x10
.set RCM_sts_sts_reg__4__POS, 4
.set RCM_sts_sts_reg__5__MASK, 0x20
.set RCM_sts_sts_reg__5__POS, 5
.set RCM_sts_sts_reg__6__MASK, 0x40
.set RCM_sts_sts_reg__6__POS, 6
.set RCM_sts_sts_reg__7__MASK, 0x80
.set RCM_sts_sts_reg__7__POS, 7
.set RCM_sts_sts_reg__MASK, 0xFF
.set RCM_sts_sts_reg__MASK_REG, CYREG_B0_UDB11_MSK
.set RCM_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set RCM_sts_sts_reg__STATUS_REG, CYREG_B0_UDB11_ST

/* RCU */
.set RCU_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RCU_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RCU_Int__INTC_MASK, 0x04
.set RCU_Int__INTC_NUMBER, 2
.set RCU_Int__INTC_PRIOR_NUM, 7
.set RCU_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set RCU_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RCU_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set RCU_sts_sts_reg__0__MASK, 0x01
.set RCU_sts_sts_reg__0__POS, 0
.set RCU_sts_sts_reg__1__MASK, 0x02
.set RCU_sts_sts_reg__1__POS, 1
.set RCU_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set RCU_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set RCU_sts_sts_reg__2__MASK, 0x04
.set RCU_sts_sts_reg__2__POS, 2
.set RCU_sts_sts_reg__3__MASK, 0x08
.set RCU_sts_sts_reg__3__POS, 3
.set RCU_sts_sts_reg__4__MASK, 0x10
.set RCU_sts_sts_reg__4__POS, 4
.set RCU_sts_sts_reg__5__MASK, 0x20
.set RCU_sts_sts_reg__5__POS, 5
.set RCU_sts_sts_reg__6__MASK, 0x40
.set RCU_sts_sts_reg__6__POS, 6
.set RCU_sts_sts_reg__7__MASK, 0x80
.set RCU_sts_sts_reg__7__POS, 7
.set RCU_sts_sts_reg__MASK, 0xFF
.set RCU_sts_sts_reg__MASK_REG, CYREG_B0_UDB05_MSK
.set RCU_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set RCU_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set RCU_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set RCU_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set RCU_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set RCU_sts_sts_reg__STATUS_REG, CYREG_B0_UDB05_ST

/* RES */
.set RES__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set RES__0__MASK, 0x10
.set RES__0__PC, CYREG_PRT12_PC4
.set RES__0__PORT, 12
.set RES__0__SHIFT, 4
.set RES__AG, CYREG_PRT12_AG
.set RES__BIE, CYREG_PRT12_BIE
.set RES__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RES__BYP, CYREG_PRT12_BYP
.set RES__DM0, CYREG_PRT12_DM0
.set RES__DM1, CYREG_PRT12_DM1
.set RES__DM2, CYREG_PRT12_DM2
.set RES__DR, CYREG_PRT12_DR
.set RES__INP_DIS, CYREG_PRT12_INP_DIS
.set RES__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RES__MASK, 0x10
.set RES__PORT, 12
.set RES__PRT, CYREG_PRT12_PRT
.set RES__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RES__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RES__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RES__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RES__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RES__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RES__PS, CYREG_PRT12_PS
.set RES__SHIFT, 4
.set RES__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RES__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RES__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RES__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RES__SLW, CYREG_PRT12_SLW

/* ROD */
.set ROD_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ROD_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ROD_Int__INTC_MASK, 0x08
.set ROD_Int__INTC_NUMBER, 3
.set ROD_Int__INTC_PRIOR_NUM, 7
.set ROD_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ROD_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ROD_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ROD_sts_sts_reg__0__MASK, 0x01
.set ROD_sts_sts_reg__0__POS, 0
.set ROD_sts_sts_reg__1__MASK, 0x02
.set ROD_sts_sts_reg__1__POS, 1
.set ROD_sts_sts_reg__2__MASK, 0x04
.set ROD_sts_sts_reg__2__POS, 2
.set ROD_sts_sts_reg__3__MASK, 0x08
.set ROD_sts_sts_reg__3__POS, 3
.set ROD_sts_sts_reg__4__MASK, 0x10
.set ROD_sts_sts_reg__4__POS, 4
.set ROD_sts_sts_reg__5__MASK, 0x20
.set ROD_sts_sts_reg__5__POS, 5
.set ROD_sts_sts_reg__6__MASK, 0x40
.set ROD_sts_sts_reg__6__POS, 6
.set ROD_sts_sts_reg__7__MASK, 0x80
.set ROD_sts_sts_reg__7__POS, 7
.set ROD_sts_sts_reg__MASK, 0xFF
.set ROD_sts_sts_reg__MASK_REG, CYREG_B0_UDB15_MSK
.set ROD_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set ROD_sts_sts_reg__STATUS_REG, CYREG_B0_UDB15_ST

/* RRD */
.set RRD_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RRD_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RRD_Int__INTC_MASK, 0x10
.set RRD_Int__INTC_NUMBER, 4
.set RRD_Int__INTC_PRIOR_NUM, 7
.set RRD_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set RRD_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RRD_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set RRD_Sync_ctrl_reg__0__MASK, 0x01
.set RRD_Sync_ctrl_reg__0__POS, 0
.set RRD_Sync_ctrl_reg__1__MASK, 0x02
.set RRD_Sync_ctrl_reg__1__POS, 1
.set RRD_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set RRD_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set RRD_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set RRD_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set RRD_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set RRD_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set RRD_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set RRD_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set RRD_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set RRD_Sync_ctrl_reg__2__MASK, 0x04
.set RRD_Sync_ctrl_reg__2__POS, 2
.set RRD_Sync_ctrl_reg__3__MASK, 0x08
.set RRD_Sync_ctrl_reg__3__POS, 3
.set RRD_Sync_ctrl_reg__4__MASK, 0x10
.set RRD_Sync_ctrl_reg__4__POS, 4
.set RRD_Sync_ctrl_reg__5__MASK, 0x20
.set RRD_Sync_ctrl_reg__5__POS, 5
.set RRD_Sync_ctrl_reg__6__MASK, 0x40
.set RRD_Sync_ctrl_reg__6__POS, 6
.set RRD_Sync_ctrl_reg__7__MASK, 0x80
.set RRD_Sync_ctrl_reg__7__POS, 7
.set RRD_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set RRD_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set RRD_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set RRD_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set RRD_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set RRD_Sync_ctrl_reg__MASK, 0xFF
.set RRD_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RRD_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RRD_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* RSM */
.set RSM_Sync_ctrl_reg__0__MASK, 0x01
.set RSM_Sync_ctrl_reg__0__POS, 0
.set RSM_Sync_ctrl_reg__1__MASK, 0x02
.set RSM_Sync_ctrl_reg__1__POS, 1
.set RSM_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set RSM_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set RSM_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set RSM_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set RSM_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set RSM_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set RSM_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set RSM_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set RSM_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set RSM_Sync_ctrl_reg__2__MASK, 0x04
.set RSM_Sync_ctrl_reg__2__POS, 2
.set RSM_Sync_ctrl_reg__3__MASK, 0x08
.set RSM_Sync_ctrl_reg__3__POS, 3
.set RSM_Sync_ctrl_reg__4__MASK, 0x10
.set RSM_Sync_ctrl_reg__4__POS, 4
.set RSM_Sync_ctrl_reg__5__MASK, 0x20
.set RSM_Sync_ctrl_reg__5__POS, 5
.set RSM_Sync_ctrl_reg__6__MASK, 0x40
.set RSM_Sync_ctrl_reg__6__POS, 6
.set RSM_Sync_ctrl_reg__7__MASK, 0x80
.set RSM_Sync_ctrl_reg__7__POS, 7
.set RSM_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set RSM_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set RSM_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set RSM_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set RSM_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set RSM_Sync_ctrl_reg__MASK, 0xFF
.set RSM_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set RSM_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set RSM_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* RST */
.set RST_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RST_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RST_Int__INTC_MASK, 0x20
.set RST_Int__INTC_NUMBER, 5
.set RST_Int__INTC_PRIOR_NUM, 7
.set RST_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set RST_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RST_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set RST_sts_sts_reg__0__MASK, 0x01
.set RST_sts_sts_reg__0__POS, 0
.set RST_sts_sts_reg__1__MASK, 0x02
.set RST_sts_sts_reg__1__POS, 1
.set RST_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set RST_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set RST_sts_sts_reg__2__MASK, 0x04
.set RST_sts_sts_reg__2__POS, 2
.set RST_sts_sts_reg__3__MASK, 0x08
.set RST_sts_sts_reg__3__POS, 3
.set RST_sts_sts_reg__4__MASK, 0x10
.set RST_sts_sts_reg__4__POS, 4
.set RST_sts_sts_reg__5__MASK, 0x20
.set RST_sts_sts_reg__5__POS, 5
.set RST_sts_sts_reg__6__MASK, 0x40
.set RST_sts_sts_reg__6__POS, 6
.set RST_sts_sts_reg__7__MASK, 0x80
.set RST_sts_sts_reg__7__POS, 7
.set RST_sts_sts_reg__MASK, 0xFF
.set RST_sts_sts_reg__MASK_REG, CYREG_B0_UDB04_MSK
.set RST_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set RST_sts_sts_reg__STATUS_REG, CYREG_B0_UDB04_ST

/* RSU */
.set RSU_Sync_ctrl_reg__0__MASK, 0x01
.set RSU_Sync_ctrl_reg__0__POS, 0
.set RSU_Sync_ctrl_reg__1__MASK, 0x02
.set RSU_Sync_ctrl_reg__1__POS, 1
.set RSU_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set RSU_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set RSU_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set RSU_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set RSU_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set RSU_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set RSU_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set RSU_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set RSU_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set RSU_Sync_ctrl_reg__2__MASK, 0x04
.set RSU_Sync_ctrl_reg__2__POS, 2
.set RSU_Sync_ctrl_reg__3__MASK, 0x08
.set RSU_Sync_ctrl_reg__3__POS, 3
.set RSU_Sync_ctrl_reg__4__MASK, 0x10
.set RSU_Sync_ctrl_reg__4__POS, 4
.set RSU_Sync_ctrl_reg__5__MASK, 0x20
.set RSU_Sync_ctrl_reg__5__POS, 5
.set RSU_Sync_ctrl_reg__6__MASK, 0x40
.set RSU_Sync_ctrl_reg__6__POS, 6
.set RSU_Sync_ctrl_reg__7__MASK, 0x80
.set RSU_Sync_ctrl_reg__7__POS, 7
.set RSU_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set RSU_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set RSU_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set RSU_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB00_CTL
.set RSU_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set RSU_Sync_ctrl_reg__MASK, 0xFF
.set RSU_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set RSU_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set RSU_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB00_MSK

/* RTL */
.set RTL__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set RTL__0__MASK, 0x20
.set RTL__0__PC, CYREG_PRT12_PC5
.set RTL__0__PORT, 12
.set RTL__0__SHIFT, 5
.set RTL__AG, CYREG_PRT12_AG
.set RTL__BIE, CYREG_PRT12_BIE
.set RTL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RTL__BYP, CYREG_PRT12_BYP
.set RTL__DM0, CYREG_PRT12_DM0
.set RTL__DM1, CYREG_PRT12_DM1
.set RTL__DM2, CYREG_PRT12_DM2
.set RTL__DR, CYREG_PRT12_DR
.set RTL__INP_DIS, CYREG_PRT12_INP_DIS
.set RTL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RTL__MASK, 0x20
.set RTL__PORT, 12
.set RTL__PRT, CYREG_PRT12_PRT
.set RTL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RTL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RTL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RTL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RTL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RTL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RTL__PS, CYREG_PRT12_PS
.set RTL__SHIFT, 5
.set RTL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RTL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RTL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RTL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RTL__SLW, CYREG_PRT12_SLW

/* RTS */
.set RTS__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set RTS__0__MASK, 0x08
.set RTS__0__PC, CYREG_PRT12_PC3
.set RTS__0__PORT, 12
.set RTS__0__SHIFT, 3
.set RTS__AG, CYREG_PRT12_AG
.set RTS__BIE, CYREG_PRT12_BIE
.set RTS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RTS__BYP, CYREG_PRT12_BYP
.set RTS__DM0, CYREG_PRT12_DM0
.set RTS__DM1, CYREG_PRT12_DM1
.set RTS__DM2, CYREG_PRT12_DM2
.set RTS__DR, CYREG_PRT12_DR
.set RTS__INP_DIS, CYREG_PRT12_INP_DIS
.set RTS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RTS__MASK, 0x08
.set RTS__PORT, 12
.set RTS__PRT, CYREG_PRT12_PRT
.set RTS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RTS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RTS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RTS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RTS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RTS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RTS__PS, CYREG_PRT12_PS
.set RTS__SHIFT, 3
.set RTS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RTS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RTS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RTS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RTS__SLW, CYREG_PRT12_SLW

/* MAP1 */
.set MAP1__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set MAP1__0__MASK, 0x08
.set MAP1__0__PC, CYREG_PRT1_PC3
.set MAP1__0__PORT, 1
.set MAP1__0__SHIFT, 3
.set MAP1__AG, CYREG_PRT1_AG
.set MAP1__AMUX, CYREG_PRT1_AMUX
.set MAP1__BIE, CYREG_PRT1_BIE
.set MAP1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MAP1__BYP, CYREG_PRT1_BYP
.set MAP1__CTL, CYREG_PRT1_CTL
.set MAP1__DM0, CYREG_PRT1_DM0
.set MAP1__DM1, CYREG_PRT1_DM1
.set MAP1__DM2, CYREG_PRT1_DM2
.set MAP1__DR, CYREG_PRT1_DR
.set MAP1__INP_DIS, CYREG_PRT1_INP_DIS
.set MAP1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MAP1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MAP1__LCD_EN, CYREG_PRT1_LCD_EN
.set MAP1__MASK, 0x08
.set MAP1__PORT, 1
.set MAP1__PRT, CYREG_PRT1_PRT
.set MAP1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MAP1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MAP1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MAP1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MAP1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MAP1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MAP1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MAP1__PS, CYREG_PRT1_PS
.set MAP1__SHIFT, 3
.set MAP1__SLW, CYREG_PRT1_SLW

/* MSEL */
.set MSEL__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set MSEL__0__MASK, 0x08
.set MSEL__0__PC, CYREG_IO_PC_PRT15_PC3
.set MSEL__0__PORT, 15
.set MSEL__0__SHIFT, 3
.set MSEL__AG, CYREG_PRT15_AG
.set MSEL__AMUX, CYREG_PRT15_AMUX
.set MSEL__BIE, CYREG_PRT15_BIE
.set MSEL__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MSEL__BYP, CYREG_PRT15_BYP
.set MSEL__CTL, CYREG_PRT15_CTL
.set MSEL__DM0, CYREG_PRT15_DM0
.set MSEL__DM1, CYREG_PRT15_DM1
.set MSEL__DM2, CYREG_PRT15_DM2
.set MSEL__DR, CYREG_PRT15_DR
.set MSEL__INP_DIS, CYREG_PRT15_INP_DIS
.set MSEL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MSEL__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MSEL__LCD_EN, CYREG_PRT15_LCD_EN
.set MSEL__MASK, 0x08
.set MSEL__PORT, 15
.set MSEL__PRT, CYREG_PRT15_PRT
.set MSEL__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MSEL__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MSEL__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MSEL__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MSEL__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MSEL__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MSEL__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MSEL__PS, CYREG_PRT15_PS
.set MSEL__SHIFT, 3
.set MSEL__SLW, CYREG_PRT15_SLW

/* UART */
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_BUART_sCR_SyncCtl_CtrlReg__2__MASK, 0x04
.set UART_BUART_sCR_SyncCtl_CtrlReg__2__POS, 2
.set UART_BUART_sCR_SyncCtl_CtrlReg__3__MASK, 0x08
.set UART_BUART_sCR_SyncCtl_CtrlReg__3__POS, 3
.set UART_BUART_sCR_SyncCtl_CtrlReg__4__MASK, 0x10
.set UART_BUART_sCR_SyncCtl_CtrlReg__4__POS, 4
.set UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB14_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__MASK, 0x1C
.set UART_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sRX_RxSts__2__MASK, 0x04
.set UART_BUART_sRX_RxSts__2__POS, 2
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x3C
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB10_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* AddrH */
.set AddrH__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set AddrH__0__MASK, 0x01
.set AddrH__0__PC, CYREG_PRT3_PC0
.set AddrH__0__PORT, 3
.set AddrH__0__SHIFT, 0
.set AddrH__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set AddrH__1__MASK, 0x02
.set AddrH__1__PC, CYREG_PRT3_PC1
.set AddrH__1__PORT, 3
.set AddrH__1__SHIFT, 1
.set AddrH__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set AddrH__2__MASK, 0x04
.set AddrH__2__PC, CYREG_PRT3_PC2
.set AddrH__2__PORT, 3
.set AddrH__2__SHIFT, 2
.set AddrH__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set AddrH__3__MASK, 0x08
.set AddrH__3__PC, CYREG_PRT3_PC3
.set AddrH__3__PORT, 3
.set AddrH__3__SHIFT, 3
.set AddrH__4__INTTYPE, CYREG_PICU3_INTTYPE4
.set AddrH__4__MASK, 0x10
.set AddrH__4__PC, CYREG_PRT3_PC4
.set AddrH__4__PORT, 3
.set AddrH__4__SHIFT, 4
.set AddrH__5__INTTYPE, CYREG_PICU3_INTTYPE5
.set AddrH__5__MASK, 0x20
.set AddrH__5__PC, CYREG_PRT3_PC5
.set AddrH__5__PORT, 3
.set AddrH__5__SHIFT, 5
.set AddrH__6__INTTYPE, CYREG_PICU3_INTTYPE6
.set AddrH__6__MASK, 0x40
.set AddrH__6__PC, CYREG_PRT3_PC6
.set AddrH__6__PORT, 3
.set AddrH__6__SHIFT, 6
.set AddrH__7__INTTYPE, CYREG_PICU3_INTTYPE7
.set AddrH__7__MASK, 0x80
.set AddrH__7__PC, CYREG_PRT3_PC7
.set AddrH__7__PORT, 3
.set AddrH__7__SHIFT, 7
.set AddrH__AG, CYREG_PRT3_AG
.set AddrH__AMUX, CYREG_PRT3_AMUX
.set AddrH__BIE, CYREG_PRT3_BIE
.set AddrH__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AddrH__BYP, CYREG_PRT3_BYP
.set AddrH__CTL, CYREG_PRT3_CTL
.set AddrH__DM0, CYREG_PRT3_DM0
.set AddrH__DM1, CYREG_PRT3_DM1
.set AddrH__DM2, CYREG_PRT3_DM2
.set AddrH__DR, CYREG_PRT3_DR
.set AddrH__INP_DIS, CYREG_PRT3_INP_DIS
.set AddrH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set AddrH__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AddrH__LCD_EN, CYREG_PRT3_LCD_EN
.set AddrH__MASK, 0xFF
.set AddrH__PORT, 3
.set AddrH__PRT, CYREG_PRT3_PRT
.set AddrH__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AddrH__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AddrH__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AddrH__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AddrH__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AddrH__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AddrH__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AddrH__PS, CYREG_PRT3_PS
.set AddrH__SHIFT, 0
.set AddrH__SLW, CYREG_PRT3_SLW

/* AddrL */
.set AddrL__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set AddrL__0__MASK, 0x01
.set AddrL__0__PC, CYREG_PRT2_PC0
.set AddrL__0__PORT, 2
.set AddrL__0__SHIFT, 0
.set AddrL__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set AddrL__1__MASK, 0x02
.set AddrL__1__PC, CYREG_PRT2_PC1
.set AddrL__1__PORT, 2
.set AddrL__1__SHIFT, 1
.set AddrL__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set AddrL__2__MASK, 0x04
.set AddrL__2__PC, CYREG_PRT2_PC2
.set AddrL__2__PORT, 2
.set AddrL__2__SHIFT, 2
.set AddrL__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set AddrL__3__MASK, 0x08
.set AddrL__3__PC, CYREG_PRT2_PC3
.set AddrL__3__PORT, 2
.set AddrL__3__SHIFT, 3
.set AddrL__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set AddrL__4__MASK, 0x10
.set AddrL__4__PC, CYREG_PRT2_PC4
.set AddrL__4__PORT, 2
.set AddrL__4__SHIFT, 4
.set AddrL__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set AddrL__5__MASK, 0x20
.set AddrL__5__PC, CYREG_PRT2_PC5
.set AddrL__5__PORT, 2
.set AddrL__5__SHIFT, 5
.set AddrL__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set AddrL__6__MASK, 0x40
.set AddrL__6__PC, CYREG_PRT2_PC6
.set AddrL__6__PORT, 2
.set AddrL__6__SHIFT, 6
.set AddrL__7__INTTYPE, CYREG_PICU2_INTTYPE7
.set AddrL__7__MASK, 0x80
.set AddrL__7__PC, CYREG_PRT2_PC7
.set AddrL__7__PORT, 2
.set AddrL__7__SHIFT, 7
.set AddrL__AG, CYREG_PRT2_AG
.set AddrL__AMUX, CYREG_PRT2_AMUX
.set AddrL__BIE, CYREG_PRT2_BIE
.set AddrL__BIT_MASK, CYREG_PRT2_BIT_MASK
.set AddrL__BYP, CYREG_PRT2_BYP
.set AddrL__CTL, CYREG_PRT2_CTL
.set AddrL__DM0, CYREG_PRT2_DM0
.set AddrL__DM1, CYREG_PRT2_DM1
.set AddrL__DM2, CYREG_PRT2_DM2
.set AddrL__DR, CYREG_PRT2_DR
.set AddrL__INP_DIS, CYREG_PRT2_INP_DIS
.set AddrL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set AddrL__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set AddrL__LCD_EN, CYREG_PRT2_LCD_EN
.set AddrL__MASK, 0xFF
.set AddrL__PORT, 2
.set AddrL__PRT, CYREG_PRT2_PRT
.set AddrL__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set AddrL__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set AddrL__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set AddrL__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set AddrL__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set AddrL__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set AddrL__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set AddrL__PS, CYREG_PRT2_PS
.set AddrL__SHIFT, 0
.set AddrL__SLW, CYREG_PRT2_SLW

/* BUSAK */
.set BUSAK__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set BUSAK__0__MASK, 0x04
.set BUSAK__0__PC, CYREG_PRT1_PC2
.set BUSAK__0__PORT, 1
.set BUSAK__0__SHIFT, 2
.set BUSAK__AG, CYREG_PRT1_AG
.set BUSAK__AMUX, CYREG_PRT1_AMUX
.set BUSAK__BIE, CYREG_PRT1_BIE
.set BUSAK__BIT_MASK, CYREG_PRT1_BIT_MASK
.set BUSAK__BYP, CYREG_PRT1_BYP
.set BUSAK__CTL, CYREG_PRT1_CTL
.set BUSAK__DM0, CYREG_PRT1_DM0
.set BUSAK__DM1, CYREG_PRT1_DM1
.set BUSAK__DM2, CYREG_PRT1_DM2
.set BUSAK__DR, CYREG_PRT1_DR
.set BUSAK__INP_DIS, CYREG_PRT1_INP_DIS
.set BUSAK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set BUSAK__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set BUSAK__LCD_EN, CYREG_PRT1_LCD_EN
.set BUSAK__MASK, 0x04
.set BUSAK__PORT, 1
.set BUSAK__PRT, CYREG_PRT1_PRT
.set BUSAK__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set BUSAK__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set BUSAK__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set BUSAK__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set BUSAK__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set BUSAK__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set BUSAK__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set BUSAK__PS, CYREG_PRT1_PS
.set BUSAK__SHIFT, 2
.set BUSAK__SLW, CYREG_PRT1_SLW

/* BUSRQ */
.set BUSRQ__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set BUSRQ__0__MASK, 0x10
.set BUSRQ__0__PC, CYREG_IO_PC_PRT15_PC4
.set BUSRQ__0__PORT, 15
.set BUSRQ__0__SHIFT, 4
.set BUSRQ__AG, CYREG_PRT15_AG
.set BUSRQ__AMUX, CYREG_PRT15_AMUX
.set BUSRQ__BIE, CYREG_PRT15_BIE
.set BUSRQ__BIT_MASK, CYREG_PRT15_BIT_MASK
.set BUSRQ__BYP, CYREG_PRT15_BYP
.set BUSRQ__CTL, CYREG_PRT15_CTL
.set BUSRQ__DM0, CYREG_PRT15_DM0
.set BUSRQ__DM1, CYREG_PRT15_DM1
.set BUSRQ__DM2, CYREG_PRT15_DM2
.set BUSRQ__DR, CYREG_PRT15_DR
.set BUSRQ__INP_DIS, CYREG_PRT15_INP_DIS
.set BUSRQ__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set BUSRQ__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set BUSRQ__LCD_EN, CYREG_PRT15_LCD_EN
.set BUSRQ__MASK, 0x10
.set BUSRQ__PORT, 15
.set BUSRQ__PRT, CYREG_PRT15_PRT
.set BUSRQ__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set BUSRQ__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set BUSRQ__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set BUSRQ__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set BUSRQ__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set BUSRQ__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set BUSRQ__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set BUSRQ__PS, CYREG_PRT15_PS
.set BUSRQ__SHIFT, 4
.set BUSRQ__SLW, CYREG_PRT15_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* nWAIT */
.set nWAIT__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set nWAIT__0__MASK, 0x01
.set nWAIT__0__PC, CYREG_IO_PC_PRT15_PC0
.set nWAIT__0__PORT, 15
.set nWAIT__0__SHIFT, 0
.set nWAIT__AG, CYREG_PRT15_AG
.set nWAIT__AMUX, CYREG_PRT15_AMUX
.set nWAIT__BIE, CYREG_PRT15_BIE
.set nWAIT__BIT_MASK, CYREG_PRT15_BIT_MASK
.set nWAIT__BYP, CYREG_PRT15_BYP
.set nWAIT__CTL, CYREG_PRT15_CTL
.set nWAIT__DM0, CYREG_PRT15_DM0
.set nWAIT__DM1, CYREG_PRT15_DM1
.set nWAIT__DM2, CYREG_PRT15_DM2
.set nWAIT__DR, CYREG_PRT15_DR
.set nWAIT__INP_DIS, CYREG_PRT15_INP_DIS
.set nWAIT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set nWAIT__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set nWAIT__LCD_EN, CYREG_PRT15_LCD_EN
.set nWAIT__MASK, 0x01
.set nWAIT__PORT, 15
.set nWAIT__PRT, CYREG_PRT15_PRT
.set nWAIT__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set nWAIT__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set nWAIT__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set nWAIT__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set nWAIT__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set nWAIT__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set nWAIT__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set nWAIT__PS, CYREG_PRT15_PS
.set nWAIT__SHIFT, 0
.set nWAIT__SLW, CYREG_PRT15_SLW

/* BusDta */
.set BusDta_Sync_ctrl_reg__0__MASK, 0x01
.set BusDta_Sync_ctrl_reg__0__POS, 0
.set BusDta_Sync_ctrl_reg__1__MASK, 0x02
.set BusDta_Sync_ctrl_reg__1__POS, 1
.set BusDta_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set BusDta_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set BusDta_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set BusDta_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set BusDta_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set BusDta_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set BusDta_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set BusDta_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set BusDta_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set BusDta_Sync_ctrl_reg__2__MASK, 0x04
.set BusDta_Sync_ctrl_reg__2__POS, 2
.set BusDta_Sync_ctrl_reg__3__MASK, 0x08
.set BusDta_Sync_ctrl_reg__3__POS, 3
.set BusDta_Sync_ctrl_reg__4__MASK, 0x10
.set BusDta_Sync_ctrl_reg__4__POS, 4
.set BusDta_Sync_ctrl_reg__5__MASK, 0x20
.set BusDta_Sync_ctrl_reg__5__POS, 5
.set BusDta_Sync_ctrl_reg__6__MASK, 0x40
.set BusDta_Sync_ctrl_reg__6__POS, 6
.set BusDta_Sync_ctrl_reg__7__MASK, 0x80
.set BusDta_Sync_ctrl_reg__7__POS, 7
.set BusDta_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set BusDta_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set BusDta_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set BusDta_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set BusDta_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set BusDta_Sync_ctrl_reg__MASK, 0xFF
.set BusDta_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set BusDta_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set BusDta_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* DT_Reg */
.set DT_Reg_sts_sts_reg__0__MASK, 0x01
.set DT_Reg_sts_sts_reg__0__POS, 0
.set DT_Reg_sts_sts_reg__1__MASK, 0x02
.set DT_Reg_sts_sts_reg__1__POS, 1
.set DT_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set DT_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set DT_Reg_sts_sts_reg__2__MASK, 0x04
.set DT_Reg_sts_sts_reg__2__POS, 2
.set DT_Reg_sts_sts_reg__3__MASK, 0x08
.set DT_Reg_sts_sts_reg__3__POS, 3
.set DT_Reg_sts_sts_reg__4__MASK, 0x10
.set DT_Reg_sts_sts_reg__4__POS, 4
.set DT_Reg_sts_sts_reg__5__MASK, 0x20
.set DT_Reg_sts_sts_reg__5__POS, 5
.set DT_Reg_sts_sts_reg__6__MASK, 0x40
.set DT_Reg_sts_sts_reg__6__POS, 6
.set DT_Reg_sts_sts_reg__7__MASK, 0x80
.set DT_Reg_sts_sts_reg__7__POS, 7
.set DT_Reg_sts_sts_reg__MASK, 0xFF
.set DT_Reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB01_MSK
.set DT_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set DT_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set DT_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set DT_Reg_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set DT_Reg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set DT_Reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB01_ST

/* Millis */
.set Millis_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Millis_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Millis_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Millis_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Millis_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Millis_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Millis_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Millis_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Millis_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Millis_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Millis_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Millis_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Millis_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Millis_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Millis_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Millis_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Millis_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Millis_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Millis_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Millis_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Millis_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Millis_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Millis_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Millis_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Millis_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Millis_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Millis_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Millis_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Millis_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Millis_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Millis_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Millis_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Millis_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Millis_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Millis_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Millis_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Millis_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Millis_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Millis_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Millis_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Millis_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Millis_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Millis_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Millis_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Millis_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Millis_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Millis_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Millis_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Millis_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Millis_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Millis_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Millis_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Millis_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Millis_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Millis_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Millis_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Millis_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Millis_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Millis_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Millis_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Millis_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Millis_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Millis_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Millis_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Millis_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Millis_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Millis_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Millis_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Millis_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Millis_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Millis_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Millis_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Millis_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Millis_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Millis_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Millis_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Millis_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Millis_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Millis_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Millis_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Millis_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Millis_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Millis_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Millis_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB07_ST

/* ADH_Reg */
.set ADH_Reg_sts_sts_reg__0__MASK, 0x01
.set ADH_Reg_sts_sts_reg__0__POS, 0
.set ADH_Reg_sts_sts_reg__1__MASK, 0x02
.set ADH_Reg_sts_sts_reg__1__POS, 1
.set ADH_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ADH_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set ADH_Reg_sts_sts_reg__2__MASK, 0x04
.set ADH_Reg_sts_sts_reg__2__POS, 2
.set ADH_Reg_sts_sts_reg__3__MASK, 0x08
.set ADH_Reg_sts_sts_reg__3__POS, 3
.set ADH_Reg_sts_sts_reg__4__MASK, 0x10
.set ADH_Reg_sts_sts_reg__4__POS, 4
.set ADH_Reg_sts_sts_reg__5__MASK, 0x20
.set ADH_Reg_sts_sts_reg__5__POS, 5
.set ADH_Reg_sts_sts_reg__6__MASK, 0x40
.set ADH_Reg_sts_sts_reg__6__POS, 6
.set ADH_Reg_sts_sts_reg__7__MASK, 0x80
.set ADH_Reg_sts_sts_reg__7__POS, 7
.set ADH_Reg_sts_sts_reg__MASK, 0xFF
.set ADH_Reg_sts_sts_reg__MASK_REG, CYREG_B1_UDB07_MSK
.set ADH_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ADH_Reg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB07_ST

/* ADL_Reg */
.set ADL_Reg_sts_sts_reg__0__MASK, 0x01
.set ADL_Reg_sts_sts_reg__0__POS, 0
.set ADL_Reg_sts_sts_reg__1__MASK, 0x02
.set ADL_Reg_sts_sts_reg__1__POS, 1
.set ADL_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ADL_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set ADL_Reg_sts_sts_reg__2__MASK, 0x04
.set ADL_Reg_sts_sts_reg__2__POS, 2
.set ADL_Reg_sts_sts_reg__3__MASK, 0x08
.set ADL_Reg_sts_sts_reg__3__POS, 3
.set ADL_Reg_sts_sts_reg__4__MASK, 0x10
.set ADL_Reg_sts_sts_reg__4__POS, 4
.set ADL_Reg_sts_sts_reg__5__MASK, 0x20
.set ADL_Reg_sts_sts_reg__5__POS, 5
.set ADL_Reg_sts_sts_reg__6__MASK, 0x40
.set ADL_Reg_sts_sts_reg__6__POS, 6
.set ADL_Reg_sts_sts_reg__7__MASK, 0x80
.set ADL_Reg_sts_sts_reg__7__POS, 7
.set ADL_Reg_sts_sts_reg__MASK, 0xFF
.set ADL_Reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB09_MSK
.set ADL_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ADL_Reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB09_ST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* I2COLED */
.set I2COLED_I2C_FF__ADR, CYREG_I2C_ADR
.set I2COLED_I2C_FF__CFG, CYREG_I2C_CFG
.set I2COLED_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2COLED_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2COLED_I2C_FF__CSR, CYREG_I2C_CSR
.set I2COLED_I2C_FF__D, CYREG_I2C_D
.set I2COLED_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2COLED_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2COLED_I2C_FF__PM_ACT_MSK, 0x04
.set I2COLED_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2COLED_I2C_FF__PM_STBY_MSK, 0x04
.set I2COLED_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2COLED_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2COLED_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2COLED_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2COLED_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2COLED_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2COLED_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2COLED_I2C_IRQ__INTC_MASK, 0x8000
.set I2COLED_I2C_IRQ__INTC_NUMBER, 15
.set I2COLED_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2COLED_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2COLED_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2COLED_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x40
.set USBUART_ep_1__INTC_NUMBER, 6
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x80
.set USBUART_ep_2__INTC_NUMBER, 7
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x100
.set USBUART_ep_3__INTC_NUMBER, 8
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Clk_1kHz */
.set Clk_1kHz__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clk_1kHz__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clk_1kHz__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clk_1kHz__CFG2_SRC_SEL_MASK, 0x07
.set Clk_1kHz__INDEX, 0x03
.set Clk_1kHz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk_1kHz__PM_ACT_MSK, 0x08
.set Clk_1kHz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk_1kHz__PM_STBY_MSK, 0x08

/* SRAM_Ctl */
.set SRAM_Ctl_Sync_ctrl_reg__0__MASK, 0x01
.set SRAM_Ctl_Sync_ctrl_reg__0__POS, 0
.set SRAM_Ctl_Sync_ctrl_reg__1__MASK, 0x02
.set SRAM_Ctl_Sync_ctrl_reg__1__POS, 1
.set SRAM_Ctl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SRAM_Ctl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SRAM_Ctl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SRAM_Ctl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SRAM_Ctl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SRAM_Ctl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SRAM_Ctl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SRAM_Ctl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SRAM_Ctl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SRAM_Ctl_Sync_ctrl_reg__2__MASK, 0x04
.set SRAM_Ctl_Sync_ctrl_reg__2__POS, 2
.set SRAM_Ctl_Sync_ctrl_reg__3__MASK, 0x08
.set SRAM_Ctl_Sync_ctrl_reg__3__POS, 3
.set SRAM_Ctl_Sync_ctrl_reg__4__MASK, 0x10
.set SRAM_Ctl_Sync_ctrl_reg__4__POS, 4
.set SRAM_Ctl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SRAM_Ctl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set SRAM_Ctl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SRAM_Ctl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set SRAM_Ctl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SRAM_Ctl_Sync_ctrl_reg__MASK, 0x1F
.set SRAM_Ctl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SRAM_Ctl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SRAM_Ctl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* Clk_24MHz */
.set Clk_24MHz__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clk_24MHz__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clk_24MHz__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clk_24MHz__CFG2_SRC_SEL_MASK, 0x07
.set Clk_24MHz__INDEX, 0x00
.set Clk_24MHz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk_24MHz__PM_ACT_MSK, 0x01
.set Clk_24MHz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk_24MHz__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 78857142
.set BCLK__BUS_CLK__KHZ, 78857
.set BCLK__BUS_CLK__MHZ, 78
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x2000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000803F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x6000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
