// Seed: 3898685753
module module_0;
  id_1 :
  assert property (@(1) id_1)
  else;
  wire id_2;
  assign id_2 = id_2;
  assign module_1.id_2 = 0;
  assign id_1 = 1;
  assign id_1 = 1;
  supply0 id_3 = 1;
endmodule
module module_1 (
    output wand  id_0
    , id_5,
    output tri   id_1,
    input  uwire id_2,
    input  uwire id_3
);
  logic [7:0] id_6;
  wor id_7;
  module_0 modCall_1 ();
  assign id_7 = id_2;
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_15 = 1 == 1;
  wire id_17;
  wire id_18;
  assign id_16 = id_7;
  assign id_15 = 1;
  assign id_12 = id_6[1 : 1];
endmodule
