Memory system setup successful.					Memory system setup successful.
========================================================	========================================================

Printing all memory objects ... 				Printing all memory objects ... 

[DL1Cache]							[DL1Cache]
device type = cache						device type = cache
write policy = WT						write policy = WT
hit time = 2							hit time = 2
capacity = 8192							capacity = 8192
block size = 64							block size = 64
associativity = 1						associativity = 1
lower level = L2Cache						lower level = L2Cache

[IL1Cache]							[IL1Cache]
device type = cache						device type = cache
write policy = WT						write policy = WT
hit time = 2							hit time = 2
capacity = 8192							capacity = 8192
block size = 64							block size = 64
associativity = 1						associativity = 1
lower level = L2Cache						lower level = L2Cache

[L2Cache]							[L2Cache]
device type = cache						device type = cache
write policy = WB						write policy = WB
hit time = 10							hit time = 10
capacity = 16384						capacity = 16384
block size = 64							block size = 64
associativity = 4						associativity = 4
lower level = Memory						lower level = Memory

[Memory]							[Memory]
device type = dram						device type = dram
hit time = 100							hit time = 100

========================================================	========================================================
[IF CYCLE: 1] LOAD: (Seq:        1)(Addr: 39168)(PC: 0)		[IF CYCLE: 1] LOAD: (Seq:        1)(Addr: 39168)(PC: 0)
IL1Cache->access(MemRead, addr: 0, latency: 2)			IL1Cache->access(MemRead, addr: 0, latency: 2)
L2Cache->access(MemRead, addr: 0, latency: 12)			L2Cache->access(MemRead, addr: 0, latency: 12)
Memory->access(MemRead, addr: 0, latency: 112)			Memory->access(MemRead, addr: 0, latency: 112)
CYCLE: 1 -> 112							CYCLE: 1 -> 112
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
========================================================	========================================================
[IF CYCLE: 113] LOAD: (Seq:        2)(Addr: 71936)(PC: 4	[IF CYCLE: 113] LOAD: (Seq:        2)(Addr: 71936)(PC: 4
IL1Cache->access(MemRead, addr: 4, latency: 2)			IL1Cache->access(MemRead, addr: 4, latency: 2)
CYCLE: 113 -> 114						CYCLE: 113 -> 114
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
========================================================	========================================================
[IF CYCLE: 115] LOAD: (Seq:        3)(Addr: 104704)(PC: 	[IF CYCLE: 115] LOAD: (Seq:        3)(Addr: 104704)(PC: 
IL1Cache->access(MemRead, addr: 8, latency: 2)			IL1Cache->access(MemRead, addr: 8, latency: 2)
CYCLE: 115 -> 116						CYCLE: 115 -> 116
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
========================================================	========================================================
[MEM CYCLE: 117] LOAD: (Seq:        1)(Addr: 39168)(PC: 	[MEM CYCLE: 117] LOAD: (Seq:        1)(Addr: 39168)(PC: 
DL1Cache->access(MemRead, addr: 39168, latency: 2)		DL1Cache->access(MemRead, addr: 39168, latency: 2)
L2Cache->access(MemRead, addr: 39168, latency: 12)		L2Cache->access(MemRead, addr: 39168, latency: 12)
Memory->access(MemRead, addr: 39168, latency: 112)		Memory->access(MemRead, addr: 39168, latency: 112)
CYCLE: 117 -> 228						CYCLE: 117 -> 228
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=4:valid=1:dirty=0:age=0				(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0				(36, 0) tag=9:valid=1:dirty=0:age=0
========================================================	========================================================
[IF CYCLE: 228] LOAD: (Seq:        4)(Addr: 137472)(PC: 	[IF CYCLE: 228] LOAD: (Seq:        4)(Addr: 137472)(PC: 
IL1Cache->access(MemRead, addr: 12, latency: 2)			IL1Cache->access(MemRead, addr: 12, latency: 2)
CYCLE: 228 -> 229						CYCLE: 228 -> 229
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=4:valid=1:dirty=0:age=0				(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=0				(36, 0) tag=9:valid=1:dirty=0:age=0
========================================================	========================================================
[MEM CYCLE: 230] LOAD: (Seq:        2)(Addr: 71936)(PC: 	[MEM CYCLE: 230] LOAD: (Seq:        2)(Addr: 71936)(PC: 
DL1Cache->access(MemRead, addr: 71936, latency: 2)		DL1Cache->access(MemRead, addr: 71936, latency: 2)
L2Cache->access(MemRead, addr: 71936, latency: 12)		L2Cache->access(MemRead, addr: 71936, latency: 12)
Memory->access(MemRead, addr: 71936, latency: 112)		Memory->access(MemRead, addr: 71936, latency: 112)
CYCLE: 230 -> 341						CYCLE: 230 -> 341
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=8:valid=1:dirty=0:age=0				(100, 0) tag=8:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=1				(36, 0) tag=9:valid=1:dirty=0:age=1
(36, 1) tag=17:valid=1:dirty=0:age=0				(36, 1) tag=17:valid=1:dirty=0:age=0
========================================================	========================================================
[IF CYCLE: 341] LOAD: (Seq:        5)(Addr: 170240)(PC: 	[IF CYCLE: 341] LOAD: (Seq:        5)(Addr: 170240)(PC: 
IL1Cache->access(MemRead, addr: 16, latency: 2)			IL1Cache->access(MemRead, addr: 16, latency: 2)
CYCLE: 341 -> 342						CYCLE: 341 -> 342
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=8:valid=1:dirty=0:age=0				(100, 0) tag=8:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=1				(36, 0) tag=9:valid=1:dirty=0:age=1
(36, 1) tag=17:valid=1:dirty=0:age=0				(36, 1) tag=17:valid=1:dirty=0:age=0
========================================================	========================================================
[MEM CYCLE: 343] LOAD: (Seq:        3)(Addr: 104704)(PC:	[MEM CYCLE: 343] LOAD: (Seq:        3)(Addr: 104704)(PC:
DL1Cache->access(MemRead, addr: 104704, latency: 2)		DL1Cache->access(MemRead, addr: 104704, latency: 2)
L2Cache->access(MemRead, addr: 104704, latency: 12)		L2Cache->access(MemRead, addr: 104704, latency: 12)
Memory->access(MemRead, addr: 104704, latency: 112)		Memory->access(MemRead, addr: 104704, latency: 112)
CYCLE: 343 -> 454						CYCLE: 343 -> 454
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=12:valid=1:dirty=0:age=0				(100, 0) tag=12:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=2				(36, 0) tag=9:valid=1:dirty=0:age=2
(36, 1) tag=17:valid=1:dirty=0:age=1				(36, 1) tag=17:valid=1:dirty=0:age=1
(36, 2) tag=25:valid=1:dirty=0:age=0				(36, 2) tag=25:valid=1:dirty=0:age=0
========================================================	========================================================
[IF CYCLE: 454] LOAD: (Seq:        6)(Addr: 39168)(PC: 2	[IF CYCLE: 454] LOAD: (Seq:        6)(Addr: 39168)(PC: 2
IL1Cache->access(MemRead, addr: 20, latency: 2)			IL1Cache->access(MemRead, addr: 20, latency: 2)
CYCLE: 454 -> 455						CYCLE: 454 -> 455
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=12:valid=1:dirty=0:age=0				(100, 0) tag=12:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=2				(36, 0) tag=9:valid=1:dirty=0:age=2
(36, 1) tag=17:valid=1:dirty=0:age=1				(36, 1) tag=17:valid=1:dirty=0:age=1
(36, 2) tag=25:valid=1:dirty=0:age=0				(36, 2) tag=25:valid=1:dirty=0:age=0
========================================================	========================================================
[MEM CYCLE: 456] LOAD: (Seq:        4)(Addr: 137472)(PC:	[MEM CYCLE: 456] LOAD: (Seq:        4)(Addr: 137472)(PC:
DL1Cache->access(MemRead, addr: 137472, latency: 2)		DL1Cache->access(MemRead, addr: 137472, latency: 2)
L2Cache->access(MemRead, addr: 137472, latency: 12)		L2Cache->access(MemRead, addr: 137472, latency: 12)
Memory->access(MemRead, addr: 137472, latency: 112)		Memory->access(MemRead, addr: 137472, latency: 112)
CYCLE: 456 -> 567						CYCLE: 456 -> 567
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=16:valid=1:dirty=0:age=0				(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=3				(36, 0) tag=9:valid=1:dirty=0:age=3
(36, 1) tag=17:valid=1:dirty=0:age=2				(36, 1) tag=17:valid=1:dirty=0:age=2
(36, 2) tag=25:valid=1:dirty=0:age=1				(36, 2) tag=25:valid=1:dirty=0:age=1
(36, 3) tag=33:valid=1:dirty=0:age=0				(36, 3) tag=33:valid=1:dirty=0:age=0
========================================================	========================================================
[IF CYCLE: 567] LOAD: (Seq:        7)(Addr: 137472)(PC: 	[IF CYCLE: 567] LOAD: (Seq:        7)(Addr: 137472)(PC: 
IL1Cache->access(MemRead, addr: 24, latency: 2)			IL1Cache->access(MemRead, addr: 24, latency: 2)
CYCLE: 567 -> 568						CYCLE: 567 -> 568
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=16:valid=1:dirty=0:age=0				(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=9:valid=1:dirty=0:age=3				(36, 0) tag=9:valid=1:dirty=0:age=3
(36, 1) tag=17:valid=1:dirty=0:age=2				(36, 1) tag=17:valid=1:dirty=0:age=2
(36, 2) tag=25:valid=1:dirty=0:age=1				(36, 2) tag=25:valid=1:dirty=0:age=1
(36, 3) tag=33:valid=1:dirty=0:age=0				(36, 3) tag=33:valid=1:dirty=0:age=0
========================================================	========================================================
[MEM CYCLE: 569] LOAD: (Seq:        5)(Addr: 170240)(PC:	[MEM CYCLE: 569] LOAD: (Seq:        5)(Addr: 170240)(PC:
DL1Cache->access(MemRead, addr: 170240, latency: 2)		DL1Cache->access(MemRead, addr: 170240, latency: 2)
L2Cache->access(MemRead, addr: 170240, latency: 12)		L2Cache->access(MemRead, addr: 170240, latency: 12)
Memory->access(MemRead, addr: 170240, latency: 112)		Memory->access(MemRead, addr: 170240, latency: 112)
CYCLE: 569 -> 680						CYCLE: 569 -> 680
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=20:valid=1:dirty=0:age=0				(100, 0) tag=20:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=41:valid=1:dirty=0:age=0				(36, 0) tag=41:valid=1:dirty=0:age=0
(36, 1) tag=17:valid=1:dirty=0:age=3				(36, 1) tag=17:valid=1:dirty=0:age=3
(36, 2) tag=25:valid=1:dirty=0:age=2				(36, 2) tag=25:valid=1:dirty=0:age=2
(36, 3) tag=33:valid=1:dirty=0:age=1				(36, 3) tag=33:valid=1:dirty=0:age=1
========================================================	========================================================
[MEM CYCLE: 681] LOAD: (Seq:        6)(Addr: 39168)(PC: 	[MEM CYCLE: 681] LOAD: (Seq:        6)(Addr: 39168)(PC: 
DL1Cache->access(MemRead, addr: 39168, latency: 2)		DL1Cache->access(MemRead, addr: 39168, latency: 2)
L2Cache->access(MemRead, addr: 39168, latency: 12)		L2Cache->access(MemRead, addr: 39168, latency: 12)
Memory->access(MemRead, addr: 39168, latency: 112)		Memory->access(MemRead, addr: 39168, latency: 112)
CYCLE: 681 -> 792						CYCLE: 681 -> 792
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=4:valid=1:dirty=0:age=0				(100, 0) tag=4:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=41:valid=1:dirty=0:age=1				(36, 0) tag=41:valid=1:dirty=0:age=1
(36, 1) tag=9:valid=1:dirty=0:age=0				(36, 1) tag=9:valid=1:dirty=0:age=0
(36, 2) tag=25:valid=1:dirty=0:age=3				(36, 2) tag=25:valid=1:dirty=0:age=3
(36, 3) tag=33:valid=1:dirty=0:age=2				(36, 3) tag=33:valid=1:dirty=0:age=2
========================================================	========================================================
[MEM CYCLE: 793] LOAD: (Seq:        7)(Addr: 137472)(PC:	[MEM CYCLE: 793] LOAD: (Seq:        7)(Addr: 137472)(PC:
DL1Cache->access(MemRead, addr: 137472, latency: 2)		DL1Cache->access(MemRead, addr: 137472, latency: 2)
L2Cache->access(MemRead, addr: 137472, latency: 12)		L2Cache->access(MemRead, addr: 137472, latency: 12)
CYCLE: 793 -> 804						CYCLE: 793 -> 804
========================================================	========================================================
Printing all cache contents ...					Printing all cache contents ...
[DL1Cache]							[DL1Cache]
(100, 0) tag=16:valid=1:dirty=0:age=0				(100, 0) tag=16:valid=1:dirty=0:age=0
[IL1Cache]							[IL1Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
[L2Cache]							[L2Cache]
(0, 0) tag=0:valid=1:dirty=0:age=0				(0, 0) tag=0:valid=1:dirty=0:age=0
(36, 0) tag=41:valid=1:dirty=0:age=2				(36, 0) tag=41:valid=1:dirty=0:age=2
(36, 1) tag=9:valid=1:dirty=0:age=1				(36, 1) tag=9:valid=1:dirty=0:age=1
(36, 2) tag=25:valid=1:dirty=0:age=4				(36, 2) tag=25:valid=1:dirty=0:age=4
(36, 3) tag=33:valid=1:dirty=0:age=0				(36, 3) tag=33:valid=1:dirty=0:age=0
========================================================	========================================================
========================================================	========================================================

Printing all memory stats ... 					Printing all memory stats ... 

DL1Cache:readHits=0:readMisses=7:writeHits=0:writeMisses	DL1Cache:readHits=0:readMisses=7:writeHits=0:writeMisses
IL1Cache:readHits=6:readMisses=1:writeHits=0:writeMisses	IL1Cache:readHits=6:readMisses=1:writeHits=0:writeMisses
L2Cache:readHits=1:readMisses=7:writeHits=0:writeMisses=	L2Cache:readHits=1:readMisses=7:writeHits=0:writeMisses=
Memory:readHits=7:writeHits=0					Memory:readHits=7:writeHits=0

========================================================	========================================================
+ Memory stall cycles : 794					+ Memory stall cycles : 794
+ Number of cycles : 805					+ Number of cycles : 805
+ IPC (Instructions Per Cycle) : 0.0087				+ IPC (Instructions Per Cycle) : 0.0087
