<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="single-perceptron-demo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="demo_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="demo_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="demo_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="demo_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="demo_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="demo_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="demo_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="demo_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="demo_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="demo_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="demo_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="demo_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="demo_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demo_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="demo_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="demo_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="demo_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="demo_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="demo_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="demo_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="demo_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="demo_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="demo_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="demo_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="demo_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="demo_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="demo_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="demo_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="demo_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="demo_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="demo_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="demo_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="demo_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="demo_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="demo_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="demo_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="demo_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="demo_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/ram.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/ram.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/ram.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="perceptron_controller_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="perceptron_controller_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="perceptron_controller_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="uart_write_to_ram_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1402268611" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1402268611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402269596" xil_pn:in_ck="4396142709334039787" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1402269596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="activation_function.v"/>
      <outfile xil_pn:name="bram_data_to_serial.v"/>
      <outfile xil_pn:name="bram_data_to_serial_tb.v"/>
      <outfile xil_pn:name="demo_top.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="fifo.v"/>
      <outfile xil_pn:name="perceptron.v"/>
      <outfile xil_pn:name="perceptron_controller.v"/>
      <outfile xil_pn:name="perceptron_controller_tb.v"/>
      <outfile xil_pn:name="serial_data_to_bram.v"/>
      <outfile xil_pn:name="serial_data_to_bram_tb.v"/>
      <outfile xil_pn:name="uart_ram_mcu.v"/>
      <outfile xil_pn:name="uart_rx6.v"/>
      <outfile xil_pn:name="uart_tx6.v"/>
      <outfile xil_pn:name="uart_write_to_ram_top_tb.v"/>
      <outfile xil_pn:name="weighted_sum_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1402268611" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4039743517798810257" xil_pn:start_ts="1402268611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402268611" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6786197563675714481" xil_pn:start_ts="1402268611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402268611" xil_pn:in_ck="4471580306250965899" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6359636231863913508" xil_pn:start_ts="1402268611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm32to96mhz.v"/>
      <outfile xil_pn:name="ipcore_dir/ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram.v"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_slice.ngc"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_slice.v"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_start_slice.ngc"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_start_slice.v"/>
    </transform>
    <transform xil_pn:end_ts="1402269596" xil_pn:in_ck="3707002242068401414" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1402269596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="activation_function.v"/>
      <outfile xil_pn:name="bram_data_to_serial.v"/>
      <outfile xil_pn:name="bram_data_to_serial_tb.v"/>
      <outfile xil_pn:name="demo_top.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/dcm32to96mhz.v"/>
      <outfile xil_pn:name="ipcore_dir/ram.v"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_slice.v"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_start_slice.v"/>
      <outfile xil_pn:name="perceptron.v"/>
      <outfile xil_pn:name="perceptron_controller.v"/>
      <outfile xil_pn:name="perceptron_controller_tb.v"/>
      <outfile xil_pn:name="serial_data_to_bram.v"/>
      <outfile xil_pn:name="serial_data_to_bram_tb.v"/>
      <outfile xil_pn:name="uart_ram_mcu.v"/>
      <outfile xil_pn:name="uart_rx6.v"/>
      <outfile xil_pn:name="uart_tx6.v"/>
      <outfile xil_pn:name="uart_write_to_ram_top_tb.v"/>
      <outfile xil_pn:name="weighted_sum_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1402269600" xil_pn:in_ck="3707002242068401414" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4328320330590638561" xil_pn:start_ts="1402269596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="perceptron_controller_tb_beh.prj"/>
      <outfile xil_pn:name="perceptron_controller_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1402269709" xil_pn:in_ck="7596411708634712201" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2012203006458493476" xil_pn:start_ts="1402269705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="perceptron_controller_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1402223759" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1402223759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402223759" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-728585200389629812" xil_pn:start_ts="1402223759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402225904" xil_pn:in_ck="4471580306250965899" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6359636231863913508" xil_pn:start_ts="1402225904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm32to96mhz.v"/>
      <outfile xil_pn:name="ipcore_dir/ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram.v"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_slice.ngc"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_slice.v"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_start_slice.ngc"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_start_slice.v"/>
    </transform>
    <transform xil_pn:end_ts="1402223760" xil_pn:in_ck="-938271841087780944" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1402223759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402223760" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9163456889572571790" xil_pn:start_ts="1402223760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402223760" xil_pn:in_ck="-938271841087780944" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1402223760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402223760" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2643125080088500134" xil_pn:start_ts="1402223760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402448106" xil_pn:in_ck="-5301472575125570740" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7923387866862467733" xil_pn:start_ts="1402448092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="demo_top.lso"/>
      <outfile xil_pn:name="demo_top.ngc"/>
      <outfile xil_pn:name="demo_top.ngr"/>
      <outfile xil_pn:name="demo_top.prj"/>
      <outfile xil_pn:name="demo_top.stx"/>
      <outfile xil_pn:name="demo_top.syr"/>
      <outfile xil_pn:name="demo_top.xst"/>
      <outfile xil_pn:name="demo_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1402223771" xil_pn:in_ck="-6115180916725938029" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893537453799993" xil_pn:start_ts="1402223771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406857701" xil_pn:in_ck="-8302596812522942417" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7010763111777669315" xil_pn:start_ts="1406857691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="demo_top.bld"/>
      <outfile xil_pn:name="demo_top.ngd"/>
      <outfile xil_pn:name="demo_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1406857721" xil_pn:in_ck="-5992391898492174276" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1406857701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="demo_top.pcf"/>
      <outfile xil_pn:name="demo_top_map.map"/>
      <outfile xil_pn:name="demo_top_map.mrp"/>
      <outfile xil_pn:name="demo_top_map.ncd"/>
      <outfile xil_pn:name="demo_top_map.ngm"/>
      <outfile xil_pn:name="demo_top_map.xrpt"/>
      <outfile xil_pn:name="demo_top_summary.xml"/>
      <outfile xil_pn:name="demo_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1406857742" xil_pn:in_ck="-5918717488513381035" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1406857721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="demo_top.ncd"/>
      <outfile xil_pn:name="demo_top.pad"/>
      <outfile xil_pn:name="demo_top.par"/>
      <outfile xil_pn:name="demo_top.ptwx"/>
      <outfile xil_pn:name="demo_top.unroutes"/>
      <outfile xil_pn:name="demo_top.xpi"/>
      <outfile xil_pn:name="demo_top_pad.csv"/>
      <outfile xil_pn:name="demo_top_pad.txt"/>
      <outfile xil_pn:name="demo_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1406857752" xil_pn:in_ck="5214119295081823930" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1406857742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="demo_top.bgn"/>
      <outfile xil_pn:name="demo_top.bit"/>
      <outfile xil_pn:name="demo_top.drc"/>
      <outfile xil_pn:name="demo_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1406857742" xil_pn:in_ck="-5992391898492174408" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1406857736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="demo_top.twr"/>
      <outfile xil_pn:name="demo_top.twx"/>
    </transform>
  </transforms>

</generated_project>
