// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_HH_
#define _dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_42_32_1_1.h"
#include "myproject_axi_mul_mul_6s_16s_20_1_1.h"
#include "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3.h"
#include "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V.h"

namespace ap_rtl {

struct dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s : public sc_module {
    // Port declarations 37
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > kernel_data_V_0;
    sc_in< sc_lv<16> > kernel_data_V_1285;
    sc_in< sc_lv<16> > kernel_data_V_2286;
    sc_in< sc_lv<16> > kernel_data_V_3287;
    sc_in< sc_lv<16> > kernel_data_V_4;
    sc_in< sc_lv<16> > kernel_data_V_5;
    sc_in< sc_lv<16> > kernel_data_V_6;
    sc_in< sc_lv<16> > kernel_data_V_7;
    sc_in< sc_lv<16> > kernel_data_V_8;
    sc_in< sc_lv<16> > kernel_data_V_9;
    sc_in< sc_lv<16> > kernel_data_V_10;
    sc_in< sc_lv<16> > kernel_data_V_11;
    sc_in< sc_lv<16> > kernel_data_V_12;
    sc_in< sc_lv<16> > kernel_data_V_13;
    sc_in< sc_lv<16> > kernel_data_V_14;
    sc_in< sc_lv<16> > kernel_data_V_15;
    sc_in< sc_lv<16> > kernel_data_V_16;
    sc_in< sc_lv<16> > kernel_data_V_17;
    sc_in< sc_lv<16> > kernel_data_V_18;
    sc_in< sc_lv<16> > kernel_data_V_19;
    sc_in< sc_lv<16> > kernel_data_V_20;
    sc_in< sc_lv<16> > kernel_data_V_21;
    sc_in< sc_lv<16> > kernel_data_V_22;
    sc_in< sc_lv<16> > kernel_data_V_23;
    sc_in< sc_lv<16> > kernel_data_V_24;
    sc_in< sc_lv<16> > kernel_data_V_25;
    sc_in< sc_lv<16> > kernel_data_V_26;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;


    // Module declarations
    dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s(sc_module_name name);
    SC_HAS_PROCESS(dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s);

    ~dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s();

    sc_trace_file* mVcdFile;

    dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3* outidx3_U;
    dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V* w2_V_U;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U31;
    myproject_axi_mul_mul_6s_16s_20_1_1<1,1,6,16,20>* myproject_axi_mul_mul_6s_16s_20_1_1_U32;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln129_fu_696_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > outidx3_address0;
    sc_signal< sc_logic > outidx3_ce0;
    sc_signal< sc_lv<2> > outidx3_q0;
    sc_signal< sc_lv<7> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_lv<6> > w2_V_q0;
    sc_signal< sc_lv<7> > w_index30_reg_194;
    sc_signal< sc_lv<32> > in_index_0_i_i29_reg_208;
    sc_signal< sc_lv<32> > p_Val2_20_0_i28_reg_296;
    sc_signal< sc_lv<32> > p_Val2_20_1_i26_reg_310;
    sc_signal< sc_lv<32> > p_Val2_20_2_i24_reg_324;
    sc_signal< sc_lv<32> > p_Val2_20_3_i22_reg_338;
    sc_signal< sc_lv<32> > acc_0_V_020_reg_352;
    sc_signal< sc_lv<32> > acc_1_V_019_reg_366;
    sc_signal< sc_lv<32> > acc_2_V_018_reg_380;
    sc_signal< sc_lv<32> > acc_3_V_017_reg_394;
    sc_signal< sc_lv<5> > trunc_ln139_fu_558_p1;
    sc_signal< sc_lv<7> > w_index_fu_562_p2;
    sc_signal< sc_lv<7> > w_index_reg_831;
    sc_signal< sc_lv<32> > select_ln148_fu_688_p3;
    sc_signal< sc_lv<32> > select_ln148_reg_976;
    sc_signal< sc_lv<1> > icmp_ln129_reg_981;
    sc_signal< sc_lv<1> > icmp_ln129_reg_981_pp0_iter1_reg;
    sc_signal< sc_lv<2> > out_index_reg_985;
    sc_signal< sc_lv<20> > mul_ln728_fu_816_p2;
    sc_signal< sc_lv<20> > mul_ln728_reg_990;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<7> > ap_phi_mux_w_index30_phi_fu_198_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i_i29_phi_fu_212_p6;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_222;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_222;
    sc_signal< sc_lv<32> > ap_phi_mux_p_Val2_20_01_i_phi_fu_538_p8;
    sc_signal< sc_lv<32> > ap_phi_mux_p_Val2_20_13_i_phi_fu_520_p8;
    sc_signal< sc_lv<32> > ap_phi_mux_p_Val2_20_25_i_phi_fu_502_p8;
    sc_signal< sc_lv<32> > ap_phi_mux_p_Val2_20_37_i_phi_fu_484_p8;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_0_V_1_phi_fu_466_p8;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_1_V_1_phi_fu_448_p8;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_2_V_1_phi_fu_430_p8;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_3_V_1_phi_fu_412_p8;
    sc_signal< sc_lv<32> > acc_0_V_fu_734_p2;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_acc_3_V_1_reg_408;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_acc_2_V_1_reg_426;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_acc_1_V_1_reg_444;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_acc_0_V_1_reg_462;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_p_Val2_20_37_i_reg_480;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_p_Val2_20_25_i_reg_498;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_p_Val2_20_13_i_reg_516;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_p_Val2_20_01_i_reg_534;
    sc_signal< sc_lv<64> > zext_ln133_fu_552_p1;
    sc_signal< sc_lv<32> > in_index_fu_676_p2;
    sc_signal< sc_lv<1> > icmp_ln148_fu_682_p2;
    sc_signal< sc_lv<21> > shl_ln_fu_710_p3;
    sc_signal< sc_lv<32> > sext_ln728_14_fu_717_p1;
    sc_signal< sc_lv<32> > tmp_fu_721_p6;
    sc_signal< sc_lv<16> > ap_return_0_preg;
    sc_signal< sc_lv<16> > ap_return_1_preg;
    sc_signal< sc_lv<16> > ap_return_2_preg;
    sc_signal< sc_lv<16> > ap_return_3_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_316;
    sc_signal< bool > ap_condition_285;
    sc_signal< bool > ap_condition_40;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_FFFFB800;
    static const sc_lv<32> ap_const_lv32_1800;
    static const sc_lv<32> ap_const_lv32_3000;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<7> ap_const_lv7_6B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_734_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_285();
    void thread_ap_condition_316();
    void thread_ap_condition_40();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_phi_mux_acc_0_V_1_phi_fu_466_p8();
    void thread_ap_phi_mux_acc_1_V_1_phi_fu_448_p8();
    void thread_ap_phi_mux_acc_2_V_1_phi_fu_430_p8();
    void thread_ap_phi_mux_acc_3_V_1_phi_fu_412_p8();
    void thread_ap_phi_mux_in_index_0_i_i29_phi_fu_212_p6();
    void thread_ap_phi_mux_p_Val2_20_01_i_phi_fu_538_p8();
    void thread_ap_phi_mux_p_Val2_20_13_i_phi_fu_520_p8();
    void thread_ap_phi_mux_p_Val2_20_25_i_phi_fu_502_p8();
    void thread_ap_phi_mux_p_Val2_20_37_i_phi_fu_484_p8();
    void thread_ap_phi_mux_w_index30_phi_fu_198_p6();
    void thread_ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_222();
    void thread_ap_phi_reg_pp0_iter2_acc_0_V_1_reg_462();
    void thread_ap_phi_reg_pp0_iter2_acc_1_V_1_reg_444();
    void thread_ap_phi_reg_pp0_iter2_acc_2_V_1_reg_426();
    void thread_ap_phi_reg_pp0_iter2_acc_3_V_1_reg_408();
    void thread_ap_phi_reg_pp0_iter2_p_Val2_20_01_i_reg_534();
    void thread_ap_phi_reg_pp0_iter2_p_Val2_20_13_i_reg_516();
    void thread_ap_phi_reg_pp0_iter2_p_Val2_20_25_i_reg_498();
    void thread_ap_phi_reg_pp0_iter2_p_Val2_20_37_i_reg_480();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_icmp_ln129_fu_696_p2();
    void thread_icmp_ln148_fu_682_p2();
    void thread_in_index_fu_676_p2();
    void thread_outidx3_address0();
    void thread_outidx3_ce0();
    void thread_select_ln148_fu_688_p3();
    void thread_sext_ln728_14_fu_717_p1();
    void thread_shl_ln_fu_710_p3();
    void thread_trunc_ln139_fu_558_p1();
    void thread_w2_V_address0();
    void thread_w2_V_ce0();
    void thread_w_index_fu_562_p2();
    void thread_zext_ln133_fu_552_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
