----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 06/10/2024 12:10:52 PM
-- Design Name: 
-- Module Name: design_1 - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity design_1 is
    Port ( lvds_in_p : in STD_LOGIC;
           lvds_in_n : in STD_LOGIC;
           lvds_out_p : out STD_LOGIC;
           lvds_out_n : out STD_LOGIC;
           clk_out : out STD_LOGIC);
end design_1;

architecture Behavioral of design_1 is

begin


end Behavioral;
