<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN">
<html>
  <head>
    <meta http-equiv="Content-type" content="text/html;charset=UTF-8">
    <title>File [eris]&lt;LispCore>busmaster>TEST>BusMaster.TestScript!1</title>
  </head>
  <body>
    <pre>
0&larr;(* * This is a hand edited example of a BusMaster.TestScript)*1&larr;(DRIBBLE '{ERIS}&lt;LispCore&gt;BUSMASTER&gt;BUSMASTER.TESTLOG)NIL2&larr;(MAKESYSDATE)10-Oct-85 18:23:433&larr;(* * Files haven't been moved from LispCore yet)*4&larr;(PUSH DIRECTORIES '{ERIS}&lt;LISPCORE&gt;BUSMASTER&gt;KOTO&gt;TEST2](DIRECTORIES reset)({ERIS}&lt;LISPCORE&gt;BUSMASTER&gt;KOTO&gt;TEST2 {ERIS}&lt;LISP&gt;KOTO&gt;LIBRARY&gt; {ERIS}&lt;LISP&gt;KOTO&gt;LISPUSERS&gt; {ERIS}&lt;LISPUSERS&gt; {ERIS}&lt;LISP&gt;KOTO&gt;SOURCES&gt; {PHYLUM}&lt;LISP&gt;KOTO&gt;LIBRARY&gt; {PHYLUM}&lt;LISP&gt;KOTO&gt;LISPUSERS&gt; {PHYLUM}&lt;LISPUSERS&gt; {PHYLUM}&lt;LISP&gt;KOTO&gt;SOURCES&gt;)5&larr;FILESLOAD[BUSMASTER]{ERIS}&lt;LISPCORE&gt;BUSMASTER&gt;KOTO&gt;TEST2&gt;BUSMASTER.DCOM;1compiled on 28-Sep-85 17:38:51FILE CREATED 16-Sep-85 14:43:58BUSMASTERCOMS{ERIS}&lt;LISPCORE&gt;BUSMASTER&gt;KOTO&gt;TEST2&gt;BUSEXTENDER.DCOM;1compiled on 28-Sep-85 17:35:49FILE CREATED 19-Aug-85 11:14:06BUSEXTENDERCOMS({ERIS}&lt;LISPCORE&gt;BUSMASTER&gt;KOTO&gt;TEST2&gt;BUSMASTER.DCOM;1)6&larr;(PC.CHECKOUT)Status loopback OK8-bit data loopback OK16-bit data loopback OKDMA loopback OKReceiver data register loopback OKReceiver address registers loopback OKMemory there OK - page numbers 1T7&larr;(FILESLOAD PCMEMTEST TOGMENU){ERIS}&lt;LISPCORE&gt;BUSMASTER&gt;KOTO&gt;TEST2&gt;PCMEMTEST.DCOM;4compiled on 29-Sep-85 18:50:11FILE CREATED 29-Sep-85 18:11:53PCMEMTESTCOMS{ERIS}&lt;LISP&gt;KOTO&gt;LISPUSERS&gt;TOGMENU.DCOM;1compiled on 12-Apr-85 17:14:11FILE CREATED 12-Apr-85 17:13:45TOGMENUCOMS({ERIS}&lt;LISPCORE&gt;BUSMASTER&gt;KOTO&gt;TEST2&gt;PCMEMTEST.DCOM;4{ERIS}&lt;LISP&gt;KOTO&gt;LISPUSERS&gt;TOGMENU.DCOM;1)8&larr;(PCMEM.CHECKOUT)There is memory on the PC at page address(es) 1.Memory refresh DMA OKRunning in ELT in QuietTestBltIn in PCMEM.CHECKOUT.....+9&larr;(PCMEM.MAKETEST]{WINDOW}#74,3040410&larr;(* Use middle button in menus to change parameters:Summarize every: 1# passes: 300Size of Block 10000Direction: FastInPattern: randleft button: START)(* read: "Pattern stored, XXX errors (ignore)................0 read errors0 memory decays0 slow faults)11&larr;(* * Remove BusMaster cable from CPE processor card)*12&larr;(PC.CHECKOUT)Status loopback failure: test:0 a16:0 a8:0 a0:0 in,                         test:1 a16:0 a8:1 a0:0 out.There is some indication that the failure indicated above results from the fact that either the busmaster is powered down, or there isn't anything connected to the parallel I/O port where the busmaster should be - please check that the busmaster is indeed cabled up to the bottom socket on the CPE (3) board of the Dandetiger and that it has power.NIL13&larr;(* * Reconnect BusMaster cable to CPE)*14&larr;(* * Switch OFF expansion chassis power)*15&larr;(PC.CHECKOUT)Status loopback OK8-bit data loopback failure: 40 in,                              0 out.NIL16&larr;(* * Switch ON expansion chassis power)*17&larr;(PC.CHECKOUT)Status loopback OK8-bit data loopback OK16-bit data loopback OKDMA loopback OKReceiver data register loopback OKReceiver address registers loopback OKMemory there OK - page numbers 1T18&larr;FILESLOAD[PCDAC]{ERIS}&lt;LISPCORE&gt;BUSMASTER&gt;KOTO&gt;TEST2&gt;PCDAC.DCOM;1compiled on 28-Sep-85 17:51:24FILE CREATED 18-Sep-85 11:06:25PCDACCOMS({ERIS}&lt;LISPCORE&gt;BUSMASTER&gt;KOTO&gt;TEST2&gt;PCDAC.DCOM;1)19&larr;PCDAC.MAKETEST]{WINDOW}#65,16040420&larr;(* * set Sample Rate: 10K)*21&larr;(* * set Display Every: AFAP)*22&larr;(* * middle button in PC D/A-A/D Test Window: SCOPE)*23&larr;(* * live oscilliscope is verified to work)*24&larr;(* STOP key)STOP25&larr;(DRIBBLE)</pre>
  </body>
</html>
