<strong>verilog-declaration-opener</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is "\\<\\(begin\\|function\\|module\\|task\\)\\>"<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Not documented as a variable.