// Seed: 2706041655
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri  id_5
    , id_7
);
  assign id_7 = id_5;
  wire id_8;
  id_9(
      .id_0(1), .min(1), .id_1(id_8)
  );
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input uwire id_2,
    output wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri id_6,
    input wire id_7,
    input wor id_8,
    output supply0 id_9,
    input wor id_10,
    input wand id_11,
    output wor id_12,
    input supply0 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    output wor id_17,
    output wor id_18,
    output tri id_19,
    output supply0 id_20,
    output logic id_21,
    output tri id_22
);
  tri1 id_24 = id_13;
  module_0(
      id_2, id_4, id_13, id_13, id_16, id_16
  );
  wire id_25, id_26, id_27;
  always
  fork : id_28
    id_21 <= 1'h0;
    if (1) begin
      if (id_2) begin
        assign id_28 = 1 - 1;
      end
    end
  join : id_29
endmodule
