{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1409233435093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1409233435094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 28 15:43:54 2014 " "Processing started: Thu Aug 28 15:43:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1409233435094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1409233435094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NES_FPGA -c NES_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off NES_FPGA -c NES_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1409233435094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1409233436127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTONS buttons snes_controller.v(30) " "Verilog HDL Declaration information at snes_controller.v(30): object \"BUTTONS\" differs only in case from object \"buttons\" in the same scope" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1409233436264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LATCH latch snes_controller.v(28) " "Verilog HDL Declaration information at snes_controller.v(28): object \"LATCH\" differs only in case from object \"latch\" in the same scope" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1409233436264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE pulse snes_controller.v(29) " "Verilog HDL Declaration information at snes_controller.v(29): object \"PULSE\" differs only in case from object \"pulse\" in the same scope" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1409233436265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snes_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file snes_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 snes_controller " "Found entity 1: snes_controller" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436337 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux_001 " "Found entity 1: nios_system_rsp_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux " "Found entity 1: nios_system_rsp_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_005 " "Found entity 1: nios_system_rsp_xbar_demux_005" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_005.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_004 " "Found entity 1: nios_system_rsp_xbar_demux_004" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux " "Found entity 1: nios_system_rsp_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux " "Found entity 1: nios_system_cmd_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_002 " "Found entity 1: nios_system_cmd_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_001 " "Found entity 1: nios_system_cmd_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux " "Found entity 1: nios_system_cmd_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436407 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436407 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436407 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436407 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436407 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436407 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_007_default_decode " "Found entity 1: nios_system_id_router_007_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436414 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_007 " "Found entity 2: nios_system_id_router_007" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_005_default_decode " "Found entity 1: nios_system_id_router_005_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_005.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router_005.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436419 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_005 " "Found entity 2: nios_system_id_router_005" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_005.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router_005.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_004_default_decode " "Found entity 1: nios_system_id_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436424 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_004 " "Found entity 2: nios_system_id_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_default_decode " "Found entity 1: nios_system_id_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436429 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router " "Found entity 2: nios_system_id_router" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_002_default_decode " "Found entity 1: nios_system_addr_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436435 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_002 " "Found entity 2: nios_system_addr_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_001_default_decode " "Found entity 1: nios_system_addr_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436441 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_001 " "Found entity 2: nios_system_addr_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_default_decode " "Found entity 1: nios_system_addr_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436446 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router " "Found entity 2: nios_system_addr_router" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_0_input_efifo_module " "Found entity 1: nios_system_sdram_0_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436490 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram_0 " "Found entity 2: nios_system_sdram_0" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid " "Found entity 1: nios_system_sysid" {  } { { "nios_system/synthesis/submodules/nios_system_sysid.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 7 7 " "Found 7 design units, including 7 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_log_module " "Found entity 1: nios_system_jtag_uart_log_module" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436506 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_sim_scfifo_w " "Found entity 2: nios_system_jtag_uart_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436506 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_scfifo_w " "Found entity 3: nios_system_jtag_uart_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436506 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_drom_module " "Found entity 4: nios_system_jtag_uart_drom_module" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436506 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_sim_scfifo_r " "Found entity 5: nios_system_jtag_uart_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436506 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_jtag_uart_scfifo_r " "Found entity 6: nios_system_jtag_uart_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436506 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_jtag_uart " "Found entity 7: nios_system_jtag_uart" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233436506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233436506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437721 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437735 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437740 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437752 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437752 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "nios_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd " "Can't analyze file -- file nios_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1409233437761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_clock_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Clock_Signals " "Found entity 1: nios_system_Clock_Signals" {  } { { "nios_system/synthesis/submodules/nios_system_Clock_Signals.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Clock_Signals.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu.v 22 22 " "Found 22 design units, including 22 entities, in source file nios_system/synthesis/submodules/nios_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_register_bank_a_module " "Found entity 1: nios_system_CPU_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_CPU_register_bank_b_module " "Found entity 2: nios_system_CPU_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_CPU_nios2_oci_debug " "Found entity 3: nios_system_CPU_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_CPU_ociram_lpm_dram_bdp_component_module " "Found entity 4: nios_system_CPU_ociram_lpm_dram_bdp_component_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_CPU_nios2_ocimem " "Found entity 5: nios_system_CPU_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_CPU_nios2_avalon_reg " "Found entity 6: nios_system_CPU_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_CPU_nios2_oci_break " "Found entity 7: nios_system_CPU_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_CPU_nios2_oci_xbrk " "Found entity 8: nios_system_CPU_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_CPU_nios2_oci_dbrk " "Found entity 9: nios_system_CPU_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_CPU_nios2_oci_itrace " "Found entity 10: nios_system_CPU_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_CPU_nios2_oci_td_mode " "Found entity 11: nios_system_CPU_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_CPU_nios2_oci_dtrace " "Found entity 12: nios_system_CPU_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_CPU_nios2_oci_compute_tm_count " "Found entity 13: nios_system_CPU_nios2_oci_compute_tm_count" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_CPU_nios2_oci_fifowp_inc " "Found entity 14: nios_system_CPU_nios2_oci_fifowp_inc" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_CPU_nios2_oci_fifocount_inc " "Found entity 15: nios_system_CPU_nios2_oci_fifocount_inc" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_CPU_nios2_oci_fifo " "Found entity 16: nios_system_CPU_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_CPU_nios2_oci_pib " "Found entity 17: nios_system_CPU_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_CPU_traceram_lpm_dram_bdp_component_module " "Found entity 18: nios_system_CPU_traceram_lpm_dram_bdp_component_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_CPU_nios2_oci_im " "Found entity 19: nios_system_CPU_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_CPU_nios2_performance_monitors " "Found entity 20: nios_system_CPU_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_CPU_nios2_oci " "Found entity 21: nios_system_CPU_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_CPU " "Found entity 22: nios_system_CPU" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_jtag_debug_module_sysclk " "Found entity 1: nios_system_CPU_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_jtag_debug_module_tck " "Found entity 1: nios_system_CPU_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_jtag_debug_module_wrapper " "Found entity 1: nios_system_CPU_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_oci_test_bench " "Found entity 1: nios_system_CPU_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_oci_test_bench.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_test_bench " "Found entity 1: nios_system_CPU_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_test_bench.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Alpha_Blender " "Found entity 1: nios_system_Alpha_Blender" {  } { { "nios_system/synthesis/submodules/nios_system_Alpha_Blender.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Alpha_Blender.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437892 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1409233437897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Pixel_Scaler " "Found entity 1: nios_system_Pixel_Scaler" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Pixel_RGB_Resampler " "Found entity 1: nios_system_Pixel_RGB_Resampler" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_RGB_Resampler.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Pixel_Buffer_DMA " "Found entity 1: nios_system_Pixel_Buffer_DMA" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Pixel_Buffer " "Found entity 1: nios_system_Pixel_Buffer" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_VGA_Controller " "Found entity 1: nios_system_VGA_Controller" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Dual_Clock_FIFO " "Found entity 1: nios_system_Dual_Clock_FIFO" {  } { { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_char_buffer_with_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_char_buffer_with_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Char_Buffer_with_DMA " "Found entity 1: nios_system_Char_Buffer_with_DMA" {  } { { "nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Memory_Block.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409233437961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Memory_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233437961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233437961 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(1559) " "Verilog HDL or VHDL warning at nios_system_CPU.v(1559): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1559 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1409233438046 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(1561) " "Verilog HDL or VHDL warning at nios_system_CPU.v(1561): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1561 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1409233438046 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(1717) " "Verilog HDL or VHDL warning at nios_system_CPU.v(1717): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1717 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1409233438047 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(2636) " "Verilog HDL or VHDL warning at nios_system_CPU.v(2636): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2636 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1409233438058 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram_0.v(316) " "Verilog HDL or VHDL warning at nios_system_sdram_0.v(316): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1409233438074 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram_0.v(326) " "Verilog HDL or VHDL warning at nios_system_sdram_0.v(326): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1409233438074 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram_0.v(336) " "Verilog HDL or VHDL warning at nios_system_sdram_0.v(336): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1409233438074 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram_0.v(680) " "Verilog HDL or VHDL warning at nios_system_sdram_0.v(680): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1409233438080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nes_fpga.v 1 1 " "Using design file nes_fpga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NES_FPGA " "Found entity 1: NES_FPGA" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233438515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409233438515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NES_FPGA " "Elaborating entity \"NES_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1409233438519 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_one nes_fpga.v(112) " "Verilog HDL warning at nes_fpga.v(112): object output_one used but never assigned" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 112 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1409233438524 "|NES_FPGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_one 0 nes_fpga.v(112) " "Net \"output_one\" at nes_fpga.v(112) has no driver or initial value, using a default initial value '0'" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 112 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1409233438525 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..12\] nes_fpga.v(49) " "Output port \"LEDR\[17..12\]\" at nes_fpga.v(49) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438525 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 nes_fpga.v(52) " "Output port \"HEX0\" at nes_fpga.v(52) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438525 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 nes_fpga.v(52) " "Output port \"HEX1\" at nes_fpga.v(52) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438525 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 nes_fpga.v(52) " "Output port \"HEX2\" at nes_fpga.v(52) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438525 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 nes_fpga.v(53) " "Output port \"HEX3\" at nes_fpga.v(53) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438525 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 nes_fpga.v(53) " "Output port \"HEX4\" at nes_fpga.v(53) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438526 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 nes_fpga.v(53) " "Output port \"HEX5\" at nes_fpga.v(53) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438526 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 nes_fpga.v(54) " "Output port \"HEX6\" at nes_fpga.v(54) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438526 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 nes_fpga.v(54) " "Output port \"HEX7\" at nes_fpga.v(54) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438526 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN nes_fpga.v(56) " "Output port \"LCD_EN\" at nes_fpga.v(56) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438526 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON nes_fpga.v(56) " "Output port \"LCD_ON\" at nes_fpga.v(56) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438526 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS nes_fpga.v(57) " "Output port \"LCD_RS\" at nes_fpga.v(57) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438527 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW nes_fpga.v(57) " "Output port \"LCD_RW\" at nes_fpga.v(57) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438527 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N nes_fpga.v(81) " "Output port \"FL_CE_N\" at nes_fpga.v(81) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438527 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N nes_fpga.v(81) " "Output port \"FL_OE_N\" at nes_fpga.v(81) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438527 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N nes_fpga.v(82) " "Output port \"FL_RESET_N\" at nes_fpga.v(82) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438527 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RY nes_fpga.v(82) " "Output port \"FL_RY\" at nes_fpga.v(82) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438527 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N nes_fpga.v(83) " "Output port \"FL_WE_N\" at nes_fpga.v(83) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438527 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N nes_fpga.v(83) " "Output port \"FL_WP_N\" at nes_fpga.v(83) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409233438528 "|NES_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snes_controller snes_controller:CONTROLLER1 " "Elaborating entity \"snes_controller\" for hierarchy \"snes_controller:CONTROLLER1\"" {  } { { "nes_fpga.v" "CONTROLLER1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233438531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 snes_controller.v(124) " "Verilog HDL assignment warning at snes_controller.v(124): truncated value with size 32 to match size of target (18)" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233438535 "|NES_FPGA|snes_controller:CONTROLLER1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buttons\[12\] 0 snes_controller.v(35) " "Net \"buttons\[12\]\" at snes_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1409233438535 "|NES_FPGA|snes_controller:CONTROLLER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:u0 " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:u0\"" {  } { { "nes_fpga.v" "u0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233438537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Char_Buffer_with_DMA nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma " "Elaborating entity \"nios_system_Char_Buffer_with_DMA\" for hierarchy \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\"" {  } { { "nios_system/synthesis/nios_system.v" "char_buffer_with_dma" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233438662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" "Char_Buffer_Memory" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233438781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233438785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438788 ""}  } { { "nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233438788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ga72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ga72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ga72 " "Found entity 1: altsyncram_ga72" {  } { { "db/altsyncram_ga72.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_ga72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233438957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233438957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ga72 nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_ga72:auto_generated " "Elaborating entity \"altsyncram_ga72\" for hierarchy \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_ga72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233438960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" "Character_Rom" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233438972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233438993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233438997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233438998 ""}  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233438998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdi1 " "Found entity 1: altsyncram_qdi1" {  } { { "db/altsyncram_qdi1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qdi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233439152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233439152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdi1 nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_qdi1:auto_generated " "Elaborating entity \"altsyncram_qdi1\" for hierarchy \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_qdi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233439155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Dual_Clock_FIFO nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"nios_system_Dual_Clock_FIFO\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "dual_clock_fifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233439173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233439388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233439391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233439392 ""}  } { { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233439392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h0k1 " "Found entity 1: dcfifo_h0k1" {  } { { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233439551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233439551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h0k1 nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated " "Elaborating entity \"dcfifo_h0k1\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233439553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_nkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_nkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_nkb " "Found entity 1: a_gray2bin_nkb" {  } { { "db/a_gray2bin_nkb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_gray2bin_nkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233439577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233439577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_nkb nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_gray2bin_nkb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_nkb\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_gray2bin_nkb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_h0k1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233439579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kr6 " "Found entity 1: a_graycounter_kr6" {  } { { "db/a_graycounter_kr6.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_graycounter_kr6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233439732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233439732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kr6 nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_graycounter_kr6:rdptr_g1p " "Elaborating entity \"a_graycounter_kr6\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_graycounter_kr6:rdptr_g1p\"" {  } { { "db/dcfifo_h0k1.tdf" "rdptr_g1p" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233439735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g9c " "Found entity 1: a_graycounter_g9c" {  } { { "db/a_graycounter_g9c.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_graycounter_g9c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233439884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233439884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g9c nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_graycounter_g9c:wrptr_g1p " "Elaborating entity \"a_graycounter_g9c\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_graycounter_g9c:wrptr_g1p\"" {  } { { "db/dcfifo_h0k1.tdf" "wrptr_g1p" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233439887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jsu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jsu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jsu " "Found entity 1: altsyncram_jsu" {  } { { "db/altsyncram_jsu.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jsu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jsu nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram " "Elaborating entity \"altsyncram_jsu\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\"" {  } { { "db/dcfifo_h0k1.tdf" "fifo_ram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_26d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_26d " "Found entity 1: alt_synch_pipe_26d" {  } { { "db/alt_synch_pipe_26d.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/alt_synch_pipe_26d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_26d nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_26d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_26d\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\"" {  } { { "db/dcfifo_h0k1.tdf" "rs_dgwp" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_26d.tdf" "dffpipe12" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/alt_synch_pipe_26d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_h0k1.tdf" "ws_brp" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_36d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_36d " "Found entity 1: alt_synch_pipe_36d" {  } { { "db/alt_synch_pipe_36d.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/alt_synch_pipe_36d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_36d nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_36d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_36d\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\"" {  } { { "db/dcfifo_h0k1.tdf" "ws_dgrp" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_36d.tdf" "dffpipe16" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/alt_synch_pipe_36d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4a6 " "Found entity 1: cmpr_4a6" {  } { { "db/cmpr_4a6.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cmpr_4a6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4a6 nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|cmpr_4a6:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_4a6\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|cmpr_4a6:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_h0k1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d68.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d68.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d68 " "Found entity 1: mux_d68" {  } { { "db/mux_d68.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/mux_d68.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d68 nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_d68\" for hierarchy \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_h0k1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_VGA_Controller nios_system:u0\|nios_system_VGA_Controller:vga_controller " "Elaborating entity \"nios_system_VGA_Controller\" for hierarchy \"nios_system:u0\|nios_system_VGA_Controller:vga_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_controller" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios_system:u0\|nios_system_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios_system:u0\|nios_system_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233440566 "|NES_FPGA|nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233440567 "|NES_FPGA|nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Pixel_Buffer nios_system:u0\|nios_system_Pixel_Buffer:pixel_buffer " "Elaborating entity \"nios_system_Pixel_Buffer\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer:pixel_buffer\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_buffer" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byteenable_reg nios_system_Pixel_Buffer.v(139) " "Verilog HDL or VHDL warning at nios_system_Pixel_Buffer.v(139): object \"byteenable_reg\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1409233440576 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Buffer:pixel_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Pixel_Buffer_DMA nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"nios_system_Pixel_Buffer_DMA\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_buffer_dma" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_Pixel_Buffer_DMA.v(256) " "Verilog HDL assignment warning at nios_system_Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233440588 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_Pixel_Buffer_DMA.v(257) " "Verilog HDL assignment warning at nios_system_Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233440588 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_Pixel_Buffer_DMA.v(262) " "Verilog HDL assignment warning at nios_system_Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233440588 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_Pixel_Buffer_DMA.v(263) " "Verilog HDL assignment warning at nios_system_Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233440588 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 nios_system_Pixel_Buffer_DMA.v(343) " "Verilog HDL assignment warning at nios_system_Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233440588 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_Pixel_Buffer_DMA.v(357) " "Verilog HDL assignment warning at nios_system_Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233440589 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233440723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233440725 ""}  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233440725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_j8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_j8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_j8a1 " "Found entity 1: scfifo_j8a1" {  } { { "db/scfifo_j8a1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_j8a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_j8a1 nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated " "Elaborating entity \"scfifo_j8a1\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8041 " "Found entity 1: a_dpfifo_8041" {  } { { "db/a_dpfifo_8041.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_8041.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233440905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233440905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8041 nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo " "Elaborating entity \"a_dpfifo_8041\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\"" {  } { { "db/scfifo_j8a1.tdf" "dpfifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_j8a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233440908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fl81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fl81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fl81 " "Found entity 1: altsyncram_fl81" {  } { { "db/altsyncram_fl81.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_fl81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233441079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233441079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fl81 nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|altsyncram_fl81:FIFOram " "Elaborating entity \"altsyncram_fl81\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|altsyncram_fl81:FIFOram\"" {  } { { "db/a_dpfifo_8041.tdf" "FIFOram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_8041.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e09 " "Found entity 1: cmpr_e09" {  } { { "db/cmpr_e09.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cmpr_e09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233441231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233441231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e09 nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cmpr_e09:almost_full_comparer " "Elaborating entity \"cmpr_e09\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cmpr_e09:almost_full_comparer\"" {  } { { "db/a_dpfifo_8041.tdf" "almost_full_comparer" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_8041.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e09 nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cmpr_e09:three_comparison " "Elaborating entity \"cmpr_e09\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cmpr_e09:three_comparison\"" {  } { { "db/a_dpfifo_8041.tdf" "three_comparison" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_8041.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pdb " "Found entity 1: cntr_pdb" {  } { { "db/cntr_pdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_pdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233441391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233441391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pdb nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cntr_pdb:rd_ptr_msb " "Elaborating entity \"cntr_pdb\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cntr_pdb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8041.tdf" "rd_ptr_msb" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_8041.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6e7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6e7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6e7 " "Found entity 1: cntr_6e7" {  } { { "db/cntr_6e7.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_6e7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233441545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233441545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6e7 nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cntr_6e7:usedw_counter " "Elaborating entity \"cntr_6e7\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cntr_6e7:usedw_counter\"" {  } { { "db/a_dpfifo_8041.tdf" "usedw_counter" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_8041.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qdb " "Found entity 1: cntr_qdb" {  } { { "db/cntr_qdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_qdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233441698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233441698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qdb nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cntr_qdb:wr_ptr " "Elaborating entity \"cntr_qdb\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_j8a1:auto_generated\|a_dpfifo_8041:dpfifo\|cntr_qdb:wr_ptr\"" {  } { { "db/a_dpfifo_8041.tdf" "wr_ptr" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_8041.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Pixel_RGB_Resampler nios_system:u0\|nios_system_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"nios_system_Pixel_RGB_Resampler\" for hierarchy \"nios_system:u0\|nios_system_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_rgb_resampler" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a nios_system_Pixel_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at nios_system_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_RGB_Resampler.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1409233441717 "|NES_FPGA|nios_system:u0|nios_system_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Pixel_Scaler nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler " "Elaborating entity \"nios_system_Pixel_Scaler\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_scaler" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" "Multiply_Height" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233441731 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233441731 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233441731 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233441826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233441827 ""}  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233441827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6m31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6m31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6m31 " "Found entity 1: scfifo_6m31" {  } { { "db/scfifo_6m31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_6m31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233441976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233441976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6m31 nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated " "Elaborating entity \"scfifo_6m31\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233441978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pd31 " "Found entity 1: a_dpfifo_pd31" {  } { { "db/a_dpfifo_pd31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233442000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233442000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pd31 nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo " "Elaborating entity \"a_dpfifo_pd31\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\"" {  } { { "db/scfifo_6m31.tdf" "dpfifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_6m31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5l81 " "Found entity 1: altsyncram_5l81" {  } { { "db/altsyncram_5l81.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_5l81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233442192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233442192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5l81 nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram " "Elaborating entity \"altsyncram_5l81\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\"" {  } { { "db/a_dpfifo_pd31.tdf" "FIFOram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g09 " "Found entity 1: cmpr_g09" {  } { { "db/cmpr_g09.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cmpr_g09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233442348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233442348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cmpr_g09:almost_full_comparer " "Elaborating entity \"cmpr_g09\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cmpr_g09:almost_full_comparer\"" {  } { { "db/a_dpfifo_pd31.tdf" "almost_full_comparer" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cmpr_g09:three_comparison " "Elaborating entity \"cmpr_g09\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cmpr_g09:three_comparison\"" {  } { { "db/a_dpfifo_pd31.tdf" "three_comparison" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rdb " "Found entity 1: cntr_rdb" {  } { { "db/cntr_rdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_rdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233442507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233442507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rdb nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_rdb:rd_ptr_msb " "Elaborating entity \"cntr_rdb\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_rdb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_pd31.tdf" "rd_ptr_msb" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8e7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8e7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8e7 " "Found entity 1: cntr_8e7" {  } { { "db/cntr_8e7.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_8e7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233442660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233442660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8e7 nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_8e7:usedw_counter " "Elaborating entity \"cntr_8e7\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_8e7:usedw_counter\"" {  } { { "db/a_dpfifo_pd31.tdf" "usedw_counter" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sdb " "Found entity 1: cntr_sdb" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233442814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233442814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sdb nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr " "Elaborating entity \"cntr_sdb\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\"" {  } { { "db/a_dpfifo_pd31.tdf" "wr_ptr" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" "Multiply_Width" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409233442835 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Alpha_Blender nios_system:u0\|nios_system_Alpha_Blender:alpha_blender " "Elaborating entity \"nios_system_Alpha_Blender\" for hierarchy \"nios_system:u0\|nios_system_Alpha_Blender:alpha_blender\"" {  } { { "nios_system/synthesis/nios_system.v" "alpha_blender" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple nios_system:u0\|nios_system_Alpha_Blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"nios_system:u0\|nios_system_Alpha_Blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "nios_system/synthesis/submodules/nios_system_Alpha_Blender.v" "alpha_blender" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Alpha_Blender.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU nios_system:u0\|nios_system_CPU:cpu " "Elaborating entity \"nios_system_CPU\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_test_bench nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench " "Elaborating entity \"nios_system_CPU_test_bench\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_test_bench" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_register_bank_a_module nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a " "Elaborating entity \"nios_system_CPU_register_bank_a_module\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_register_bank_a" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233442909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233442914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233442915 ""}  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233442915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ong1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ong1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ong1 " "Found entity 1: altsyncram_ong1" {  } { { "db/altsyncram_ong1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_ong1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233443108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233443108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ong1 nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ong1:auto_generated " "Elaborating entity \"altsyncram_ong1\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ong1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_register_bank_b_module nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b " "Elaborating entity \"nios_system_CPU_register_bank_b_module\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_register_bank_b" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233443224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443225 ""}  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233443225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_png1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_png1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_png1 " "Found entity 1: altsyncram_png1" {  } { { "db/altsyncram_png1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_png1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233443417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233443417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_png1 nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_png1:auto_generated " "Elaborating entity \"altsyncram_png1\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_png1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci " "Elaborating entity \"nios_system_CPU_nios2_oci\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_debug nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug " "Elaborating entity \"nios_system_CPU_nios2_oci_debug\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_debug" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_ocimem nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem " "Elaborating entity \"nios_system_CPU_nios2_ocimem\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_ocimem" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_ociram_lpm_dram_bdp_component_module nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component " "Elaborating entity \"nios_system_CPU_ociram_lpm_dram_bdp_component_module\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_ociram_lpm_dram_bdp_component" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 329 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233443558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443560 ""}  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 329 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233443560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5i82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5i82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5i82 " "Found entity 1: altsyncram_5i82" {  } { { "db/altsyncram_5i82.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_5i82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233443764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233443764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5i82 nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_5i82:auto_generated " "Elaborating entity \"altsyncram_5i82\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_5i82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_avalon_reg nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg " "Elaborating entity \"nios_system_CPU_nios2_avalon_reg\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_avalon_reg" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_break nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break " "Elaborating entity \"nios_system_CPU_nios2_oci_break\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_break" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_xbrk nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_xbrk:the_nios_system_CPU_nios2_oci_xbrk " "Elaborating entity \"nios_system_CPU_nios2_oci_xbrk\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_xbrk:the_nios_system_CPU_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_xbrk" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_dbrk nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk " "Elaborating entity \"nios_system_CPU_nios2_oci_dbrk\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_dbrk" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_itrace nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace " "Elaborating entity \"nios_system_CPU_nios2_oci_itrace\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_itrace" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_dtrace nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace " "Elaborating entity \"nios_system_CPU_nios2_oci_dtrace\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_dtrace" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_td_mode nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace\|nios_system_CPU_nios2_oci_td_mode:nios_system_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_CPU_nios2_oci_td_mode\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace\|nios_system_CPU_nios2_oci_td_mode:nios_system_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_fifo nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo " "Elaborating entity \"nios_system_CPU_nios2_oci_fifo\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_fifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_compute_tm_count nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_compute_tm_count:nios_system_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_system_CPU_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_compute_tm_count:nios_system_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_fifowp_inc nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_fifowp_inc:nios_system_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_system_CPU_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_fifowp_inc:nios_system_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_fifocount_inc nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_fifocount_inc:nios_system_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_system_CPU_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_fifocount_inc:nios_system_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_oci_test_bench nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_oci_test_bench:the_nios_system_CPU_oci_test_bench " "Elaborating entity \"nios_system_CPU_oci_test_bench\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_oci_test_bench:the_nios_system_CPU_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_oci_test_bench" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_pib nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_pib:the_nios_system_CPU_nios2_oci_pib " "Elaborating entity \"nios_system_CPU_nios2_oci_pib\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_pib:the_nios_system_CPU_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_pib" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_im nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im " "Elaborating entity \"nios_system_CPU_nios2_oci_im\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_im" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_traceram_lpm_dram_bdp_component_module nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component " "Elaborating entity \"nios_system_CPU_traceram_lpm_dram_bdp_component_module\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_traceram_lpm_dram_bdp_component" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233443961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233443967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233443968 ""}  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233443968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd02 " "Found entity 1: altsyncram_qd02" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233444180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233444180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd02 nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated " "Elaborating entity \"altsyncram_qd02\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_jtag_debug_module_wrapper nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_CPU_jtag_debug_module_wrapper\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_jtag_debug_module_wrapper" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_jtag_debug_module_tck nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck " "Elaborating entity \"nios_system_CPU_jtag_debug_module_tck\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "the_nios_system_CPU_jtag_debug_module_tck" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233444237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444238 ""}  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233444238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_jtag_debug_module_sysclk nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_CPU_jtag_debug_module_sysclk\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "the_nios_system_CPU_jtag_debug_module_sysclk" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "nios_system_CPU_jtag_debug_module_phy" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233444297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444297 ""}  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233444297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1409233444307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Clock_Signals nios_system:u0\|nios_system_Clock_Signals:clock_signals " "Elaborating entity \"nios_system_Clock_Signals\" for hierarchy \"nios_system:u0\|nios_system_Clock_Signals:clock_signals\"" {  } { { "nios_system/synthesis/nios_system.v" "clock_signals" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Clock_Signals.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_Clock_Signals.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Clock_Signals.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233444422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444426 ""}  } { { "nios_system/synthesis/submodules/nios_system_Clock_Signals.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Clock_Signals.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233444426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\"" {  } { { "nios_system/synthesis/nios_system.v" "altera_up_sd_card_avalon_interface_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233444604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444606 ""}  } { { "Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233444606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jv92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jv92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jv92 " "Found entity 1: altsyncram_jv92" {  } { { "db/altsyncram_jv92.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jv92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233444763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233444763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jv92 nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_jv92:auto_generated " "Elaborating entity \"altsyncram_jv92\" for hierarchy \"nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_jv92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart nios_system:u0\|nios_system_jtag_uart:jtag_uart " "Elaborating entity \"nios_system_jtag_uart\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_w nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_scfifo_w\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_w" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "wfifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233444883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233444886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233444887 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233444887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dv21 " "Found entity 1: scfifo_dv21" {  } { { "db/scfifo_dv21.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_dv21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233445035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233445035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dv21 nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated " "Elaborating entity \"scfifo_dv21\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233445038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k531 " "Found entity 1: a_dpfifo_k531" {  } { { "db/a_dpfifo_k531.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_k531.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233445059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233445059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k531 nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo " "Elaborating entity \"a_dpfifo_k531\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\"" {  } { { "db/scfifo_dv21.tdf" "dpfifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_dv21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233445062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233445084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233445084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_k531.tdf" "fifo_state" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_k531.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233445088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233445240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233445240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw " "Elaborating entity \"cntr_7s7\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233445244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_hp21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_hp21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_hp21 " "Found entity 1: dpram_hp21" {  } { { "db/dpram_hp21.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dpram_hp21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233445398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233445398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hp21 nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram " "Elaborating entity \"dpram_hp21\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\"" {  } { { "db/a_dpfifo_k531.tdf" "FIFOram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_k531.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233445401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5m1 " "Found entity 1: altsyncram_l5m1" {  } { { "db/altsyncram_l5m1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_l5m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233445562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233445562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5m1 nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\|altsyncram_l5m1:altsyncram1 " "Elaborating entity \"altsyncram_l5m1\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\|altsyncram_l5m1:altsyncram1\"" {  } { { "db/dpram_hp21.tdf" "altsyncram1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dpram_hp21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233445566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409233445719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409233445719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|cntr_rrb:rd_ptr_count " "Elaborating entity \"cntr_rrb\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|cntr_rrb:rd_ptr_count\"" {  } { { "db/a_dpfifo_k531.tdf" "rd_ptr_count" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_k531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233445723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_r nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_scfifo_r\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_r" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233445739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:u0\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "nios_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409233446033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:u0\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233446033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233446033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233446033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409233446033 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409233446033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sysid nios_system:u0\|nios_system_sysid:sysid " "Elaborating entity \"nios_system_sysid\" for hierarchy \"nios_system:u0\|nios_system_sysid:sysid\"" {  } { { "nios_system/synthesis/nios_system.v" "sysid" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_0 nios_system:u0\|nios_system_sdram_0:sdram_0 " "Elaborating entity \"nios_system_sdram_0\" for hierarchy \"nios_system:u0\|nios_system_sdram_0:sdram_0\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_0_input_efifo_module nios_system:u0\|nios_system_sdram_0:sdram_0\|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module " "Elaborating entity \"nios_system_sdram_0_input_efifo_module\" for hierarchy \"nios_system:u0\|nios_system_sdram_0:sdram_0\|nios_system_sdram_0_input_efifo_module:the_nios_system_sdram_0_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "the_nios_system_sdram_0_input_efifo_module" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_instruction_master_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_data_master_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "sysid_control_slave_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_0_s1_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "char_buffer_with_dma_avalon_char_control_slave_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "char_buffer_with_dma_avalon_char_buffer_slave_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_buffer_dma_avalon_control_slave_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|altera_merlin_slave_translator:pixel_buffer_avalon_ssram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|altera_merlin_slave_translator:pixel_buffer_avalon_ssram_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_buffer_avalon_ssram_slave_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:u0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:u0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:u0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:u0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:u0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:u0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:u0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:u0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 2646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router nios_system:u0\|nios_system_addr_router:addr_router " "Elaborating entity \"nios_system_addr_router\" for hierarchy \"nios_system:u0\|nios_system_addr_router:addr_router\"" {  } { { "nios_system/synthesis/nios_system.v" "addr_router" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_default_decode nios_system:u0\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_default_decode\" for hierarchy \"nios_system:u0\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "the_default_decode" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_addr_router.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001 nios_system:u0\|nios_system_addr_router_001:addr_router_001 " "Elaborating entity \"nios_system_addr_router_001\" for hierarchy \"nios_system:u0\|nios_system_addr_router_001:addr_router_001\"" {  } { { "nios_system/synthesis/nios_system.v" "addr_router_001" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001_default_decode nios_system:u0\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_001_default_decode\" for hierarchy \"nios_system:u0\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002 nios_system:u0\|nios_system_addr_router_002:addr_router_002 " "Elaborating entity \"nios_system_addr_router_002\" for hierarchy \"nios_system:u0\|nios_system_addr_router_002:addr_router_002\"" {  } { { "nios_system/synthesis/nios_system.v" "addr_router_002" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002_default_decode nios_system:u0\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_002_default_decode\" for hierarchy \"nios_system:u0\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router nios_system:u0\|nios_system_id_router:id_router " "Elaborating entity \"nios_system_id_router\" for hierarchy \"nios_system:u0\|nios_system_id_router:id_router\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_default_decode nios_system:u0\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_default_decode\" for hierarchy \"nios_system:u0\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "the_default_decode" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_004 nios_system:u0\|nios_system_id_router_004:id_router_004 " "Elaborating entity \"nios_system_id_router_004\" for hierarchy \"nios_system:u0\|nios_system_id_router_004:id_router_004\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_004" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_004_default_decode nios_system:u0\|nios_system_id_router_004:id_router_004\|nios_system_id_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_004_default_decode\" for hierarchy \"nios_system:u0\|nios_system_id_router_004:id_router_004\|nios_system_id_router_004_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "the_default_decode" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_005 nios_system:u0\|nios_system_id_router_005:id_router_005 " "Elaborating entity \"nios_system_id_router_005\" for hierarchy \"nios_system:u0\|nios_system_id_router_005:id_router_005\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_005" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_005_default_decode nios_system:u0\|nios_system_id_router_005:id_router_005\|nios_system_id_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_005_default_decode\" for hierarchy \"nios_system:u0\|nios_system_id_router_005:id_router_005\|nios_system_id_router_005_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_005.sv" "the_default_decode" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router_005.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_007 nios_system:u0\|nios_system_id_router_007:id_router_007 " "Elaborating entity \"nios_system_id_router_007\" for hierarchy \"nios_system:u0\|nios_system_id_router_007:id_router_007\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_007" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_007_default_decode nios_system:u0\|nios_system_id_router_007:id_router_007\|nios_system_id_router_007_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_007_default_decode\" for hierarchy \"nios_system:u0\|nios_system_id_router_007:id_router_007\|nios_system_id_router_007_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "the_default_decode" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "burst_adapter" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_003" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux nios_system:u0\|nios_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_system_cmd_xbar_demux\" for hierarchy \"nios_system:u0\|nios_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_demux" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_001 nios_system:u0\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_system_cmd_xbar_demux_001\" for hierarchy \"nios_system:u0\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_demux_001" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_002 nios_system:u0\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"nios_system_cmd_xbar_demux_002\" for hierarchy \"nios_system:u0\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_demux_002" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux nios_system:u0\|nios_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_system_cmd_xbar_mux\" for hierarchy \"nios_system:u0\|nios_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_mux" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux nios_system:u0\|nios_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_system_rsp_xbar_demux\" for hierarchy \"nios_system:u0\|nios_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_demux" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_004 nios_system:u0\|nios_system_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"nios_system_rsp_xbar_demux_004\" for hierarchy \"nios_system:u0\|nios_system_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_demux_004" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_005 nios_system:u0\|nios_system_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"nios_system_rsp_xbar_demux_005\" for hierarchy \"nios_system:u0\|nios_system_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_demux_005" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux nios_system:u0\|nios_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_system_rsp_xbar_mux\" for hierarchy \"nios_system:u0\|nios_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_mux" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux_001 nios_system:u0\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_system_rsp_xbar_mux_001\" for hierarchy \"nios_system:u0\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_mux_001" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter_001" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 3966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:u0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:u0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:u0\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:u0\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter_002" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 4023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:u0\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:u0\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter_003" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:u0\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:u0\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 4087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409233446705 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Clock_Signals.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1409233451520 "|NES_FPGA|nios_system:u0|nios_system_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" "Char_Buffer_Memory" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1409233451697 "|NES_FPGA|nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5l81.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_5l81.tdf" 37 2 0 } } { "db/a_dpfifo_pd31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 44 2 0 } } { "db/scfifo_6m31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_6m31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 927 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455150 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5l81.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_5l81.tdf" 67 2 0 } } { "db/a_dpfifo_pd31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 44 2 0 } } { "db/scfifo_6m31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_6m31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 927 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455150 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5l81.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_5l81.tdf" 337 2 0 } } { "db/a_dpfifo_pd31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 44 2 0 } } { "db/scfifo_6m31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_6m31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 927 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455150 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5l81.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_5l81.tdf" 367 2 0 } } { "db/a_dpfifo_pd31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 44 2 0 } } { "db/scfifo_6m31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_6m31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 927 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455150 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5l81.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_5l81.tdf" 637 2 0 } } { "db/a_dpfifo_pd31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 44 2 0 } } { "db/scfifo_6m31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_6m31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 927 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455150 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|altsyncram_5l81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5l81.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_5l81.tdf" 667 2 0 } } { "db/a_dpfifo_pd31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_pd31.tdf" 44 2 0 } } { "db/scfifo_6m31.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_6m31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 927 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455150 "|NES_FPGA|nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|altsyncram_5l81:FIFOram|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1409233455150 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1409233455150 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[0\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[1\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[2\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[3\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[4\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[5\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[6\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[7\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[8\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[9\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[10\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[11\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[12\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[13\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[14\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[15\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[16\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[17\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[18\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[19\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[20\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[21\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[22\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[23\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[24\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[25\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[26\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[27\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[28\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[29\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[30\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[31\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[32\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[33\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[34\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[35\] " "Synthesized away node \"nios_system:u0\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2535 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 2696 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3099 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4804 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 975 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[1\] " "Synthesized away node \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_jsu.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jsu.tdf" 69 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 830 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[2\] " "Synthesized away node \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_jsu.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jsu.tdf" 99 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 830 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[3\] " "Synthesized away node \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_jsu.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jsu.tdf" 129 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 830 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[12\] " "Synthesized away node \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_jsu.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jsu.tdf" 399 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 830 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[13\] " "Synthesized away node \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_jsu.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jsu.tdf" 429 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 830 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[22\] " "Synthesized away node \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_jsu.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jsu.tdf" 699 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 830 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[23\] " "Synthesized away node \"nios_system:u0\|nios_system_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_jsu:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_jsu.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jsu.tdf" 729 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dcfifo_h0k1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 830 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_ga72:auto_generated\|q_a\[7\] " "Synthesized away node \"nios_system:u0\|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_ga72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ga72.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_ga72.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Char_Buffer_with_DMA.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 813 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409233455154 "|NES_FPGA|nios_system:u0|nios_system_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1409233455154 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1409233455154 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1409233481390 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1409233481942 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1409233481942 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1409233481942 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409233481943 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1409233481943 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 440 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 354 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3202 -1 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 4179 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_sdram_0.v" 304 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 561 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 385 -1 0 } } { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 260 -1 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 3775 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 606 -1 0 } } { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 319 -1 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_CPU.v" 591 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1409233482496 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1409233482498 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1409233491323 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1409233491323 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1409233491323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSP_N VCC " "Pin \"SSRAM_ADSP_N\" is stuck at VCC" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|SSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADV_N VCC " "Pin \"SSRAM_ADV_N\" is stuck at VCC" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|SSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_GW_N VCC " "Pin \"SSRAM_GW_N\" is stuck at VCC" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|SSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N GND " "Pin \"FL_RESET_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RY GND " "Pin \"FL_RY\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FL_RY"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233491331 "|NES_FPGA|FS_ADDR[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1409233491331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1409233493084 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "205 " "205 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1409233507443 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1409233507990 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1409233507990 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409233508242 "|NES_FPGA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1409233508242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1409233508616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg " "Generated suppressed messages file C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1409233510038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1409233513043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1409233513043 ""}
{ "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FS_ADDR\[0\] " "Ignored Virtual Pin assignment to \"FS_ADDR\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1 1409233514030 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409233514879 "|NES_FPGA|SD_WP_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1409233514879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6013 " "Implemented 6013 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1409233514885 ""} { "Info" "ICUT_CUT_TM_OPINS" "188 " "Implemented 188 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1409233514885 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "114 " "Implemented 114 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1409233514885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5490 " "Implemented 5490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1409233514885 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1409233514885 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1409233514885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1409233514885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 278 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 278 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1409233515213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 28 15:45:15 2014 " "Processing ended: Thu Aug 28 15:45:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1409233515213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1409233515213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1409233515213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1409233515213 ""}
