<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPUproject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
<<<<<<< HEAD
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_pc_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_pc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_pc_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_pc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511682503" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511682503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511683240" xil_pn:in_ck="4814631935308045719" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511683240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSrcAMux.vhd"/>
      <outfile xil_pn:name="ALUSrcBMux.vhd"/>
      <outfile xil_pn:name="DMController.vhd"/>
      <outfile xil_pn:name="DataToWrMux.vhd"/>
      <outfile xil_pn:name="EXMEMRegister.vhd"/>
      <outfile xil_pn:name="ForwardUnit.vhd"/>
      <outfile xil_pn:name="GetT.vhd"/>
      <outfile xil_pn:name="HazardDetectiveUnit.vhd"/>
      <outfile xil_pn:name="IDEXRegister.vhd"/>
      <outfile xil_pn:name="IFIDRegister.vhd"/>
      <outfile xil_pn:name="IMController.vhd"/>
      <outfile xil_pn:name="JumpController.vhd"/>
      <outfile xil_pn:name="MEMWBRegister.vhd"/>
      <outfile xil_pn:name="MainController.vhd"/>
      <outfile xil_pn:name="MainController_test.vhd"/>
      <outfile xil_pn:name="MemSignalController.vhd"/>
      <outfile xil_pn:name="MemToRegMux.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PCIncreasor.vhd"/>
      <outfile xil_pn:name="PCSrcMux.vhd"/>
      <outfile xil_pn:name="RAMSrcMux.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="Test_PC_Jump.vhd"/>
      <outfile xil_pn:name="TopLevel.vhd"/>
      <outfile xil_pn:name="constantsIF.vhd"/>
      <outfile xil_pn:name="test_pc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511682904" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5509372783154163320" xil_pn:start_ts="1511682904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511682904" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9210960327687024246" xil_pn:start_ts="1511682904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511682904" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6340633020248873580" xil_pn:start_ts="1511682904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511683243" xil_pn:in_ck="4814631935308045719" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1511683243">
=======
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainController_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511686856" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511686856">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1511686856" xil_pn:in_ck="276695035253802191" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511686856">
>>>>>>> 8b4c96d468bd1997efd490f2d86ed7bb33e83a72
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSrcAMux.vhd"/>
      <outfile xil_pn:name="ALUSrcBMux.vhd"/>
      <outfile xil_pn:name="DMController.vhd"/>
      <outfile xil_pn:name="DataToWrMux.vhd"/>
      <outfile xil_pn:name="EXMEMRegister.vhd"/>
      <outfile xil_pn:name="ForwardUnit.vhd"/>
      <outfile xil_pn:name="GetT.vhd"/>
      <outfile xil_pn:name="HazardDetectiveUnit.vhd"/>
      <outfile xil_pn:name="IDEXRegister.vhd"/>
      <outfile xil_pn:name="IFIDRegister.vhd"/>
      <outfile xil_pn:name="IMController.vhd"/>
      <outfile xil_pn:name="JumpController.vhd"/>
      <outfile xil_pn:name="MEMWBRegister.vhd"/>
      <outfile xil_pn:name="MainController.vhd"/>
      <outfile xil_pn:name="MainController_test.vhd"/>
      <outfile xil_pn:name="MemSignalController.vhd"/>
      <outfile xil_pn:name="MemSignalController_test.vhd"/>
      <outfile xil_pn:name="MemToRegMux.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PCIncreasor.vhd"/>
      <outfile xil_pn:name="PCSrcMux.vhd"/>
      <outfile xil_pn:name="RAMSrcMux.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
<<<<<<< HEAD
      <outfile xil_pn:name="Test_PC_Jump.vhd"/>
=======
      <outfile xil_pn:name="Registers_test.vhd"/>
>>>>>>> 8b4c96d468bd1997efd490f2d86ed7bb33e83a72
      <outfile xil_pn:name="TopLevel.vhd"/>
      <outfile xil_pn:name="constantsIF.vhd"/>
      <outfile xil_pn:name="test_pc.vhd"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1511683249" xil_pn:in_ck="4814631935308045719" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4600379973278439154" xil_pn:start_ts="1511683243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_pc_beh.prj"/>
      <outfile xil_pn:name="test_pc_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1511683250" xil_pn:in_ck="-3077702210130637535" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3710254571477695457" xil_pn:start_ts="1511683249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_pc_isim_beh.wdb"/>
    </transform>
=======
>>>>>>> 8b4c96d468bd1997efd490f2d86ed7bb33e83a72
  </transforms>

</generated_project>
