
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.89

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: active_channel_count[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    1.67    0.64    0.43    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.00    0.63 ^ active_channel_count[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.63   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ active_channel_count[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.31    0.31   library removal time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: channel_start[3] (input port clocked by core_clock)
Endpoint: channel_state[3][1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     6    0.05    0.00    0.00    0.20 v channel_start[3] (in)
                                         channel_start[3] (net)
                  0.00    0.00    0.20 v _2382_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.09    0.06    0.26 ^ _2382_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0707_ (net)
                  0.09    0.00    0.26 ^ _2384_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.06    0.05    0.31 v _2384_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0971_ (net)
                  0.06    0.00    0.31 v channel_state[3][1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ channel_state[3][1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: active_channel_count[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    1.67    0.64    0.43    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.00    0.63 ^ active_channel_count[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.63   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ active_channel_count[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.08    9.92   library recovery time
                                  9.92   data required time
-----------------------------------------------------------------------------
                                  9.92   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  9.29   slack (MET)


Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.21    0.50    0.50 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         transfer_count[1][0] (net)
                  0.21    0.00    0.50 ^ _2641_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.31    0.34    0.84 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1361_ (net)
                  0.31    0.00    0.84 ^ _2007_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.13    0.24    1.09 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0423_ (net)
                  0.13    0.00    1.09 ^ _2015_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     4    0.04    0.12    0.21    1.30 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0427_ (net)
                  0.12    0.00    1.30 ^ _2023_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.02    0.09    0.18    1.48 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0433_ (net)
                  0.09    0.00    1.48 ^ _2024_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.08    0.17    0.19    1.67 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0434_ (net)
                  0.17    0.00    1.67 ^ _2108_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.16    0.28    1.95 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0491_ (net)
                  0.16    0.00    1.95 ^ _2442_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    2.20 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1009_ (net)
                  0.08    0.00    2.20 v _2524_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.23    0.40    2.60 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1011_ (net)
                  0.23    0.00    2.60 ^ _1455_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     4    0.05    0.14    0.26    2.86 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0804_ (net)
                  0.14    0.00    2.86 ^ _1471_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.09    0.16    3.03 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0820_ (net)
                  0.09    0.00    3.03 ^ _1472_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.15    3.17 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0821_ (net)
                  0.20    0.00    3.17 v _1476_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.30    0.23    3.40 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0825_ (net)
                  0.30    0.00    3.40 ^ _1477_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.03    0.16    0.13    3.53 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0826_ (net)
                  0.16    0.00    3.53 v _2297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.33    3.86 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0629_ (net)
                  0.11    0.00    3.86 v _2304_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.13    4.00 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0978_ (net)
                  0.05    0.00    4.00 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.00   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -4.00   data arrival time
-----------------------------------------------------------------------------
                                  5.89   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: active_channel_count[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    1.67    0.64    0.43    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.00    0.63 ^ active_channel_count[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.63   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ active_channel_count[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.08    9.92   library recovery time
                                  9.92   data required time
-----------------------------------------------------------------------------
                                  9.92   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  9.29   slack (MET)


Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.21    0.50    0.50 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         transfer_count[1][0] (net)
                  0.21    0.00    0.50 ^ _2641_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.31    0.34    0.84 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1361_ (net)
                  0.31    0.00    0.84 ^ _2007_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.13    0.24    1.09 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0423_ (net)
                  0.13    0.00    1.09 ^ _2015_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     4    0.04    0.12    0.21    1.30 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0427_ (net)
                  0.12    0.00    1.30 ^ _2023_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.02    0.09    0.18    1.48 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0433_ (net)
                  0.09    0.00    1.48 ^ _2024_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.08    0.17    0.19    1.67 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0434_ (net)
                  0.17    0.00    1.67 ^ _2108_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.16    0.28    1.95 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0491_ (net)
                  0.16    0.00    1.95 ^ _2442_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    2.20 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1009_ (net)
                  0.08    0.00    2.20 v _2524_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.23    0.40    2.60 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1011_ (net)
                  0.23    0.00    2.60 ^ _1455_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     4    0.05    0.14    0.26    2.86 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0804_ (net)
                  0.14    0.00    2.86 ^ _1471_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.09    0.16    3.03 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0820_ (net)
                  0.09    0.00    3.03 ^ _1472_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.15    3.17 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0821_ (net)
                  0.20    0.00    3.17 v _1476_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.30    0.23    3.40 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0825_ (net)
                  0.30    0.00    3.40 ^ _1477_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.03    0.16    0.13    3.53 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0826_ (net)
                  0.16    0.00    3.53 v _2297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.33    3.86 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0629_ (net)
                  0.11    0.00    3.86 v _2304_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.13    4.00 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0978_ (net)
                  0.05    0.00    4.00 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.00   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -4.00   data arrival time
-----------------------------------------------------------------------------
                                  5.89   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-02   2.33e-03   9.86e-08   2.34e-02  45.0%
Combinational          1.79e-02   1.08e-02   4.41e-07   2.87e-02  55.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.90e-02   1.31e-02   5.39e-07   5.21e-02 100.0%
                          74.8%      25.2%       0.0%
