ELF          (            „K    4     ( 
   w   x      y   z      {   |      }   ~         €         ‚      ƒ   „      …   †      ‡   ˆ      ‰   Š      ‹   Œ         Ž               ‘   ’      “   ”      •   –      —   ˜      ™   š      ›   œ         ž      Ÿ          ¡   ¢      £   ¤      ¥   ¦      §   ¨      ©   ª      «   ¬      ­   ®      ¯   °      ±   ²      ³   ´      µ   ¶      ·   ¸      ¹   º      »   ¼      ½   ¾      ¿   À      Á   Â      Ã   Ä      Å   Æ      Ç   È      É   Ê      Ë   Ì      Í   Î      Ï   Ð      Ñ   Ò      Ó   Ô      Õ   Ö      ×   Ø      Ù   Ú      Û   Ü      Ý   Þ      ß   à      á   â      ã   ä      å   æ      ç   è      é   ê      ë   ì      í   î      ï   ð      ñ   ò      ó   ô      õ   ö      ÷   ø      ù   ú      û   ü      ý   þ      ÿ             d   „°€µ†°¯ ñŒè —øl0;q—øp0{q:Oðÿ3 “#&! ñ ÿ÷þÿFFKp ¿7½F½è€@°pG ¿    „°€µŠ°¯ ñ(Œè  #ûw—ø|0;t ñOðÿ3 “#&! ñ( ÿ÷þÿFFKp:Oðÿ3 “#&! ñ( ÿ÷þÿFFKp;yûwûF 7½F½è€@°pG    µ—°¯ÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿÿ÷þÿWKhFVIWHÿ÷þÿVHÿ÷þÿUHÿ÷þÿTL#“„#“hFñD"Fÿ÷þÿ”è ÿ÷þÿLL#“ƒ#“hFñD"Fÿ÷þÿ”è ÿ÷þÿDL#“‰#“hFñD"Fÿ÷þÿ”è ÿ÷þÿ<L#“Š#“hFñD"Fÿ÷þÿ”è ÿ÷þÿ"Oô€Q4Hÿ÷þÿ1L€#“hFñD"Fÿ÷þÿ”è ÿ÷þÿFûqûyCðÛ²'L“€#“hFñD"Fÿ÷þÿ”è ÿ÷þÿ L‡#“hFñD"Fÿ÷þÿ”è ÿ÷þÿF›²š²K€Lˆ#“hFñD"Fÿ÷þÿ”è ÿ÷þÿFš²KˆCš²K€
KˆFK` "Oô€QHÿ÷þÿ ÿ÷þÿç                     X        €µž° ¯ ñ,L" !Fÿ÷þÿ ñ " !Fÿ÷þÿ ÿ÷þÿ #»`HKÛjGJ#ðÓbEKÛjð»`DK›iCJCô@C“aAK›iô@C»`»h ¿=K›iô S³õ _øÑ;KÓøô09JCðÂøô07KÓøô0ð{`{h #;`1K›i0JCô@C“a.K›iô@C;`+KÛj*JCðÓb(KÛjð;`;h ¿%K›iô S³õ _øÑ#ûbOô€3;c#;e#{e#»ex#ûe#;f#{f#»f#ûf #;g #{g ñ,Fÿ÷þÿF +Ðÿ÷þÿ?#û`#;a #{a#»a@#ûa@#;bOô€c{b@#»b ñ!Fÿ÷þÿF +Ðÿ÷þÿ ¿x7½F€½  X HX DX€µŠ° ¯ ñ "`Z`š`;F "`Z`š`Ú`aZaša9K:J`8K "Z`6K "š`5K"Ú`3K"a2K "u0K "Zu/K"ša-K "w,K"b*KOô°bZb(KOô€bšb&K"Úb%K "c#K "Zc"K "ƒø8  Hÿ÷þÿF +Ðÿ÷þÿ #ûa ñFHÿ÷þÿF +Ðÿ÷þÿK;`#{`#»`@òÿsû`#;a #{a #{v;FF
Hÿ÷þÿF +Ðÿ÷þÿK;`#{`;FFHÿ÷þÿF +Ðÿ÷þÿ ¿(7½F€½ ¿      @ ` €µ ¯KJ`KJZ`K "š`K"Ú`K "aK "ZaK "šaK "ÚaK "bHÿ÷þÿF +Ðÿ÷þÿ !	Hÿ÷þÿF +Ðÿ÷þÿ !Hÿ÷þÿF +Ðÿ÷þÿ ¿€½ ¿     T @±up0€µˆ° ¯ ñ "`Z`š`Ú`; "`Z`š`KJ`Kï"Z`K "š`Kc"Ú`K "aK€"šaHÿ÷þÿF +Ðÿ÷þÿOô€S;a ñF
Hÿ÷þÿF +Ðÿ÷þÿ #{`€#û`;FHÿ÷þÿF +Ðÿ÷þÿ ¿ 7½F€½ ¿      @€µ‚° ¯
KÓøØ0JCðÂøØ0	KÓøØ0ð{`{h " ! ÿ÷þÿ ÿ÷þÿ ¿7½F€½ DX€µŽ° ¯ ñ$ "`Z`š`Ú`arKÓøà0pJCðÂøà0nKÓøà0ð;b;jjKÓøà0iJCð€Âøà0fKÓøà0ð€ûaûicKÓøà0aJCðÂøà0_KÓøà0ð»a»i[KÓøà0ZJCðÂøà0WKÓøà0ð{a{iTKÓøà0RJCð Âøà0PKÓøà0ð ;a;iLKÓøà0KJCðÂøà0HKÓøà0ðû`ûhEKÓøà0CJCð@Âøà0AKÓøà0ð@»`»h=KÓøà0<JCðÂøà09KÓøà0ð{`{h "Mò5Hÿ÷þÿ "Oô€a3Hÿ÷þÿ "!2Hÿ÷þÿOô S{b #»b #ûb ñ$F,Hÿ÷þÿMò{b#»b #ûb #;c ñ$F"Hÿ÷þÿOô@s{b#»b #ûb #;c #{c ñ$FHÿ÷þÿOô€c{b#»b #ûb #;c ñ$FHÿ÷þÿ€#{bOôˆ»b #ûb ñ$FHÿ÷þÿ#{b#»b #ûb #;c ñ$FHÿ÷þÿ ¿87½F€½ ¿ DX X X X X X€µ‚° ¯x`{hJ“BÑOô€AHÿ÷þÿ ¿7½F€½ ¿     X€´ƒ° ¯x`K "p ¿7½F]ø{pG ¿    €µ‚° ¯x`{h J“BÑOô AHÿ÷þÿK"p ¿7½F€½     X    €´ ¯r¶ ¿þç#$       (ÙK ÑW LÞ                °  1°  `  rïÙ sqA	 t±¨ uÕ( vÔ {2 |­= ~©ö ¡å  D› Xñ -0 è¡ Nâ •~ Îö  «À Éw 	‰C 
§¿ _| ‘C 
²
 ×Á í· ÍM Û	 9þ ‰€  |
 ­K  uU Éñ úr
 ø  m ä¥ ~m L5 #ó ?é  Ã ! "ÎÍ #?ª $œ¼ %¼ &
J 'Á (¦ë )i{ + Ë  , ð -s5 .–ü
 /6ø 0‡« 1ç 2!V 3+¿ 4Er 5·C 6ÿw 7w3	 8Öú 9?³ :ÿ[ ;u
 <ù =Nz >Êó ? û  D¸É  E–  F„
 G) HÖ* I#Y J¬– K”; Lý« M0è N\  Pæß QÑ/ RZÌ S Tñ  Uô¤  Vz  Wº_ XÎ Y@Ž Zdk [ù \Cô ]¿8 ^Ë _ÑR  `J  aÃ bW› c› dc+ eÌ f6,
 gS hÜ i§Ô j>‹ k«U l!
 m—¾ n oŒV pùœ
 qÎ r'²  s2, tÚú u”¾ v ž  w F x‘a	 y‚Ù zZx |ÿÅ }³@ ß& €(¢ n ‚*% ƒè „m² … †. ‡·÷ ˆi¼ ‰ù¾ ŠÕ ‹C Œê	 I Žæ• ;ä	 ‘væ ’¢æ • î  Ûb	 È*   ¤ Û4 +Ö  €	 IY  9é   Q5 Â& ]õ O   FC  ðæ  ë  )int  ñ  UE
 Ê  ¸—
 $Ý  
2  Fp 0÷  
C  
Ìó›  ISR õO   IER öO  CR ÷O  C5 øO  ¥I ùO  êW úO  ðW ûO  ­õ üO  '7 ýO   À þO  $ð¿ ÿC  ("û  C  ,v† O  0{† O  4€† O  8…† O  <DR O  @/4 C  DBÀ  C  H¤F O  LLÀ 	›  Pé® 
O  `î® O  dó® O  hƒ 
O  lVÀ ›  pæª O  €ëª O  „ìN
 O  ˆ « O  ŒÑû ›  ¾„  O   {› O  ¤“À C  ¨À C  ¬,7 O  °À O  ´17 O  ¸À O  ¼ž O  ÀŸS O  ÄùN O  È C  «     GÒ  T  O  È     
¸  O  Ý     
Í  Qù  CCR SO    xÖ  Tâ  V*   CSR XO   CFR YO   Ð¹  Z   \O   ³ ^O    Ú _7   a‚   O cO   ºk dO   _¦ e\   C  Ÿ      ($  P O   ÇØ O  {Š O    O  IDR O  ODR 	O  ¦ß 
O  I O  AFR Ý    ‚ì	 
Ÿ    HÕ	  ð¿  C   15  !O  ú "È  C5 #O  "û $C  i %O   äC &O  $ÂÔ 'O  (Éï (O  ,/4 )Õ	  0	,ã *O  $	BÀ +å	  (UR0 ,O   UR1 -O  UR2 .O  UR3 /O  UR4 0O  UR5 1O  UR6 2O  UR7 3O  UR8 4O   UR9 5O  $	àY 6O  (	åY 7O  ,	êY 8O  0	ïY 9O  4	ôY :O  8	AÑ ;O  <	2Z <O  @	7Z =O  D C  å	    < C  õ	    u §ˆ ?1  ,E¢
  CR1 GO   CR2 HO  ªë
 IO  ”ñ JO  ‹
 KO  Mp LO  ISR MO  ICR NO  0h
 OO   ®u PO  $áÍ QO  ( µï
 R
  ,»P  CR1 ½O   ÕD ¾O  CR2 ¿O  CR3 ÀO  C¨ ÁO  æ¿ ÂC  Þ@ ÃO  ð¿ ÄC  ÝU
 ÅO   p
 ÆO  $. ÇO  ( ¤2 È¯
   0Îð  CR ÐO   S3  ÑO  
 ÒO  ë ÓO  C5 ÔO  ð¿ ÕC  [­ ÖO  Ê ×O  ÿM ØO   "û ÙC  $ÕH  ÚO  (Ï
 ÛO  ,d÷ ÜO  0¿Ó ÝO  4¹ë ÞO  8ò ßO  <å§  àO  @î` áO  D/4 âC  Hù÷ ãO  LŠ< äO  PüA åO  T§. æO  XBÀ çC  \˜c èO  `ñi éO  dõU êO  hLÀ ëC  lvß ìO  pCSR íO  tVÀ îC  x¿Ý  ïO  |B: ðO  €rT  ñO  „|… òO  ˆe óO  Œ1	 ôO  gg õO  ”*& öO  ˜¬ ÷O  œGCR øO   “À ùC  ¤$? úO  ¨Åe û   ¬RSR üO  Ð¼ ýO  Ôì‹ þO  Ø 7 ÿO  Ü‚N
  O  à¶À
 O  äãË O  èt	 O  ìP  O  ðn O  ôÐe C  øñI  O  ü	:Ë O   	‹ 	O  	ÿ 
O  	Io O  	æ, O  	¥! 
O  	¦ O  	Õ O  	Ûe ›    «â ]  lòu  CR1 ôO   CR2 õO  ½» öO  9æ ÷O  SR øO  EGR ùO  ~ª úO  „ª ûO  ›ß üO   CNT ýO  $PSC þO  (ARR ÿO  ,RCR  O  0¨& O  4­& O  8²& O  <·& O  @J O  DDCR O  Hý÷  O  Lð¿ C  P[’
 	O  T¼& 
O  XÁ& O  \AF1 O  `AF2 
O  dÿ; O  h nx ý   Ö  ºœ  ~   ]  Œî	 ½‚  ŸÄ
 *«c ÓÉ ×.  Ö   (ì  !Á  š' ÷| þ+  œù  -Æ   Ö   3  T€   ›  )  6ø  
(.©  øU  0C   ³g 3C  ¿– 6C  r 9C  W >C  — BC  — EC  §½ GC  Çn IC   }î LC  $ Ø„ O  
LT@  ^ò VC   :Þ YC  æ^
 \C  -n _C  ÇC bC  Üè fC  ¢K  iC  ~—	 lC  C
 oC   PLL s©  $ þ uµ  
 z½  ¿u |C   F³ C  ùü ‚C  8g …C  W ˆC  lz ‹C  /é  C  §ë C   
N  ‘L  
	.  Pin 	0C   °
 	3C  aþ 	6C  TY  	9C  ¸È 	<C   !f  	>É   Ö  	D9  £  b)
  Cl 	G  
0
0ê  ½ 
2C   u© 
5C  ;ã 
9C  Rœ 
<C  ÷¤ 
?C  æÃ 
BC  °
 
EC  —B 
JC  1L
 
MC   U§ 
RC  $eß 
UC  (u
 
[C  , , 
`E   Ö  
f"  ‡ë  x " œú B,  p 
lö  
"  !äÊ
 x
ˆD  0p 
Š$¯   ‡ 
Œ#ê  È9  
Ž#  4T© 
#.  5õJ 
’$¯  8Mú	 
”&T  <_Ô 
–&T  @¥r 
˜&T  DR½ 
š&T  Hí 
œ&T  LB\  
ž&T  P×Ï 
 #O  T=" 
¢#C  XÄF 
¤#C  \½v 
¦$Y  `3@	 
¨$^  dÄt 
ª#C  h¿Æ 
­$c  lð$ 
¯$h  pKÂ
 
±#C  t +O  O    3   D   ù   *    O    ‚   ˆ  
³3  
1¶  ’œ 3C   'ý :C  é =C  £x @C   ‹p
 Hy  
HZ›  Â| \C   ¦¹ gC  UA qC  þ» yC  ¼‡ |œ  	È ˆœ  ôð ŒC  _Q ’œ  þë ˜C  :Á œC   ž ¡C  $ÙF ¥C  (J ºC  ,DC ÅC  0‹d Çœ  4}ù Ë¶  8 ^f
 ÎÂ  
Û  N ÝC   á¾
 áC  ‰3	 æC  ³> ñC  ºÒ ýC  ó  C  g&  œ  Þµ œ   A §  YN  VÊ [C   á‰
 _C   % `(  d˜Ç  0p ›"Ç   ‡ œ!›  fS "Ì  LÈ9  ž!  PT© Ÿ!O  T×Ï  !O  X½n ¡!N  \  «   m  Tö
 ¯[  
Ë  °
 ÍC   ×+ ÐC  \7  ÓC   ´n ÛÞ  
 
/‹  ŽÜ 
1C    « 
5C  # 
8C  î( 
;C  ¬« 
>C  ›ô 
AC  !¾ 
EC  \Ê 
HC   d³ 
K   Ö  
mç  =  J
  =' $  !-Â
 "O¬ (—À )I“ *4Æ `°e   ¢‘ à ôE 
|—  
ç   Ö  
•  kr  åF
 3  T2 @ ñ4
 
›ø  
  !Ï
 T
º  0p 
¼   ‡ 
¾‹  0 
À  $@É 
Â2  (G™  
Ä>  *EX  
ÆO  ,B 
ÉO  0‘{ 
ËA  4ºU 
ÎÌ  8	m
 
ÐÌ  <È9  
Ò  @T© 
Ôó  A°
 
Ö*  B×Ï 
ØO  D)Ü 
ÚO  H‹‰  
ÜO  LŽ	 
ÞO  P  ¢
   &  ,ì  <  <  C  C    /   #  ±¬ 
ý/  
.©  4ö 0C   – 3C  ÍH 6C  ©F :C  ÉC  =C  ik HC   b§
 JR  
Æò  ¿~	 ÈC   ¶ÿ ÊC  Â| ÌC  ß  ÎC   ùG Ðµ  "ò  
é3  9ð  ë
C   |  í
C  Jî	 ï
C    ® ö  "3  Ö  5n  ¾À
  0Q Ç þ
 ÷   ¦å ;D  
n  Ö  Až  h»  ES  ¿(  Ô^ E€  
ž  Ö  KÎ  1  Í¸ ‰Œ
  ¾Ý O°  
Î  Ö  U  Ší
 £í
 ¼í
 Õí
 îí
  î
  ‰â   Pw
 ]à  Le«  0p h'«   ‡ i&©  N j&  = k'°   È9  m&  <T© n&{  =f®
 o&Ð  >Ž p&å  DuÊ
 q&Û  H  u  Ì  À     «  Ð     
À  «  å     
Õ  Pû ‘#  – +Ñ      äZ ,m      Q .F      #° 0ê      -ret 3ì      O  ]    c 
M  Á% 4]      Ùq 5      ,ê
 6	&      C  ¥    c 2Ò  7
•      Oä 8C      `< 9
2      „8  	ï  ï  2    $  .þ 	ÿ   ï        ?- '"  ·   îÖ &>  ·  C  C   hÝ Ìì  Z  Z  _    ê   ?  Íl
 /	ì  €  Z  €    þ  #{e aì  ž  ž  C    F  #jN  `ì  ¼  ž  C   Õ 
Zì  Ó  ž   iŽ ¾ ì  ï  ï  ô    Ñ     êZ Hì    ï        gÎ ‰ ì  1  ï   õÇ
 #ì  M  M  C    ½  !ù "ì  i  i    @  !† ýì  …  C   T– 2—  C   ª7
 	
³  ï  2  9   í™ žì  Ê  Z   Y£
 –ì  á  Z   ®‚ © ì     ï     C    C  /@ #ì  /Ä 
sì  ?   ž  2    2  C   ^ 
qì  j   ž  2    2  C   $só     
   œ‘   0$         %Ã«     4   œ¶   M3
 2ï  ‘t $ þ        œÛ   M3
 þ6ï  ‘t %Ãª ÷    ,   œ !  D  ÷7Z  ‘t Ï­ °    ø  œ	"  ƒ ²  ‘d      A!  T- ·O  ‘` 4      ^!  T- ¸O  ‘\ R      {!  T- ¹O  ‘X p      ˜!  T- ºO  ‘T Ž      µ!  T- »O  ‘P ¬      Ò!  T- ¼O  ‘L Ê      ï!  T- ½O  ‘H è      T- ¾O  ‘D  òº ž    @   œ8"        T- ¢O  ‘t  Fº	 s    œ   œl"  9˜ zò  ‘hÏ {3  ‘\ 1œ

 C
    €   œ2ñõ õ
      œ²"  ‰õ ü  ‘l'Ú	 ý  ‘P &Ññ  µ    \  œ8#  À ·@  ‘¬V ¸½  ‘Œ(   2   #  T- ÀO  ‘ˆ j      #  T- ÄO  ‘„ ˆ   2   T- ÅO  ‘€  'µ- i         œ`#  ä m
&  ‘o 'Cy U	&      l   œ¿#  …¶ U(F  ‘pÆe  U6&  ‘Ä cmd V¿#  ‘Xval W¿#  ‘LªP X
&  ‘g &  Ï#     &j  L    L   œ$  …¶ L&F  ‘pÆe  L4&  ‘Ä ªP LE&  ‘È cmd M¿#  ‘\ 3mÔ Ï (   
 :;9I8  
 :;9I8   I  
 :!;9I8   :;9I    !I   :;9I  	
 :!;9I8  
:;9!	  .?:;9'I<  $ >  
5 I  I  ! I/  4 :!;9I  :;9!	  
 :!;9!I8  4 :!;9I  ( 
  4 :!;9I?    >I:;9!  
 :;9I8  .?:;9!'<   :!;9I  >! !I:!;9!   :!;9I  .:!;9!
'@|    4 :!;9!
I   :!;9!	  !:;9!  "& I  #.?:!;9!'I<  $.?:!;9!'@z  %.?:!;9!'@|  &.?:!;9!'@|  '.?:!;9'I@|  (%Uy  )$ >  *   +'  ,'I  -4 :;9I?  ..?:;9'<  /. ?:;9'I<  0 1XYW  1. :;9'@|  2.:;9'@|  3. :;9'    |                 L       l              \            €       œ       @       ø      ,               4       
           ]              L     l           Ü     œ     €     œ     @     ø     ,           4     
            æË Qß      ÷"ƒ  ¯      }     ß ?€ "	
9z  ‘ß                
               
q ?          ¢Ç. 6          ‚          èŸt           š      !      "_> #N· 
$ÞÚ  
%     &Ÿ '               !(     !     )8z           "*          º+	$          ,+Õp /!      '               –>-          û	     ô.          ÿ
     –	/          ƒ0     §1     «     ¯¿' 2          ý     Ï3     Ã4          ß5     ï
     Ï          Ÿ6                Ë     Š     üçÙ           7     $!     'ˆÆ (8          Y9          "çÔ     8Ú  ¢
  $  ù   ¢  7ä  Q  Øy   @5  úl  Ó  MT  ˜
  Ø  Ð  5¾  C  å„  Ù„  -   v  p¥  ¥ê  #Ñ   5   Ÿ¹   	  Þz  †­  Cž  ¢z
  xî  …Ì  é'  8ù   ú‚  ¹£  äW  !\  \#  æS  Ss
  Ör  »Œ  ŸY	  ˜}  ž   /\  ]Å  •œ  …  pl  Ó6  B˜  ¶)  ²»   ÏÎ   ‚  ”C  )  -¨  ”Q
  q²  :D
  f±   m
  Ž  §‰  Kš  fŽ  	õ   û#  @  f'  !·   Q  b  Ð±	  Œî   Ó²  >í  {È  f-  ½   E…  ö  Ï  )  q0  @   •l  2Æ
  Ðr  áS  +Ú  OÄ  #  v  é|  ]  ¶ 	  W  Žâ    ®%
  ¢  ìª	  J¹
  w+
  ²  Ùø  :‘  ãT
  ×  Ï?  &N  üò  ÅË  Z   ;Q  D  Šª  m‰  ²µ  q  P²  )  }•  n  ôW  `˜  ¢¿
  7‹	  w¤   #?  M  !y  Æ‰  ³  ÆÉ  ñÂ  	Ü  LÑ  q8  ÜÈ  Çå    ¬ 
  „
  Ì  b…  Òœ  ó¡  áP  f  ’T  Ê•  \{	  b#  a  9Q  Ìû      h  ¨¢  ý§  w'	  úË  /K  (  <{  aÉ  *   ‚ó  
  ¹}  $  rX  ê  „à   µu  5   ¢	  µ$  é.   ™  ¤  ·â	  ø€  ÀŒ  ¯^  ÷   ò_  r  •H  9_     vØ	  w{    þ¤   ¿  ÑX  äj  Œ2  ’  Ûþ  Cª   Ÿ  o    Í  vx	  HÉ
  &¦  P¼
  Ó9  ¢„   ª  U5  éÌ  W
  ð  *  &à  ew   À|  †Þ  ©  Íæ
  Xˆ  \  wì  úc  tË  0   @|   ø  Ú  ÿ  \/  uQ  ½¡  “  ^Ð  t±  “œ  “  ¨‡  vø  O¶  šÔ   ì
  Ôõ  –3	  lÓ  “  ya  „Ö  ¢Î  ?Ö  Yo  4„  Uà	  •  p5  ­5
   
  v  Ou  J  Þª  v   Ï§
  ø`  Ä²  €;  |>  ÌÞ  Ín  vî
  $  =<   a  eõ  ê	  ;½  ÏZ  !!  ×æ  ÇÌ
  ïú  (  fË  ’“
  õ  ¤
  ¡½  ë   ±  g=	  |´  Üt  …  ”^  „ä  “$
  Wð	  Ãþ  \/  ŽÝ
  ~  z  3¹  ±  ;k
  ŸÑ  /µ  E
  ©‰  ¯’  °½	  S‘  C  67  ÕÌ  6  c>  ™Ä  VÁ   [  n]  {k  Y   ÀH  ´Â  vq  hŠ  ‡l  j  7ó	  Ž‚  'D  	  ó0  ³Y  ¦  ™J  	
  Í  Õ—  ‹  •  Øä  ÛU  ¾  Ì   L  9Y  Ö
  ¸ø  o¨
  ƒ  ‘W
  eè  žþ  Ã  3
  Jõ  N'  …ç  ‰  ¶¬  äÃ  Ï  …¶
  sø   "á  q  í(  ‡Ð  ÕS  ’½   z.  É  À¸   	  )  Œç  ê  w  ãå  Í&	  Y
  m  ²=  Ð‹
  ^—  L°
  ÂC   U  òY   	   À.   2,  té  Õ_  ÅŠ  1É  ¾ƒ  \  Â  Š¯  ¤J   ™  e
  bþ  X   Ò  
=	  âM  üZ  ØÆ  Žà  ¢]  Xï  çu  OÖ   "§  ©Ü  ÚH   ‚L  Œ<   %)   ˆ  u§  Ü¨  ¢  šï  ù  f@  D/  9  e  ò±  ƒ  P…  ï   
  QÏ   ^^  IN  zp  YÁ  ]ú   .ø  øå  df    âÿ #/þ %ÔØ N*K \ç ]) ^E _  `CT a! b±“ cZC d…$ e/I nû› rê¤ zHÓ
 ƒ?@
 ‹ëf	 \
 “-± ž^	 ¨¿2 ©ÿ  ªÌI «7 ¬á  ®¤ ¯û °y ±5„	 ²ƒQ ³BÆ ´O$ µ‚å ¶à ·-t  ¸‰© ¹à¦ ºùð », ¼@Ñ ½Ã¿ ¾€ ¿þ À÷d Á›ç
 Âðý ÃQ– Äñ¯
 Å C ÆIÇ Çç
 ÈÄ, É&© Ê§À Ë7™ Ìß5 Í–»
 ÎÈ¿ ÏÜ‚ ÐÝA Ñ‚q Òb. ÓÁ  Ôiþ Õ
 Ö ° ×Ž  Øc Ùúƒ ÚJÁ
 Û`ã ÜÜ Ý·4 àÀ  ádh
 ãº äŒö  åá( æ“
 çL èÙÊ    &0 4vb kÙë  l× mj}	 nuL o•…	    "LÃ ØÑz Ù R ÚÌN ÛZ€ ÜYº ÝmŒ ÞÌ    [ 3ã  O$ Íå 	ÍÈ    !Â¢ (p. ƒUÒ
 „’Ì ˆb$	 ‰ Šüˆ ‹€ ž¶5 ŸŠî
 ÷þ
 ý m …ø´ Š^ó •¸! ™ƒ4 Ÿw, ¯ˆ¬ ¿s ËÁ^    ž# ±î ! /ç9 =8¥ S¡… m1C Œ
 ¦U6  ¼^ü Î ¼ ô¨ô    
2i ú +·ò	 ,ƒK -«c .÷ /int 0Î 1¤ 2	¸ 3Hà  4V 5W^ 6³ 7ÖT 8Ë) 9ý%
 :Óæ CÌX J’  R.š ]@P hHò qX/ xzû
 Zü ˆâþ “ÜË —(  ¢²* ­3
 ¶~ü ¸·ò	 ¹ƒK º«c »÷ ¼int ½	¸ ÂÎ Ã¤    
P– c  Ž  !&Å %§ù '.ñ -» 1È· 3ÇÒ 9y
 =åx ?–ƒ	 Dr± I4X	 Nj¢  S2B    5é _` #&	 )ˆÕ 5‘Ò ?ç I‡¬ SÂn €T] ÿ ‚F   ˜]ß ™½x šQ¢ ¢ˆ  £j> ¤O ®³î ¯Cþ °µÒ
 ¸" ¹9 º{G Äö$ Åß® Æ~Š Ôâ ÕÍ Ö°û
 æœ¾ çéS è– ö±‘ ÷E øÄ5 †´À ‡0« ˆ\Ï –Ùê —º& ˜S‡	 ¦©* §¢c ¨[ ¶à$ ·~  ¸Ä† Æ”Ÿ Ç˜ß
 Ïdù ×A Ý` Þäø âßG æ(ÿ ë0U  öu €L¾ …ª„ Œë “ ˜^1
 ™ÿ ¤ÊÚ	 ¥SË ±´ ²n¬ Á¶œ Â™u     ‡ #. $	j %éå    B1ã C D ¬  G³È grÝ    íî )ÐY ,Ý
 /¿ 2;K 5šŸ  8eb ;Ûò >üÒ A¾²  DY] L6Ç  TÙ‹  \¸ dx' lþ oSÒ r·Ä uíƒ ¦¦5 ªß8  ®À ²»p ¶Á.
 þ™  ÿè>	 € -[ ‡ šç  C‘ • 
º œ ðÚ û? Ô	£ð ä	HÝ ‡ÿ§ Ž1)
 ä·	 ç¥*     ®H ê×X ìwK	 íoF ðQ ñˆË	 òr?	 £Lë ¤Òþ  ¦aþ §ü' ©šŠ ª½› ¬v$ ­þÀ
 ¯G“ °%Ã ²” ³Î ÄÎŠ Å*€ à6Ù á+¿ ãøï ä)Â æ'† çm2 éá{  ê‘U ìÞº
 íJ  ï’  ð1ì òÙ ó¢J õ'‘ ö @  ø	T ù ç ûöÕ ünd  X	 äJ ’È£ “2 •ûŽ –é- ·îÐ ¸¼ þ—Œ ÿY²  ë„ ‚á „ …I'
 ‡¶B ˆ‘S
 Šaž  ‹B\	 Ž8£ Y¬ ‘Bõ ’Ê• ” •’8 —m7 ˜ËD š € ›„¶	 "Í  žuÌ  áÜ ¡Õþ £lp ¤6ï  ¦
Ë §e™ ©f» ª¥… ­°© ®œ´ ±ï ²Mi ´q  µ' ·)© ¸|E ºH »h ½l	 ¾Ý  Àö¿ Á´‰  Ã* ÄŒ/ ÇlÁ
 Èà ÊÒ Ë` Í½ ÎÇ Ñ½¹  Ò ÷  Ôd9 Õ¶)  ×ôÅ ØàÚ Ú Û* Ý@q Þ†> àa á×U ãÿ] ä€à æâ­ çQp éE> êý¥	 í
–
 î-* ð&e  ñè ó ô—Ž öÞÊ ÷óê  ù³~ ú!¢ üÂ ýqn ÿ €· ‚Âª ƒ*
 …·• †'¤  ˆYq ‰¿J	 ‹@
 Œr Žkl
 NØ ‘i¼
 ’x§ ”‡' •ð¨ ˜–	 ™‚­ ›Mý œYú ž¿ Ÿ_8	 ¢vP
 £Þ³ ¥ýÜ  ¦Bæ ¨$ ©òF «¶0 ¬, ®r# ¯kd ±‰% ²2/
 µšß ¶²© ¸ø“ ¹…¯
 »óœ ¼Þm ¾Ù ¿q5 ÁO ÂãÑ Ä‚ ÅÕV Ç>z Èþ&  ËcÑ Ì¯í
 ÎÅ Ï›å ÑÍî Òì’ ÔŸÿ Õ?0 ×ê5  Øz Úæ˜ ÛNŒ	 ÞÞ ßü± á7 âæ ä Õ å
¾ èl¢ éƒ{	 ë$”	 ìÔÞ  îËv ï‰ ñ´¡	 òÃ ôbæ õæÉ ø¢2  ùþm ûq– üâj
 ÿ¬M €
ä ‚Cc ƒ%Å
 …Y{ †8: ˆdö ‰Ô
 ‹Þ« Œÿc w ´ ’ïÛ
 “pó •oš –ÌÔ
 ˜8i ™m| ›V½ œö4 ž1Ï  Ÿ÷ ¡”5  ¢ÚÑ ¥ºR ¦VD ¨qY ©@ó ¬Ò ­\Þ °W ±´e ³c ´ãÕ ·W~
 ¸‘$ ºô/ »Ñˆ	 ¾Ës ¿Ñ0 Á«Â Â—• Åd ÆN ÈÓÀ É>Í  Ë¹’  Ìæ 
 ÎW  ÏäÌ Ò‘ Ó_ Õ‘â Öa‰
 Ø“ Ù‹Õ Ûl> ÜŽh	 ßb< àÆ§ âp? ãK¸ æ´ çX3  é° ê½† ìBm í[{ ðeÃ  ñ˜å	 óÏ/ ôg öîß	 ÷§  úñ¦ û² 
 ý]- þÖ£ €   Úõ	 ƒ f,	 „ ¶{ † …z ‡ “ ‰ Èµ Š zŽ	 ¡ Ö‘
 ¢ ³† ¥ µû ¦ ?Ú  ¨ ”×  © Y¨ « +; ¬ ‚ú ® <† ¯ Ùž ± I1 ² .« ´ è µ Ïê  · æò ¸ —' º Í » æe ½ ÙH ¾ ·h À fà Á ] Ã $?
 Ä ¸š Ü U$ Ý -¥ ß - à è~ â åö ã ? å ‹ æ kI é Š ê Þy í i  î ýt ñ  š
 ò vÂ ô ¤R õ Â6 ÷ ¾û ø À­ ©Pé ªy ­Íà  ®íª °Jw  ±£ï ³i	 ´n ¶»¾ ·1
 ¹£Ú º€§ ¼—ä ½÷N ¿+Ý À0y Â³ Ã.# Å" Æ®n ÉÅ¢ ÊO; ÌdG Í8*
 ÏhP ÐŒ‚ þ¨„ ÿ^ 	O ‚	¿o „	Qp …	6 ‡	)Ý ˆ	Ç7 Š	€ ‹	I 	Ú Ž	+¢ 	š0 ‘	ØÛ “	ZU  ”	äf –	c —	Òä  ™	fƒ š	(y œ	8  	ìC
 Ÿ	‹j  	ÐZ ¢	”
 £	ë0 ¥	Kˆ ¦	û ¨	Ÿs ©	àØ «	™Ú ¬	í[ ®	BÂ ¯	ú ±	m	 ²	2P µ	s, ¶	õÇ ¹	eh º	`~ ½	ð2 ¾	Š& Á	@I Â	µE Å	› Æ	2Ä  É	7È Ê	øà Í	e[  Î	žÍ Ð	(Ë Ñ	. Ó	 Ý  Ô	ý
 Ö	wT	 ×	ž) Ù	 ª Ú	_  Ü	ˆì Ý	É ß	¶… à	JU  â	+Ó ã	wË å	w: æ	ÙÆ ’
ï7 “
ðP –
¨ —
8™ š
N" ›
–^ 
N  ž
º   
Þ  ¡
Rè
 £
 ¤
- §
´ ¨
 ª
Pç  «
* ®
Ý¥ ¯
\ ²
ÀK	 ³
d¬ µ
ÕÛ ¶
O" ¸
Â# ¹
± »
-  ¼
J² ¾
V¢	 ¿
²¶ Á
[•  Â
=›	 Ä
Gí Å
`ˆ È
†J É
Vò
 Ë
lð	 Ì
Ãf Ï
€A Ð
sM Ò
Í  Ó
³6  Õ
]ë Ö
À
	 Ø
Üw Ù
×Z Û
‰² Ü
~h Þ
VÐ ß
™, á
ay â
ô3 å
[ò æ
}r è
sÇ é
gE  ì
Ï` í
d¸
 ð
M! ñ
kŸ
 ó
L* ô
eK ö
ýG ÷
nu ù
‡ ú
yŸ ü
©˜ ý
ÐØ ÿ
p¯ €¡> ƒ* „Œ— †”4 ‡•“
 ¦É¹ ©1Å ª>…  ¬w	 ­êd ¯zþ  °ÿ- ³~& ´õ ¶ö
 ·ì
 ¹'ž º~Ö ½|Ü	 ¾¸ ÁZ… Âå‚ ÄFæ
 Åú
 Çj¯	 ÈJÍ ËK Ì1ô Î¿h Ïª6 Ñ  Ò¸² ÔO$ Õó  ×¨( Ø±H Ú† Ûâ8 Ý£j
 Þû] àÆu á®2 ã™Q äY¤ ænî çÕº ƒüJ „§û †Ò¿ ‡½0 ‰ƒµ Š¡
 Œá[  ÙË <Ž
 tA ’æV “Ìœ •Ú –xã ˜ˆr ™)U ›´~ œ·l Ÿá‚   O £zÈ ¤vÛ ¦H  §ŠÆ ©´a ªðH ¬nž ­çè °ÝF ±:í ³Ò ´çc  ¶(
 ·.  ¹ëF ºÞ ¼Ø ½qr ¿
k À ÂmF Ã’] Åpg ÆñH É' Ê¯P Ì.° ÍÒ` Ï¿Ê Ð©î  ÒŽ Óh] ×º Ø³Q ð3 ñ0ë ó‹Ü ôË ö·- ÷d“ ù1›  úÂ üo³ ý¹¾ ÿ9 €
=¾  ‚
<å ƒ
è¡ …
ä+ †
Â  ˆ
‡« ‰
?m ‹
‡¾ Œ
² Ž
u? 
ºu  ‘
T ’
## •
¾h	 –
}â ˜
w) ™
æ, œ
‹â 
]‹ Ÿ
t  
 ¢
6q £
@G
 ¥
¼· ¦
’A ¨
   ©
’¤ «
ˆó
 ¬
"™ ®
Gœ ¯
w? ±
ø¶ ²
x¶ ´
ÏH µ
qú  ·
Z£ ¸
®¿ º
 _ »
Ý ½
ó 	 ¾
mü À
Ï½ Á
±] Ó
áI Û
* è
F–  é
‚€ ê
ÃA  ë
®ù ì
ö	 í
_N
 î
ß§ ï
„¤ ñ
sa ò
;¶ ó
À	 ô
¿ó õ
b1 ö
È ÷
– ø
Rm û
2
 ü
Û¬ ÿ
> €[M ¢_  £ÎH ¤Ø ¥Á· ¦‡f	 §üï ¨p„ ©° ªXU «èU ¬é€ ­uJ ¶Ý¥	 ·úß º‡s ¾²† ¿¼ À•÷ Á¯{ ÂJÂ Ã³B     Z” "aÇ #W„ $4, %Ì= &c 'û9 (w„ )é„  *}
 +} ,tÊ	 -5¥ .E
 /Ãß	 0w~ 1?Ú 2 3³ 4œî  5ßE
 6²µ  7µî 8´ 9Ÿz :÷Õ ;É <EÞ =ô*	 ?è @º¿
 AgN B³¯ Cöt
 DùÑ K¿H XÁŸ g0 {1 …l»	 á3  2R ¢« §.¼ ¬,å ±Ab    ·sý ¸. ºQ » ÙÜS    ðÙ ŽAÃ LÎ	 ˆ¡ ‘€Y
 ’)P ”ß?  •„ —‰	 ˜/o š " ›[± ¦ žÊ Ÿ®¤
 ¢§D ¥ÂÊ  ¦ª ªfÛ «™ ¬ëÜ ­ÿŠ ¯5| °õ ²j ³>Ç ¶Í ·>Ì ¸Qh ¹­2 ¾Ç ¿äO
 À¤¦ Á§ Âç Ãè	 Äe Å‘È Æ¦ Çez ËÁè
 ÌÇ Í0Ñ ÎË­ Ï*¸ Ð™  ÑtÃ ÒÁK Õ7» Ö ×z¤ ØºH Ùªí	 ÚN?	 Ûtß Ü™E ÝÚÔ ÞM ßêf àýu á/¬	 âg æ½e ç) è © é˜9 êWû í» îNÄ  ïô ðgœ ñùI òÃa ó=¬ ôx õ¬É örí ÷ÀH øÏ ùR ú™
 û°	 üRÓ ý$D þ’ ÿTÖ
 €ãµ ƒÎ– „Í 	 …á¦ †×g ‰³Ž Š±a ‹D‘ ŒoE ¢£
 Ž  o& t~ ‘å5  ’­o •Rå –Šs —öš ˜ÈJ
 ™ï š¶? ›ïµ œ Å «ü
 ž¼² Ÿš  © ¡Rœ ¢ÙS £9‹ ¤OŠ ¥¸ ¦(å §²ñ ¨/8 ©@¨ ªù «O  ¬[X °“É ±fþ ²Id
 ³t´ ´_ µÆ ¶a‘
 ·ß ¸û¹
 ¹û1 º½Ì »±Š ¼eë ½ã- ¾ƒÉ ¿ I
 À. Áw< ÂÛ ÃfŽ Ä< Å¢¥ Æ6à ÇVæ È_ ÉpÌ Ên Ë· ÌÃ ÍÇ÷  ÎÆ¢ Ï-5 ÐÿÈ Ñs  Òw Óºm ÔPE  ÕÑn Ö3b	 ÚY	 Û¡? Üj Ý,&
 Þ_V ß¦e à}ö áô	 âv ãÀ äº åaž æç çŸ èÏÑ  é— ê÷U  í“ î×¼ ïö9 ôæ« õ€Y ö-À	 ÷¼ ø0< ù;t úÔ+ ûW4 ýß  þ*r ÿøE €3c Ìy ‚
Ý ƒ¡É „¯ë
 †<§ ‡& ˆ‰ ‰û  ŠíÅ ‹óû Œ‰ô	 t  ;| ´
 ’u “E÷ ”Þž •#; –ô	 —G‰ ˜o ™óŒ	 ›Iñ  œU€  ã% ž
 Ÿ;  ÑÏ ¡ýœ ¢¨+ ¤# ¥M: ¦Û §tÃ ¨¥  ©ú¼  ª• «§ ¬` ­‡÷ ®«‘ ¯¦  °x>  ±Œ ²mý ³a/ µÙè ¶úø
 · ¸ù(  ¹{ º„i »Ã‚ ¼Õa ¾ÔA ¿r– Â£è ÃqŽ Ä Å´ Æ•ý
 É¹¿ Ë„µ  Ì/` Í®Q Î•
 ÏJQ Ðê0 ÑÐà Ò=+ Ó%} Ôt-	 Õi¯ Ö ×Q©
 Ø5Î Ù"-
 Ú(ƒ
 ÜS ÝH Þè ß-¼ à• âÒª ãó äöl  åø¹  æ0# ètÌ	 é•¿ íW­ ö~t  ÷uQ ø£È ùe3 úM û	|  ü¢Á ý´ð þ€U ÿËL €ÂŒ  ƒT „õß  …ð  †ïS ‡*‰ ˆz¹ ‰²¨  Š Ý  ‹ Œœî	 ` Žý   • r´ ‘æ
 ’—ž “¦á ”­Õ •{Š –æ —w¨ ˜u ™«Œ š!ó ›É œ"M åš žxz Ÿ¢œ  Á ¡á³ £®Z ¤V¡ ¥± ¦‹  §dú ¨(ý ©4	 ª„c ­a
 ®ò3 ¯× °« ±Ð ²À¸ ³n’ ´’Ä  µe> ¶"c ·ñ~	 ¸3v ¹Òj	 ºR¡ »Pè ¼f ½¬j ¾ö ¿ Àó ÁgÁ Â › ÃGÍ
 ÄÁ‚
 Å ÆK®  Ç: Èë Ér>	 Ê % ÌŠ7
 Íi Î® Ï<ü  Ðúó  ÑÿÕ  ÒÌ  Ó Ôq±  Õ} Ö¶÷
 ×‚Î	 ØÄ  Ù”ô Ú¿ ÛÏ› Ü/Ü
 Ýl ßË& àü
 áR  â²Ø ãüÑ äò åÇ æ!š çd§  è/à é0® ë‘R ì<]  í îªõ ï¬N ñ÷É  ò`" óo§ õ  ö¶ ÷¿ ømŒ ù1 úéÈ ûj  üÀ ý!G ÿ@H €K. 0# ‚‰=
 ƒF „Œ †Ø«  ‡kÜ ˆª¿ ‰N³ ŠÇn ‹¾› ½à ŽŸ“ 'r  ‘«÷ ’r  “\© ”p •ì –ÿd —ß ˜ê ™
 œ«Î rf ž'U Ÿó  õ€	 ¡°L
 ¢êL £P ¥=6 ¦Ù ¨ž  ©“} ª1 «ÂÎ ¬Eï ­ƒi  ®Lï ¯0] °Õå
 ²³õ ³³Â ´&Ï µ‡	 ¶^w	 ·ÿ ¸X] ¹¾ý ºçÁ ½5x ¾ÔÚ ¿lE À2ÿ ÁjD Âú Ãír ÄÝË Å¡ Æ?< ÇðØ Èï{ Éî• ÊÝ÷ Ëª	 Ìà¿ Í¢£ Ï[­ ÐfJ	 Ñ‚û Ò”û Ó [ Ôy. ÕÀ 
 Öåz Øò Ùø4 ÜÈÅ ÝEë Þü ßƒM àI¦ ãFg äá¢  åŸô æt è+ 
 ên ëÂ·  ì› îAG ï¹G ðäm òØG ô= õÒõ ö]T ÷1Ó øØ² ù=% ú§Ü ûó² üñ
 ýÊ þðj ÿi €{	 
 ‚ÆÀ ƒu! „¡™ …: ˆÈ ‰"W Œ[(  
 Ž$ )‚ ‘=© ž  ²¯\ ´l µ‘;
 ¶ñÿ ·px ¸ ¹m: ºj‹ »'@ ¼,S
 ½	 ¾AJ ¿›h À‡i Á® Â	¬ ÃèÁ
 Ä#(
 Å‚× Æ
¿ Ç\Œ È×ñ Éål	 Ê Ë5Œ Ì{W
 Í¦y
 ÎÉ	 Ï·é Ð Ñ² Ò¡§ Ó?Ç  ÔQC Õ; ÖÞ ×«I ÚÔn ÛúÝ Ü# Ýª° Þ•e ßæB	 à"V  áº â*½ ãþ‚ äß å* æ|7  ç•  è16 éÈ» ê6 ëäq ìùõ  íÔÎ  îÚò ïw_ ð–€ ñîÌ ò‹1 ó; ô…ã õª?  ö'Ž
 ÷‡„  øÙh
 ù%a úg ý.ü þ<Á ÿ&U
 €ó îA ‚Ì= ƒ7 „¶† …ù® †‹ ‡GW ˆ& ‰{à ŠG+ ‹ü Œ2• F ŽS  ‡  *S ‘%í
 ’B3 “0 ”
Õ •#u –½Ç —«ü ˜à: ™¹ó  šã ›…è œu¬
 kJ žÐ§ Ÿs"   †' ¡ÏA  ¢,| £t ¤À* ¥- ¦V@
 §Ô  ¨eB ©ñù ª ² «Ü ¬HI ­$… ®Qø  ¯ý	 °l  ±¶	 ²DÃ ³õè ´÷Y ·Z6
 ¸Q¢ ¹v ºB »Æ° ½ ¾úà ¿*  Àðõ
 Á¢ ÂÐ¬ Äy ÅeJ Æ
.  Çpò È™k ÉRb Ês@ Ëþ­ ÍHW Î†÷ Ï0L Ð“_ Ñ Ób* Ô)« Õ< Ö®a ×Í Ø¯> Ùü³	 Úþ` Ûá# ÝÊ ÞKã ß=… ái âÈy ã‘ ä+T åí­ æX è¦® éÁ9 êÆ½
 ëØ ìË í
 îý
 ïWI ðVy ñ(„ ò9ƒ	 óýñ ôhQ õÍ öFo ÷Ïé ø& ù±[ ûiÝ  ü:8  ý
ñ þß® ÿ¹Œ €Æ ]b ‚”³ „\• …à® †Ä, ‰öO ŠK”
 ‹·¹ Œ~ž Æ“ ŽÇ{ ³ ‘Wµ ’^y “Ñ
 ”Á •ºØ –m3 ˜›Ž ™mÏ š@¾
 ›È œ
"
 œ- ŸlR   ºI ¡<û ¢Ô4 £ýr ¤Ÿ‘ ¥ @  ¦ü §è ¨F ©  ªCÆ ¬o
 ­ƒ¡ ®ó¡ ¯:Œ
 °< ±LŽ ²€ ³= ´? µ| ¶¡è ·ÙI
 ¸¨ ºÊc »=Å ¼e ½¡Â ¾48 ¿çÉ Àôe Ãw: Ä{â Å ÆX
 ÇúG Èì+
 Ê$ Ët…  Ì)®  Í{0  ÎÆÇ Ï­ó	 ÑÃ Ò
Æ Ó  ÔÇI ÕÚî Öæ9 Ø±Ý Ù½k ÚuŽ Ûy ÜG  Ý½\ ß%æ à_™ á  âöj ã\ äß æá çæ è@L é] êü\ ëÜq í½
 îéŽ ï†¿  ðŒ ñˆ@ ò\n ôˆé õóÌ	 ö­$	 ÷¥ ø~= ùû¥  ûÜ> ü/L ý¸¡
 þ¾ ÿ‡^  €˜§ ‚(ƒ  ƒœ• „› …H³
 †Qb ‡×Õ Šv[ ‹Ô' Œ‹{ Ðœ ŽE‡ <á ‘{4 ’6› “•  ”Õ •Õ¯ –"6 ˜Mý ™Ï^ š=¶ ›_ù œÀ;  ¶œ ŸÒò  Ü‘ ¡ì  ¢ !	 £él ¤ìž ¦ÊW §d— ¨nÀ
 ©È~ ªŠ¨ «ªG  ­/ ®´Á ¯’@ °m½
 ±’½ ²B, ´“Õ µÛç ¶èW  ·“h ¸(ÿ ¹Ôu
 »·² ¼U@ ½He ¾Fi ¿¤C À	 Âu  ÃŽ, ÄÃ ÅÌf Æs
 Ç%D É¬4
 Ê%q  Ëƒ	 ÌŽ› Í¾Â Î8 Ñ´¾ ÒVN	 Ó1¢ Ô®› ÕWq Öãþ ×'L  Ø÷¾ Ù°[ ÚHÆ
 ÛAs Ü O Ý Õ  Þ†Œ ß•  à á>ß âbå ãdÿ äüC årØ æÔû çù{ êþž ë– ìþŠ ïå ð²³ ñ‡è õó- ö| ÷‘÷ øª~ ùí ú— û‘6 ýA­ þ¸Ë ÿA( €ü½ ÇÙ  ‚ùð ƒÁ „ƒa
 †É¾ ‡ß2 ˆ°,
 ‰³K  Šwk ‹– ŒàÖ Õ	 °´ tª  ‘Â ’>¢  “©ª ”Í¼ •¥R –dF ˜ƒf ™ÃØ š–‰  ›¾ œ½D  Q ž?Ÿ Ÿ¦ã ¢Wd £¨A
 ¤GÙ ¥—î ¦{A
 §e/  ¨ýÇ ©{¸  «Â ¬Ì‚ ­Ü ®L~ ¯i’ °C®  ±ˆ. ²PE ´ö« µ?ç ¶  ·Öì ¸ï& ¹U ºï‹ »‰ ½Š¢ ¾› ¿Í6  ÀKE Á²Œ Âƒ Ãk! Ä­#  ÆZr Ç
C È·" ÉÈð Êç Ëƒß Ì* Í’– Ð'- Ñ R Òò< Óö Ô™#  Õ¸Ã	 Ö›q ×]Œ Ù›µ Ú˜’	 Û	È
 Ü…í Ý	 ÞÙ ßÖ_
 àœ| âE½ ã|! äxM åW  æ ç èFi éÌq ë8° ìr í8Ú
 î. ï´O ðÌ ñº¥  ò<¨ ôº! õ«  ö9K ÷|?  ø¡>
 ùB  ú
 ûº þOp ÿ+  €b­ › ‚ZV ƒÑ „—  …dP
 ‡Ö8 ˆðk ‰·B Šé¶ ‹Õ  Œg nL Ž]t ÂÈ ‘H ’L| •~Ö
 –¥ —öI ˜ W ™C ›‡X œg ¥ žIô Ÿ%¨  ”$ ¡d$ ¢ ¤Ë ¥Ê%
 ¦ß §½j ¨bo ª¨Ð «Þº	 ¬Ù/
 ­A· ®>æ ¯œº °3	 ±D  ³ë  ´hE µ0Á ¶Ù  ·)â
 ¸Œß  ¹& º}K ¼= ½h ¾I,
 ¿iâ À$  Áƒ™ ÂÑ] Ã´{ Å
3 ÆÀç ÇBß
 È³  ÉÇô ÊEÇ Ë	M
 Ìsl ÏSÕ Ð²  Ñß• Ò4Ù Ó Ú ÔzU Õý ÖÛå
 ×$þ Øƒa Ùž Ú 	 Û
– Ü) ÝBä ÞA¢
 ßëÓ àÒ, á	  â‹ ãõ¼ ä"
 å"O ææÙ çÿG è  éM¾ êv ëB™ í	²  îJ¬ ï¿   ð  ñš ò1% ó¤, ôJº öøê ÷! ø"[ üKk	 ý2 þ_? ÿÂ÷ €-ª ‰  ‚S
 ƒÚ „üW …Œs †øt  ‡R ˆ¬½ ‰Ë! Š } ‹

 ŒDJ þà  ŽOG ]– EM ‘ï. ’Y “yg ”cÉ •ê‚  –Hc —ÒX ˜Ç šß	 ›§¸  œaú
 «H ž³ Ÿ\‚  n‡ ¡G £oØ ¤‰p ¥z- ©@ ª@
 «8  ¬' ­}
 ®7x ¯® °C  ±¼7
 ²ê• ³ùY ´&? µô±
 ¶Þ ·Éø  ¸DR ¹CÂ
 º•, »vµ ¼* ½Ü½ ¾#	 ¿ùì À¹Ú ÁÁE Â\ Ã9
 Äõ	 Å×
 Çã  Èx	 ÉÜs Ê·² Ë
/ Ìæ× Í„õ ÎÕm Ð´ Ñún ÒZ	 ÖÓ± ×ç,
 Øâ Ù* ÚíC Û“° Ü=† Ý= ÞÛ– ßÑ à”,  áð âoF ãƒ} äjr  å•	 æ˜)
 çœ¡
 è4r éÑd êå0 ëh ì.: í^ îƒÇ ïH9 ð÷ ñÂ‚ ò»ê	 ôÅ¢ õ¨» öR¿ ÷© ø’~ ùÒE úõ3 ûìÑ	 ý„&
 þ6´
 ÿ„Z	 ƒeN „?Ö …¶Ô	 †ðž ‡c ˆ3’ ‰Ù#  Š§A ‹7Ì ŒD  ¢~ Žjˆ	 úç
 Ð ‘ƒƒ ’X› “¹Z
 ”ñ  •Òã –ú —²v ˜mw ™Ë˜  š—® ›d œ÷¯ Ü ž¨à ŸÃ¾  ˆP ¡½*	 ¢è £|Ê ¤V¯ ¥¬* ¨ø0 ©
, ªU «á´
 ¬/ ­ˆz ®qÉ ¯#Ü
 ° ±Y‡ ²g÷ ³}j ´µ µ¶
 ¶x ·Ê/ ¸Ãn ¹O ºµì	 »×ü ¼ñ· ½ Ã ¾ ¿[# À/
 Á¥ Â«9 ÃÃ ÄŠü Å‡r Æ)` ÇH, È“Ú	 Éû> Ê‡/ Í©Ô ÎÔ4 Ïcã Ðçü Ññ½ Ò		 Óty ÔN• ÕF
 Ö6	 ×6Ø Øyï ÙÈm Ú Ûæ} Ü*d  Ýµž ÞÄ? ßÛ˜ ào+ áƒÞ â°Ú
 ãÓ‚ äo å+ æ2® çó¿  è"	 é¶î ê×k ëñ
 ì˜m í¶é î¹à
 ï9 ò¸ ó\
 ôû õÌ
 ö’y ÷†Ò ø/B ù*< ú%ë ûÆË üI` ýÁÐ þ)ó  ÿq €áÉ ^N ‚AÀ ƒ/,	 „K …Ò\ †Jg ‡eÏ ˆmÛ ‰¨í  ŠÛc ‹Lê Œ Š( Ž¯³ š  Ø‹
 ‘8| ’x( “dñ ”ùq —õ$	 ˜’æ
 ™Š— š÷à ›]S œ%Ê 4	 ž˜û  Ÿõ   –a ¡óI ¢JM £¨
 ¤† ¥æ ¦\š  §jk ¨Ià
 © Æ ª  «8
 ¬º2 ­pf
 °ä ±o© ²©p ³yµ
 ´" µJ ¶ýš ·Q› ¸±S ¹ÛŒ º-8 »	 ¼#‚ ½
> ¾ô ¿j‹
 ÀðT Á– ÂÖÛ Ã:	 Äk  Å‰ Æ/£  É
Å
 ÊB Ëðp ÌÝ& Í°I	 Î-N
 Ï¹* Ð*t Ñš& Ò6  ÓM  Ô~Ú  Õ¶N Ö‚Õ ×[¡ Ø7% ÙE Úþ Û§Í Üöý Ý™÷ ÞõÃ ßÀ* â/³ ãÅ÷  äx! å5¸
 æµ‹ çuê  è¬T
 é‰‡ êÿ3 ë~R ìÉ í. îm0 ïõÂ	 ð™H  ñvï ò3 ó&E ô®“
 õôR
 öö× ÷k ø2¯ ù}Â
 úž ûà¼ üež ýøõ €ê
 Ýþ ‚+ ƒ¯É  „¸ …Á †q ‡?d
 ˆƒ› ‰¹ Šµ6 ‹—i ŒÕ„ DQ ŽÎs À ¯¹  ‘8® ’H “ˆ ”Î@ •7 –ä§ —#Ñ ˜ìÔ ™è š'? ›6·  œë pg  žÎ3 Ÿ¿Ì  EÁ ¤†G	 ¥W5
 ¦&¢ §ä9	 ¨uì ©Gî ª_ª «4 ¬;f ­h ®–Ä ¯“ã °e ±¼Š
 ²á ³(Í ´! µ±	 ¶„ ·øã ¸Oi
 ¹Ò\ º#3  »ò ¼ÈZ ½Õ4 ¾fÄ ¿W“ Àý Á†d ÂS/ ÃíŽ	 ÄÀ Åqy Æž®  Ç y Èç# É.> ÊK¤ ËCx	 Ì
¡ Í¬â ÎF9  ÏíÙ Ð€‡ Ñ&
 ÒÒ Ó”X Ô×p	 Õ~ ÖÚÊ  ×\Á  Ø›1  Ù‰ Úùy Û‰ ÜQ¯ Ýÿ» Þˆ: ßÚ˜ àOã  áýµ ââ9 ãß! äûJ åiÐ èô— éZÆ êk¦ ë?Í ìïö í½õ îöÌ  ïÐ ñ0 ò} óê•
 ôj‰ õ–¦ öõÛ ÷Î– úž û‚
 üÏã ý  þ‚ €^Ù >± ‚‹j  ƒÌŠ „’ †2² ‡Cü
 ˆ(è ‰þã ŠU
 ‹!" Œï
 Ž™ž )C
 ô ‘ªE ’t- “¤Á ”ÛÀ • –…e ™Óí š  › ç\ ž, Ÿ  ¢ýÍ £Á… ¤‰_ ­oz ®¥þ ¯v ° „ ±Câ ²Oì ³†Æ ´«Œ µ.' ¶¦l
 ·l¹ ¸Úº ºúô »F  ¼‡ã ½j ¾eq ¿žd À! ÁÜâ Â¡e Ã9Ž ÆÅ ÇjÆ Èvÿ Ñ–Ù Ò€#
 Óð- Ô	Ý ÕšÑ ÖÌk ×V„ ØÁ Ù
  Ú¡€
 ÛëÇ ÜÙ Ý/à
 Þ5 ßï3 à÷ á'‡  âL å—’ æO‚
 çPZ êU¢ ëq( ìÏ í$	 î¿M  ïb— ðqg ñé  òÌ±
 óVÖ ôjJ õíî ö—³ ÷˜ øã ûKK ü¨ ý[° þç2 ÿH € 9}  }Ì ‚ œ ƒ µ † ¯Í	 ‡ ß¨ ˆ { ‰ sw Š ]Z ‹ q
 Ž ®Œ  h   ²8 ‘ ë{ ’ @	 “ J* ” ©,
 • Ýb – . — Ís ˜ @é ™ «l
 š ¦Ð
 › › œ 2î  kË ž ÃS
 Ÿ #>   º< ¡ ­ë ¢ à £ Ñ¤  ¤ ¥ ¥ ƒ^  ¦ þ#	 § ä* ¨ —· © ã¤ ª ¦Q  « bº
 ¬ ‘é ­ 	é
 ® k+ ¯ £” ° T2	 ± ãj
 ² ¸
 ³ œ» ´ ºs	 µ -Þ ¶ 
' · Ì º ²¹ » RØ ¼ É• ½ å ¾ Ù} ¿ † À f Á    Â {® Ã œ¨	 Ä ‰r
 Å øp È Ze É Ïl Ê ý˜ Ë ÉÁ Ì d| Í ¯ˆ  Ð Öf
 Ñ &Ÿ Ò s  Õ v” Ö 8ï × þ˜ Ø ¯ Ù OF Ú û
 Û Ï’  Ü ï/ Ý ì½
 à Âv á JV â ÛQ å 
 æ É ç ¥â  è Œ
 é ±ø ê î“  ë PÉ ì f* í ð™  î â ï ª‚	 ð % ó ‰" ô î  õ 3/ ö µ• ÷ {œ
 ø ÷< ù § ú þˆ û -Œ ü ßi ý X' þ % ÿ ùŽ €!=>  !kË
 ‚!úë ƒ!ŸR „!ÚÏ …!ª †!¥ô
 ‡!TÄ ˆ!8g ‰!ë˜ Š!j
 ‹!àv Œ!a !Ëª Ž!?ñ !$ê !o‰ ‘!k
 ’!Ù! “!“m –!#û —!ê ˜!t¡  ™!ÂÎ š!}Ê ›!cè ž!×. Ÿ!øU  !® ¡!6 ¢!Ï`
 £!’  ¤!  ¥!Å ¦!Î¸ §!z
 ¨!å  ©!s° ª!Þ  «!ŽÞ ¬!™W ­!/ ®!” ¯!½ °!ªÆ
 ±!Ï ²!©O ³!kO  ´!uF µ!^[ ¶!@
 ·!§Þ  ¸!Ñ…  ¹!Ðâ º!G   »!E¬ ¼!"E ½!—’ ¾!÷ä ¿!Æš À!˜o Á!h÷ Â!{s Ã!y Ä!.i Å!tC Æ!a¾ Ç!Öõ È!WÀ É!à© Ê!³r Ë!Ÿ+ Ì!, Í!nk Î!kê Ï!ÁÐ Ð!¢H Ñ!³;	 Ò!¥» Ó!ò Ô!F^ Õ!'R Ö!t ×!þ_ Ø!wå Ù!ßå Ú!CÚ Û!×ˆ Ü!ÜÈ Ý!…h Þ!r= ß!ß à!Õx á!¤m â!´s ã!tÕ ä!X¹ å!?b  æ!qh ç! ^ è!Ä é!êÜ ê!õ¯ ë!Ü– ì!ªä  í!ƒÊ î!"# ï!¶ú ð!Ê ñ!'X
 ô!ñ õ!'ò ö!
g ÷!'l ø!;> ù!¦ ú!¿Z û!Û ü!d ý!'Ð þ!À· ÿ!Q €"û– "æu ‚"·~  ƒ"ª¢ „"r½ …"<æ †"
 ‡"  ˆ"A	 ‰"5e Š"XO ‹"¥ Œ"Š² "Ü’ Ž"K; "…  "dD ‘"µN ’"ý› “"	 ”"Ñ§ •"ÃL  –"ÛL  —"p ˜"«. ™"ÖG
 š"‚O  ›"šÛ	 œ"T£
 "ýå ž"ËŒ Ÿ"O1  "V ¡"‘
 ¢"I6  £"Ø ¤"F ¥"Ý| ¦"ç• §">Ç ¨"Þé
 ©"˜ ª"˜å «"Î
 ¬"«û ­"Ò# ®"é¤ ¯"§. °"Ik ±" ²"Ò ³" R	 ´"¨- µ"Uä ¶"HS
 ·"œ*
 ¸"S ¹"»
 º"¶Ù  »"Õ
 ¼"Ï
 ½"t ¾"èÏ ¿"}É À"ò Á"§ Â"zÉ Ã"M Ä"J]	 Å"r Æ"n0 Ç"”
 È"ú É"Bœ Ê"Û> Ë"çç Ì"–T Í"3 Ð"iƒ Ñ"“á Ò"â Ó"Ý£ Ô"ÊÇ Õ"Ïl Ö"Dá ×"/ Ø"«ã Ù"	E Ú"¡
 Û""*  Ü"Ñ5 Ý"Ù& Þ"ìÐ ß"è# à"™ á"»G â"ö| ã"nP ä"î3
 å"\å æ"7*  ç"
 è"W@ é"³J ê"cO ë"3
 ì"m÷ í"ú! î"ôj ï"”‘  ð"Ú­ ñ"U ò"Õ ó"6  ô"Žé õ"‚ ö"G ÷"k‘ ø"›î
 ù"ÍÂ ú"¸G  û"]^ ü"?× ý"m þ"Û ÿ"0Ä €#  #i ‚#F+ ƒ#wN „#!Ø …#FA †#¹Û ‡#¡g ˆ#>ž ‰#àŽ Š#"Ñ ‹#§T Œ#°
 #P Ž#ën #Üº #¿
 ‘#°¦  ’#2  “#ó ”#Ý •#þ¢
 –#¢T —#7¤ ˜#€’ ™#¼n š#\ø ›#¥o œ#|ƒ #š£  ž#5h Ÿ#ár   #× ¡#4Ð ¢#Î
 £#k–
 ¤#1ˆ ¥#{! ¦#ÝŽ §#û[ ¨#$© ©#¾© ¬# l ­#M•
 ®#+’ ¯#Z
 °#]Â ±#n6 ´#ñÇ µ#%w ¶#™è ·#–/  ¸#(› ¹#¿ º#ïå  »#¹•
 ¼#F÷ ½#t ¾#ÇE ¿#)§ Â#Ê Ã#¸a Ä#©€
 Å#1 Æ#1[ Ç#¬& Ê#™
 Ë#˜H Ì#.Ñ Í#…m  Î#‘ Ï#u Ò#ŽÐ Ó#ó Ô#´
 ×#|™ Ø#+š Ù#¿× Ú#q•  Û#%	 Ü#è=
 Ý#UÚ Þ#nã
 ß#„b à#)P á#‡q  â#Á› å#Á æ#š’ ç# è#g é#ìç ê#úU	 ë#L0 ì#ü í#Ð î#_Ñ ï#0 ð#è¢ ñ#k¢ ò#lR ó#7  ô#> õ#t ö#uÓ ÷#|l ø#ìŠ ù#üE ú# ª û#ìì	 ü#’ø
 ý#ä{ þ#œÑ  ÿ#²y €$L $ƒ¤ ‚$fª ƒ$à# „$®L …$ì	 †$‚ ‡$×W ˆ$ãÝ ‰$|l Š$2l ‹${ Œ$°ž
 $\{ Ž$ÂY $õœ $î/ ‘$
 ’$Ò­ “$3Ð ”$êâ •$Bü –$›è —$ÆŽ ˜$Ùï ™$ å š$åµ ›$× œ$ ÷ $l ž$%é Ÿ$ !  $§  ¡$ÔT ¢$~2 £$ç ¤$i ¥$¸M ¦$µ« §$Œp ¨$"^ ©$ç‰ ª$‡z
 «$Á¡  ¬$!7
 ­$·® ®$;¯ ¯$ª: °$8¡ ±$lÑ ²$ËÆ ³$eš	 ´$cÈ µ$º¦ ¶$ Ñ ·$ Û ¸$ÕS ¹$éË º$¡í »$e1 ¼$ãÞ ½$Ì

 ¾$fa  ¿$êL À$ß1 Á$»& Â$j Ã$@ Ä$ÐÆ Ç$X› È$] É$ŽÁ Ê$‡o	 Ë$ø Ì$Vs  Í$Ä! Î$+ Ï$×B Ð$©ß	 Ñ$R
 Ò$cT Ó$ š Ô$? Õ$
ç Ö$ib
 ×$ƒ¡
 Ø$|  Ù$5D  Ú$°` Û$§ Ü$„Ù
 Ý$€ Þ$Oi
 ß$?\ à$2K á$/( â$MI ã$ÙØ ä$9>
 å$ƒ æ$zÝ ç$µ, è$û5 é$Â  ê$¤ ë$®E
 ì$'ø	 í$¯ î$ö‰ ï$É ð$ÜX ñ$wi ò$¨7 ó$09 ô$pp	 õ$LF ö$
 ÷$° ø$¿_ ù$ž ú$¼ û$Æi ü$w ý$G" þ$à¼ ÿ$R €%K4
 %¸À ‚%ÀS ƒ%ÞR  „%¥Ï  …%Ã@  †%1K ‡%jÙ	 ˆ%¢Ë ‰%:A  Š%ýí ‹%æ… Œ%üF %Í Ž%©‡ %Ás %8	 ‘%° ’%gm “%Î ”%µù •%ól –%O7 —%¨¡ ˜%Ÿ
 ™%ºU š%Vˆ ›%
¢ œ%p¥ %#– ž% /  Ÿ%¬²   %t} ¡%ƒþ ¢%ï £%< ¤%,’
 ¥%×Ñ ¦%èÚ ©%¥@ ª%SB «%Fí ¬%5ý ­%†P ®%š ¯%åˆ °%x‰ ±% ²%°€ ³%ß. ´%Óò
 ·%tš ¸%qŠ ¹%k–  º%ìI »%s ¼%Á7 ½%¿ ¾%¸6 ¿%T	 À%+a  Á%Ê÷ Â%ì§ Ã%„š Ä%	 Å%©# È%îs É%ë! Ê%N¸ Í%«K Î%Áû Ï%º Ò%ÞK	 Ó%À% Ô%Eï Õ%v; Ö%I" ×%¸ Ø%>
 Ù%ëþ
 Ú%Ò
 Û%aK Ü%(± Ý%ÿ à%¬Ê á%5Z â%¿ ã%c ä%ˆ å%^m  æ%Å¿ ç%iq è%<… é%£ ê%É ë%	ü ì%•ë í%Õh  î%+Ë ñ%Ëo ò%¯Â ó%MÉ ö%®Í ÷%Ò)
 ø% ù%áb ú%ÀÊ û%Š ü%• ý%˜ þ%;— &áÂ ‚&ìà ƒ&6È „&o …&‰ †&	 ‡&)ê ˆ&†ý ‰&ºƒ Š&:7 ‹&þ‡ Œ&ùÿ
 &<« &¸ ‘&‘² ’&ïl “&th ”&®N •&×j –&ø% —&Ø  ˜&É ™&…  š&u]  &ƒÏ ž&ÇÐ Ÿ&Éá ¢&¢X £&Ú'	 ¤&ò& §&Xò ¨&^" ©&¼Â
 ¬&_e  ­&¹¼ ®&ò¨ ±&8† ²&ÈM
 ³&> ¶&' ·&gè ¸&9é »&µ ¼&t ½&­ù À&­ Á&Yœ Â&Ý³ Å&úý  Æ&º£  Ç&~ È&qÏ É&>æ Ê&+Œ
 Ë&«æ Ì&ˆ” Í&Ë  Ð&øw Ñ&‡ú Ò&ºw Ó&Kž Ô&I   Õ&&x Ö&Jh ×&m~
 Ø&7 Ù&' Ú&gl Û&ÂÞ Ü&Wí Ý&ÓJ Þ&—£ á&Œ› â&–{ ã&w æ&½V ç&  è&ó é&ÕC ê&è  ë&ò  î&HI ï&5Õ ð&Zv ñ&OD  ò&G~ ó&»• ô&OY õ&üÓ ö&6–	 ù&v°  ú&ª û&ï ü&c» ý&8 þ&+Ž  ÿ&=@ €'¹ '¸
 ‚'|' ƒ'8 „'>£ …'¾
 †' = ‡'Ù
 ˆ'\; ‰'¹" Š'èé ‹'ŠÑ Œ'7Û 'pm
 Ž'n" '_¥ '	% ‘'øÊ
 ’' é “'c§  ”'!­ •'Æ¹
 –'= ™'ìa š'Eç ›'Ä1
 œ'*x	 'j ž'œÊ Ÿ'  'ÛÝ ¡'÷Ÿ	 ¢' ä £'” ¤'HŒ §'ÿî ¨'ý ©'!Ù
 ª'û> «'-± ¬'Ñ ­'›3 ®'š ¯'vŸ  ²'‚h ³' ) ´'h; µ'¹t ¶'SM  ·'×Ç ¸'J´ ¹'ˆ’ º'h÷ »'¹¡ ¼'ñ–
 ½'Ï ¾'mç ¿' æ  À'Š? Á'µr
 Â'~á Ã'½{  Ä'J¦ Å'& Æ'7I Ç'{N È'8 É'Â	 Ê'» Ë'•¡ Ì'ák	 Í'5 Î'ìŸ Ï'¹Ù Ð'ÙÓ Ñ'ÜY Ò'A Ó'@ê Ô'¿ƒ Õ'òZ  Ö',
 ×'7Ý Ø'» Û'ºh Ü'Zù Ý'Ö  Þ'ðÊ ß'1Ù à'ø- ã'´  ä'> å'@¡ æ'I¾ ç'«— è'Ðk  é'Ï´ ê', ë' î'Ì ï'õÜ ð'‡ ñ'©% ò'}k ó'E ô'M™ õ'3 ö';¬  ÷'ßà ø'Ä€ ù'`ö ú'àÿ
 û'Ò ü'Ž¯ ý'ÅÇ þ'ôM	 ÿ'– €(± (
Œ ‚(ßù  ƒ(ÍÚ „(fE …(
8 †(
f	 ‡("_ ˆ(W¨ ‰(À  Š(Â¦ ‹($
 Œ(R (pú Ž(#’ (Œ (Ù` ‘(° ’(Âñ “(3¤ ”(æ  •(Õ –(*? —(Ñh ˜( ™(³ š(Ÿ ›(ƒ œ(TP	 (žK	 ž(Fü Ÿ(¯  (î!
 ¡()m
 ¢(!Ý £(’ ¤(€F ¥(( ¦(~ ©(40 ª(a «(zú ¬(Ó¡ ­(ò
 ®(Ê;  ¯(Sï °(Ù‹ ±(,& ²(þk ³(ö9 ´(Ò­ µ(Î– ¶(^¨ ·(MÃ ¸(ÌB	 ¹(?x º(¾4  »(Œ*  ¼(T* ½(># ¾(›? ¿(ED À(•ù Á(õû Â((E Ã(MV Ä(jÇ  Å(¥p Æ(T0 Ç(î È(+^ É(¶J
 Ê(;ë Ë(íÓ Ì(%ó Í(~
 Î(`~ Ï(†Æ
 Ð(þk Ñ(}
 Ò(] Ó(…•  Ô(/a Õ(ÚŠ Ö(“— ×(ó÷ Ø(À{ Ù(2 Ú(Ñÿ Û(ßT Ü(( Ý( o Þ(â¢ ß( à(³ á(;Ì
 ä(~ å(ù æ(‚ ç(H è(9z é(’ ê(«¿ ë(}â ì(&“ í(„K	 î(œ ï(2Â ð(Õ»  ñ(¡W
 ò(†v ó(1i ô([»
 õ(8d ö(@ù ÷(ü ø(|
 ù(§(	 ú( x û(  ü(W ý(I= þ(¹ ÿ(¶œ €)å )EÜ ‚)´Z  ƒ)? „)IÒ …)G	 †)í8 ‡)·æ ˆ)þ ‰)îR Š)I
 ‹) Œ)}8 )Ž Ž)Æ )‡x )f… ‘) . ’)œx  “)d¢ ”)ž
 •)D… –)Z —)Úu ˜)|
 ™)V š)êu ›)‚Ä œ)‡Ü
 Ÿ)¸e  )UÖ ¡)–y ¢)5q £)Û ¤)2¤ ¥)Ç ¦)Æù §)ÁF
 ¨)”i ©)ª‡ ª)Ÿ  «)H"
 ¬)®D ­)ÿ" ®)q“ ¯)8ø °)FÙ	 ±)€" ²)û" ³)E ´)&! µ)–Å
 ¶)ZÍ ·)ã ¸)÷ ¹)€5 º)' »)G…  ¼)
{ ½) Å ¾)î› ¿)(
 À)¡!
 Á)Ã‰ Â)_f Ã)Jˆ Ä)àô Å)	È Æ)-   Ç)†}  È)íù
 Ë)ui
 Ì)ŠV Í)R; Ð)0I
 Ñ)Ý“ Ò)(@ Ó)Û  Ô)Õ Õ)—$ Ø)gÁ Ù)›
 Ú)V Û)Rg Ü)ò$ Ý)CÐ à)3ƒ á)Qã â)š ã)8 ä)æ¾  å)/ è)DF é)“ ê)W í)n î)ä  ï)pC ð)y ñ),8 ò)ON û)úx  ü)>Ó ý)Èn þ)M ÿ)$ €*¿Á *«å ‚*+] ƒ*xb „*íÕ …*?½ †*¾
 ‡*‰Ž
 ˆ*tó	 ‰*úÑ Š*bO  ‹*ƒý
 Œ*Õ£ *ìÇ *¶x ‘*dÎ ’*º
 “*ï/ ”*gQ •*”Ý –*H/ —*Nå ˜*1œ ™*¶e
 š*™  ›*Õè œ*K *O” ž*—š Ÿ*´©
  *5Œ £*æE ¤*ûž ¥* ï ¦*TÈ §*dË ¨*Š6
 ©*8Õ ª*Š| «*&  ®*Õ6
 ¯*@• °*$% ±*Õ ²*hÿ ³*ˆ² ¶*§¥
 ·*·œ ¸*Ll ¹*R
 º*k  »*v
 ¾*Ù ¿*E· À*ç[  Á*û Â*!S Ã*b. Ì*M\ Í*3	 Î*U"  Ï*ÔB Ð*Hj Ñ*C9	 Ò*È Ó*Ÿ- Ô*Ù ×*Ç Ø*eJ Ù*ˆ	 Ú*Ï? Û* ‡ Ü*' Ý*WB Þ*–ˆ
 ß*;	 à*Ø8 á*÷ú â*¡… ã*'U ä*XY å* ì æ*W¿ ç*((  è*¯â é*v ê*rß	 ë*×h ì*® í*Ú î*[ ï*ûŒ ð* – ñ*Á¬ ô*›	 õ*4™	 ö*Eå ù*üB ú*Ð" û*m» þ*+¢
 ÿ* €+žý  +~v ‚+ÅØ ƒ+QÆ „+ k …+öÂ †+Þ  ‡+²¼ ˆ+‰z
 ‰+²) Š+Z“ ‹+	Ç  Œ+4´ +‰? Ž+¨¤
 +]Ô +»O
 ‘+È ’+_ “+8Ë ”+1+
 •+íù –+œ  —+¨ ˜+²	 ™+Ä  š+{± ›+}a œ+QT +;} ž+Ý¢ Ÿ+õ-   +O9 ¡+ñj ¢+p  £+¨9 ¤+(<
 §+@È ¨+Vû ©+¬– ª+7ñ «+íý ¬+P4 ­+7 ®+È$ ¯+éD °+I  ±+  ²+È; ³+eÊ ´+Š*  µ+€3 ¶+]]  ·+Fž ¸+.	 ¹+Ðœ º+=Â »+ø ¼+Šn
 ½+Ý­
 ¾+Î® ¿+œ‹ À+¾, Á+/Æ Â+ˆ Ã+À Ä+¤1 Å+;" Æ+¥N Ç+9J È+i É+×z Ê+ Ó Ë+;¼ Ì+Ÿô  Í+mò Õ+tx Ö+Š ×+ë] Ú+5Š Û+¡Å Ü+ùA ß+t¯ à+ëê á+Éó â+â/
 ã+lž ä+I: å+©@	 æ+vw ç+üÞ	 è+µm é+¶ü ê+l` ë+ú€ ì+>Ö í+=‡ î+ºo  ñ+¡5 ò+e| ó+ee ö+Ót ÷+·~ ø+‡©	 €,Ô ,%¹ ‚,?J ƒ,§u „,¿ä …,‚ù †,OW ‡,®‰ ˆ,±¹ ‰,‚É Š,š ‹,5Ÿ Œ,'ÿ ,wN Ž,­“ ,’j ,®  ‘,?=	 ’,¶j
 “,Z ”,³í •,`Ç –,ÜŽ
 —,L7
 š,ýö ›,‰Y œ,•* ,  ž,Ü$ Ÿ,G» ¡,  ¢,Ïz
 £,èú ¤,÷© ¥,E ¦,å‘ ¨,™§ ©,Ñ	 ª,qk  «,x  ¬,®T ®,ƒ¹ ¯,´l °,- ³,ž  ´,Ë> µ,B  ¶,~ 
 ·,AÖ ¸,VS ¹,ô‹ º,K¶ »,GŠ ¼,u9 ½,j? ¾,wÁ  ¿,D[ À,	 Á,CÞ Â,B°  Ã,Š Ä, Å,ªÃ  Æ,  Ç,R È,Ûl É,Ñ˜ Ê,_ Ë,ñÈ Ì,/ Í,ž¾ Ð,š Ñ,ÀA	 Ò, Ó, à Ô,(
 Õ,x@  Ö,‘! ×,y Ø,3 Ù,¼ë Ú,*c Û,jŠ
 ã,„Ì ä,õô å,¹¨ æ,ãp ç,ë è,& ê,§N ë,Ô ì,`» í,³² î,7Å ï,c ð,¦
 ó,ïp ô,ŒD õ,@O ö,³Þ ÷,ÙÖ ù,c( ú,Àâ û, ü,
  ý,ÞÛ þ,È´ ÿ,   -¨ä ‚- ƒ-Â® „-g …-ØC †-Ü‰ ‡-	1 ˆ-ãá ‰-¬- ‹-zB	 Œ- û
 -Ø Ž-ä´ -ê+ -ŽÝ
 ’-Iö “-ºø ”-Û  •-A¦ –-Z© —-ˆ@ ˜-if ›-:¡ œ-?` -òG  ž-6é Ÿ-Í¶ ¡-ãß ¢-¡Ý
 £-ƒ!
 ¤-€™ ¥-šÓ
 ¦-F– §-=Ý ©-‰> ª-åþ  «-²s
 ¬-'æ ­-
N ®-©Z ¯-¡ °-ò5
 ±-L
 ´-2; µ-.> ¶- ·-¢U ¸-ý) ¹-»\ ¼-üÑ
 ½-—‘
 ¾-ÚD Á-;— Â-u* Ã-‚b
 Æ-_	 Ç-Ü= È-J Ë-U_ Ì-Ûh Í-7Ï Ð-™ Ñ-ø Ò-U× Õ-ˆk Ö-“ ×-S_ Ú-œh Û-~*	 Ü-¹q Ý-•Ó
 Þ-e ß-±¢  â-#Û ã-¹ç ä-66 å-…³ æ-y1 ç-½ ê-‰¹ ë-` ì-m• í-Œ
 î->Î ï-î ò-+a ó-Ü« ô-x• ÷-ÓÏ ø-)Œ ù-bŠ  ü-‡ ý-8è  þ-’"
 ÿ-ké €.‰ .+N ‚.F; ƒ.vs „.2 †.¡ç ‡.[L
 ˆ.? ‰.j³ Š.|ª ‹.Ù Œ.¦› .´Ó
 Ž.då ‘.µ¶ ’.¸D “.°‹ ”.ž² •.òz –.å ™.8  š.
™ ›.Wc œ.+] .±Ý ž.‹   .SÅ ¡.ËÖ ¢.oÑ £. ¤.²	 ¥.°Í  ¨.ÝZ ©.e< ª.BQ ­.l* ®.ê| ¯.­„ ².Þ‡ ³.Ô3 ´.a¶ µ. ¶.‘1 ·.O/
 º.÷ ».ýò	 ¼.0
 ½.Þ ¾.tô
 ¿.‡ç Ç.ï“ È.f É.’	 Ê.Ù[ Ë.;ö Ì.% Í.o¯ Î.Èø Ï.è£ Ð.L Ñ.Î] Ò.3ù Ó.ó Ô.\ü  Õ.Wü Ö.ýy ×.eé Ø.7w Ù.`ˆ Ú.Éq Û.ê Ü.›³ Ý.dò	 Þ.Ã ß.Íu à.\“ á.,j â.ï8 ã.¬þ ä.tY	 å.lt æ.g ç.€Ç è.Je é.{÷ ê.Çê ë.l ì.ÎŠ  í._ î.' ï.zÂ ð.%à ñ.àj ò.ú› ó.5o ô.Þ¶
 õ.ág	 ö.e™ ù.Ôü ú.ßà û.¥¥ ü.áª ý.\ þ.½k ÿ.zö
 €/Ë / „/8Š …/
{ †/\• ‡/êÔ ˆ/™ ‰/ÁÔ Š/çø ‹/›p Œ/7 /›¡ Ž/Ùb /^  /›' ‘/Nr ’/(] •/_5 –/þ —/_| ˜/W ™/ØJ š/k– ›/‰  œ/b‹ /ºƒ
 ž/ª Ÿ/w  /C³ ¡/4¯ ¢/Z £/çœ §/Õ ¨/§	 ©/‹l ª/ÆZ «/	§
 ¬/ºÈ
 ­/
‡  ®/? ¯/Ö	 °/
b ±/o
 ²/_
 ³/ ´/MG µ/Š	 ¹// º/›]  »/žJ
 ¼/Ië
 ½/¹/ ¾/Î
 ¿/eG À/8Æ  Á/³Û	 Â/Öô
 Ã/Iù Ä/YP Å/¯ý Æ/t Ç/ûË Ë/û
 Ì/& Í/D Î/O… Ï/ž Ð/o Ñ/$€	 Ò/<­ Ó/Û‰ Ô/´ Õ/9
 Ö/ä Ù/»ó Ú/>ö	 Û/äô Ü/1I  Ý/*Ó  Þ/úÒ ß/ì\ à/µé á/«Ì â/TR ã/H ä/‘î ç/ è/ô é/Ù$ ê/6ô ë/[×
 ì/t
 ï/øÑ ð/ru ñ/ ò/¤š ó/çþ ô/”? ÷/I© ø/* ù/çä ú/øh û/×+ ü/·W ý/²´ þ/;Ô  ÿ/â €0`¤  0\ ‚0
T 0œÌ Ž0‡ 0•z 0­Ò ‘0 ’0Û‰ “0š ”0òs
 •0´, –0F —0¤‡ ˜0  ™0B^ š0yú ›0v0
 œ04ä 0C+ ž0
[ Ÿ0ýä  0á«  ¡0$† ¢0¾ £0F, ¤0#ƒ ¥0¹Ë ¦0ßÆ §0] ¨0U ©0K5  ª0HÏ «0½ø ¬0§˜ ­0I	 ®0	Ì ¯0‡È
 °0fI ±0d- ²0^‰ ³0È
 ´0&- µ0ãL ¸0¦² ¹0‡ º0k, »0´§ ¼0Š“ ½0D À0V Á0µI  Â0ŒŠ
 Ã0=¤ Ä0Â= Å09Ù Æ0ê% Ç0¨n È0„›
 É0~ Ê0y” Ë0ø¬ Ì0íO Í0îz Ð0?À Ñ0ê+ Ò0í Õ0Üä Ö0[Â ×0í¥ Ø0}+  Ù0—õ Ú0¤˜ ß0]þ
 à0èt á0¢4 â0ì¨ ã0)m ä0½Ä å0÷¨  æ0r'
 ç0Ô è0Ì é0)} ê0<s	 ë0¨: ì0€•
 í03| î0[M
 ï0Ni ð0×  ñ0³û ò0Ö¦  ó0ß¬ ô0“‘ õ0ƒ ö0¨¤ ÷0ñb ø0Žð  ù0P ú0h* û0Ôö
 ü0‘à ý0 Ä þ0B ÿ0l €1ÕA ‚1ê{
 ƒ1  „1m÷ …1þ †1# ‡1ñQ ˆ1ü¾
 ‰1Òˆ Š1ƒ³ ‹1òj  Œ1ÞÈ
 1dû Ž1Á® 1Ûà 1ë	 “1Yw ”1ôh •1-i –1kÜ —1\þ ˜1ˆ> ™1 ¬ š1
½ ›1ÆÐ œ1Dã 1_‹	 ž1óŒ Ÿ1Êý  1	. ¡1
x ¢1B> £1iw ¤1çò  ¥1x­ ¦1
 §1 ¨1F ©1yA ª1F4 «1&È ¬1àã ­1%p °1ûÔ ±1”% ²1 ; ³1ôJ
 ´1¤  µ1iÿ ¶1®W ·1n[ ¸1Ûš ¹1ü‚ º1`[ »1ü
  ¼1¸Ò ½1"{ ¾12„ ¿1 À1øÆ
 Á1ÂC
 Â1 Ã1 ¿
 Ä1ªÝ Å1™	 Æ178
 Ç12)  È1¨ô É1—ç  Ê1ñG Í1væ Î1”E Ï1Ýñ Ð1Ñš  Ñ1;¢ Ò1ç²
 Ó1r Ô1ù9 Õ1XË Ö1nß ×1Që Ø1¤‰	 Û1ˆ¨ Ü1p Ý1K% à1à© á1ÐR â1¨ç	 ã1`?  ä1q¶ å1±	 æ1Ž ç1	
 è1T¤ é1R¹	 ê1a— ë1à î1½‰ ï1³ò ð1Þƒ
 ñ1êG ò1~G ó1ðT ö1§Ç ÷1»» ø1„l ù1Ðá ú12_ û1pÿ
 ü1›| ý1ÝX þ1/˜ 2tª ‚2j>  ƒ2gÉ „2µ1 …2Œ †2>¹ ‰2Ìè Š2~9 ‹2>  Œ2w 2Äê Ž2ë ‘2Gø ’2   “2Q= ”2®¼ •2ÌE –2ßÍ ™2ç7 š2[ ›2Ô œ2ô 2Á%  ž2…= ¡2ÄÊ ¢2[ £2] ¤23% ¥2
 ¦2«‹ ©2A
 ª2'¿ «2h ¬2þ> ­2j ®2Ç¤
 ±2Ò ²2² ³2Ôô  ¼2» ½2í* ¾2J© ¿2«   À2¨H Á2þ Â2àt  Ã2V, Ä2­> Å2«ß Æ2_× Ç2‡«  È2JO É2áw Ê2Yw Ë2çç Ì2!Á Í2èb Î2¿µ Ï2ºÔ  Ð2„® Ñ2Ç5 Ò2è| Ó2s	 Ô2Áæ Õ2ÒÖ Ö2k  ×2nR
 Ø2c  Ù2Ã Ú2– Û2½ Ü2R  Ý2Óa Þ2ÒM  ß2æö	 à2>Ñ á2 ( â2{t ã2n ä2ñ¸ å2šø æ2¸ ç2Am è2—v  é2ï; ê2-< ë2$ü ì2t í2t9 î2õâ ï2Çã ð2´ ñ2)M ò2m7  ó2z‹ ô2¸U õ2³ ö2¨<
 ÷2úr
 ø2hº ù2< ú2£r û2,W ü2øt ý2O þ2í‘ ÿ2ÝO €3ˆ7
 3mœ
 ‚3Ÿ ƒ3øò „3­ …3˜À
 †3S  ‡3
. ˆ3 6 ‰34ˆ Š3!7 ‹3
Ê Œ3œ» 3@p  Ž3Õi 3¥Q 3§€  ‘3Rú ’3]p “3”ú
 ”3øl •3¦ –3½ú —32š ˜3—/
 ™3=* š3ôì
 ›3Â ž3‹ Ÿ3³H  3!Ò ¡3ÖT ¢3ÞŒ £3<i  ¤3  ¥3è· ¦3Àá §3ÙŒ	 ¨3Š7 ©3L ª3ÿ­ «35q  ¬3“f  ­3
° ®3l¦ ¯3ôŒ °3L? ±3úÑ ²3²i ³3¤/ ´3²(
 µ3 å ¶3ó ·3ÚŠ ¸3›Ê ¹3áæ
 º3¬ »3*À
 ¼3Øi ½3ç¥
 ¾3’Q ¿3^ À30N Á3ª Â3‘ Ã3§­ Ä3Ès Å3;ú Æ3ÖØ Ç3zŸ È3kC É3Fà Ê3j Ë3  Ì3Ó= Í3wŽ  Î3pî Ï3RÁ Ð3M§ Ñ3êà Ò3† Ó3Œ) Ô3é¿	 Õ3K	 Ö3äã ×3Wû Ø3VY Ù3ê Ú3 Û3 í Ü3|¦ Ý3»> Þ3b4  ß3N à31 á3€
 â3Ý'  ã34–
 ä3Ri å3v¾ æ3yD	 ç3Bþ è3!^ é3 ê3Õ" ë31µ ì3=Ç í35 î3C  ï3¡X  ð3_‰ ñ3ªÖ ò3ã# ó3d4 ô3Ž¶ õ3Aö
 ö3"H ÷3ú® ø3wO ù3!; ú3e û3m ü3Ñ ý3%f €4ÊÍ 4=y ‚4© ƒ4» „4"â …4Õœ †4â ‡4•o ˆ4>® ‰4óa Š4p÷ ‹4c{ Œ4SI 4K{ Ž4rÎ
 4¢š 4ù@ ‘4£S ’4% “4ú ”4hé •4¸1 –48´ —4ÒG  ™4Á„ š4=Z ›4¶Æ œ4æž  4»·
 Ÿ4Y—  4»H ¡4+: ¢4Ÿ– £4Q+ ¥44´ ¦4ä
 §4•a ¨4¯Ã ©4ñ «47< ¬4E. ­4È  ®4;; ¯4ÊN °4 , ±4ô ²4 ³4 ¶4R ·4ˆ} ¸4ú  »4—Á  ¼4†ø ½4‚H
 À4ÿÃ Á4Q[ Â4ý{ Å4QF Æ4t Ç4 ÷	 Ï4Ð
 Ð4&Þ Ñ4ÍÊ Ò4§“ Ó4ÜÝ Ô4˜ Õ4¨a Ö4«\ ×4Æù Ø4Ýƒ	 Ù4Q  Ú4‡Ú  Û4®  Ü44Ð Ý4»§ Þ4#Ü ß4×ð à4€Ø á4Ín â4v ã4õê	 ä4Ë¸ å4uÕ æ4Ö  ç4-Ž è44> é4RA ê4á ë4V ì4oh  í4ÕU  î4† ï4s@ ð4ƒ ñ43 ò4ã„ ó4þ' ô4M õ4µ¾
 ö4•ö ÷4$ ø40« ù4Û ú4
² û4‘î ü4rì ý4º¸ þ4,´ ÿ4øú	 €5ˆž 5³z ‚5xä ƒ5½o „5¬“ …5Q †5¥I ‡5²\ ˆ5¯ô ‰5R  Š5o ‹5²) Œ5GZ 5*Ú Ž5ˆØ 5áÆ 5ëÀ ‘5K< ’5´ “5\å  ”5å	 •5û& –5ù  —5¸ ˜5øc ™5¤ñ š5sp ›5%é
 œ5p- 5Žk ž5i Ÿ5¦  5ò² ¡5`c ¢5d” £5^ì ¤5D) ¥5T? ¦5\Á §5g´
 ¨5áD ©5• ª5³¬ «5yà ¬52 ­5+= ®5÷_ ¯5„# ²5üQ
 ³5‰Y ´5¹/ µ5²3	 ¶5r% ·5õ ¸5ÞË ¹53€ º5TÞ »5ã ¼5ôï  ½5Oð ¾5 1 ¿5<¯ À5–" Á5RF Â5 Ã5dz Æ5©2 Ç5M° È5{ É5} Ê5 	 Ë5D 	 Ì5ÆO  Í5å Î57 Ï5‘ Ð5£  Ñ5!
 Ò5* Ó5}8 Ô5¦ Õ5½m Ö5ö ×5òö Ø5Š¯ Ù5f\ Ú5²× Û5¶¸ Ü5öT Ý5iª Þ5×¾  ß5A à5ý á5A× â5b™	 ã5Í ä5K  å5Þ& æ5\* ç5d è5|| é5RK ê5êÞ ë5
 ì5´ í5; î5:$  ï5D) ð5è.	 ñ5Xú ò5¦ ó5uà ô5¼Ò
 õ5Ÿ ö5cÈ	 ÷5Ô ø5 |
 ù5-Â  ü5)­ ý5md þ5…º	 ÿ5­  €6EM  6ÿ6 ‚6m} ƒ6u5 „6°  …6™® †6,k ‡6ð	 ˆ6˜¤ ‰6»Ä	 Š6úƒ ‹6‰" Œ6™×
 6Sí	 Ž6E 6Lã
 6ùh “6o ”6¬! •6³V ˜6´ ™6OŒ
 š6­ 6” ž6¢˜ Ÿ6•  6ª
 ¡6å{
 ¢6›   £6' ¤6ü ¥6Uß ¦6ì© §6&
 ¨6y ©6 ª6¥ «6l¾ ¬6.O ­6•@ ®6FÍ ¯6Ì,	 °6Å ±6šÉ ²6 ³6ôü ´6†°  µ6  ¶6‡% ·6+ ¸6«3 ¹66Æ	 º6óž »6û ¼6©~
 ½6•0
 ¾6wì ¿6X¦ À6!6
 Á6êÁ Â6 Ã60  Ä6s}  Å6ˆt Æ6Â† Ç6Ò  È6:ª É6ïÒ Ê6Ð Ë6š Ì6}³ Í6r Î6ó² Ï6óþ Ð6Þ Ñ6c· Ò6Óq Ó6\_ Ô6W Õ6ë Ö6_l ×6¥ô Ø6: Ù6»Ü Ú6Üý Û6½— Ü6:t Ý69c  Þ6˜w ß6…ƒ à6+  ã6` ä6’E å6K¹  è6 ª é6±§ ê6-[ ë6‘ ì6´Ù í6ãÖ î6/3 ï6¯. ð6Ïý ñ6p­  ò6k¨	 ó6´? ô6¸@ õ6JŽ ö6¼Q ÷6¿‚ ø6I. ù6‚
 ú6h· û6( ü6+ ý6É  þ6@j
 ÿ6
J
 €7X] 7ã. ‚7²] ƒ7ÖŒ
 „7øo  …7Ÿ  †7c4
 ‡7Ö{ ˆ7»w  ‰7„Ì Œ7–Ñ 7KM Ž7K 75 7¡ ‘7#h ’73æ “7ò ”72¢ •7œ
 –7·0 —7zf ˜75û ™7S š7gx ›7–¬	 œ7ç» 7ƒl ž7¿¨ Ÿ7T¸  7»W ¡7•æ ¢7Åž £7š ¤7÷
 ¥7ú² ¦7±š §7; ¨7™ ©7ð ª7£¦ «7Ÿ ¬7™
 ­7(n °75?	 ±7w9 ²7•0 ³7åÚ ´7ÏP µ7UÍ ¶7†¼
 ·7=î ¸7Z	 ¹7bG º7*´ »7ïv ¼7¹‘ ½7a… ¾7uÆ  ¿76ô À7gU Á7Í   Â7%Y Ã7§  Ä7°¬ Å7a’ Æ7Å×
 Ç7QB È7âÇ É7]* Ê7àU Ë7I[ Ì7\  Í7¨Y Î7EÂ Ñ7p# Ò7² Ó7
# Ô7Ä Õ73- Ö7R Ù7öÌ Ú7*4 Û7<x  Ü7Ûn Ý7Ç Þ7±N  ß7n‚  à7KŠ á7?> â7y4 ã7Š ä7¦" å7|Œ æ7ÉN ç7xÕ è7S é7N ê7BK ë7å ì7Âþ í7*ª î7Øj  ï7`Ù ð7ó
 ñ7ÃÖ ò7) ó7"e ö7…£
 ÷7»a	 ø7Ž+ ù7ïq  ú7!
 û7ˆÃ ü7û|
 ý7%³	 þ7æÀ ÿ7 €8Ù£ 8° ‚8â ƒ8·ã „8µJ …8p6
 †8¿{ ‡8Øg  Š8—= ‹8Êñ Œ8q 8Òm	 Ž8z~  8°C 8ð
 ‘8¾\ ’8ß “8  ”8x •8Œ
 –8 + —8;0
 ˜8F` ™8– š8ÿ ›8©ò œ8î. 8{ ž81· ¡8¼U ¢82] £8dy ¤8"Ö ¥8½%  ¦8–ô §8Žp ¨87f ©8á
 ª8Í «8®Ì ¬8ü ­8£ ®8"l ¯8ìÓ °8šÆ ±8Ðý ²8 Ï ³8¾ ´8zÅ µ8Ç ¶8à¨ ·8æ/ ¸8Þ² ¹8 º8fg »8¿µ ¾8§ ¿80h À8S+
 Ã8·@ Ä8` Å8$ Æ80­ Ç8tž È8?ç É8_Æ Ê8¦  Ë8Ë  Ì8·ô Í8ì( Î8vå Ï8ƒ“ Ð8R[	 Ñ8Ï Ò8ý@ Ó8 Ô8e Õ8ðÞ Ö8[E ×87| Ø8ò… Ù8á¬ Ú8‘ Û8¸R Ü8~J Ý8l Þ8ÙÍ ß8[	 à8µÅ á8N¸ â8Á² ã8š æ8E> ç8T- è8Â£ é8%D
 ê8WL ë8Ä= î8S  ï8yÃ ð8Æ  ó8Ÿ9 ô8ëM õ8PÂ ø8” ù8~Ð  ú8–0
 û8‡— ü8CB ý8´u €9_m 9F ‚9- ƒ9Ø „9e …9•ú †9+. ‡9$k	 ˆ9|† ‰9ýl Š9ØN ‹9L· Œ9 9G¡ Ž9>Ï  9‘o 9cå ‘9Wñ ’9ˆ
 “9Š
 ”93¥ •97~ ˜9	C ™9GŒ š9“( ›9êP œ9u 9$z ž9€ÿ Ÿ9j  9F  ¡9lV ¢9Îê £9…k	 ¤9ï6
 ¥9Ðî ¦9ÆÖ §9¬ ¨9Û ©94: ª9+ «9
Ú  ¬9ù ­9¹= ®97Á ¯9J °9}~  ±9Ø³ ²9ò	 ³9Ðq ´9DÕ µ9ª¯ ¶9\æ
 ·9)H ¸9ín ¹9‹n º9å2
 »9žx
 ¼9 ½9‹Ú ¾9Ÿ ¿9·[  À9px Á9Â Â9^e
 Ã9¸
 Ä9è  Å9Ó7 Æ90î
 Ç9ÿÚ È9Ù É9_ø  Ê9‰¹ Ë9J³ Ì92‚
 Í9è Î9ùØ	 Ï9 
 Ð9>¶ Ñ9-b  Ò9^ë  Ó9žö Ô9ØÏ
 Õ9í´ Ö91ž ×9ÞR Ø9ÞÂ
 Ù9{$ Ú9ô‡  Û9¼ñ Ü9Ý7 Ý9ål Þ9?H ß9«  à9Ï”
 á9ù“ â9_ ã9Dé æ9u• ç9¶` è9C é9» ê9z ë9ï ì94 í9ÃA î9˜ó ï9Ó5
 ð9×— ñ9wê ò9è= ó9‹Þ  ô9%† õ9›g ö9¬™ ÷9¬M	 ø9ª ù9D
 ú9´÷
 û9G6 ü9< ý9‡Õ þ9¿@ ÿ9þî €:Êv :ÄÝ ‚: ¥ ƒ:7( „:ñå …:õÛ †:B ‡:#ï ˆ:ðÜ ‰: Š:~ ‹:‹3  Œ:ÄÞ  :– Ž:5
 :œ¬ ’:0l  “:ºa ”:òæ •::•  –:
ø —:­)  ˜:î¥ ™:’»
 š:©Ò ›:r9 œ:lÕ  :h ž:9  Ÿ:\¸  :Ko ¡:|Ä ¢:0ý £: =
 ¦:{ë  §:›, ¨:´Œ ©:ƒ' ª:!é	 «:ÈÛ ¬:ôî
 ­:KE
 ®:JG ¯:@Ê °:2› ±:Ì3 ²:Ý= ³:r¢ ´:â µ:N ¶:†± ·:¤/ ¸:
! ¹:á º:Ö »:´^ ¼:€Ä ½:DK ¾:-Ô ¿:N¬ À:È	 Á:'Ä Â:ç Ã:§ë Ä:¢ Å:€ Æ:¥ Ç:3& È:j• É:nw Ê:é1 Ë:_ Ì:u Í:Kå  Î:ÆJ  Ï:¿Ð Ð:‹ Ñ:ï Ò:Ž Ó:ˆ¦ Ô:} Õ:HI  Ö:n  ×:IP Ø:}, Ù:È1 Ú:×u Û:ð Ü:µ Ý:N­  Þ:– ß:¨
 à:vj á:"Y â:?Þ  ã:M ä:Òº å:•¹  æ:”µ ç:o è:µ‹ é:]I  ê:| ë:ày ì:åâ í:&O î:$ ï:Fî ð:; ñ:ÇÀ
 ò:Ýï ó:ªk ô:v ÷:¤Ì ø:Ü4 ù:àe ú:tÒ û:•M ü:Qj ÿ:KG €;4h ;V; „;	j …;!c †; ¦ ‡;^È ˆ;ÌŸ ‰;Ûl Œ;[„ ;	0 Ž;¢  ‘; ’;d “;(g ”;Äã •;OÖ –;Õ —;ú	 ˜;ˆj ™;˜ š;X˜ ›;"Ð œ;ÉW Ÿ;à_  ;ßk ¡;¬Ž ¤;ôï ¥;P£  ¦;ÆŸ
 §;¤ ¨;„¤ ©;”þ ª;ßõ  «;?Å	 ¬;Â
 ­;r
 ®;"j ¯;?" ²;˜) ³;6! ´;Y¤ ·;  ¸;ÒJ ¹;‡» º;» »;ß ¼;$
 ½;¿ ¾;ßM ¿;N‹ À;Ñ6	 Á;%•
 Â;Ýö Å;è Æ;Xq  Ç;ðJ Ê;òð Ë;vÏ  Ì;÷8 Í;\Ã Î;£Ì Ï;Á< Ð;ù¥ Ñ;ê¶ Ò;² Ó;¼ Ô;œb Õ;H‡ Ö;Ã« ×;“ Ø;‰ Ù;DŒ Ú;mÄ Û;`G	 Þ;ÁÇ	 ß;ü à;¼¦ ã;ËC ä;^Ï å;Ö æ;ßî ç;”°
 è;ò   é;°µ ê;ê• ë;r ì;c7 í;µì
 î;ñ ï;cž ð;ôo
 ñ;¥§  ò;ij ó;Úê ô;©X õ;tÎ ö;÷ ÷;ñ½	 ú;AU û;ì_  ü;o) ý;üä þ;Ì_ ÿ;èY €<ìã <R3
 ‚<Ãº ƒ<¯A  „<< …<Ãè †<ZA ‡<%h
 ˆ<8 ‹<âO Œ<XT  <ÖŠ Ž<‹8  <v. <ug ‘<  ’<ªò
 “<HV ”<ýê
 •<Ð% –<öo —<6Ë ˜<î» ™<Nœ œ<2 <ü© ž<y“ Ÿ<è£  <_á ¡<×¦ ¢<À® £<pù ¤<*û ¥<ÈË ¦<ã §<0ç ¨<_x ©<Ãò ª<ÿS ­<4Ó ®<ÊË ¯<²9	 °<*Ñ ±<N ²<Zî	 ³<Óû ´<« µ<Xq	 ¶<—— ·<|å ¸<C ¹<·+ º<‚ »<Ä$ ¾<î ¿<=í À< Ã< Ä<{ß Å<Âv
 È<Æ¹ É<˜ Ê<F Í<XŠ Î<¹à Ï<+V Ò<  Ó<!j Ô<“8 ×<nÃ
 Ø<Vˆ Ù<šã Ü<û Ý<÷y Þ<B  á<§ â<E‘ ã<_Ú	 æ<÷Ö  ç<Çð è<q< ë<%º	 ì<n}
 í<Ò” ð<G± ñ< ò<­	 ó<¿ ô<4n õ<ui
 ö<Š  ÷<= ø<G¸ ù<Ù¤ ú<”  û<)
 ü<à ý<8ö þ<¾P ÿ<Ô~ €=ß =a	 ‚=Öt ƒ= „="ì  …=ó †=Øú ‡=S+ ˆ=ïñ ‰=Bâ Š=Öo ‹=÷ Œ=`Ÿ =¢  Ž=D
 =kF =ä ‘=õ³ ’=®µ “=B –=p6  —=àƒ ˜=/"  ™=§½ š=Û ›=#	 ž=»f
 Ÿ=d£  =…Á
 £=² ¤=iÞ  ¥=%K ¨=”: ©='3 ª=}ò ­=Ð$
 ®=¼U	 ¯=Û‘ ²=· ³=v’ ´=Ô¼
 µ=Ù ¶= ·=ª ¸=Ç¨ ¹=±À º=î  »=¦ ¼=Ôã ½=n ¾=³Õ ¿=i À=r6
 Á=»U  Â=µ	 Ã=¦ý	 Ä=øæ Å=Yp Æ=Ãr  Ç=ÿŽ È=7Ÿ  É=v Ê=Ì~ Ë=v†
 Ì=— Í=ó< Î=Û¹ Ï=¤ Ð=Tý Ñ=Ø Ò=B Ó=m*  Ô=“Þ Õ=†I Ö=jj ×=b‘ Ø=¾ Ù=lÄ	 Ú=Çx Û=¸” Ü=ò Ý=±  Þ=d  ß=§0 à=ªÉ á=® â=Žª ã=§º	 ä=ç ç=gÝ è=0ú é=ä ê=)b ë=µ; ì=põ
 ï=„× ð='á ñ=G» ô=¢Î õ=àß ö=ðî ù=†@  ú=tþ û=!è þ=ó  ÿ=sµ €>¹  >CW ‚>_5 ƒ>f †>ÄS  ‡>Ë;	 ˆ>âÆ ‹>rª Œ>
á >ß Ž>½ >T >~|	 ‘>ð¦  ’>æ
 “>d ”> c
 •>ìÅ –>Ç  —>ù  ˜>YG  ™>l‚ š>E
 ›>¿«
 œ>ÜÃ >cJ
 ž>ÖS Ÿ>¼Ú  >3 ¡>ß³
 ¢>TH ¥>TÌ ¦>¸ø §>¦t  ¨>ƒM ©>F ª>àØ
 ­>»  ®> ¯>“ ²>ßÚ ³>PÐ ´>ùÓ µ>0. ¶>½ ·>™ß ¸>§p ¹>cø
 º>¯&  »>9¦  ¼>Ý ½>ÿ
 ¾>å  ¿>	ö	 À>S Ã>£1 Ä>8 Å>‘V È>u\ É>ñ
  Ê>£ Í>+ Î>¥® Ï>øm Ò>°¨ Ó>zW Ô>Ø( ×>±u Ø> é Ù>4 Ü>ÝÊ Ý>é 
 Þ>CÏ á>z â>ÑN ã>Ä ä>é å>ï…  æ>ê; ç>-Þ è>
 é>³‚ ì>›  í>â· î>Èå ñ>t	 ò>& ó>	Í ô>Ü‘ õ>2j ö>19 ù>Fy ú>cÁ û>¤ þ>U^ ÿ>–9 €? ƒ? Ó „?[b  …?Ì[ †?[å ‡?0Ó	 ˆ?êÚ ‰?ïÞ Š?dÖ ‹?‹· Œ?ã]  ?¦à Ž?ˆ
 ?*ˆ ?eb ‘?TÜ ’?[c “?Z¹  ”?  •?fp –?j1 —?ÿK  š?BJ ›?°û  œ?¾ Ÿ?tð  ?™. ¡?« ¤?Y ¥?­Y ¦?óA	 ©?iW
 ª?n «?2{ ¬?ÐŽ	 ­?Á_ ®?{~ ¯?…Ü
 °?¨  ±?®Ô ´?>‘ µ?2Ž ¶?–È ·?´¼  ¸?ºû ¹?çf º?Ùh »?~Å
 ¼?È” ¿?iA À?/î Á?5j Â?H® Ã?ò Ä?è± Ç?:Þ  È?C^ É?Ç´ Ê?¸S Ë?%£ Ì?Ø  Í?‹ Î?ø Ï?õµ Ð?^µ Ñ?G Ò?p
 Ó?ÕÒ	 Ô?B¦	 Õ?3Ì Ö?ðE ×?_z Ú?ð° Û?k Ü?3} Ý?ËÌ Þ?, ß?‚  â?:8 ã?aÓ ä? ¯ å?ðŽ æ?ÀÍ ç?’ è?}Ñ é?J¿ ê?¹ ë?:3 ì?r4 í?³› î?¢: ï?½š ð?%7 ñ?=  ò?éD  ó?ã– ô?—‰ õ?¶û ö?¢s  ÷?® ø?éõ ù?‚ ú?Y ý?$ þ?ð¨ ÿ?}­ €@± @gV ‚@sÃ ƒ@v‡ „@'ˆ …@I" †@
 ‡@JÒ ˆ@+û	 ‹@]§ Œ@'Å @B|  Ž@3 @{Í  @Yý ‘@Ah  ’@.š “@ÝÖ ”@÷÷ •@T‰  –@ð¼ —@… ˜@zß ™@#7 š@õ° ›@Ð œ@Px @Ø± ž@8Ô Ÿ@Ë  @ð ¡@üZ ¢@å‡ £@àË ¤@ë° ¥@Y} ¦@dã §@*; ¨@b… ©@ á ¬@Àª  ­@ÂË ®@Zs  ¯@a… °@Ñi ±@Ã½ ²@j ³@"  ´@˜Ÿ
 µ@^ ¶@ã	 ·@ïJ º@Ö »@£ ¼@o/ ½@s~
 ¾@]G ¿@ œ À@Fù Á@À  Â@ôT Ã@vV Ä@ßí  Å@oJ  Æ@Ü  Ç@Vv È@7z É@f4
 Ê@Co
 Ë@L= Ì@’Ÿ Í@C	 Î@  Ï@?× Ð@¼
 Ñ@; Ò@? Ó@ë“ Ô@” Õ@s> Ö@ã² ×@‘	 Ø@ûÂ
 Ù@ÿA Ü@6– Ý@rF	 Þ@®å  ß@ÿ“ à@S3 á@D
 ä@.
 å@Ûn æ@ým
 ç@m» è@éj é@N_  ê@…2 ë@>@ ì@QT í@4	 î@%â ï@ïœ ð@P” ñ@¸}
 ò@"C ó@HP ô@á	 õ@  ö@j} ÷@y° ø@s" ù@ê] ú@ø û@Û« ü@”] ý@Æô €AcÜ	 AIû
 ‚Aæ¾ ƒAëß „A„ö …As  †A«
 ‡AÚÊ ˆAŠ” ‰Aœ ŠAQî ‹AÅ] ŽA *  A³ A|v ‘A‚
 ’AýÌ “A>§  ”A€ •AC` –An¨ ™A¼| šAmU ›AX/ œA³´ AÍß
 žA–£ ŸAZ€  Aýj ¡A›½ ¢AÃ1 £A[‘ ¤Aiù ¥A¾æ ¦AwË §Ap ¨AÆ´ ©Aõì ªAi±	 «Au€ ¬A«	 ­AŠ	 ®A?K ¯AN* °AQG ±A©Œ ²A ³ArÏ ´A™Ì µA=Ÿ ¶AI0 ·A?g ¸A¾š ¹A›â ºA@Y »AÃ9 ¼AŸ“ ½AÏ# ¾Aa· ¿A ÀAU  ÁAcª
 ÂA¨ ÃA$	 ÄA¯§ ÇAú ÈAúŽ ÉA¢ ÊA”P ËAhx
 ÌA–× ÍAG‡ ÎA{z ÏAÂµ
 ÐAo” ÑA 	 ÔAv! ÕAXà ÖA@ ×A¼© ØA-ä ÙAƒY ÚAs=  ÛACP ÜA¡Z  ÝA- ÞAñ¼ ßAI àAô›  áAGÂ âA¹O ãA9r äAŽ‚ åA¥ èA¶
 éA êAÜ› ëAJ ìA/ íAÅ îAF ïAøs ðAåú ñA¢Ð
 òAé	 óA@› ôA:[ õA3! öA»«  ÷Aº øAÍ= ùAØé üA»v ýA
_  þAÒS B¼5 ‚Bm ƒBÆ/ †B,ˆ ‡B/	 ˆBm™  ‹B…o  ŒBJó
 B
ð Bx° ‘B¶^  ’B{Œ •B –B‘Ô
 —BË¼ šBJR ›BY™ œBµØ BJH žBtl ŸBâ”  Bp ¡BûÔ ¢BÜ" £B_± ¤B= ¥Bò ¦BûÉ §B›ñ ¨BÑÒ
 ©BnZ ªBtÃ «B>é  ¬BÁ ­B6 ®B¤/	 ¯B°ø  °Bè  ±BÍY  ²B, ³BÙ  ´B™	 µB¸ú  ¶B§» ·BÞù  ¸B-]  ¹B*, ºBÉœ »Bc ¼BKÞ ½BOY ¾B¾- ¿BJ† ÀBú ÃBìQ ÄBÙ4 ÅB@Ø  ÈBÍÙ ÉBuÎ ÊB€ž ÍBd  ÎBz  ÏBÒï ÒBÛÒ ÓB€Î ÔB-  ×B›R
 ØB2g	 ÙB)˜ ÜB;0 ÝB" ÞBÑ	 ßBD– àBZï
 áBþÉ âB¡1 ãBÂ äB± åB‹ æBV« çBšÚ èB¼? éBFë êB/µ ëBêÆ ìBÄÿ íBWt îB´  ïBŒ ðBcc ñB‡, òBŸÆ óB]å ôBÜî
 õB<é
 öBe) ÷B0® øBÃ¤  ùB¾¢ úBÉ¾
 ûB3P
 üBFš ýB†" þB/· ÿB{
 €CK• C^n ‚CO  ƒCQŠ „C~f …C’Z  †C!Õ ‡C ˆCØ"
 ‹CXu ŒCêæ CÊ ŽCý<
 C5 C:ë ˜C$ ™C¼Î šCt¸
 ›Cž œC H
 C•­ žCŽ² ŸCÜÜ  C9‹ ¡CV‘ ¢Cje  £CUA  ¤Cß‘ ¥C;î ¦CÄ– §Cò8 ¨Cº1 ©C-Ì ªCõ «C¯ž ¬Cè¥  ­C~ ®CÍT ¯CÂ  °Ccd ±C¹1 ²C« ³C= ´Cyë
 µC¼³
 ¶CEš ·C— ¸CÏÁ ¹C•B ºCÐF »C+
 ¼C…Ú ½C« ¾C\ ¿CDœ ÀCí ÁC › ÂCû/
 ÃCH(  ÄCMé ÅCÊ¢
 ÆC^G ÇCr ÈCÆ–	 ÉCèZ ÊC1 ËCÄ ÌCÞH ÍCÓ ÎC†Q ÏCõ ÐC·¦
 ÑC
Á ÒCnú ÓCæ ÔCéè ÕCwe ÖCí
 ×C Ê ØCdœ ÙC“ ÚC‘= ÛCÑ  ÜCýŠ ßCïR
 àCNÍ áCad  âC¯Q ãC£~
 äCXÚ
 åCé æC%Q çCœ
 èCím éC€r êC7	 ëC.¶ ìC–U íCÏ?
 îCÒH ïCñ^  ðC ñC­F ôCñv õCå  öC=  ÷C/ë øCh; ùCÀ- úCN“ ûCy`	 üC¾' ýCÙ+	 þC|õ  ÿC/ˆ €D¢Ô D6( ‚D!0 ƒD%¹	 „D"… ‡DÒ  ˆD-Ò ‰Dn¿
 ŠDì ‹DÄ‚ ŒDtx D~Ë ŽD)C DBñ Dg~ ‘Dj} ’DÞJ “D ! ”Dk •DÉ –DÚ  —D³h  ˜D¾Ü
 ™Deö šD¿$ ›D`û œDðí DX³	 žDu‚ ŸD¿Ë  DIp ¡DÇF ¢DT £D1ª ¤D` ¥D ¦D5h
 §D€Z ¨DLÍ ©D¾Û  ªD%Š «D\O ¬D»  ­D) ®DHè ¯D  °D—d  ±D1Ã ²DÛe ³D¾ ´Dõ…  µDaW ¶DúÃ
 ·D U ¸DD4 ¹D
 ºDc± »D°Ü ¼DÑÇ ½DZC
 ¾DÂ4 ¿DÇ' ÀD ÁDZÜ ÂDs ÅDâÙ ÆDÔé ÇDí ÈDÈ¢ ÉDêÈ ÊDúe ËD¤ ÌDho ÍDhÚ ÎD0Ð ÏDÏœ ÐDØH ÑDöö ÒDZq ÓDn³  ÔD§á ÕD ÖDÔÒ  ×DbÌ ØD¡X ÙD¶ ÚD"	 ÛD  ÜDÀq
 ÝD‰7 ÞD1s ßDŒ© àD…k  áDGà âDƒ@ ãDd¼
 äD}: åD§% æDrÅ çD3  èDMK éDŸ~ êD<œ
 ëDM ìD–È  íD‰[	 îDxQ ïDø( ðD¯^ ñDÕú òD}ö óD‹¦ ôD5² õDá öD:z  ÷DHÙ øDàá ùDQ úD© ûDê# üDû7 ýDä	 þD‚ ÿDÙE €E:• ƒEgh „Eæº …E.÷
 †E¥v ‡ETÝ  ˆEÅ¤ ‰EOê ŠEèK ‹EºÖ ŒE°È E€Þ ŽED¾ E¨Ø  EUü ‘EúÈ ’E¸q “E‰Â ”EI+ •E8 –E‰à —Eø» ˜EöÂ ™Ep@ šE=!
 ›Eý œE¬ EÛ
 žE³ ŸE^O  E
 ¡Es
 ¢E¸¨
 £Ev  ¤Eäz  ¥E®Ý ¦E• §E#‚ ¨Eé ©EKR ªEö‘ «Ek	 ¬E¥ü ­E5ê ®E­?  ¯EçB °E¨® ±EŒ… ²Ei¥ ³EZ ´E¹ µEk1 ¶E¤´ ·E"
 ¸Ez¹ ¹E	æ ºE™  »Eù ¼EU;	 ½Eâ ¾EŸ“ ÁE		 ÂEN	 ÃE2¡ ÄE/S ÅE"ƒ ÆEbF ÇE˜ ÈED ÉE«Ÿ ÊE+¾ ËExP ÌExF ÍEQi ÎE–þ ÏEzx ÐE!&	 ÑE¹v  ÒEú  ÓEÜ] ÔEX} ÕE¨™ ÖE¸F ×E0õ ØEýÇ ÙE%ò ÚEº¾ ÛEä ÜE ÝEEæ ÞE»¸ ßE¢0 àEdk áEÖ âEz ãESx äEŠ¢ åE_o
 æE†ó çE
( èE×ö éE×_ êE›	 ëE˜/ ìE ß íE‹­ îEsÃ ïEQa ðELa ñE©{
 òEJY óEE ôEèä
 õE&ß öEJ ÷E˜; øEá¥ ùE`×  úEjv  ûEN¯ üE×  ÿEýt €F%D F( „F4ê …Fª¾ †F¥I ‰FEî ŠFº ‹F “F‹° ”Fð •F	 –FÞ™ —F:
 ˜F† ™F"4 šF>Á	 ›F­] œFb F9e žF6é ŸFík  Fìý ¡F¢C ¢F˜C £Fä ¤FAb ¥F	Á ¦FE5
 §FÛÝ ¨Fy ©F´ ªFí“  «F—ä ¬F  ­F<C ®FÞw ¯F]Þ °Fr9 ±FAé ²F£Ä ³F~u ´FÜ2 µFg ¶F™8 ·FÑt ¸Fž ¹F ºFŒÀ  »FR< ¾F¢» ¿F6 ÀFÛÃ ÁFÝ ÂFÏ?	 ÃFâÆ  ÄFÂ0 ÅFöW ÆFvÓ
 ÇFŠî
 ÈF‚ ÉF
« ÊFÇ¼ ËF™ ÌFá ÍFcb ÎFé0 ÏF0a ÐFžr ÑFUì ÒFÒÌ  ÓF{Ý ÔF7  ÕF˜“	 ÖFùª ×Fo$ ØFaR ÙF•L ÚFA  ÛF« ÜFNÇ ÝFÝF ÞFñà ßFÉý àF‚[  áF©É âFBë ãF6k äF d åFÕõ
 æFÏ‡ çF 1
 èFP( éFr êFN  ëFú ìF,… íFîé  ðF Ø ñF”Ï òFÄ" óF‚ù ôFfè õF*É  öFµÎ  ÷FÉä øFx. ùF´ úF˜ö ûF#À üFÓ; ýFÅ
 þF|™
 ÿF6” €G»)
 GaS  ‚GÙ¬ ƒG}N „GA …G] †GZ ‡GøÙ ˆGD	 ‰Gë§ ŠG_¦ ‹G£Î ŒGwj Gït ŽGô/ G³u Gn¬	 ‘Gþ= ’Gí~ “GT´ ”Gn  •G$s –G¾  —GÓl ˜GÅˆ ™GeH šG—
 ›GÝr œG© Gm` žGë3 ŸGá ¢G
˜ £G%þ ¤Gï• ¥G  ¦Gç §GÏ>
 ¨G#S ©GÛñ
 ªG è «G%2 ¬G#S ­Glõ ®G“ç ¯Gþ˜ °GŠ ±G] ²Gª± ³GÞ ´G#Ç µG¼®  ¶Gé ·Gµm ¸GÃ§ ¹G%  ºGõÂ
 »GÓÜ ¼G_Z ¿Gj!
 ÀG£ ÁG!ó ÂGÎ,
 ÃGð& ÄGÅ0 ÅG!Å ÆGe[ ÇGhá ÈGÄO ÉG_ ÊG"O	 ËGE ÌG? ÍG%Y  ÎGÁ  ÏGQ›
 ÐGe ÑG•  ÒGNÄ ÓG¾> ÔGè  ÕGQÞ ÖG>§
 ÙGla ÚG¯ ÛGBÜ ÜG&Ñ ÝGÐ¤ ÞGÒÙ ßG
˜ àG${ áG?× âGìZ ãG¶v äGÂ¸
 åGa	 æGÊÒ çGÝ èG©Ì éG.p êG~J ëGý‰	 ìG ( íG†° îGç? ïG˜) ðG>¿  úGó ûG•¯ üGÿÎ ýGƒß þGÍÁ
 ÿG¬Ô  €Hûb H^· ‚H¾> ƒHQÒ „H%f	 …Hîk †HÍf ‡H‘9 ˆH¿. ‰H„S ŠHE ‹Húé ŒHyä
 H ŽH Ä H Hç€ ‘H$° ’H„ï “H˜ ”HÒŒ •Hdê –H«ò  —H± ˜Hi,
 ™HŠ šHõµ ›H‰•  œHŸâ Hê ¡H³ ¢HÓE £Hê] ¤HDß  ¥HÙ~  ¦HÏ° §Hg ¨HÌ¡ ©H–  ªH¢·
 «H›…
 ¬Hù ­Ho	 ®H¿Y ¯Hp °H0 ±HÑÄ ²HÄ ¶H¶Q ·H/‹ ¸H×0
 ¹HUF ºHé& »Hpó ¼H4 ½HŠª ¾H® ¿H0A ÀHµÅ ÁHm
 ÂHõ‹ ÃH„1 ÄHái ÅH¿v ÆHC ÇHã ËHrí
 ÌHé ÍH¹* ÑHJi ÒH<d ÓH’6 ×HÅ¥ ØHŠ¶ ÙHýf ÝHÑM ÞH~
 ßH]ï ãH£î
 äHj
 åHh.
 æH­ çH~: èHšø éH› êHzz ëHX ìHSŒ íH6D îH% ïH@Ä	 ðH ñH¼ú òHã« óH—, ôH¼¶ õHw  öH3®
 ÷H¬ 	 øHgÂ	 ùHK·
 úHÚÀ ûH’ üH½Î ýH§~ þH 9 ÿHóF  €I«ó IAm
 ‚IÃN ƒIsˆ „IU
 …I J ‰I‰¿ ŠIqÜ ‹I¯æ ŒIf I	  ŽIV I•ø  IAÑ ‘I–Ë	 •IX –IŠv —IN\ ˜I< ™Iíû šI-' ›IBÕ œI'˜ Ib	 žI¹ ŸIj$  I<, ¡I ¢IÜˆ £IÛ–  ¤I^× ¥Iœl ¦IÀÛ §IiM ¨I8( ©IT£ ªI”‡ «Iž8 ¬I" ­IÄ’ ®I{^ ¯IP' °In” ±I$ ²Iú* ¶Iû÷ ·IeÇ ¸I— ¹Iüä ºI¿Ó »IŽº ¼I€  ½I-W ¾Ip‹ ÂIÊï ÃI»Ã ÄI‹ ÈI
œ  ÉIûä ÊI¥Ï  ÎI{¾ ÏI¯ó ÐIqV ÑI¬ ÒI ÓIËx	 ÔIô_ ÕIÉe ÖI'< ×I;” ØI8‚ ÙI«Ž ÚI·Ö ÛIš? ÜIo+ âIÑ­ ãI' äI¤n
 åI1T æIæ™ çIî+ èIéj éI:¹
 êI¥å ëId ìIˆµ íIiÇ ðIIè ñI¢Õ òIæ óIfþ ôI:P
 õI¹( öI§I ÷IOb øIñ  ûI®ñ üIWä ýI°> þI=;  ÿIº €J¢# JþK ‚Jž? ƒJß«	 „Jø1 …JøÏ †J@n ‰JB  ŠJ  ‹J£ß
 ŒJ^Ò JÃˆ ŽJ¿ JÁã  J}j ‘J«9 ’JÀà “JÌ ”JVú ˜J¤Ã ™Jz£ šJ] žJ|– ŸJûl	  JÑ ¤JäÝ ¥J7&  ¦J5Z	 §J`T ¨Je ©JÐe ­JéK  ®Jþ?  ¯Jq\ ³JÆ³ ´Jëy µJë‡ ¶Jà ·J6:	 ¸J…(	 ÆJ{m ÇJu‰ ÈJR ÉJÇþ ÊJi‹ ËJ½-
 ÌJîÁ ÍJÌ ÎJŒ± ÏJÅ| ÐJa± ÑJh< ÒJ—8  ÓJhv ÔJHŸ ÕJÅè ÖJþ2 ×Jî ØJÒª  ÙJæŒ  ÚJD\ ÛJ>Y ÜJEê ÝJæá ÞJdÔ ßJÛY àJÃI áJÁÖ âJö  ãJX¶ äJl€	 åJ×. æJ‘h  çJG¾ èJ=  éJ{ êJ¸¯ ëJ@í  ìJHÔ íJ
©	 îJnÝ ïJ˜ ðJ‡ß ñJ-  òJ²õ óJïÛ ôJí õJ=Ç öJhØ ÷J0) øJÎ ùJ® úJ/I
 ûJÞÇ üJ³ ýJ8` þJU@
 ÿJË €Kw‚	 KUô ‚K¬O  ƒKÏ˜ „K¤Z …K£x †KÒ­ ‡K€1 ˆKô® ‰K7Ë	 ŠKb K›* ŽKlÄ Ke KQÒ ‘KŠì ’KÿI “K¢ ”K¯ •K¨ –Kcm —K’S
 ˜K ™K. šK”ø ›KH‰ œKÄÍ KøB
 žKáï ŸK!•  KkÊ ¡K_´ ¢KWF £K‡
 ¤K
 ¥K~ ¦Kâ¶ §K¥j ¨Kñ, ©Kø ªK9Ý	 «K$x  ¬KÀj ­KP= ®K‘ ¯K¼w °KæÄ
 ±K.Ü ²Kd® ³Kx ´KˆÎ µK&Â ¶Kˆÿ ·K$½ ¸K8± ¹K«l ºKHò
 »Klÿ ¼KDø ½K ¾Ke5 ¿K7‘ ÀKQé ÁKü> ÂK¦5 ÃK)
 ÄKÉy ÅKôD ÆKs< ÇKü‡ ÈKŒL
 ÉK ÊKyº ËK¤Ö  ÌK×ˆ ÍK Ä ÎKÅ’ ÏKª ÐKõÍ ÑKç	 ÔKÔý ÕKÂ  ÖKA¬ ×K¹H  ØK@ ÙKv
 ÚKêœ ÛK ÜK¯­ ÝK M ÞK¾ ßK  àKìç áK– âKƒ‹  ãKÂ¹ äK«B åKEó æKï^
 çK¬ èK„
 éKßJ êKñÞ ëK? ìKsí
 íKä‹
 îKó] ïKèº ðKJ ñK&à
 òK:L
 óK9- ôK“H õKÎ öK— ÷K¤ øKUp ùKEë úKàZ ûKÂw	 üKïÙ ýK‚Ý þKvµ ÿKÃK €LN- Lé© ‚Lß« ƒLúÕ „LÌ© …L¸y †L©S ‡LMð  ˆL¹ ‰LIì ŠLàã ‹LÙ¯  ŒL(W L}Ü  ŽLË Lf× LšG  ‘Lp¬ ’L¥˜ “LéK ”L¼“	 •L“ä ˜L á ™L¾ê šL¸Í ›L  œL×  LhÚ žL#= ŸLJ*  LSm ¡LOû ¢LŒg £L
Ø	 ¤L-° ¥LÊu ¦L© §L+m	 ¨LóÓ ©Lá? ªLà «L°­ ¬Lµ  ­LR¿ ®LîÙ ¯L…2 °L— ±Lµä
 ²LÏ ³LŽU
 ´L” µLúx  ¶LÁä  ·L€Ø ¸LŠ ¹Líx ºLÞÑ »LØA ¼L…k ½L2  ¾L´ ¿L
0 ÀL6 ÁLX¿	 ÂL§¡ ÃL%Z ÄLæ² ÅL ÆLîR ÇLzy ÈLÆ  ÉL¼ ÊL)b ËLl ÌL¶ ÍL2¡ ÎLŽØ
 ÏL	  ÐL¸@ ÑLÖë ÒLR5 ÓL9R ÖL~
 ×Lp ØLï-	 ÙLV ÚLw6 ÛL# ÜLƒN ÝL}W  ÞL±@ ßL?­ àL}_ áLŒÀ âLD¿ ãL!# äLíð åL¤1  æL€- çLÚò  èLÖë  éLi› êLìå ëLöh ìLy íLø îLŒÊ  ïLÅÎ ðLjÌ ñLÙØ òLâ óL;¨
 ôLŽ‹ õL
;
 öL>	 ÷Lô øLb	 ùLí‹ úL@­ ûL5Ê  üL?±	 ýLnc þL Ú ÿL´y €M³ä MÏ[ ‚Mj ƒMûd
 „M¤5 …M­ö ˆM¥Ç	 ‰M	ä ŠMˆ­
 ‹Mç! ŒM¿ô M¯! ŽMbg MÃ M} ‘Mz· ’MµÐ “MSo –Mµ —M¤w ˜MU~ ™Mé šMa ›Ms œM4e MŸq
 žM)  ¡M—â ¢MüX £M¦ ¤MCÿ ¥MÂ-  ¦M“ò	 §Mµ ¨Måv  ©M–Y ¬M„‚ ­M8b ®M±| ¯M5B °Mbª ±Müã ´M^» µMO
 ¶M«" ·Mçf ¸Ma»
 ¹M?×  ºM› »MùZ  ¼M‰æ ½M™T ¾M¦° ¿M, ÀMX ÁM7»	 ÂM#+ ÃM]% ÄM)  ÅMž ÆMÜ ÇMq4	 ÈM’… ÉMü ÊM…_ ËMQN ÌMÏ ÍMÇw
 ÎMÈ` ÐMÈê ÑMÈ
	 ÒMžŸ ÓM¡ ÔMuß  ÕM¯
 ÖMIŽ ×M¼ ØM•× ÜM¼Ò ÝMå ÞMC£ ßM…# àMá’ áMâÚ	 âMõ; ãMà« äM~> åMv7 æM§† çM_Ý èMrç éMD  êMóV ëM{Í ìM0þ íM¬ ïMÃì ðM¢» ñMI³ òM´. óM25 ôM0 õMïN  öM–y ÷MãÃ øM®F ùMÉ‡ úM~O ûM°;  üMz] ýMŽ €N_Ì
 N®d ‚NðÒ ƒNÐN „N …Nó †N`- ‡N¢6
 ˆNï8 ‰Ni< ŠN¯M ‹N~Î ŒNPJ N<o	 ŽN=	 ‘NÝ; ’NÁ, “Nw\ ”Nï.  •Nº³ –N”| —Nðÿ ˜N+œ	 ™Nƒô šN8š ›NÛN  œNI¿
 Nn žNWé  ŸNMa ¢NºÌ
 £NºD ¤N]Ý ¥N¹• ¦Nïª §N¼D ¨NÌ  ©Ne×  ªN;» «Np ¬N  
 ­NHA ®N	§ ¯No °N"¸ ±Ndu ²N§ ³NE> ´NW µN}Ê ¶N¶ ·Næ ¸NË ¹N÷: ºNR{ »NQ2 ¼NŠ„ ½NZb ¾Nº- ¿NT9 ÀNE ÁN[ë ÂNœ ÃN} ÄNCñ  ÅN;„ ÆNºÂ ÇN\´ ÈNHv  ÉNS ÊNÐ° ËN‰h ÌN¸š  ÍN ÎNÝÅ ÏN~• ÐNÈh ÑNY0  ÒNƒ¼ ÓN§  ÔN%˜ ÕNÂ ÖN>
 ×Nþÿ	 ØNåÂ ÙNßÅ ÚN€„ ÛNÝã
 ÜN
Ã ÝNˆõ ÞN¬ô ßN¾6 àNsp áN¬d âNxò ãN äNü åNx æNZz  çN^¤  èNÕÇ éN$à êNÂŸ ëNía ìNÒP
 íNŒ îNa” ïNÏ ðNã¤ ñN9  òNÓ& óNÐÍ ôNŽ õN?Å öNár ÷NnÛ
 øNg& ùNÃÖ
 úN
K ûNY€ üNÖñ ýNÉ¬ þN•¦ ÿNF` €Or# Oâ§
 ‚OÖF ƒOñ „O	 ‡OÎÑ ˆOp| ‰Ofš ŠOU– ‹Oœ/ ŒOÐž Oj  ŽOvj O›«  OÄ ‘OŽš ’O$ý “O¿Ø  ”O„Þ •O…¨  –Oøv
 —O§Y ˜Ožú ™OdG šO€ ›O¹  œOøò O©«  žOY ŸO¼æ  OAÑ	 ¡OÂ¶  ¢O$h £Oê¿ ¤O	 ¥O`'	 ¦O; §O½´  ¨O* ©O@7 ªOtV «O× ¬Oås ­O\Á ®OôI  ¯O% °OÖ ±O~B ²OþA
 ³O¬Š  ´O¡J  µO{Õ
 ¶OÞ ·O< ¸Ot6 ¹Oàì ºOhÎ »OhÅ ¼O¯Ë ½Oõv ¾O‰  ¿O¥D
 ÀOÚ` ÁOÑû  ÂOéÁ ÃO9ñ ÄOÿ9
 ÅO,Ä  ÆOÿ ÇO1 ÈO)	 ÉO±ó ÊOÛ ËO
¥
 ÌO¹ã ÍOB® ÎO^	 ÏO©T ÐO'ð ÑOí“
 ÒOÝ( ÓO]Ý
 ÔOZ ÕOÄF ÖOP½ ×O¢j ØOÔƒ ÙO` ÚOtÙ ÛODt ÜOÎ ÝOlJ ÞOo
 ßOï
 àO ” áO]É	 âO¤V ãOV
 äO{` åO-Ø
 æO;ä
 éO¯Ý êO¦é ëON ìO  íOZ© îO#  ïOg+  ðO;Ù ñO$6 òOÙÙ óOSÙ ôOÊK õOë
 öONâ ÷Oqœ øO‘	 ùOûø úO–› ûOµ üOX® ýOqÁ
 þOÑ¹ ÿOõ6 €P7ß P‘
 ‚P8) ƒPe „PöÆ …P, †P+ ‡PÃ’ ˆPXB ‰Pÿ ŠPÀr ‹PU
 ŒP²ï  PAº ŽPk¨ P?} PCÍ ‘PEÐ ’PXý  “PÎ ”P®þ •P"z –PÖ —Pï? ˜Pû  ™PƒÝ  šP!µ ›P8x œP‹E  PªÓ žPK  ŸP>  P ¡PÅ® ¢PÆv £PÑB ¤Pýö  ¥P6æ ¦PD~
 §Pp ¨PØ ©P„à ªP½p «Pð\ ¬PA& ­PÒ4	 °PŸW ±Pø® ²P×
 ³Pì™ ´PÜ… µP	¢ ¶PèK ·Plê ¸Pü ¹PŒ	
 ºPÍ‘ »PQ„ ¼P>½ ½PBK ¾PþÍ ¿PÉ‰
 ÀP(O ÁPæ=
 ÂP9 ÃPnž ÄP0À ÅP- ÆP8p ÇP!4
 ÈPa´ ÉPA7 ÊP± ËP¾… ÌPÿÿ  ÍP)¼ ÎPrS ÏPôL ÐP|¶  ÑPF ÒPìc ÓP7	 ÔPãƒ ÕPs ÖPí“
 ×P‰u ØPç| ÙP  ÚPÃr ÛP3S
 ÜP^  ÝP 
 ÞP|Ù ßP´A àPl– áP°/ âPÖ¹ ãPÔ“
 äPŒÄ åP,' æP™ 
 çP†  èP*å
 éP@e êPiŠ ëPT ìPm  íPRØ îPß	 ïP	 ðP#R ñP!J òPßc óP¥¦ ôP]¨ õPÓ öPL  ÷Pç øPÑ# ùPÓ  úPµu ûPÞ•  üPÎî
 ýP Ü þPF ÿP9] €QÍS Q˜›  ‚Qˆ¼ ƒQN³ „Q 	 …QèW †Qó” ‡QÌ ˆQE’ ‰Q·ä ŠQË ‹Q“ ŒQðV Q5 ŽQ6o  Që¡ ’Qj^
 “Q¹Õ ”QPª •QÎ¥ –Q_î  —QuS ˜Q"v ™Q`S
 šQmÆ  ›Q ” œQ » Q™	 žQ{á ŸQ½R  Q¨‘
 ¡Q ¢Q¨– £QÏ ¤Q«K ¥Q“ÿ ¦QÃ{
 §Q)ý ¨QŸr ©Q2ý ªQú¿ «Q$F ¬QšZ ­Q¹X ®Q®6 ¯Q¾	 °Q¡" ±Q´„ ²Q¹b	 ³Q5å ´Qy- µQûá
 ¶QÌ ·Q’1 ¸QõP ¹Qkï ºQ¼Û »Q:Ñ
 ¼Q&× ½Q‚Ž ¾Qæ¥ ¿Q†± ÀQ®$  ÁQ• ÂQ{X ÃQKŽ ÄQ»† ÅQù) ÆQ ˆ	 ÇQ|ì ÈQ¯» ÉQ¼N
 ÊQÑŸ ËQ Ý ÌQXÂ ÍQä ÎQ´Ù ÏQ³ ÐQ:“ ÑQÅ¿ ÒQÊÁ ÓQCõ ÔQãÑ ÕQ>	 ÖQij ×Qå ØQy ÙQ-­ ÚQ ÷ ÛQ$Í ÜQP; ÝQ ÞQát ßQ“¨ àQçJ  áQVV âQ–S ãQØ+ äQÕº  åQ¡Â æQ­ çQB‰ èQŸ< éQ&À êQÌê
 ëQÞ² ìQÕž íQ[H îQÌ ïQÙ¹
 ðQ© ñQê ôQ~ õQ6” öQ% ÷Q øQžf ùQ	Œ úQB„ ûQÕÊ üQäd ÿQ´% €R.ú Rêó ‚RäE ƒRœ‘ „R„  …R²Ã †RPÒ	 ‡Ræø ˆR ‰RÞe ŠRÍ7 ‹R,4 ŒRž R,• ŽRÕû RH R« ‘RÑ¬ ’R¦Y “Råc ”R†3 •RÍ –Rl —R•?  ˜RAg ™Rk šRþË ›Rçe œR©
 R½°  žRë' ŸRl†  R"8 ¡R,‹ ¢R²æ £RÀ4 ¤R“e ¥RñD ¦R‘ §RAn
 ¨R­ ©R+§ ªRÃë «R ¬RVl  ­R/ ®R”‡ ¯RÖ °R1× ±R:£ ²RKÑ ³RD  ´R!Ì µRv# ¶RŸ÷ ·R`ˆ ¸R–ó ¹RŒ» ºRgd »R—T  ¼Rz\  ½Rs  ¾RÜŠ ¿Rk  ÀR~ ÁR², ÂRx ÃRŠë ÇR{Ò ÈRG$ ÉRú° ÊRmÌ ËRÎÎ ÌR7 ÍRÎ ÎRŒR ÏR«ƒ ÐRf‘
 ÑR¨ ÒRyä ÓRc ÔRe ÕR=V ÖR¨ ×R+r ØR[¼ ÙRöÒ ÚR)  ÛRŸ% ÜRÁ[ ÝR K ÞRhÜ ßRY5 àRSš áR‰Z âRxË ãRîC äR`É åRá‹  æRz çRa­ èRÚ™ éRSù
 êRÙ] ëRà« ìRñ¾ íR- îR<ß  ïR3Ô ðRFv ñRÌÑ òR‹ñ	 óR0® ôR\ß  õRN£ öRµŒ ÷Rš
  øRWu ùR
þ úR¯” ûR«; üRa} ýRMƒ þRYÕ ÿRç¸ €Sú™ SM˜ ‚ST ƒS~‘
 „S	 …S¤r  †Sd¬ ‡SÂŒ ˆSŽÎ ‰S‘‡ ŠS:à ‹S6O ŒS<² Sut ŽSý» ‘SóO ’S²µ “S8Ö	 ”S™Z •Saæ –SÝh —S¸6 ˜SU ™SH šS¥¾ ›S"„ œSBÌ SÈY žS& ŸS
E ¨SïÎ ©SWÇ ªS¥r ­SîÐ ®S"
 ¯S
–	 °S.p ±SÖÉ ´S5² µS ¦ ¶SÐ÷ ·Sô­ ¸Sñ¥ ¹SúÉ ºS
¸ »SïÞ ¼SpÆ ½SÒÛ ¾SlÖ ÀSþ ÁS,¯ ÂSÏa ÃSëz  ÄSHâ  ÇS¿ ÈSÓª ÉSW ÊS|‘ ËSSD ÌSh#  ÍS”/
 ÎSŒ ÐS’O ÑSL ÒS;  ÓSu
	 ÔSï ÕS€

 ÖS ×S: ØSÛy ÙS) ÚSý· ÛSà ÜST ÝS÷‚
 ÞS‘8 ßSÇ¦	 àSZ áS}† âS× ãS.]
 äS/¯	 åSCÓ æSˆ‡ çSÇ èS: éSá êS> ëS! ìS}ô íS@
 îSõ1 ïS† ðSU4 ñSÔ	
 òSµ óSÛa  ôSÅ5 õS”Ä öS~* ÷S  øSæ ùS€ úSÕ ûSGq
 üSñ ýS¹°  þS¼Ì ÿS£' €T”Û
 T ½
 ‚T ƒTFö „TéZ …TF
 †TT¤ ‡TL ˆT;¤ ‰T ŠT! ‹Tãv ŒT¬: T0Ù ŽT«ö TÅÒ TñÅ  ‘Täù ’T=ª “T’H –Tœt —Tm ˜TíÕ ™T–p šTã ›T6~	 œTúg T4™ žT
ü ŸT¸…  TÐ? ¡T' ¢TH5 £Tyí ¤Tð ¥T•j  ¦TF §Tæ  ¨T:* ©T•  ªT£Ò «T‹Ž ¬T§‚ ­T¬¦ ®Tá& ¯Tô£	 °TÁ§  ±TX4	 ²T‡‹ ³TN ´TÆá µT¦ ¶Té± ·T^ ¸Tv* ¹Tp“  ºTú£ »T §
 ¼TŒ ½TÙv ¾T­z  ¿TKq ÀT$Á	 ÁTµº ÂT8Î ÃT¦µ
 ÄT‹ ÅT^¤ ÈT+q ÉT¥@ ÊTYa ËTÈ‰ ÌT¶ò ÍTÃ5 ÎTG]  ÏT) ÐTV ÑTÁ( ÒT„ ÓTÈ ÔTÏ" ÕTïµ
 ÖT6Š ×T ØTwM ÙTL( ÚT ÛT|} ÜT'f ÝTu^ ÞTêÄ ßTEf àT ý áT’
 âT5Þ ãTuå äT5 åT«, æT d
 çTGÕ
 èTïê éTÐ½ êTGÿ ëTf§ îT?&
 ïT“? ðT – ñT7 òTø óTn¥ ôT r õTî½ öT‘Ð ÷Tš øT ùT•
 úTÃ\ ûTÅ‘  üTn ÿTë €UÖØ  UÍø ‚U‚ò ƒU•ƒ  „U® …U£# †U­À ‡U÷8  ˆU9 ‰Uè; ŠU°	 ‹U¾€
 ŒUÑK UÚ
 ŽU‡ Uë« Uwm ‘Uë ’U…A “Uáø ”U;ç •UG8 –UÀô —U8Û ˜U> ™UŒ	 šUš± ›U1 œU$G Uï
 žU‡5 ŸU»ë  U	 ¡U$ ¢Uå £U•ï ¤U½! ¥UÎ! ¦UÊ0 §UM ¨Uµ¤ ©U=© ¬Uƒò  ­UÊ`	 ®UL ±UÕ¾ ²UêÉ  ³UÅ ´U› µU7K  ¶UC ·UïÂ ¸Uý- ¹UÚ ¼UŸ4 ½Uyá ¾U%M ¿Uä· ÀU£  ÁUÎa ÂUE ÃU`9  ÄU…‰  ÇU~”
 ÈU> ÉUñ… ÌUæ£ ÍUUå ÎUÿÄ ÏUl­ ÐU‚À ÑUi ÕUœ ÖUÊ¨ ×Uk ØU—: ÙU}Í ÚU–q ÛUÃS ÜU= ÝUþ ÞU†Ë
 ßUú2 àUÂ áUS9 âUW¦ ãUî[	 äUÆ åUû&	 æU
 çU5
 èUÛ¬ éU’ êUù“ ëU
 ìUl1 íUÂ* îU_Q  ñUº òU5î óUÍí	 öUO„ ÷UžÖ øUÛR ûU«· üUÉ© ýU†ó
 €VÑ¢ V*ß ‚Vè 
 ŠV§°
 ‹Vƒ¸ ŒVŸN V$Z ŽVÖ\ VàÈ
 ‘VŒ ’V‡| “VÊÉ  ”V%( •VNƒ —Vn„ ˜V:¨ ™Vî` ›V¤0 œVç¬ Vç† žVù½ ŸVMÅ
  V ¢VöM  £V‰[ ¤Vñˆ ¥VT° ¦VÚ
  ¨VWé ©Víê ªV<Œ «Våm ¬Vd ®Vwò ¯VÅm °VÕ ±VL ²V¨ ³V"‚ ´V)
 µV°c ¶V£Ú ·Vñt ¸VÓW ¹Vš  ºV!ð  »V/[ ¼VV ½VÂ+ ¾V6¼ ¿V]þ ÀVë ÁVåb	 ÂV[~ ÃVSS ÄV§^  ÅV  ÇV  ÈVt ÉV« ÊV­: ËVN} ÌV[ç ÎV-¿ ÏVnr ÐV‹û ÓVZÆ ÔVw ÕV¤^ ÖVòî ×VŠê	 ØVB ÙV§ ÛVoõ ÜVÐÖ ÝV›ò  ÞV
§  ßVH àVd2 áV	B ãV‰( äV `
 åV¢u æVQ çVèÚ
 èVbò
 éVb°
 êV˜
 ëV¡ ìVìó  íV]¬  ïV£ó ðVË ñV„‰ òVÅÄ óVB2 ôVè– õVPN ÷VuC øVp÷ ùV]Œ úV¾R
 ûV$U üVyÄ  ýV^ ÿV,ý €Wàä W)ã ‚W*û ƒWDà „WÙ; …W˜ ‡W«® ˆWL ‰Wá¢ ŠW— ‹WŸ¼
 ŽW©9 W˜{  W®° ‘W¥r	 ’Wº- “W,W	 ”WÌ –Wz’ —WµH	 ˜WÓ€ ™W¨– šWt ›W˜Œ œWpÔ žW6Â ŸWU…  Wæ	 ¡WYÄ ¢W±m £Wÿ ¤W1Í ¥Wy2 ¦Wi §Wå ¨W X  ªWî= «Wã— ¬Ww; ­W4 ®W
Â ¯W–ª °WNå ²WÊ´ ³WÏ ´W7Ñ  µW“ö  ¶WW  ¹WÆ& ºW »W±  ¼W^
	 ½Wã ¾W ›  ÀW§¡ ÁW&ó ÂW˜…  ÃW«Ë  ÄWÂ
 ÆWPC ÇWÛ
 ÈWþ¯ ÊW) ËW»± ÌWvy ÍW³ ÎW$t ÏWÂ ÐW‹… ÒW+× ÓW;÷ ÔWŸg ÕWMÂ ÖW$J ×WîÄ ØWu  ÚW˜œ ÛWÚ  ÜWM½
 ÝWKU ÞW‡ ßW«y âWP ãWé äWE åW9û  æW4 çW
 èW’œ éW/? êWÓð ëW ¾ ìWºµ íW>A îW~( ïW*ô ðW‡¼ ñWØa òWô< óWéD
 ôWª0  õW•  öW”#	 ùWJ úW&| ûWÖ® üWÊ˜ ýW” þW¥Õ ÿW¥k €XWâ X»X ‚XÉ ƒXåo …X¦â †Xâ¾ ‡X2Y ˆXýh ‰XŠ# ŠX‘×
 ‹X± ŒX0Š X~E  ŽXQ	 XJT
 ‘X ˆ ’Xø¯ “X
a ”X±I •X•¿ –Xi
 —XÞn ˜XÌ6
 ™X& šX¨È ›X  Xè	 žX¨!
 ŸX`  Xûæ
 ¡X³ ¢X¯b £X^Š ¤XÅú ¥XdÃ ¦X¬d §X>Æ ªX
W «X×- ¬XkP ­Xâ  ®XüÑ ¯Xñ °X‹ ±Xò ²XqA ³X*þ ´XQ¡ ¶X²= ·XÎ? ¸X'Ã ¹Xtñ  ºX×„ »X
 ¼X•Ü ½X«8  ¾XÁÂ
 ¿XEŸ ÀXÔ» ÂXŸÒ ÃXË‚ ÄXXô ÅX
 ÆX¥ ÇX5â ÈX¢£	 ÉXáŸ ÊXfN
 ËXÓ1 ÌX1‹ ÎX L ÏX!' ÐX=º  ÑXÄÿ ÒX9¦ ÓXà ÔXy ÕX}Í	 ÖXc\ ×X¸	 ØXùM ÛX-¯ ÜXÅˆ ÝX¾Ø àXiš áX=
 âXäN ãXõW	 äX L æX6
 çXó èX_
 éXve êXv[ ìX¹r íX	m îX"é ïX¹ä	 ðX–³ òX%î óXDm	 ôXýî öXOö ÷XKw øX6< ùXª  úX.Ø	 üX*2  ýXôÈ þXBÍ	 €Yu Y¦¹
 ‚YP
 ƒY6$ „Ys‰ †Y„ ‡Y- ˆY	+
 ŠYI ‹Y1‘ ŒY YLk ŽY
ˆ ‘Y<´ ’Y™— “Y c  ”Yü
 •YÁÔ –YÆ6 —Y'N	 ™Y8w šYªa  ›Yj	 œYú Y¹ žYfó ŸY¡o ¡Y’Î ¢YÓw £Y=g ¤Yw
 ¥YýD ¦Yg  §YŸí ©Y…0 ªY ã «Y' ¬Y©å ­YO ®Y«å °Y,ß ±Y§ñ ²YR ³Yl¨ ´YÉ
 µY¼ ·Yo  ¸YÅ: ¹Y”Œ ºYÅ8 »Yð‰ ¼Y¢˜ ¾Yð” ¿Ydj  ÀY3È ÁYI ÂYÚ
 ÃYŸ` ÆY¨Ê ÇY ÈYíú ÉY´c	 ÊY› ËY/U ÍY!Ž ÎYŸL ÏYÇ ÑY0
 ÒYS¤ ÓY÷%  ÕY×g ÖYLW  ×Y€C ØYÉÏ ÙYYÆ ÚY³ ÛYB, ÝY•Š ÞY/O ßYwÁ  âY# ãY:Þ äY˜E æYÅ
 çY´Ã èYî– êY\© ëYx ìY®±	 ïY€  ðY 	 ñY.{
 óY©Ý	 ôYÛÍ õY-% öYsg ÷YÙž ùYÎe  úY¨â ûY<0 üY¿Ú ýYÑÉ …Z²	 †Zòï
 ‡ZÒÇ ˆZv ‰Z¥ ‹ZÂÇ  ŒZ™ Z™¢
 ŽZ`À Z•P ‘Z±­ ’Z! “ZnÙ ”Z€l  •ZÌî —ZJ ˜ZKÐ ™Z šZ7Û ›Z? Z8Ø žZ82 ŸZdó  Zxø ¡ZU­
 £Z`` ¤Z;Ì ¥Zs¼ ¦Z¾Ö  §Z
 ©Zz¿ ªZ½™ «Z … ¬Z«! ­ZH¥ ¯ZW °ZnŸ ±Z% ²ZÝ ³ZÜá µZ{/  ¶Z7œ  ·Zèø ¸Zñê ¹ZWS »Z£ ¼Z'¤	 ½Z€º ¾Z>Q ¿Z€B ÁZŽ	 ÂZ´Ž ÃZ£C ÄZY ÅZÎ ÇZèÓ ÈZ[‘ ÉZžý ÊZ. ËZ‹ ÍZƒ ÎZ…¶ ÏZf² ÐZé’ ÑZí ÓZˆR  ÔZ­f ÕZË
 ÖZ‰Á ×ZûO ÙZDÇ ÚZFa ÛZ¯g ÜZ´á
 ÝZ6‘ ßZh1 àZ‡2	 áZ~f âZ  ãZC	 æZ˜} çZä¹ èZÇz  éZ, êZMZ ëZ_	 ìZ-ê íZ8¥  îZ¯{ ïZÃ ðZoœ ñZ¹  òZb\	 óZÎ™ ôZa¶ õZ- öZ^Ô
 ÷Z, øZðÊ	 ùZýÜ úZ’À
 ûZ3 üZ¿þ	 ýZ¶@ þZ*b
 ÿZ’ €[• [× ‚[P	 ƒ[le „[s
 …[‹
 †[]è ‡[  ˆ[Úv ‰[˜¬ Š[ßL ‹[c4 Œ[p‘  [t7 Ž[¹Ù [U3 [üA ‘[|W ’[êý
 “[B ”[Nq •[Ù ˜[8æ ™[eÐ š[ë ›[j] œ[ÜÜ ž[F6 Ÿ[±~  ["˜ ¡[R  ¢[¶¦ ¤[Tu ¥[¦( ¦[Êò §[ST ¨[] ª[Ô «[n‘ ¬[¿+ ­[
Ô
 ®[é °[»; ±[ð ²[©Š ³[±ç ´[‚õ ¶[ - ·[ö­ ¸[ú ¹[(–
 º[ÄÃ  ¼[=Ë  ½[L  ¾[ É ¿[‰T À[¨R Â[ÿ Ã[¾	 Ä[ûO Å[& Æ[  È[éo É[î0 Ê[± Ë[áÆ	 Ì[ú¾ Î[´ Ï[: Ð[ñ¼
 Ñ[ïˆ Ò[…– Ô[\0 Õ[¡ Ö[Jú ×[g“  Ø[F Ú[[1 Û[ƒv
 Ü[ÿ
 Ý[õ` Þ[ô à[+  á[Á5 â[•’ ã[sI	 ä[ßë
 æ[Ÿ ç[Œ è[d5 é[6
 ê[üË ì[Œ í[-© î[~m ï[àÆ ð[ú¯ ò[ ó[¶…  ô[lø õ[Ý ö[ ù[§ ú[Ä(  û[—â ü[<
 ý[|Ÿ ÿ[¿N €\º \[§ ‚\yo
 ƒ\¿Ë …\€ †\n ‡\£ ˆ\\Ù ‰\ÆT ‹\@Õ Œ\®8 \Rf  Ž\Ys \® ‘\Tî ’\ÃN “\2ù ”\ß³ •\´2 —\( ˜\`K
 ™\Lv š\ ›\hŒ  \&Ö ž\Fp Ÿ\k  \Å ¡\eþ £\ŽS ¤\óœ ¥\y% ¦\ä  §\uY ©\Ÿ ª\¥¤ «\! ¬\Üu ­\Îõ  ¯\p¦ °\“¿ ±\pÆ ²\F×
 ³\A µ\no ¶\” ·\ê† ¸\´Ô ¹\¬ »\µy	 ¼\Å ½\f ¾\ž©
 ¿\ ´ Á\T Â\5  Ã\§l Ä\ Å\[½ Ç\Ê· È\° É\dn Ê\K Ë\èç Í\¬o
 Î\Ÿê Ï\Åo Ð\øa  Ñ\¦ñ
 Ó\ Ô\Ûù Õ\¨3
 Ö\ X ×\{ Ú\aO Û\þ
 Ü\Zó Ý\™
 Þ\ƒ- ß\. à\7Â á\ÉT â\”) ã\Ü ä\m å\S‚ æ\Ü< ç\‚Ü è\jË	 é\Ñ ê\ml	 ë\2¶ ì\¶s í\ï… î\®° ï\ñ ð\ÅÁ ñ\¢ý ò\P; ó\ë ô\¿  õ\‡û ö\7¦ ÷\®$ ø\“
 ù\]|
 ú\„8 û\3 ü\\· ý\ä  þ\@Î ÿ\ê €]å4 ]½A ‚]¼} ƒ]œá  „],J …]™s †]&2 ‡]p  ˆ]Ü¤ ‰]ß  Œ]…, ]‚ù Ž]¬  ]Ñ ]ˆ, ‘]\¾ ’]›è  “]Æ
 ”]qä •])€ –]Ãt —]$4  ˜]œ ™]6= š]¥@ ›]Ác
 œ]ïC ]ü8
 ž]î† Ÿ]-€  ]Œ ¡]“Z ¢]»· £]~t ¤],þ ¥]Œr ¦]Ñ §](Ç ¨]¶•  ©]Tà ª]¿ˆ «]ÇŒ ¬]û ­]^æ ®]GV ¯]Ñ °]y ±]T¸ ²]õ÷ ³]:F ´]í
 µ]ÙŠ ¶]Ó3 ·]|* ¸]ªò ¹]Ö8 º]¿Z »]ˆ ¾]y ¿]%£
 À]^· Á]N} Â]ÿo Ã]ì¿ Ä]2M Å]þ; Æ]hF Ç]Z÷ È]”f É]>½ Ê]Ã Ë]Ó• Ì]œD Í]£k Î]xÇ Ï]» Ð]4 Ñ]dH Ò]A Ó]Ê	  Ô]TŠ Õ]QY Ö]‹¤ ×]7s
 Ø]Ï= Ù]†O Ú]* Û]2É Ü]Çž	 Ý]4é Þ]Æò ß]ÊÕ à]Ä á]¶Û â]¢Ð ã] ä]0è
 å]…Í æ]H° ç]U_ è]æ é]çñ ê]Ì= ë] ì]îe í]i( î]W" ï]d ð];º ñ]/î ò]8—  ó]c@ ô]æG õ]hÙ ö]Iþ ÷]ïT ø][ ù]Ô< ú]Y û]X4  ü]ƒÈ ý]«L þ]yØ  ÿ]bL €^OÕ	 ^C\ ‚^øÄ ƒ^¥  „^¾ù
 …^eJ †^<‰ ‡^H, ˆ^}Â ‰^*|  Š^EÒ ‹^ßG Œ^IO  ^ÎÝ
 Ž^\*	 ^g5
 ^F: ‘^9° ’^CX “^Dº ”^S •^—J –^\  —^™ ˜^’
 ™^l€ š^âó ›^+ œ^ZÚ ^q`   ^‰„ ¡^8 ¢^i £^ & ¤^® ¥^ˆê
 ¦^xò §^c5 ¨^ýa ©^«– ª^ŸE «^€Ú ¬^=g ­^×
 ®^Cí ¯^pÐ °^-m  ±^'‹ ²^Y* ³^|z  ´^•ó µ^«€ ¶^W/ ·^G ¸^ÎQ ¹^/×  º^† »^;÷ ¼^;« ½^æ~ ¾^4• ¿^9p À^ä¯	 Á^öˆ Â^† Ã^®m Ä^
€	 Å^ê´ Æ^äÅ Ç^V¼ È^Ò É^àb Ê^Î° Ë^Œ Ì^r÷
 Í^ÐÄ Î^^ Ï^K§ Ð^ò
 Ñ^R´ Ò^«` Õ^è£ Ö^ë‡	 ×^Ë~	 Ø^îÖ Ù^˜ Ú^¢¸ Û^€	 Ü^”$ Ý^…µ Þ^¥ÿ
 ß^Á à^© á^ì â^5¿ ã^xÀ ä^ìØ
 å^Ì æ^|Å ç^€ç è^‘ª é^*M ê^Òó ë^—î ì^Îì
 í^Bê î^†• ï^üè  ð^^¡  ñ^‚Û ò^‚æ ó^
“ ô^ z
 õ^ôÕ ö^`
 ÷^C
 ø^µu ù^íõ ú^ü‚ û^Òã ü^˜K ý^I þ^Ám ÿ^PQ €_ú _H ‚_¾i ƒ_U¥ „_òJ …_³ †_e ‡_‚ý ˆ_’Þ ‰_×É Š_
< ‹_£ Œ_¿P _¦Ó	 _bß ‘_Ò± ’_Âá “_C1 ”_æž
 •_,: –_q ™_E¦ š_à* ›_*ª œ_SÑ _lL ž_Ñµ Ÿ_=m  _Ð+ ¡_Ë< ¢_.8 £_	4 ¤_Ü@ ¥_q ¦_(»
 §_^Y ¨_cÊ ©_í˜
 ª_S} «_K’  ¬_ 
 ­_]H ®_CÝ ¯_«Þ °_ì… ±_…± ²_68 ³_® ´_;‘  µ_¶ ¶_š§ ·_z‘ ¸_¡¾ ¹_	` º_"5
 »_?‡ ¼_Ni ½_xß ¾_R~ ¿_ð À_¨| Á_È_ Â_ÓŠ Ã_¢ Ä_ Å_OŽ  Æ_O Ç_úÛ
 È_‚	 É_Á
 Ê_» Ë_ÄŽ Ì_OK	 Í_}7 Î_Î Ï_m˜ Ð_†  Ó_3Ú  Ô_< Õ_Bu Ö_Öé
 ×_A Ø_Kã  Ù_Wƒ Ú_äQ â_K…
 ã_8ø ä_‚ å_9÷ æ_j ç_'Æ è_\Z é_lO ê_1¾ í_iŽ î_h ï_± ð_ds ñ_[û ò_*‹ ó_éS ô_¨/ õ_ti ø_«B ù_(g
 ú_©V  û_ ü_t ý_Aö þ_<¹ ÿ_¹ª	 €`Og `}ˆ ‚`Ô' ƒ`© „`þ( …`LÊ †`P† ‡`÷ ˆ`ïý ‰`: Š`Ý‹ ‹`Q( Œ`•’ `k Ž`òC `öV `½ ‘`Ãð ’`ÊÌ “`në ”`‡ •`
ƒ –`š| —`-É  ˜`ÉÂ  ™`€^
 š`”‰
 ›`ÆI œ`â€ `´ ž` Ÿ`úq  `…Á ¡`ñ ¢`€ £`{Ï ¤`ý ¥`)· ¦`æÓ §`£{ ¨`Öå ©`b$ ª`;	 «`2µ ¬`KA ­`  ®`»å ¯`öJ °`qŸ ±`gÕ ²`¼X  ³`ïl
 ´`wA µ`Òs
 ¶`O“ ·`K
 ¸`á— ¹`÷a
 º`â{ »`Ö¡ ¼` #  ½` m ¾`· ¿`Ó À`Úu	 Á`¯Ý Â`~˜ Ã`“Ö
 Ä`÷  Å`b Æ`d“ Ç`	 È`3 É`© Ê`m0 Ë`ÊE Ì`åÜ  Í`_'  Î`¼ Ï`(Î Ð`ê1	 Ñ`¢d	 Ò`; Ó`? Ô`Ìœ Õ`a| Ö`h|  ×`Ú1 Ú`ä–	 Û`pj Ü` Ý`ÖJ Þ`…—
 ß`Àq à`A
 á`2§ â`ñ ã` Ñ ä`ˆÄ	 å`#¦ æ`Íž
 ç`·Þ è`` é`êL ê`ÃJ ë`¥µ ì`# í`¨ î`@2  ï`´ ð`£G ñ`èÐ	 ò`F‰ ó`‚u ô`Ù õ`­j  ö`Î ÷`Ÿè ø`@L
 ù`OÎ ú`ì\ û`n ü`˜Ó ý`cY þ`Ta ÿ`ã  €a… aŠo ‚auí	 ƒa£  „aZê  …aÎ †a‚ ‡aÑ’ ˆaÿd ‰a- Ša½¶ ‹a< Œad aQÖ ŽaPS ao¦ aêÃ ‘a ° ’aÕ
 “aªÝ
 ”a8f •aÅI  –aM8
 —a¶ ˜auç
 ™ahj ša	 ›a»*  œaDZ a¦¼	 žaÙK Ÿabc	  a¼â ¡aÏµ ¢a° £a1
 ¤a~ ¥a
 ¦a §a<å ¨at— ©aD+ ªaˆõ  «aûÊ  ¬az- ­a`Ã ®aT½ ¯a´K °aKn ±aïÈ  ²aã’ ³ae^ ´aÆ3  µa€ ¶a¤`	 ·a»  ¸ab	 ¹aŽQ ¼a…ˆ ½a¤_ ¾a© ¿a86 Àaò Áaæª Âa®ô Ãa]÷
 ÄaX?  Åaºª Æa×' ÇaÜ Èa€g	 ÉaŽ.
 Êac Ëa’ Ìaöi Ía Îaí	 Ïan` Ðak‚ ÑaÃ¤ ÒaÿÃ  Óaƒ5 Ôal
 Õaá¸ ÖaºŠ ×aÔ Øaˆ: ÙaA Úa3ä ÛaYš Üaq¾ ÝaÏ Þa ßa´d àaÖ áa¦¯ âaÜ! ãañ äaž åaõî æa’?
 çaÞ èaM
 éaLN êaÚ( ëa1t ìaI9 ía  îaŠ,
 ïa'J	 ða'*	 ña7 òavx óaóS ôax¤ õah öaUn
 ÷a÷„ øau/ ùa¼ úa˜ ûaÑç  üa7’ ýaŽy þaÔ.  ÿa_­	 €bû' bß ‚bÑ÷ ƒb· „bR  …b÷ú †b­ª ‡be ˆb‚  ‰b'i ŠbG8 ‹b²	 ŒbÜD bVÝ Žb&1 b3  b4C ‘bF ’bÜ· “bD[
 ”bò •bì}
 –b€» —br ˜bœ ™bÒî šbþÌ  ›b÷å žbÉ
 ŸbÊ  bä3 ¡b˜ ¢b¨
 £b?«  ¤bB ¥bæ³ ¦bü3  §b% ¨bÔ·  ©bèé ªb(¸ «bâw ¬bxà ­bé‡ ®b t
 ¯beû °b&( ±bV ²bÊ ³b˜õ ´bg µbR¬ ¶b±™ ·b-2 ¸bÎ³  ¹b™j ºb§( »bç ¼bBN ½bJ€ ¾b#é ¿b/_ Àb91 ÁbÇ–
 Âbi  ÃbRñ ÄbL[ Åbƒb
 Æb¼¯ ÇbEh Èb‘–  Éba« Êb Ó Ëb‹» Ìb²	 ÍbS1 Îb­¡ ÏbÄÜ  ÐbPy ÑbP' Òb-¬ Ób÷] ÔbÆ« Õbá Öb-± ×bµß
 ØbMJ ÙbA%	 Úbs@
 Ûb|‡  Übm? Ýb¦ Þb ßb,û àbª@ áb³n  âbáŸ ãbWÒ äb}‹ åbð æb› çb·\ èb¥N	 éb
ˆ êb‚º  ëb_Y ìb>“ íb’.	 îb¢d ïb„Ê ðb£ ñb.L òbž¸ óbP
 ôb£Ð õb˜¾
 öbÅ ÷bPÅ øbŽ
 ùbˆF úb²6 ûb’\ übF   ýbõ €cÅ cXÒ ‚c5c ƒcuº „cÓÒ …cÊ¡ ˆcÉ  ‰c¨¶ ŠcÄq ’ch! “cg ”c­œ •cñb
 –c±— —cˆ ˜c(Æ ™cYŠ	 šcñ ›cŠà œcÖŽ c‚ žcPE Ÿc~ê  cí
 ¡c%«	 ¢cÝ‹ £c½[ ¤cƒ  ¥cÄ½	 ¦cæ‘ §c	O  ¨c# ©cL\ ªc'} «c-Ò ¬c^ ­cÄ	 ®c"7 ¯cª¬ °c
ð ±cV ²c! ³c±P ´c»!
 µcS‚	 ¶c(ù ·c‘ ¸cIo ¹cJÓ ºc•8 »c³Y ¼c6¸ ½cªÒ ¾cZ  ¿cZ ÀcÞŒ  Ácª@ ÂcŸÑ Ãc2{ ÄcQl Åc¢( Æc»m  Çc:© Èc¼‰ Écˆ Êco Ëc{ Ìc¼0 ÍcW Ðc–$ Ñc[Æ ÒcÆÅ Óc“D	 Ôc
É ÕcdÒ Öcø÷ ×cú‘ Øc¯ñ Ùc³î ÚcEP Ûcº Ücß¯ ÝcJ% Þc	 ßcÖ2 àc–  ácg‡ âc‰d ãcÏ× äc&+ åcuQ æc³D çc›¡ èc! écy‚ êcT™ ëcW² ìcp íc¤¾ îc×b ïc™ ðcú
 óc°Í
 ôc-n õckÅ öcNw ÷cN  øc5;  ùc¢  úc'ñ ûcZ þcž ÿc³¥ €dÉ dtã ‚d„¦
 ƒd¶i „d§ã …d— †dm ‡do< ˆdóÙ  ‰dY ŠdÔ˜ ‹dèg ŒdW³ dNF Žd²¯ dW± dÆ¯ ‘dÁ
 ’d]9 “dJ	 ”dC •dý –d˜› —dû— ˜dš ™d«4 šdJ ›dÝ² œd^9 ŸdöŒ  dð> ¡dG
 ¢dÉƒ £dXœ ¤d ¥d†Ì ¦dDe §dë… ¨dË=
 ©dÍ` ªd' «dË  ¬dR_ ­d~é °dñ  ±dÄÌ ²dC" ³d¾– ´d³j µd-å
 ¶dg— ·do· ¸d”F ¹d
© ºdýç  »d8	 ¼déI	 ½dÙQ  ¾d´$ Ád£H
 Âd,^  Ãdªù Ädn  Åd!ÿ Æd( Çd·ž
 Èd q	 Éd:	 Êd´—  Ëdhý Ìdt˜ Ídm¢	 Îd×Y Ïd÷¶ Ðd¯¢ Ñd½© Òd±M Ód€ Ôdwt ÕdQ' Öd“a ×d» Ødc1	 ÙdÁ< Úd¨  ÛdÅÞ ÜdZ ÝdH, ÞdgÍ ßdü àdr¯ ád›ä âd]; ãd\ äd×M åd-ü ædPƒ çduH èdT1 édG êdKI ëd0Z ìd{ íd’¬ îdJ ïd²­
 ðdd ñd,ž òd ã ódi» ödAy ÷dY ødýa ùd%ê úd ûdøÿ üdœ­ ýd þdšN
 ÿdu¸ €eŸž e^n ‚e©3
 ƒeüÓ „eìè …e½” †ec´ ‡e¤l ˆekÈ ‰ehQ ŠeY² ‹eº
 Œeg
 e"  Žeµ~  eê eb “e"° ”e+Š
 •eó ˜e¹e	 ™eŸÀ šeºÛ ee* že£+ Ÿe"ö §eTý ¨e‰w  ©eÅ’
 ¬eó3 ­eÝ4 ®e ! ¯e´y °eN ±eQ ´eØû
 µe t  ¶e¤ ¹e‘S ºe)Ü »eDG	 ¼e‰±
 ½e‡	 ¾e9j ¿e½¡ Àe£@ Áe/ƒ ÄeZ Åe¥æ Æe5½
 ÎeÚ Ïe a
 ÐeO
 Óe5¶ Ôe[1  Õe¯÷ Öe_‚ ×eHG Øe“\ Ùex Úeè7 ÛeÓ Üe"5 Ýe_2 Þe™ ßeä% àeX  áeb âe\| ãeG äe  åeU æe®´	 çe×1 èez éeë> êeÀç íeÛæ îeÊ  ïesC òe óeµå ôeÈŽ ÷e6 øei ùenc úeÅq ûe× üe` ýeM þe‡a ÿe† €ff f¾¥ ‚f³! ƒfâÈ	 „fL …fÙv †fol  ‡f(p	 ˆf¬ ‰f×ú
 Šf”C ‹fßö ŒfMÎ ffÅ  Žfð%	 fKŒ fjh ‘f9Ä ’f§
 “f ”f« •f1g –fÓb ™f'Ö šfp ›f7Ñ œf˜
 f°
 žf] ŸfäÆ  f?‰ ¡f™W ¢f^õ
 £fbî ¤f	Å ¥fÞG ¦f ® §fT ¨f¬ 	 ©fùù ªf\ «fð{  ¬fïƒ ­fBß ®f2 ¯fT °fš ±fˆ¸	 ²f ³fð= ´f©u µfþ ¶f±2 ·fœy ¸fØ »fW ¼fö³  ½fª ¾f• ¿fŸ{ Àfþg  Áf”j Âf²Ã Ãfij  ÄfÃM Åf§5 ÆfåH Çf]U ÈfUì Éf¢h
 Êf3& Ëf…: ÌfHË Íf«" Îf?ì ÏfùÐ
 ÐfÒ} Ñfªy ÒfÓÓ ÓfT ÔfÍ' Õf y Öf·h ×fÞf
 Øf4t
 Ùfñâ Úf$  Ýfaõ Þfê ßf¾s  àfE áfƒ¼  âfa ãf=÷ äf¡# åfY æfÔÉ çfë“ èfëâ éfÒ¥ êfÅT ëfK  ìf„« ífIÿ îfíI ïf\™ ðfÍ% ñfp³ òfä·  óf½  ôfòa õf öfi' ÷fÛÔ øfïV ùfxŸ úfJÚ ûfñ7 üf9$ ÿfFÉ €gu¿
 gÊy ‚gK% ƒgo) „ge•  …gÂ †g; ‡ggã ˆgŸ ‰g¾Ù ŠgMq ‹g’± ŒgËØ gÎí ŽgÆ¥ g9; gwê ‘géµ ’gbÀ “gØ´ ”g­Ô •gä	 –g& —gmÈ ˜g½£ ™gè œgq' gM¥ žgÕ¦ Ÿg1Ô  gèÃ ¡gÐ ¢gBï £gþ ¤gý‚ ¥gËÆ ¦g4T
 §gŒƒ ¨g ©gÉÄ ªgeº
 «gËi ¬gî ­gµé ®g¥´ ¯g¿þ
 °gš5 ³gâ ´gjo µgÃ{ ¶gõæ ·gÒ  ¸g× »g¾ ¼g.† ½g'K Àg ¶ ÁgÔ0 Âgõu	 Ìg   Íg¾g Îg?x Ïg¸‚ ÐgxV  Ñgg Õg…j ÖgoÕ ×g Ÿ ØgÕ Ùget ÚgxÄ
 ÞgZA	 ßgþ àg4â ágü âgH‚ ãgEë çgkÆ ègèè  ég
á êgo  ëgB5 ìgŠD ðg„. ñgsá ògðt ógŸ; ôgo¡
 õgÎ ög3Û ÷g< øg,¥
 ùg®¢ úgë ûg< ügh ýg?M	 þgòó ÿg5Œ	 €hYô h– ‚h’˜ ƒh¶ „hžA	 …hâO †hK
 ‡hS´
 ˆhê²	 ‰hù ŠhÐ& hºt h«· ‘hC4
 ’hû, “h0 ”hó0 ˜hÃ
 ™h¿U šh¯¯
 ›hÈp œh”,	 hEà žh¨ Ÿh›^
  h‘ª ¤hœ	 ¥h” ¦h” §h\S	 ¨hF° ©h5ô ªh‚ «h6 ¬h[) ­hl_ ®h×U ¯häB ³h£ü ´hþ  µhÒ¼ ¶h.  ·h
î  ¸h;Æ ¹h“Ô ºh¦· »haU ¼h“k ½hÒ ¾hÿ" Âh½} Ãhû$ Äh’= Åhü¨
 ÆhtG Çhwë Èhör Éhl ÊhK¾ ËhX¦ Ìh9 Íh†Ë Ñh A  Òh&Ý ÓhÅ… ×h0  Øhü ÙhbL  Úht‹ Ûhr  Üh*T àh|È
 áh
 âh–@ ãhQ äh/”
 åhLå æh¦
 çhjí èh:† éhÜä  êh| ëh'+ ïhDÂ ðhžì ñh,Ã òh¢§ óh{Q
 ôh/` õh„ öh
Ê ÷hƒå ûh˜_ ühË
 ýhÿ¾ þh£= ÿh’P
 €i  „iY@ …iæß †i=ê ‡iÙB
 ˆi´¶ ‰iÄ’ iä	 Žiõ iòÁ iø¹ ‘i‚5	 ’i?¨	 “i\ó ”iƒ] •i½ ™iÛ
 ši'f ›i. Ÿi½v	  iJS ¡iIµ ¥ij¦ ¦ieé §i:¸ ¨iÇË ©il/ ªiÎÏ «iL ¬i‰Ó ­iüF ®iÍÛ ¯iãz °iJ” ´ig
 µiÌÀ ¶i›(
 ·iÝ ¸i;’ ¹ie± ½i^Ø
 ¾i]Ñ ¿iž Ãiç	 Äi“* Åi~  Æi1 Çiµ¢	 ÈiPL ÌiŠ  Íi÷ Îiüw Òiü Ói–
 Ôi†Ü ÕiÜ Öi1R ×iÂ ØiÔõ Ùi^0
 ÚiS0  ÛiW- Üiá/ Ýi¾Á åißi æiYI çi–» èi³Â	 éiyo
 êiZ ëiÂx ìi~| íi†¢ îiJ9
 ïiy 	 ðiŠ:	 ñi´ òiT¼ óiðô ôiÏ
 õifß öi&O ÷i­v øi7} ùi^ úiô? ûi¨ üiS)	 ýi°ä þi= ÿi—4 €jo¹ j_4 ‚j˜ ƒjBU „j …j    †jÝ² ‡jå ˆj»Š ‰j'Û ŠjÙ– ‹j/E
 ŒjSŽ
 j©Œ ŽjM5 j ¯ jKY
 ‘j=  ’j¢ “j£ ”jÂ¶ —jÎ× ˜jœ ™j&9 šjL] ›jX‚ œjý j¥„ žj Ÿj«p  j
 ¡jQ) ¢jÉ £j!„ ¤jñ8 ¥j;È  ¦j—ï §jÑ~ ¨jò} «j©I ¬jLÿ ­j¶? ®jÅß ¯j|î °j·J ±jã® ²jõ ³jó©	 ´jn, µj`Ÿ ¶jŠ† ·jÏ[ ¸j# ¹jˆ ¼j\³  ½jÅî ¾jÏD ¿jiÿ Àj9Å Áj
 Âjù7 Ãj: Äj°L ÅjùT Æjá‚ Çj2 ÈjõU Éj¶ Êjr\ Ëjd} Ìj™
 ÍjÚç
 Ðjã
 ÑjC?
 Òj—ú ÓjÆï  ÔjuV ÕjLz ÖjÇù  ×j«B Øj­?
 Ùj~Ç ÚjT‡
 Ûj%F Üjˆ Ýj¹U Þj,ƒ ßj„… àjÁV áj¾ âj`\ ãjËÆ äj°V åjû æjÅs çjTŸ
 èj%- éjUÔ	 êjW… ëjz  ìjÍ íj—‚ îjË ïj 	 ðjúš ñjÛ òj¹h
 õjqh öjº¶ ÷jˆq øjAC ùjå> újÀ ûj#Ÿ
 üjì™ ýjãY þj±: ÿj-° €kú» kÚ» ‚k+_
 ƒkW^ „k[Ã …kZ„	 †k2 ‡kÄƒ ˆk¦j ‰kVw Šk–ª ‹k¶ˆ Œke) kú) Žk[¶ kA
 kq ‘kž˜  ’kU\ “k1 ”k€ •k0Õ –k+ —kÙÛ	 ˜k¿U ™k; šk¬w ›kð œká kÚ  žkCÈ ŸkCJ  k~V ¡kŽ´ ¢kF £kÆ¢ ¤ke§ ¥k‹q ¦ké §kE± ¨kÀ0  ©k€e ªkù «k^C ¬k1k  ­kµ ®kø
 ¯kh 	 °k®Ù ±k3Ô	 ²kÝ÷ ³kM  ´kXµ
 ·k¿— ¸kMþ
 ¹k!d	 ºk‚¨ »k® ¼k¬ö
 ½kF« ¾k¶« ¿kJÐ Àk›ƒ Ák¯¡ Âkz Åkv²  Ækp ÇkKË Êk( Ëk1 Ìk¯  Ïkd Ðk­Á  Ñk	• ÒkqÆ Ók…ä	 Ôkå  ×kO Økˆ  Ùk„/ Ükw¿ ÝkÿH  ÞkR” ßk[ª àkÉÛ
 áküü âkßÙ ãkW äkpú çk¬ èk—Y  ékÎ" ìkD_ íkW îkek	 ökÈ^ ÷k,¯ øk ùk÷» úk=ä ûkéÔ ýk?¢ þkc ÿky‚ €l} lA= ƒl…¦ „lIS …lÒå †lIö ‡l·ï	 ‰lMÇ Šl­ ‹lèP  ŒlöÔ lð¯ Žl#u lÆr  ‘l•· ’l°þ “lÒm ”l½‰ –lú´ —l`L ˜lâÏ  ™lw, šl8ƒ ›lÑ œl±¹ žlFÈ	 Ÿl@€  l™¼ ¡lÐÆ ¢l^, £l°E ¤l„€	 ¥lÙ ¦loó ©lïÆ  ªl9ž «l²ã ¬l ­l	â ®l—Z °lUÈ ±lìj ²l~ ³l¨
 ´l;u ¶l·í ·lêœ ¸lµl ¹lºN ºl	 ¼l¸{	 ½l,m ¾lÚ¶ ¿lk( ÀlÃÂ Álã¡ ÃlDÀ Äl}c	 Ål‚ƒ Æl—  Çlá. Él™û ÊlUo  Ëli> Ìlqm	 ÍlC  Îl“ ÏlŠZ Ñlý( Òl³ ÓlÜB Ôlå ÕlÒ. Öl¶‡ ×lôÔ ØlÇž ÙlCò Ül~ ÝlýB ÞlPî
 ßlÔ àl2 ál¦œ ãl‰¦ älÞû
 ålgÞ ælbI
 çlP¹ él-Z êlûH
 ël
 ìl•ˆ  íl’ú ïl¤8 ðl   ñlA òl§U
 ólÎ	 ôlPÅ
 ölé±	 ÷l"o øl‰î ùl{` úl  ülÙ^ ýlîè
 þl™„ ÿlM €m¥ò mÙ
 ‚m+ „mné …mp¿ †mÒÀ
 ‡m³ 
 ˆm0 ‰m>Ê Šmú
 ‹mÎ) Œmrr mU m3W ‘mJ¥
 ’m(Q  “m3n ”mWi —mB4  ˜mAÇ ™m²æ šmBÛ	 ›mÌ° œm˜ ŸmRÉ  mª‡ ¡m	¤
 ¢m
 £m¤ ¤m<4 §m¢¤ ¨m˜è  ©mèº ªmÕ| «m-ç
 ¬môØ ¯m¿› °mqb ±møÂ ²mP ³mal
 ´mÌƒ ·mØ&
 ¸m ÿ ¹mèX ºm8  »mì ¼m¶	 ÄmÇ§ Çmü, ÈmìQ Ém# Êmß  ËmF ÌmÛ ÍmNÛ Îm}Ø Ïm9¶ Ðme ÑmÈ 
 Òmò ÓmAñ Ômñë Õm›0 ÖmÇš  ×më Øm­) Ùmƒ ÚmZ) Ûm-¥ Üm^W Ýmsl Þm– ßm:/ àm# ámÚÏ âm œ ãmF° äm©Û åm[À èm^  émpÒ êmQ> ëmw² ìm@@ ím‹[ îm+¢ ïm!ã ðm° ñmÈp òm× óm1Ä ôm'V õmWh öm? ÷mBá ømâ ùm¾ úmê‰ ûm8® üm¡r ýmyr €ne¦ n ‚n‘ ƒn­ „n2Î …n‰$
 †n¦  ‡nè¹ ˆnËs  ‰n{3 Œn}
 nh
 ŽnÚ	 nêN n ‘n÷ ’nå“ “nIÀ ”n»G •n±­  –nˆ± —nÁ ˜n£ ™nÒÛ œnq* nsn žn£” Ÿn®d
  nkc ¡n/„ ¢nÒ £nÌH
 ¤nà ¥n¼w ¦n  §nÿí ¨n\¼ ©n:M ªnÏ «nX‚ ¬nr ­nÖV ®n¬0 ¯n§Ò  °n: ³nƒº
 ´n¨ µn­ ¶nš ·nÍü ¸n+¤ ¹n‰Ù ºn »n¼Ù ¼n¹Ó ½n‰` ¾nD1 ¿nÚµ
 ÀngÕ	 ÁnEµ Ân5÷ ÃnàK Än&
 Ånµ3 ÆnRi Çn<å  ÈnÛ] ÉnÜ Ên„
 Ín¬o
 ÎnÜs	 ÏnK`  ÐnÚ} ÑnI”  Òn†º
 Ónü
 ÔnÍO Õn	Œ ÖnÐ	 ×n@  Øn¿ª Ùn(Ú  Ún	 Ûn] Ünš´
 ÝnVD Þn| ßnŠI ànn… ánÙY ânè ãn¶ÿ  änÆB ånYË ænD1 çnF	 ënk£
 ìn¢" ínÇ§ în€" ïn0ý
 ðnfÔ ñn½V ònÜr õnz ön@ ÷n‚ ønég ùn%Ì únÒ® ûn#£ ün²µ  ýnùx þn–ö ÿn½È €otú o, ‚o²t ƒoüý „o¥Œ …oÃ  †o£¯ ‰oªã ŠoŠï ‹o9¦ ŒoxI o7— ŽouT ol o¿Î ‘oJQ ’oÏ  “o¼3 ”o0u •o-æ –o?Ó
 —oX› ˜o"Z  ™om´ šoƒ o©”  žo~€ Ÿoh  o™¡ ¡oZY  ¢o
Ñ £oÃ¨ ¤opE ¥oÊÃ ¦oœ3 §oá ¨oø¾ ©oø"
 ªoüÕ «o¥@ ¬oz¥
 ­o( ®o8* ¯oõ °oB	 ±o’# ²o^\ ³o" ´o\ µobo ¶o6£ ·o)” ¸o4ÿ ¹o&² ºoû‰ »oo‚ ¼oFê ½o¡¸ ¾o;’ ¿o4
 Ào#I ÁoÖZ Âoô‹ Ão>è  ÄoÒ; ÅoŠ½ Æo7	 Ço3  Èo ÉoÚÁ ÊoªÎ Ëo÷M Ìoh† Ío> Îo[ ÏoKƒ Ðoµm ÑoÒ Òo–¨ Óo7œ ÔoGm ÕoZ ÖoT ×oM Øoïµ Ùo0 Úo¦ã	 Ûoÿ\ Üoâ“ Ýo§g
 ÞoC¹ ßolo ào‘š áoâ“ éo¤g ìo¼É	 íoëÔ  îo-?
 ïoïã ðo^ ñošô òoÐè óoÎ´  ôo©» õo²	 öoûÙ ÷oZ¹ øo ] ùoÇM úoUë ûox ýo¿T þo~ô ÿo
® €pº¾	 p <  ‚pÏm ƒpæ» „p]F …p5ú
 †py ‡pAÅ  ˆpÌ ‰p}O ŠpÝ/ ‹p£… Œp÷P p¾	 ŽpX p€n ‘pU' ’p\ “påD ”p˜¹ •pb` —p¢O ˜pVý
 ™p5R špj ›pG œp%Ô p€
 žpÆü Ÿphs	  pï ¡p2C ¢pÂÓ ¥p¼ ¦pÇ §p
 ¨pÁ1 ©põF ªp’O «p} ¬pŒ™ ­pÒ¯ ®p1X
 ¯pñ¤ °prŒ ±p3Û ²pÒ ³pÞg ´pg  µpwÊ ¶p&â  ¹p`	 ºpý¿
 »pŽ ¼p‚Ì ½pXƒ  ¾pz5 Âp´_ Ãp¦Z	 Äp4	 ÅpUð  Æp”à  ÇpÖ Èpšé Ép3 Êp¡
 Ëp¤' ÌpIa Íp#Ï Îplê  Ïpn Ðp,†  Óp G Ôpá& Õp³à Öp~ ×p
5 Øp¢	 Ùp%® ÚpMr Ûps˜  Üpþ âpR ãpøú äp!Ï åpâ” æpÉW çp¡} èpÒg épp
 êp+- ëp» ìpèË	 ípìŽ îpã¹ ópí¼ ôp« õp&‚ öp	¤ ÷pœo øp^È ùp}¼
 úp¼Ô ûpÊ üp‹ ýpÈ8 €qÖ£	 qs  ‚qóµ ƒq)_ „q¿ …q1Ÿ
 †q« ‡q` ˆqŠ€ Œq’¡ qx ŽqÒ=	 qhî qù ‘q»	 “qP© ”qs  •qq· –qE  ™qØ( šqƒ[ ›qŠS œq\ q28 žq7ý  qÝ ¡qâs ¢qj| £q)³  ¥q,ƒ ¦qŽ/ §qý”
 ©qE@ ªqÖ «qÏé ®q69 ¯qmU °qÒè ±qLò ²qó3 ³qL­ ´qp› µq˜	 ¶q£ ¹q o	 ºqó™ »qé™ ¾qï™	 ¿q € Àq3h ÃqsÏ  Äq
 Åqv@ Æq‘ Çqöÿ Èq Êq>  ËqÀ Ìqq Íq¿ß Îq·] Ïq ÐqNe Òq£g Óq”ó Ôq[ Õq¸'  Öq’’
 ×qœ  ØqlØ ÚqO ÛqYq ÜqKÁ Ýqq Þqe?
 ßqh ãqNó äqô¾  åqh æqöä çqÕ èqf’ éq` ìqãò	 íq;¤ îq	w ïqÑc ðq\ ñqb òq½
 óqFk ôqÜh õqŠ·	 öqãù ÷q•+ øqp
 ùqT	 úqžk  ûqÄ2 üqŠŠ  ýqôÉ
 þq‘ ÿqý€ €r»Ñ
 rH ‚ráT ƒr©f „r¢Î  ‡rO ˆr¾3 ‰r}þ Šr–‚ ‹rˆø ŒrB? ŽrÌÚ
 ry@
 rò ‘rNµ ’r+`  “r^v ”rˆs	 •r½Í  –rá	  —r\t	 ˜r÷  ™r¢Ö šr©z œrØ rÁÂ žrØÈ Ÿr³\  rmÆ ¡rD ¢riý ¤r3
 ¥rñ§ ¦rêª  §rØy ¨r½& ©rE}  ªr]+ «r7`
 ¬rÒÞ ­r³K
 ®r™Ö ¯r¡¯	 °r(  ±rBt  ²rEg
 ³rS ´r1a µr ¶rÑ¦
 ·rƒN ¸r£	 ¹r‹è
 ºrê= »r— ¼rà# Àrí+ Ár¨[  Âr~
 ÃrM‰ Äruq Ård   ÇrÝb ÈrH  Ér¡û ÊrxÃ ËrÚ¼ Ìr­™  Ír-  Îr6¿ Ïry Ðr*T Ñrã@ Òróm
 Ór© Ör¨+ ×rG Ør†¤ Ùr¶© ÚrJˆ ÛrTÞ  Ýr«· Þr¢M ßrc àrkÒ árô
 ârI) ãržJ är‰ã år© ærò çr÷¾ èrËf ér"] ír" îr;ò ïr½¾ ðrq ñr÷‡ òröS ôr‡^ õr ör˜ ÷r¨ ørð"	 ùrh5 úrý‚ ûrÙl ür¢ ýrpd	 þrGj ÿrÄ˜ €sæŒ „s•© …sXL
 †s` ˆs‰¿ ‰sé Šs·ý ‹sÈ Œs³ú sb° Žs°Ï sÂ4 sp ‘s!w “s’” ”s
ó •sÑä –sz× —s:‹ ˜sð ™s>! šs3z
 ›s…Æ s% žsC÷  ŸsÜó	  s° ¡s:| ¢s´O £s Ø ¤s‡‚
 ¥s={ §s	R ¨sX‡ ©s¬« ªs‡[ «sØ ¬sJ« ­sh¥ ®sáD	 ¯s @ ³s¦I ´sÄº µsA=  ¶sDõ ·s£Ÿ ¸s ¹s®  ºs¡Ü »s¦S ¼síM ½sf
 ¾s2‚ ¿s†þ
 Ásµp Âsš Ãs‘N Äs—h Ås&î  Æs‘ä Çs‹1 Ès ÉsÀ Ês_e Ës¼ ÌsÇ  ÍsÎ Ïsï–  Ðs] Ñs¾H Òs›n	 ÓsÃ ÔsÒ Õs}I Ös®& ×sè Øs+
 Ùs]È  Ús+Ó ÛsTÕ ÝskÌ ÞsG
 ßsNŽ	 àsÁü ásßª âs5Ó ãs­) äs  åsÚ
 çsbA èsk@ és[ß ês&  ësÈv
 ìs”
 ísí^ îsÈ’	 ïs^4 ñs\X òs- ós þ ôsÓ  õs³ ös¢ ÷s;n  øsÊÌ ùs¶‘  ýs* þsôâ ÿsÑ €tEX
 tùY ‚t¾
  ƒt;
 „tÉˆ
 …t(Ã †t9p ‡t‚ 	 ˆtew  ‹t0q Œtr(  t²€ td/ ‘t&ç ’t1_ “t£  ”tqS •t§ –tÂ —t“ ˜tQ²
 ™tJ št‡‹
 ›tÕ{ žtQ Ÿtáò  ts
 £tOº ¤tÀÊ
 ¥th‡ ¦tqé §tÐ  ¨t¼Ë ©tÄÅ ªtèä	 «t›Ý  ¬t´  ­tï ®tu§ ±tnÊ  ²t: ³t< ¶t£f ·t]ÿ ¸tr— ¹t  ºt´[
 »tr– ¼t² ½tÊ	 ¾t@ ¿tŒm Àtí
 Át^' Ât+p
 Ãt‚c Ät	î Åt”l ÆtÇ ÇtjÜ Êt5
 ËtÐÊ Ìt$  ÍtÌ Ît Ït À Ñtª© Òt@ Ót‘D Ôt3ù Õt Å Ötà€ Øti? Ùt  Út( ÛtŸ•  ÜtUó Ýt—­ ßt¤ àtK² átš ât!Ë ãtŠ'
 ät™ æt^& çt´"
 èt¤	
 ét½r
 êt0á ìt~	 ítÝÍ  îtNa  ðtêD ñtN‹ òtÝ€ ótfx ôtá ötòé ÷tŒ øtõ ût`œ üt ýtù× þtÅ£ ÿtiÓ €uÈ_ ‚uì@ ƒuPÆ	 „u(C …u—Å †u6m ‡u…  ‰u6† Šu-› ‹uÒ¾ Œuíß u/Q uÎÕ u9‹ ‘u l
 ’u•u
 “umþ •u‘§
 –uÒ
 —uá ˜uu$  ™u|‹ ›u‚m œuø
 uÓÄ žu

 ŸuôÁ  ¡uaº  ¢uª £u¾
 ¤uþ1 ¥ud‘ ¦uÒB  ©u¸y  ªuä  «u Þ ¬u]| ­u—ì ®uÓâ °u,9 ±uø6 ²uPÔ  ³uÓ ´u.) ¶uá
 ·u1ð ¸uç8	 ¹udf ºuËŒ »uú ½u§” ¾u\ ¿u. Àu~~	 Áuõj ÂuOð Äu±î Åuó Æu\« Çu_? Èu:V Éu×< ËuD+ Ìuñ½ Íud1 ÎuU Ïue Ðuƒ< Òu{ Óu^ Ôu„ Õu'" Öu-… ØuÖ ÙuMr Úu÷Ò
 Ûu$+ Üuâk Ýu¶Þ ßu€µ àu²’
 áuŒ âué~ ãuïJ
 äuÉ  åu
q  æu\s çuév èuZT éuŠF  êu’ƒ
 ëuíø
 ìu…L  íu¹ îu  ïu@Ï ðu;– ñuœy  òu”f óuð^ ôuŸ¬
 õuˆ§  öu ² ÷uïÎ øu­È ùuF úu~¦  ûuÏþ üu!] ÿu°þ
 €vdÕ v;ˆ ‚vp ƒv¾< „vÄÁ …v¶ †v¢< ‡v1.  ˆv´i ‰vT Švè ‹vdl Œv› v ;	 ŽvÀ vV v%Ä ‘vB• ’vz “v!´ ”v2	 •v•/ –vs- —vòw ˜vP ™v‹º šv@¶ ›v$¥ œvø‚ vDe  žv·  Ÿv§= ¢vM  £vnÚ ¤v	 ¥v¯‡ ¦v §v|s  ¨vÔ	 ©v)ë  ªv» «vï
 ¬vÃN ­v[	 ®vì ¯vê© °vÄÈ ±v®Ì ²vÅ> ³v¦é ´vÒÔ µv% ¶v6 ·v t ¸vÔO ¹vÏ ºv·ª  »våè ¼vT ½võù ¾vZ  ¿vŒ7 Àvo ÁvU Âv)æ  ÅvÙ
  Æv×  Çvgº Èv,  Évž0 Êv¯È  Ëvq¯ Ìvu3
 ÍvÑP Ïvz_ ÐvÞ– Ñv Òve› ÓvÑ Õvi‚ Öv® ×v!
 ØvX¹
 Ùv2ö  Úv:'	 Üvô Ýv&O Þvky	 ßv8	 àvù  âvm
 ãvðÈ ävì[ åvÑ ævæ çvû évu´
 êvÂ ëv(Ï ìv3R ív$« îv.S òvÞÒ óvy= ôvà^  õv
 övÙ9 ÷vm øv{
 ùvÕŒ úv¼" ûvò
 üvˆŒ ýv$ þv¨¿  ÿvD±  €wÄ“  w+ ‚w}Û ƒw|@ †wXô
 ‡wÅE ˆw ‰wOé Šw5( ‹wzl Œw‘  w  Žw‹} w¹x w€ƒ ‘wç× ’wKç “w:Ÿ ”w+ä  •w;Œ  –wÝâ  —w­e ˜w…ˆ ™w®B šwÍ^ ›wù? œwŠ	 wã\ žwE& ŸwG”  wŽ ¡wJ¥ ¢w¸~ £w­Ü ¦w§i  §wÐ6 ¨wh ©w‚£ ªw*Ü «wš} ¯wO–
 °w°± ±wCŒ ²wf; ³w]|  ´wÞ  µwÏÕ ¶w'µ ·w¶f ¸wþº ¹w»Ð ºw£œ »wÚ ¼ws ½wÿK ¾wˆé ¿wã% Àw7§  Ãwü× Äwz¶ Åw		 Æw$—
 Çw½² Èw[ Éw½Þ ÊwÔº Ëwý Îw«m ÏwÞæ ÐwW^  Ñwâ9
 Òw‹= ÓwÆÉ Ôws& Õw×P ÖwÊ ×w"; Øwnn Ùw&ò Úwç Ûw³C ÜwCE Ýwã ÞwÁ³	 ßwæH àwT±  áw2 âwÙH ãw!Ó äwŠ3 åw¾ æwù¯ çw| èwÊÂ éwÂ êwÌ8 ëwšá
 ìwà¤ íwrv îwá/ ïw
 ðwÑ
 ñw§ òwV ówæð ôwà¼ õw	î  öwœÐ ÷w]t øwßX ùwO’ úwüF ûwòË üw& ýwúä €xþ¹ x@D	 ‚x)‡	 ƒxŠÜ „x£¶
 …xr1 ‰x}& Šx
M  ‹x  Œx›~ x¥j Žx“( xŽŒ xÊ ‘x=A ’x4S “x}Æ
 ”x¤‹
 •xÉ2 –x¦ —x« ˜x‘D ™x¸3 šxÞ¹ ›x÷q œx@
 xã$ žx¾q Ÿx$
  xùÊ ¡xH  ¢xu4 £xC ¤xB ¥xn ¦x@Ô ©x÷
 ªxûu «xÝp ¬xR- ­xÇç ®x¬ ¯x 6
 °xþ ±x¼[	 ²x†« ³x5 ´xy µx£Ö
 ¶x— ·xâÕ	 ¸xõÊ
 ¹x¸Û ºx% »xI¿ ¼xJ÷ ½x}ü
 ¾x	ò ¿xZù	 Àx  Áx
 Âx„> ÃxÊ Äxcu  Åx~ Æxh5  Çxà  Èxö Éxá Êx\È Ëxµn  Ìx‘— Íx Îx Ïxý£ ÐxäŸ Ñxé  Òx¹ Õx*Q Öx¥ ×xi¹ Ùxp¼ Úxu2 ÛxÂ Üxþº Ýxr\ ÞxÙ½ ßxn¾	 àx©ª áxf  âx×ƒ ãxx« äx   åx`Ë æxÄo çx©5 êx9! ëxud
 ìx £ íx˜" îxLÎ  ïxN. ðx}  ñx\Ì òxT¥ óxFË ôxÎ	 õxå	 öxa
 ÷xQw øxš ùx% úxqD ûx1œ üx—p ýx¢ã
 þx^	 ÿxAx €yïF y±^ ‚yêÃ ƒyŽš „y*U …yìô  †y/ã ‡yõ
 ˆyA& ‰yæ¿
 Šy[û ‹y 6 ŒyÃ” y‰2
 Žy§g y¶‹ yT¦  ‘yýQ ’y6w “yŒ¾	 ”y5  •yæë –yÎr
 ™yŸV šybú ›y–å œyaL yÆ< žy¿V Ÿy¬$  y}œ ¡yR– ¢y.i  £y„š ¤yðà
 ¥ygÚ ¦yJ{
 §yQX  ¨yQ› ©yøç ªyÖ «y²M ¬y…è ­y/ ®y×U ¯y11
 °yÁW
 ±yï} ²y¿
  ³y‡V ´y.ÿ µy{Ù ¶yÙ7 ·y¥q ¸y®“ ¹y
ä ºyí  »yAþ  ¼yÎ4 Ày-ì ÁySs ÂyÏ<
 Ãy› Äy¿' Åy]Ø ÆyÍú ÇyM Èyf Éyúå	 Êy¢r ËyÓw ÌyËš ÍyÀÍ ÎyF Ïy¾ ÐyIê	 Ñyó§ ÕyMÊ Öy¹}  ×yTõ Øy]÷ Ùyæ	 Úy5  Ûy¢Å Üy>É Ýy¿N  Þyö( ßyQþ àyì
 áyà¶ âyO ãyóò äy,; åyùŒ æyq éy1ý êyÛ0 ëyÎi îyµß ïyù  ðyµ¤ ñy?) òyT óyKM ôy½Ý õyRç öy1u  ùyiq úy% ûy É üyÎ ýy þy¯i ÿyØ§	 €z!É z à ‚zY  ƒzÿb „zc} …zÎý †zË ‡zõ ˆzL ‰z M	 Šz“ ‹zVU Œzå z) Žz z• zèÄ
 ‘z–Q ’zœS “zQ' ”z¿	 •zr –zZ˜ —zn ˜zµ‡  ™z¿l
 šz
! ›zkë œz\ï zŽÈ žz  ŸzÉ¡	  zŽ ¡zò" ¢z¹ç £z>( ¤zO7 ¥zYW ©zí ªz 
 «zyD ¯zCç °z9« ±z^Ý
 ²zW' ³zµ´
 ´ziu µzž´  ¶zoÈ ·z¤
 ¸zP ¹zn  ºzä‡
 »zÄ® ¼zKç	 ½zn ¾zYÈ ¿z-€ Àz9Á ÁzF Âz8 Ãz§F
 Äz“ Åz Æz8r	 Çzò Èz   Éz«Þ ÊzÝW ËzÓy
 Ìzc  Ízîû  ÎzËX
 Ïzmá ÐzGU Ñzöè Òz¼© Óz5
 Ôzu¸ ÕzZ7	 Öz• ×zq Øzj Ùz]Œ ÚzM Ûz;â Üzêé  Ýz×
 Þzak ßz`ý  àz“· áziF âzc= ãz
ÿ äz_x åz9„ æzÅ” çzÂ èz¥e ézî
 êzv ëz( ìz%R ízPw îz¨>	 ïzè| ðz–´ ñz<« òzËZ óz®² ôz`  õzÖ özˆ ùz&Ô úz®ñ ûz‘÷ ýzîo þz\ø	 ÿz`M €{?ï {û ‚{Ü ƒ{‘¹ „{«
 …{úÙ †{F2 ‡{µ!	 ˆ{Óp ‰{p Š{ø| ‹{xÿ Ž{ª~ {<N {:v ‘{‹8 ’{© “{l± ”{,=
 •{"
  –{Õ} —{ŠÉ ˜{.6 ™{­Ù š{6­
 ›{”5 œ{ƒ
 {xÈ ž{ðœ
 Ÿ{’‘  {µ
 ¡{¡ ¢{/ £{ê½ ¤{Õx ¥{úr ¦{rC
 §{	 ¨{S$  ©{ó ª{¸„ «{ × ¬{ù~ ­{w ®{Ï› ¯{Î® °{Óé ±{ å ²{•Ù ³{Ëž
 ´{Ì µ{Š2 ¶{N} ·{nÌ ¸{ö‡ ¹{ˆx º{£± ½{x9 ¾{A ¿{€ À{7µ
 Á{ª Â{ò“ Ã{|é Ä{) Å{D¡ Æ{»¨ Ç{8Î È{Ðs É{ì5 Ê{Új Ë{NÎ Ì{* Í{ä Î{ÿ Ï{Ž¯
 Ð{Ô]  Ñ{ò Ò{¹Ô Ó{yŠ Ô{¬z Õ{ˆŒ Ö{»W ×{ßæ Ø{Rš Ù{™¦  Ú{³	 Û{bÛ	 Ü{¿Z Ý{Ñ
 á{Ø> â{ Ó ã{ÇD
 æ{ï¢	 ç{</ è{}ë é{( ê{À[ ë{´Q ì{¼ä í{¤®
 î{©5
 ï{†õ ð{u° ñ{7l
 ò{Â¶ ó{Ñ˜  ô{â?  õ{ŠÒ ö{Z  ÷{æÂ ø{ - ù{\6	 ú{›h û{2< ü{y ý{•™ þ{#  ÿ{ãä €|´l |&b ‚|Ma ƒ|0ù „|Ã¼ …|â@ †|_¬ ‡|àp ˆ|5 ‰|5   Š|m  ‹|% Œ|µX |§w Ž|ŒÇ  |d ’|)  “|8¿ ”|Þø •|Ý7 –| —|6. ™|kŸ š|®Ü ›|{
 œ|®z |Ü½  ž|ä Ÿ|ê  |ñX  ¡|›  ¢|íÛ £|j ¤|ƒ
 ¥|¤  ¦|§¦ §|ÕÖ ¨|æ ©|×« ª|9Ì «|º÷ ¬|¸ ­|œ ®| 2 ¯|£ °|,B ±|¸i ²|—	 ³|"  ´|2°	 µ|ÉÚ ¶|öÎ ·|MD ¸|¼ ¹|ìˆ ½|âð ¾|þU
 ¿|iH À|Ð  Á|ùZ Â|D7 Ã|;Z Ä|	Ö
 Å|¢Œ
 Æ|Ýš Ç|§Å È|Gu É|oÞ Ê|íÿ Ë|ä‘
 Ì|:è Í|U™ Î|" Ï|¹æ Ð|´" Ñ|Ïü  Ò|¥G Ó|§Ã
 Ô|® Õ|¡- Ö|©Í
 ×|1­ Ø|²è Ù|
Ý Ú|V Ý|°T  Þ|£Ô ß|, à|ÜC á|]
 â|P¼ å|­  æ|¼ ç|'Õ è|¶þ é|ß) ê|ó¬ ë|•­ ì|=6 í|¶Z î|â
 ï|g ð|…³ ñ|¤L ò|)/ ó|C ô|Ó õ|< ö|«ž ù|©Œ ú|¬  û|<L ü|Xð ý|® þ|©0 ÿ|‹W	 €}±x }ÁF  „}·Ï
 …}×f †}F
 ‡}Õ ˆ}8¾ ‰}b Š}‚ ‹}£ü Œ}wû }ð Ž}© } 9 }²= ‘}àž	 ’}  “}I] ”}…Ž •}m' –}Ï~  —}L¿ ˜}¸z ™}Ãµ š}¸ž ›}¢Ý œ}ÉF }%‡ ž}†a Ÿ}ê  } ¡}7, ¢}èp  £}Èe ¤}A  ¥}<z ¦}µÕ §}¡  ¨}(! ©}	 ª} «}¬ ¬}Ýk  ­}	q ®}  ¯}+
 °} K ±}70  ²}Ø† ³}´	 ¶}õÅ ·};Ó ¸}$ º}õ† »}¢é	 ¼}
 ½}›" ¾}¤š ¿}õE Ã}Êþ
 Ä}  Å}º Æ}· Ç}Z È}i; É}^T Ê}Žù Ë}, Ì} F Í} Î}«Ú Ï}Š Ð}†Ö Ñ}Jv Ò}!ÿ
 Ó}/½ Ô}#Ÿ	 Õ}±Ü Ö}R  ×}.Ï Ø}ÍÑ Ù}¹
 Ú}AT	 Û}! Ü}s Ý}èï	 Þ}N© ß}%L à}6‚  ã}u ä}[Y å}} æ}Û
 ç}¸5 è}   é}[Z ê}Á ë}éF ì}]h í}³Ñ î}ºp ï}ÿÌ ð}Ã  ñ}ÄÞ	 ò}Áè ó}×q ô}¶Q õ}žÊ	 ö}xŸ ÷}]Ô ø}{C  ù}T; ú}J° û}0 ü}y( ý}A þ}¿Ÿ ÿ}¬E €~g«  ~Îí ‚~öË ƒ~EÊ „~YÄ …~|ž †~³Ç ‡~¦	 ˆ~D ‰~üp Š~ýö ‹~eô Œ~€ ~èc ~+› ‘~J½ “~èû ”~èa •~vŠ –~œæ —~× ˜~z­ ™~‡N š~{Ø
 ›~b" œ~t{ ~)c ž~Ð” Ÿ~e¯  ~‹c ¡~"ô
 ¤~A  ¥~Ti ¦~]«
 §~å	 ¨~…D  ©~„ ª~g¹ «~*& ¬~Ýh	 ­~× ®~q ¯~Ql °~ÑŸ ±~g& ²~è‹ ³~„ô ´~² µ~â ¶~’m ·~÷{ ¸~áZ	 ¹~7à º~Õƒ
 »~¶
 ¼~ŸÙ	 ½~ú©  ¾~` ¿~„ À~­° Á~6Î Â~¯Z Ã~f]  Ä~G- Å~3Ý  Æ~2 Ç~¸½ È~˜ù É~2a Ê~¤ Ë~V¯ Ì~Î‹	 Í~V	 Î~´¿ Ï~Öó Ð~¿O Ó~bH Ô~Ð‚ Õ~Ñ Ö~ôÍ
 ×~ÁF Ø~CŸ Ù~
  Ú~5X Û~à Ü~¬ Ý~@ð Þ~,Ÿ ß~â2 à~²E  á~è â~Jv ã~êþ ä~O° å~Aâ æ~ó ç~¹? è~¼Õ é~¯D ê~O  ë~¬Õ
 ì~+ í~3 î~½¨
 ï~»( ð~Sº	 ñ~|t ò~tÄ ó~9® ô~
 õ~´” ö~¯ï ú~Ð: û~³« ü~z…  ý~G
 þ~ ÿ~0 €%Ó ™ ‚ûÃ ƒÄ „a’
 …œ¦ †U! ‡j ˆö"  ‰f ŠÄ¶ ‹£æ ŒcÜ  ™¨ Ž|k §
 
 ‘‰Û ’þ`
 “Û ”oî •B‰ –D
 —ý6 ™¨Ç š‹~ ›”  ¤' ¥ a ¦ðõ §# ¨)® ©×Ò ª³ «°Æ ¬bÅ ¯jI °Ü³ ±V ²‹Å ³Ëþ ´*  µÒu ¶E÷ ·2  ¸Ø
 ¹w
 º¬ »éÍ ¼ª ½­F Å=' Æ›Œ  ÇG| Èµ¤ É€  Ê	¢ Ëù ÌÞ†  Í~½ Î.¥ Ïêþ
 ÐÎê  Ñ´+	 Ò%d Ó®i Ô¥÷ ÕëI  Öé ×í Ø[
 ÙÓ Ú[ Û´K Ü®£ Ý— Þk ß
ö àÍ\ áÚÄ â®Ì ã©Ö ä` å¨ü
 æ
U çL¦ èM é} êšc ëy´ ì
 íC
 ðùS ñ„y òòf ó]· ô	¨ õuZ öÉ~
 ÷;“ ø¡V  ùKÈ úH  ûw	 ü¢L ýOT þ›µ ÿ¯j  €€Ñ´ €—  ‚€Óß ƒ€•ù	 „€·¨ …€•• †€¬
 ‡€Ëµ ˆ€þ ‰€©Ô Š€‰  ‹€Zh Œ€¡¹
 €Ü(	 Ž€[ë €8Æ €®f  ‘€ô“ ’€0í
 “€×^ ”€Å •€Lƒ –€(T —€†¹ ˜€Ü
 ™€¶
 œ€A	
 €ƒ6 ž€/% Ÿ€
f  €’™ ¡€åŠ ¢€Ð  £€s  ¤€ÿ¼ ¥€ÛA  ¦€‰Œ §€út
 ¨€·Ó ©€Ž ª€ù «€ø§ ¬€‰û ­€¸Ú ®€˜ ¯€,ü °€Õ” ±€•Ü ²€Ï ³€f` ´€ôæ µ€ö’ ¶€4“
 ·€5  ¸€:„ ¹€Q» º€| »€i ¼€š’
 ½€Ñk
 ¾€žä ¿€9 À€, Á€‹Œ Â€PÏ Ã€Mý Ä€…S Å€4ø Æ€:B Ç€LP È€¹ É€| Ê€þæ Ë€òê Ì€‰Û Í€]R Î€õÀ Ï€ç
 Ð€;; Ñ€Œ1  Ò€v Ó€VË Ô€9õ
 Õ€Uó
 Ö€®® ×€³×  Ø€êa Ù€/g Ú€ïI
 Û€_ Ü€6¦ Ý€G¾ Þ€e; ß€¾  â€'¿  ã€³ ä€ôÞ å€†q	 æ€Ó ç€/0  è€*®  é€bI ê€A7 ë€Yª ì€ñY  í€.” î€Šè ï€á ð€g  ñ€Žñ
 ò€?] ó€òÐ ô€P² õ€ø< ö€¿g
 ÷€	 ø€Û ù€l ú€¡	 û€¯… ü€AÓ ý€© þ€âB  ÿ€ÙN €óÜ
 Æ0 ‚q` ƒÖ- „Ž°  …q †ÚJ
 ‡“- ˆ 4 ‰ ò Š•[ ‹ŠÒ Œ0o ºç Žd ›Ð  ‘ž	 ’E “v¶ ”9³ •¥° –É  —Ÿí š!¬ ›ée  œr² jA ž3
 Ÿ/	 ¢Ål £À‰ ¤~Ñ  §“~ ¨É›  ©% 
 ªf)  «l ¬ü ­ê ®8+  ¯ÝÝ °ŽU  ±%g ²r7 ³½+
 ´AK µ@™  ¶”Ð ·@
  ¸}¬ ¹¹< ºAl »
‹ ¼ùu  ½!	 ¾ÿî
 ¿œL ÀŸÛ
 ÁG ÂÄl Ã³© Ä: ÅÓ Æ‹B Ç1 ÈØ Éýá Ê Ëy° Ì¤V Í. Î0 Ï‡i Ð$ˆ ÑZÖ ÒFq ÓÈÖ  ÔDW ÕÖP Ö·ï ×îí Øz”  Ù@Û ÚF
 Û:m Ü‚î Ý\ Þô­ ß’Õ	 à)H áon â7³ ãGÕ äÜ¿  åGÛ æ¸× çÎË è
 éEÐ êÞë íÊu îÔ ï‡" ð6w ñ¾ òy5 ó­ ô| õ" öÌ“ ÷—ê øEú  ù)‚ ú¢ û üŽw  ý¸[ þgP ÿÊ‘
 €‚žä ‚W^ ‚‚ ƒ‚#  „‚Ç’ …‚ú †‚ù6 ‡‚‡ ˆ‚Æø ‰‚€9 Š‚¥Û ‹‚x% Œ‚à† ‚Ö† Ž‚Êq ‚BJ  ‚þr ‘‚ô˜	 ’‚'Ý “‚8 ”‚ãÿ •‚’7 –‚’i —‚:Ž ˜‚q=  ™‚Îq š‚»
 ›‚Î œ‚úÕ ‚p ž‚¾á Ÿ‚ ²  ‚kï ¡‚èM ¢‚{ £‚³U ¤‚8H
 ¥‚³l  ¦‚ §‚¤³ ¨‚\C ©‚Wc ª‚ú «‚hõ ¬‚Oý ­‚ƒ_ ®‚™¢ ¯‚Už	 °‚É{ ³‚n4 ´‚Žd µ‚1Å
 ¸‚¹: ¹‚]þ º‚Øg ½‚ä&  ¾‚öþ ¿‚6Z À‚—à Á‚Ý¿ Â‚ÔI Å‚º Æ‚
 Ç‚8] È‚Fï É‚- Ê‚n Ë‚nš Ì‚HY Í‚†h Î‚¦J Ï‚z$ Ð‚1ù	 Ñ‚;n Ò‚¹ü Ó‚ Ô‚oÆ
 Õ‚fs
 Ö‚‰p ×‚wh
 Ø‚¦ Ù‚G'
 Ú‚y` Û‚U= Ü‚ã Ý‚«V Þ‚®a ß‚ù à‚‰~ á‚ÏÆ â‚Þ  ã‚—x ä‚ƒƒ å‚æ§ æ‚š2
 ç‚÷i è‚g é‚|K ê‚$  ë‚
Ò ì‚˜¡  í‚¶„ ð‚É”  ñ‚¥; ò‚ùÊ ó‚¾/ ô‚Iž õ‚{) ö‚“,
 ÷‚Ì| ø‚@ ù‚o ú‚”“  û‚ç×
 ü‚Z‚
 ý‚xÌ þ‚?f ÿ‚Ï“ €ƒ^  ƒ‘U	 ‚ƒ)M ƒƒ„À „ƒ(0
 …ƒŽ† †ƒ‡© ‡ƒÌé ˆƒ! ‰ƒûR	 ŠƒÎ ‹ƒv Žƒ‰º ƒ) ƒOn “ƒ4v ”ƒ&o  •ƒ€^ –ƒÒO —ƒmË ˜ƒ­ ™ƒ«” šƒjÜ ›ƒ¿. œƒÛ£  ƒŸ  žƒéÌ Ÿƒ\  ƒ‡ ¡ƒâß ¢ƒ@š £ƒŒ• ¤ƒŽç ¥ƒjž ¦ƒý‚ §ƒ’/ ªƒƒ «ƒœž ¬ƒ„º ­ƒõ  ®ƒòé ¯ƒ£. °ƒ¿ ±ƒ…> ²ƒv1
 ³ƒí¿ ´ƒÇ µƒ±ª ¶ƒ'ê	 ·ƒÓú ¸ƒor ¹ƒêò ºƒîJ »ƒÆ= ¼ƒÉ» ½ƒðÛ ¾ƒ³; ¿ƒò Àƒ¯ Áƒ¸' Âƒƒ
 Ãƒ}` Äƒwˆ ÅƒÏ` Æƒ|ä
 Çƒ= Èƒ‘> Éƒ)“ Êƒå Ëƒ`W Ìƒ} Íƒ) Îƒ9F	 Ïƒ?  ÐƒS& Ñƒ€; Òƒ<} Óƒ¶Î
 Ôƒ9F Õƒ²µ
 Öƒun ×ƒ6û Øƒ[@ Ùƒa Úƒs Ûƒ{T  Üƒ™ Ýƒ9	 Þƒâ ßƒÿÿ  àƒ°¢ áƒÌ™ âƒ	ú ãƒ–Ë äƒ åƒ¶^ æƒ£¥ çƒ\Ô èƒ¦Ê éƒIe êƒþA ëƒ	 ìƒÈˆ  íƒÑ5 îƒ·w  ïƒñš  òƒ‹Ð óƒa  ôƒ9 õƒí® öƒ¨r ÷ƒá øƒW' ùƒ…¾ úƒWH ûƒ‡® þƒ ¢ ÿƒìÜ €„8ö „Þ! ‚„¿ ƒ„˜¢ „„z6  …„Êz †„ û ‡„® Š„þK ‹„?“  Œ„P „k¼ Ž„'— „1É	 ’„²7 “„\z ”„Ýæ —„_ ˜„ø¥ ™„Ï œ„±	 „ø– ž„o½ ¡„ù€ ¢„Ô~ £„“— ¦„¡
 §„âl  ¨„! «„í© ¬„ãE	 ­„y² °„
¡ ±„©P ²„F' µ„„v  ¶„ÓO
 ·„ë¸ º„åà »„ïB ¼„ˆÞ ¿„ | À„j& Á„q© Ä„#š Å„
ä Æ„qe É„W
 Ê„î8 Ë„dR Î„Á  Ï„+	 Ð„ Ó„^# Ô„ÜQ Õ„ºý Ø„K£ Ù„ú Ú„rÐ Ý„¿ý Þ„ù ß„wž â„µƒ ã„<€	 ä„I¨ ç„«ß è„Ök é„>O
 ì„t í„Ú î„•+ ñ„Î ò„^ú ó„Þ- ö„g ÷„&D ø„B  û„v ü„•	 ý„4} €…ç …õñ ‚…'´  ……»[ †…³õ ‡…Å7 Š…>î
 ‹…5Ç Œ…õù …:} …Ï®	 ‘…ØÐ ”…î •…Ÿò –…4â ™…§p š…Íƒ ›…Ž	 ž…EÈ Ÿ…?N  … q £…
C	 ¤…H ¥…àŒ
 ¨…¬D	 ©…ëŽ ª…ëÔ ­…—· ®…§U ¯…Kº
 ²…· ³…Þµ ´…HI
 ¼…—Q ½…Ü/ ¾…+ ¿…¼ À…H Á…p  Â…‰Ö  Ã…#ð Ä…4© Å…™Y Æ…Æá
 Ç…¢U
 È…. É…ïV Ê…*â Ë…)’ Ì…4¹ Í…„¤
 Î…C½ Ï…]@ Ð…E  Ñ…÷ä Ò…jJ Ó…µ Ô…î6 Õ…8å Ö…lT ×…x¿ Ø…
\  Ù…4ü Ú…ý–	 Û…]{ Ü…œÏ Ý…¾0
 Þ…¨ ß…i à…VÏ á…îE  â…p³ ã…°s ä…âZ å…­a æ…µú ç…lñ è…’x ë…o[ ì…¹´ í…|° î… ‰ ï…m
 ð…õ ñ….° ò…Õ ó…£ã ô…H± õ…äû ö…WÅ ÷…Æf  ø…‡* ù…~ì  ú…2? û…  ü…2ï ý…Ž5
 þ…~I  ÿ…HÆ ‚†ø ƒ†·{
 „†ñ}	 …†êš ††Õ¤
 ‡†©] ˆ†Kf ‰†ÙV	 Š† Í ‹†ù» Œ†¡Š †!ç Ž†ãÔ †Yà †ÒŽ ‘†~&
 ’†V= “†»’ ”†i •†üš –†%Í —†Ï ˜†ÈÊ  ™†$š  š†D* ›†]Ñ œ†»¨ † ž†²Ð Ÿ† ¢†i… £†åL ¤†` ¥†cš ¦†Y §†h] ¨†DË ©†	o ª†< «†)Á ¬†
 ­†Mâ °†;3 ±†2‚ ²†h:	 ³†m  ´†D‚ µ†j*  ¶†¥A ·†e¯ ¸†Y. ¹†r  º†În
 »† ¼†¸? ½† ¾†” ¿†Á˜ À†åÝ Á†å™ Ä†¦s Å†ØÆ Æ†\• Ç†ƒq È† É†¼ø Ê†ºT Ë†¡ Ì†/Y Í†§Š Î†ãô Ï†¾  Ð†íá Ñ†R Ò†'° Ó†g³ Ô†y¯ Õ†Ÿc
 Ø†B Ù†ö Ú†¸  Û†Š Ü†Ÿ³  Ý†[
 à†V  á†äÑ â†.¿ ã†  ä†Ä
 å†òþ	 æ†¾„ ç†Ë è†ëx ë†Ý| ì†–Æ í†HP î†Õ ï†[÷	 ð†ƒ. ó†»g  ô†µ¼ õ†
æ ö†Åß ÷†ô ø†òú û†@§ ü†2m ý†‚
 €‡™´ ‡|ø  ‚‡6è Š‡h	 ‡Åt Ž‡?j ‡[: ‡6 ‘‡óÐ “‡™X ”‡ •‡Œž
 –‡h —‡c š‡û© ›‡&;	 œ‡u© ‡2©  ž‡<¹  ‡O= ¡‡Þ ¢‡®ò £‡4• ¤‡Œ ¦‡*–  §‡)° ¨‡IH ©‡Gp ª‡@¥ «‡h+ ­‡£‡	 ®‡4  ¯‡8- °‡c† ±‡Çt ²‡eÍ ´‡ßÎ µ‡^¹ ¶‡•† ·‡¶ ¸‡¡
 º‡ç »‡ýˆ
 ¼‡
÷ ½‡y,  ¾‡]½  ¿‡  À‡þ Á‡1 Â‡f2 Ã‡ü Ä‡zi Å‡/T Æ‡èŸ
 Ç‡´ È‡è Ê‡ÙÐ Ë‡œ Ì‡oã Í‡ŽÎ Î‡Ô» Ï‡øª Ð‡Ò’ Ñ‡÷  Ò‡ªÔ Ô‡àN Õ‡\© Ö‡Ñ— Ø‡kÎ	 Ù‡Çj Ú‡Ø
 Ý‡Ÿ² à‡Ë/ á‡vð â‡{  ã‡ƒ¿ ä‡P« å‡²W ç‡(7 è‡)Á  é‡ž ê‡–4 ë‡¼9 ì‡s_ í‡ î‡Å/ ï‡Ÿ ð‡rÐ ñ‡U( ò‡Ó”
 ô‡*C õ‡îw  ö‡_ ÷‡h ø‡Ùö ù‡ž
 ú‡§ û‡ò ü‡Å8 þ‡³¢ ÿ‡û& €ˆ‚ˆ ‚ˆ×  ƒˆ' „ˆ’ …ˆi †ˆ›Y ‰ˆÏ^
 Šˆÿ®	 ‹ˆ
Þ Œˆ ˆ Žˆ'ü ˆa ˆ«h ‘ˆ°g ’ˆÓ{ “ˆSû •ˆŠS –ˆ¡ —ˆ ˜ˆÐ ™ˆ4¯ šˆ¡© ›ˆg
 œˆÖ ˆ]D  žˆi¿  ˆw§
 ¡ˆ€› ¢ˆ3 £ˆÑ‡ ¤ˆx	 ¥ˆï ¦ˆ
k	 §ˆ~S ¨ˆ@¬ «ˆë ®ˆIÊ ¯ˆ)B  °ˆ%G ±ˆöÒ  ²ˆ= ³ˆ‡Ø	 ´ˆŒç µˆù¬ ·ˆžU ¸ˆÈ ¹ˆ ºˆ“_ »ˆ—œ ½ˆ‹e ¾ˆÀv ¿ˆA? Àˆ ÁˆG7 ÂˆíP  Ãˆu Åˆ\Ö  Æˆ7’ ÇˆÉ
 Êˆä  ËˆÐœ ÌˆæÃ	 Íˆ’ä  Îˆ˜o Ïˆ5™ ÐˆDû ÑˆFw Òˆ¦í ÓˆU¸ Ôˆ

 Õˆ0¤ Öˆ_g ×ˆê
 Øˆrm ÙˆœÈ Úˆ2Ð Ûˆ’ Üˆ4W Ýˆî  ÞˆÓ
 áˆÞ@ âˆM ãˆ(  äˆÑ| åˆó;
 æˆŠ¡ çˆ: èˆ® éˆmv êˆ| ëˆÆd
 ìˆ„ï íˆÑ  îˆäR ïˆàs  ðˆÛô ñˆ´‚ òˆ|¸ óˆ½i ôˆYe õˆÞ@  ÷ˆ9ê øˆk ùˆ,³ úˆõ4 ûˆ­9 üˆã ÿˆšÿ €‰	 ‰€~ ‚‰zx ƒ‰½ú „‰Žw …‰Ú> †‰
X ‡‰»×	 ˆ‰áe ‰‰Ço
 Š‰Y ‹‰xà Œ‰¶ø
 ‰¬4 Ž‰5 ‰ k ‰ù* ‘‰` ’‰½Ÿ “‰ž¦ –‰k —‰ëx ˜‰Æ‡
 ›‰C œ‰P
 ‰ú Ÿ‰¡!  ‰yò ¡‰Î ¢‰Ð1  £‰F! ¥‰Ã– ¦‰ì† §‰ÜB ¨‰Ug ©‰ÁÓ  ª‰ «‰Q  ¬‰üÆ ­‰¶u	 ®‰T ¯‰t  °‰=3 ³‰º— ´‰!œ µ‰Ù ¶‰o? ·‰Eõ ¸‰îû	 º‰gÄ »‰¢H ¼‰¥
 ½‰v ¾‰âÐ ¿‰ì” Á‰¨¤ Â‰~Å Ã‰¨š Ä‰’ Å‰³ Æ‰1Û È‰¹Ç É‰âü Ê‰îl Ë‰~K  Ì‰_Û
 Í‰Ð± Ï‰“
 Ð‰z"  Ñ‰š Ò‰Üž Ó‰›F Ô‰²! Ö‰¥ ×‰a Ø‰¼ Ù‰?-	 Ú‰ø  Û‰Ø Ý‰¹g  Þ‰ƒè ß‰Ö˜ à‰tz á‰ù= â‰t 
 ä‰W
 å‰C‘ æ‰X ç‰ùR è‰ƒø é‰nß
 ñ‰ v ò‰H‹  ó‰Íœ
 ô‰žA õ‰‰¶ ö‰&å ÷‰ŒÓ  ø‰ú¾ ù‰ÜÙ
 ú‰ß û‰ ü‰6Ÿ ý‰Õß þ‰Jé Š˜º ‚ŠE‡ ƒŠ\Ï „Š*± …Š$ †ŠÔX  ˆŠ¢‚ ‰Šç: ŠŠš™ ‹Šüâ ŒŠ9  ŽŠ1 Š¤! Š€M ‘Š‘” ’ŠÀd
 “ŠN¹ ”Š<¹ •ŠP	 –ŠŒ¼ —ŠÀJ ˜Š«K ™Š1C  šŠÕE ›Š. œŠ>ê  Š  žŠuû
 ¡Š¡W ¢Š
 £Š:~ ¦Š³”
 §Š/W
 ¨Š¢_ ©Š¦ ªŠ]	 «Š2 ¬Šæ  ­ŠFˆ ®ŠÛ 	 °Šú ±Š’G ²ŠæÝ ³Š9ˆ  ´Šˆ ¶ŠÈ= ·ŠË*
 ¸Š¾V ¹ŠØ ºŠ V »Š¼¹	 ¼Š(y ½ŠƒÈ ¾ŠO² ¿Š…° ÀŠ~H ÁŠÃ	 ÂŠ8¸ ÃŠ€Û ÄŠðÝ ÅŠi7 ÆŠNÉ ÇŠ{ ÈŠµ3 ÉŠGÌ ÊŠ5S ÍŠã³ ÎŠj ÏŠœR ÒŠßè ÓŠþÆ ÔŠ:0	 ×Š  ØŠÍ= ÙŠí ÜŠÑT  ÝŠ„­ ÞŠ³ áŠuq âŠÖ5 ãŠƒ‚
 æŠü´ çŠçs èŠù« ëŠPç ìŠÃÇ íŠ¶ø ðŠý ñŠb. òŠWü õŠ«›
 öŠ½ ÷Š W øŠÍ£ ùŠÑb úŠíX ûŠ0( üŠ†Ø  ýŠo! þŠ%A  ÿŠLø ‹W	 ‚‹"· ƒ‹“¥ „‹?ì  …‹Dô
 †‹¡« ‡‹Ýö ‰‹AÙ  Š‹”™ ‹‹R« Œ‹Ðé ‹Y  Ž‹ßí ‹ª‰ ‹· ‘‹
" ’‹[$
 “‹ ”‹ì •‹’Ã –‹$˜ —‹%
 ˜‹ ™‹ÞG š‹¾ ‹Ú ž‹µ8
 Ÿ‹š² ¢‹a¬ £‹, ¤‹sÆ ¥‹v' ¦‹oà §‹Ðe ¨‹ü  ©‹Ji  ª‹&Ò	 «‹º® ¬‹°? ­‹UN  ®‹Ô2 ¯‹Y"
 °‹²! ±‹ßÕ ²‹' ³‹»9 ´‹ÄT µ‹æ¤ ¶‹H6
 ·‹—! ¸‹` ¹‹  º‹ƒ8 »‹÷Ð ¼‹ê† ½‹ÂÒ ¾‹¬ ¿‹ßç
 À‹
 Á‹Q Â‹	º Ã‹i> Ä‹; Å‹› Æ‹Áï Ç‹€ø È‹@	 É‹¥R	 Ê‹+ Ë‹ôS
 Ì‹«Á
 Í‹tª Î‹¥  Ï‹+Ý Ð‹¤² Ñ‹”Ù Ò‹ŽÝ Ó‹å  Ô‹Aý Õ‹h8 Ö‹EÙ ×‹3½ Ø‹^ Ù‹b¡ Ú‹u
 Û‹8õ Ü‹v  Ý‹·Æ Þ‹F:  ß‹s¤ à‹ò×  á‹j| â‹wB ã‹
 ä‹õ™ å‹±} æ‹±+ ç‹R è‹Oý é‹µö ê‹Öù ë‹“° ì‹Z© í‹îB î‹*ª ï‹oe ð‹Kà ñ‹·  ò‹$©	 ó‹´ ô‹ô÷
 õ‹›±  ö‹	¬ ÷‹E ø‹dÓ  û‹v\ ü‹Åz ý‹ƒ# þ‹Ño ÿ‹ºß  €Œ« ŒGB ‚Œ˜Q	 ƒŒ=§ „Œ	 …ŒË¥ †Œî ‡ŒäØ  ˆŒi€ ‰Œƒë ŠŒxC ‹Œ_} ŒŒ¥D Œ&œ ŽŒ Œwo Œ¸ø  ‘Œçq ’Œæ	 “ŒLB
 ”ŒäU
 •ŒIl –Œ_[
 —Œ¡  ˜Œå´ ™ŒÜ+ šŒG ›Œ„  œŒÐÇ Œ)ò  žŒ	É ŸŒà\  Œ§Á ¡ŒÎ ¢Œû £ŒìX ¤ŒÇ ¥ŒÐ ¦ŒÐ §Œ÷v ¨Œ¤“  ©Œé ªŒ‡
 «ŒÈ` ¬ŒWÀ	 ­ŒÚž ®Œºk ¯ŒÞ# °Œ…
 ±Œ
â
 ²Œ¿ ³Œÿ ´ŒŠ˜ µŒaø ¶Œ ¹Œ ( ºŒ¸ì »Œù ¼ŒŸ‰ ½Œ ¾ŒßŸ ¿ŒàI ÀŒó ÁŒQZ  ÂŒ„¥ ÃŒ} ÄŒ¦F ÅŒéø  ÆŒH^ ÇŒ ¤ ÈŒ¤4 ÉŒZ
 ÊŒO ËŒwÙ ÌŒ- ÍŒúÝ ÎŒ½¬ ÏŒ¯  ÐŒ2— ÑŒmà ÒŒ<H ÓŒqš ÔŒÇ. ÕŒ1P ÖŒï  ×Œ¡U ØŒ#2  ÙŒÛ³ ÚŒtO ÛŒ¨× ÜŒ¥…  ÞŒë ßŒxµ àŒ«Z áŒÙ× âŒã. ãŒ6#
 åŒìŽ æŒã× çŒØW
 èŒý# éŒdï êŒQù ìŒÉŸ íŒéø îŒ§ ïŒº ðŒj® ñŒ òŒËK óŒ|ã ôŒ¤M  õŒÑy	 öŒý³ ÷Œ2ë  øŒ` ùŒE
 úŒß ûŒY‹ üŒ8 ýŒ‰Ò
 þŒÌ° ÿŒò+	 €Ý,
 ƒ± „
Ö  …ÁH ˆnG ‰ŽÓ ŠL¢  × ŽU„ :` Ú» ‘•¿ ’—E “ø[  ”uÄ •  ˜8© ™mò šr‹ 8  +¤ ¨© ©»1 ªÿÔ «Õ°  ¬ ¾ ­¯` ±»  ²C   ³2 ´”Ó  µà ¶o" ·¹ä ¹5 ºßH  »S ¼[Ž ½ÿ` ¾üx	 ¿h} À  Á Âh
 Äˆo Å 5 Æ¦® Ç—´ È.@ ÉüÄ  ÊÈ  Ëb ÌŠŒ Í6Y  Î½> Ï¨  Ðïá Ñ ÒY„ Ô7 Õ2Ü	 ÖÛä Þc	 ßžl  à»g áy 	 âë´ ãWá ä*! åoN æ‚ñ çs­ è÷› é× êˆ° ëd6 ì
¬ íO îÚ@	 ï ðîD ñö òQË ólQ ôrR õ—[ ö[ö ÷y øI ùÉ8 úüÁ
 û¹ þñ ÿï €Ž3³ Ž>¥ ‚Žlò ƒŽø?
 †ŽÁ½ ‡Žq¥	 ˆŽLR
 ‰ŽÍ¿
 ŠŽè ‹Ž ŒŽ(ú ŽúŒ
 Ž¹ Žøë ‘ŽMe ’ŽŽ	 “Ž9c ”Žû¼ •Žíû —ŽíM
 ˜ŽðÛ ™Ž» šŽHþ ›ŽBÿ
 žŽéU ŸŽ  Ž«“ ¡ŽÆ8 ¢Ž3 ¤Ž€R
 ¥Žå ¦Že} §ŽÃ ¨Žì ©Ž;¤
 «Ž¶­ ¬Ž; ­Ž8Š ®Ž‰  ¯Ž?ô °ŽD“	 ±ŽÍÑ ²Žb ´Ž½ø µŽ/ˆ ¶Žqã ¸ŽtÐ ¹Ž‡· ºŽ¥A  »Ž5ý  ¼Ž½w ½Ž:˜ ÀŽŽ ÁŽ ÂŽR® ÃŽ†C ÄŽÒO ÅŽ)n ÆŽJ ÈŽËB  ÉŽïw ÊŽ ¤ ËŽì< ÌŽ‡i ÍŽm£ ÎŽÅâ  ÐŽUß
 ÑŽCy ÒŽd° ÔŽ¡Á ÕŽå6 ÖŽtü ×ŽU€ ØŽI ÚŽX¯ ÛŽõ
 ÜŽ¯ ÝŽ|D ÞŽ( ßŽ‚3 áŽìŽ âŽ£G
 ãŽlÇ äŽÏ; åŽ= æŽ³ çŽ†n èŽšá éŽé êŽ¤É	 ëŽL· ìŽƒG
 íŽÛn îŽùu ïŽ‰ ñŽƒ´ òŽõ, óŽ\_
 ôŽ/
 õŽZ{ öŽ=Ý
 ÷Žtu øŽ­4 ùŽ‚Ð
 ûŽ™z üŽü_ ýŽÁl €¥ö	 M‰ ‚éØ ƒ•˜ „Ò€ …ü †íÊ ‡ ˆg« ‰®È Š! ‹o” ŒUU ñ Ží¥ ˜³ "B ‘—í ’Âl “EÙ ”¼r •´Á –   —´j ˜§ ™2° šÎó ›,­ œœ ¦Õ  ž_ Ÿ¶|  å' £U: ¤’ ¥¡c ¦Z„ §ó[ ¨ºÚ ©âO ª¬d «ð‡ ¬(ž ­Ü# ®…Û ¯T °™F ±Ìà ²Çª ³ËM ´ÖÝ µúå ¶3 ·Aé ¸· ¹å
 º	F
 »9ì ¼~ ½Nÿ ¾­ä ¿g8 Àn• Ár‡ Â‹
 Ãý£ Ä ‰ ÅÔo Æ[ý
 Ç±¯ ÈÒˆ Éü˜ Ê}
 Ëèy ÌŠ› ÍÀÞ
 Î4 Ï~[ Ð9 ÑtT Ò9h ÓrZ Ô¶ ×†¬ Ø—š ÙØ Ú6› Ûâ‘  Üá{ ÝX? ÞkÙ ß%  àÉƒ áT8 âÚ¤ ãžò äFü å"à æs] çˆ èJ¾	 éÆÈ
 ê_(  ëgç ì[Ê
 íŸº î]« ïSf ðûö ñÒ ô°
 õ›Ð öÆ} ùuƒ ú®&  û=D  þro ÿ#* €Ç ƒ·
 „¨ …Ê³ ˆ¶` ‰F  Š8_ u ŽE_	 ¥| ’!  “B! ”¡Ñ •AL	 –P — ” ˜rT ™pé š»… ›.Ò œ
F ²Ã žYÑ Ÿ´:  ! ¡Ò<	 ¢pA £…¯ ¤:C ¥vÞ ¦ˆh §~ƒ ¨¾ã ©M ªûì «rû ¬–£ ­‘Ï ®&Ü ¯À  °4š  ±©Ç ²´ ³* ´Â µ ð ¶ ‹ · ¸%? ¹º ºÒX » ¼p ½áÇ ¾µ| ¿zõ Èx  ÉŠZ
 Ê¤® ËPr  Ì§… ÍW Î­Ü
 ÏX Ð	 Ñf¬ Ò	 Ó~ Ô2Ç Õ Ölñ ×³ Ø¡’ Ùko Ú‡W Û"Ö ÜªÍ ÝãÆ Þ›p ß0  à[Ã ávc â£A ã…½  ä3 å¿q æf8 çr è‰Ð éê  êùN ë%} ì‚˜ íæ î! ï»u
 ðµ ñK?
 òài ó8© ôyÀ õ‘ ö³« ÷LK øCü ù³è úYû	 û¤k üÍ© ý¾™ þÆ  ÿ´ €‘‡+ ‘Ý ‚‘u ƒ‘Í „‘3¨ ‡‘€µ ˆ‘¢æ ‰‘‹ï
 Š‘›ö ‹‘ö. Œ‘Ò‚ ‘í›
 Ž‘Šî ‘#v
 ‘Oh ‘‘õ ’‘¾Ù “‘ø ”‘Úã
 •‘Né –‘«" —‘½â š‘zE ›‘L
 œ‘oÛ ‘Fò ž‘GÁ Ÿ‘°ž   ‘N» ¡‘„¢	 ¢‘8€ £‘oo	 ¤‘U« ¥‘ä» ¦‘%V §‘Aƒ  ¨‘´ ©‘±/  ª‘‘, «‘Œ¨ ¬‘ÔÎ ­‘H
 ®‘>  ¯‘Éÿ  °‘û© ±‘Õ— ²‘Ã7 ³‘®Ñ ´‘’x  ·‘´L ¸‘v; ¹‘ ž º‘ê »‘qU ¼‘€
 ½‘£e ¾‘Ñ ¿‘&ÿ  À‘ž@ Á‘‰ Â‘" Å‘Óu  Æ‘ë€  Ç‘÷
 Ê‘ Ë‘G{ Ì‘¯h Í‘¿Y
 Î‘I\ Ï‘ t  Ð‘» Ñ‘þ¤ Ò‘Þf Ó‘*D Ô‘àn Õ‘¶ Ö‘< ×‘Òš Ø‘Ão	 Ù‘=Z  Ú‘Þ, Û‘êë	 Ü‘¼ö	 Ý‘"‹ Þ‘1² ß‘+Ü à‘}þ á‘@Ä â‘»n	 ã‘xý ä‘–V å‘Lö æ‘é¯ ç‘N¾ è‘ô é‘Õ  ê‘LF
 ë‘"¿ ì‘Æ˜ í‘ú®
 î‘CÏ ï‘Av	 ð‘-T ñ‘ ò‘ÓÂ ó‘Þ† ô‘ZÈ õ‘3® ö‘Ç'
 ÷‘œý ø‘’m ù‘9Ý ú‘óŸ û‘ÔÉ
 ü‘³ ý‘ðn þ‘
u ÿ‘7E €’5E ’„( ‚’·b ƒ’´? „’©â …’>ù †’ÆÍ	 ‡’Aß ˆ’Ž ‹’6D Œ’ô ’& ’:p ‘’ið ’’/k •’kg –’É —’È@ š’J ›’ÑG œ’fx Ÿ’?  ’‹6  ¡’G° ¤’g¶
 ¥’& ¦’gÙ ©’!Å ª’üÑ «’ƒŠ ´’y/ µ’ Ô ¶’7’ ·’K ¸’ © ¹’# º’³’ »’^:
 ¼’Ý ½’‡§  ¾’	ù ¿’ À’0ƒ Á’‰  Â’l¥ Ã’Ea  Ä’ñm Å’È Æ’=‰ Ç’³t
 È’h	 É’O Ê’Q™  Ë’(È Ì’4s Í’
 Î’Cê Ð’Ð 	 Ñ’Dú Ò’HÈ
 Ô’Åô Õ’ß-
 Ö’…î ×’×µ Ø’H Ù’Xa Ú’Á Û’¬ Ü’_ß Ý’™ì
 Þ’ˆq ß’³„ à’Á= á’€â	 â’CO ã’Ïx ä’ ‡ å’~	 è’Ïb
 é’C ê’”¯ ë’å ì’Êï í’1Õ î’à ï’”` ð’t4 ñ’Àõ
 ò’ã ó’8g ÷’6 ø’´è ù’_, ú’°J û’(» ü’”È
 ý’ë þ’T\  ÿ’­u €“@ “Sà †“0| ‡“^
 ˆ“á“ ‰“¯ù Š“ñ ‹“·; Œ“uj “Á±  Ž“9î  “g “àO  ”“ãp •“s
 –“. —“
Ê ˜“ú
 ™“ÛS š“—‰ ›“ÿç œ“øH “¨¤ ž“GÆ £“*œ ¤“ìm  ¥“|Ž ¦“¤? §“ß‡ ¨“	 ©“÷\ ª“"Ó
 «“ B ¬“´‰ ­“.7 °“<Æ ±“ 
 ²“vÉ	 ³“^&	 ´“î  µ“{Q ¶“5Ã ·“ív ¸“¶E ¹“}1 º“Ý, »“Vš ¿“¡3 À“æœ Á“”	 Â“¬ç Ã“Gü Ä“"^ Å“Ï Æ“²± Ç“ø È“ß$  É“°† Í“  Î“ÕÛ  Ï“¶= Ð“4 Ñ“Ã€ Ò“¶ Ó“œø Ô“›H Õ“ßK Ö“ § ×“ß
 Û“8n
 Ü“ë Ý“N´ Þ“b ß“—w à“ô¬ á“,
 â“Øs ã“ù× ä“>B  å“Âb ê“> ë“‘ ì“=( í“h¯
 î“". ï“üy ð“6 ñ“²R ò“÷§	 ó“»! ô“?¿ ÷“S ø“8½	 ù“#/ ú“” û“èP ü“·6 ý“ÖÀ þ“" ÿ“yÝ	 €”É¤ ”$ë	 ‚”ˆ ‡”ñR ˆ”¸Ñ ‰”µG Š”q’ ‹”‰‡ Œ”;´ ”  Ž”µ4 ”y ”|» ‘”Vã –”ÆY —”Á€ ˜”Ÿv ™”åÑ š”h
 ›”²7 œ”y“ ”á” ž”dï Ÿ”•
  ”Ä1	 ¥”6À  ¦”b« §”-	 ¨”´n ©”–Ý ª”Þ	 «”s ¬”¹¼ ­”·G ®”À
 ¯”’´ ´”ïÜ µ”l8 ¶”cÉ ·”ß†	 ¸”¡` ¹”iÒ º”9# »”S÷ ¼”Ù<
 ½”‡s ¾”˜+ Á”êS Â”8k Ã”ú Ä”è£ Å”Y& Æ”A
 Ç”Þ) È”)
 É”# Ê”—ô Ë”â¶  Ì”…	 Ð”+² Ñ”&G Ò”c¨ Ó”J´	 Ô”mó Õ”
>
 Ö”ˆ| ×”1˜ Ø”ÜÍ Ù”  Ú”¥D Þ”ÖÉ
 ß”îÏ à”<è á”­4 â”"d
 ã”r´ ä”{L å”€ æ”NJ ç”öý è”¶  ì”€Ö í”ºP î”¦œ
 ï”t ð”‚9 ñ”WÁ ò”;  ó”` ô”v õ”2ô ö”4 ú”¦Þ	 û”àœ  ü”þX  ý”Y¬ þ”ˆË ÿ”Nt €•-¼ • ‚•1º ƒ•ó  „•ãÙ  ‡•Ùò ˆ•G! ‰•å  Š•ÈG ‹•á¥ Œ•@k •ÕQ
 Ž•áB •sW •I ‘•² ’•ÕA “•Œ
 ”•X= ••5ž –•óõ —•ñ: ˜•¨þ  ™•Ì- š•‡d
 ›• œ•{o •Æ@ ž•ý  Ÿ•ñB  •nö	 ¡•T® ¢•†  £•^Ó
 ¤•Õí ¥•îj ¦•K: §•Äs
 ª•¬ «•õÊ ¬•d¦ ­•ÿ ®•A:  ¯•ð
 °•¬` ±•Ê¯  ²•…b ³•a ´•x^ µ•
² ¸•—
 ¹•K¼ º•#“
 »•¤S  ¼•)O ½•ì¡ À••ñ Á•t” Â•êK Ã•,÷ Ä•O9  Å•-> Ç•Êþ  È•²Z É•æ Ì•ë  Í•vP Î•3“ Ñ•‘@	 Ò•¢b Ó•†™ Ô•Ò! Õ•¾õ Ö•©X
 Ù•²M Ú•3 Û•ZÆ Ü•=6 Ý•–š  Þ•8£ ß•¸U à•ê â•|× ã•MH ä•	 è•-Ø é•äË ê•§Ê í•[ î•Sˆ ï•Xì ð•Bo ñ•õ‰ ò•{B õ•u ö•R€ ÷•×¦
 ø•Â ù•ÏŸ  ú• ý•) þ•æ ÿ•~Æ €–+ö –õ‚ ‚–äû …–Kr †–Î
 ‡–N ˆ–mÄ ‰–Rá  Š–ó` –z Ž–úî –õ' –#ü	 ‘–p­ ’–ŠÃ •–- ––g  —–!Þ
 ˜–«© ™–5¬ š–
 –Î
 ž–{j Ÿ–²  –ò» ¡–[? ¢–øÒ
 ¦–Ú¨  §–õù ¨–	  «–R ¬–àÜ
 ­–™ƒ ®–ñ ¯–zm °–°¨ ³–¶À ´–ìT µ–A] ¸–x“	 ¹–î~ º–—Ž ½–Åã ¾–›ã
 ¿–÷V  À–çó
 Á–Ûx Â–\	 Å–÷ Æ–Ë Ç–·g	 Ï–Q³ Ò–˜4 Ó–_( Ô–iè Õ–)ì Ö–ïm	 ×–!ì Ø–¹Ï Ù–X¡ Ú–uï  Û–r` Ü–” Ý–µV Þ–*\ ß–¯ç
 à–„H â–
¨ ã–Š ä–Ã] å–²Ú æ–!: è–¢Í é–u‰ ê–ë ì–Ü í–X§ î–š= ï–ˆm ð–I– ò–V] ó–u2 ô–@ø ÷–=3  ø–Næ ù–·  ú–+9 û–»b ü–Ë ý–ª‚ þ–¹É ÿ–u‘ —„. ‚—b• ƒ—÷  „—úš …—û] †—hâ ˆ—¥u
 ‰—ªh Š—[Ý	 ‹—jY Œ— Ê —U” Ž—	 —êF —£L  ‘—ƒ§ ’—B  “—Þ ”—ËÑ •——š	 –—8 ——³ö ˜—à	 ™—§Þ š—Vn ›—b, œ—rZ  —F¡
 ž—. Ÿ—R  —ìX ¡—" ¢—ø! £—ø ¤—ý. ¥—Wû
 §—îe ¨—+• ©—Ü
 ª—” «—î ¬—‘³ ­—á) °—. ±—…™	 ²—Â_ ³—YK ´—u
 µ—¶v  ¶—J« ¸—<ú ¹—Ê/	 º—ên
 »—n4 ¼—¤R  ½—–t ¾—÷•  ¿—˜t Á——  Â—h* Ã—P   Å—n8  Æ—½ Ç—’J È—s É—× Ê— , Ë—Úã Í—n! Î—¯Ú Ï—s Ð—¶ý Ñ—ˆJ Ó—Âè Ô—Ï3  Õ—Ø Ö—$´ ×—£^ Ø—íº Û—o¨  Ü—¬E Ý—®k Þ—$— ß—I à— $ á—Ç€ â—:š ã—ä ä—‚t å—i’
 æ—Ò	 ç—Z  è—‰U é—îƒ ê—»
 ë—L ì—ðÊ í—´Á î—Kz ï—ù ð—cÞ ñ—¡ ò—§” ó—|y ô—fö õ—#§ ö—› ÷—¥Ù ø—¦
 ù—^A ú—¸Ì û—È ü—óV ý—‹R þ—¤	 ÿ—™v €˜íÌ ˜G… ‚˜- ƒ˜¨Ø „˜T …˜ê¤  †˜ßó ‡˜ÔJ Š˜ü™ ‹˜<™ Œ˜^Ê ˜Ür Ž˜Y ˜Šç	 ˜S7 ‘˜Ð  ’˜ø “˜½ ”˜³œ  •˜ÁR	 –˜#$ —˜³  ˜˜ƒ‡ ™˜&j š˜µ­ ›˜.°
 œ˜® ˜\è ž˜† Ÿ˜Ç#   ˜_k ¡˜€’ ¢˜×Š £˜uÅ ¤˜/Ð ¥˜ÌÚ ¦˜8
 §˜ó~ ¨˜FÑ ©˜1
 ª˜dÓ «˜¢  ¬˜×C  ­˜m~ ®˜i ¯˜GÊ	 °˜T÷
 ±˜´Ï ²˜©>  ³˜g ´˜öõ µ˜m
  ¶˜ž
 ·˜øN ¸˜›À ¹˜fý ¼˜¬ ½˜¯( ¾˜$æ ¿˜[y À˜ Á˜Þâ Â˜4V Ã˜Ð\  Ä˜Ðy Å˜7`	 Æ˜s	 Ç˜ 
 È˜Ý¡ É˜q¸ Ê˜†m Ë˜w Ì˜jò Í˜
Ë Î˜:£ Ï˜†™ Ð˜Üñ Ñ˜¡ú Ò˜; Ó˜Â²
 Ô˜ªô Õ˜ µ Ö˜,(  Ú˜®6 Û˜¾ Ü˜¡o	 Ý˜O  Þ˜RË à˜qÈ á˜Ôú â˜ýF ã˜G3 ä˜¶¿	 å˜qÖ ç˜í¨
 è˜0¼
 é˜Ÿ  ê˜¤{ ë˜nª ì˜ä= í˜‡‘ ï˜@ ð˜+Y ñ˜ˆõ ó˜0‡ ô˜\¤	 õ˜¿- ö˜3* ÷˜È ù˜üÏ ú˜´4  û˜-
 ü˜·æ  ý˜é þ˜ÈÍ €™*c ™à¸  ‚™. ƒ™	¤ „™,È …™šk †™à  ˆ™ÅÇ  ‰™Þ¢ Š™c+ Ž™ò”	 ™Yw ™N ‘™þ— ’™8  ”™ø
 •™FB –™è) —™h.
 ˜™j° ™™‰D š™R›  œ™±î ™, ž™08  Ÿ™3è  ™}_  ¢™¤ £™	 ¤™µ ¥™6J ¦™S  §™ÛJ ¨™È… «™dâ ¬™¡ˆ ­™L¬	 ®™…? ¯™ß ±™ŒI ²™\§ ³™I~ ´™¬ µ™ÇÓ  ¶™J³  ¸™w ¹™ÝÑ
 º™GÝ  »™íÞ
 ¼™i  ½™Of ¾™G 	 À™®–  Á™èñ Â™þ" Ä™?ð	 Å™ Æ™¥g Ç™Ez È™Éh Ê™P Ë™·ó Ì™Ev Í™Ê; Î™ï Ï™íº
 Ñ™ß Ò™Ó“ Ó™’e Ô™Å›
 Õ™c Ö™rÂ ×™¯# Ù™8á  Ú™â­ Û™²  ß™+æ à™Ã á™4 â™¢— ã™B å™M= æ™òâ ç™-n è™Ú é™œ  ê™Û: ë™Ü· í™ùl î™NT ï™][ ð™;y
 ñ™øi ó™ ô™òÎ õ™•é ö™Ê ÷™Ô7 ø™hf ù™&ó
 ü™ ý™ñ þ™ü  ÿ™…ø €šsK  šÕ ‚šéD
 ƒš×
 „šPr …š¬ †šŸa  ‡š=2 ˆšñ… ‰š‘ ŠšýG ‹šÉá ŒšD
 š£ö  ŽšÀÿ šÊ š%i ‘šP ’š‚à “šŠd ”š•d •š,ö –š… —š&º  ˜šÛ« ™š
S ššž¸ ›š@­ œšõ> šEª žš( Ÿš“  šG´ ¡šðw
 ¢šqV £š?Á ¤šF2 ¥šdó  ¦š“« §š€ ¨šH  ©š„ ªšú  «š®õ  ¬šV ­š(À ®šlO ¯šFó °šî[ ±šÆQ ²šÚé ³šñ¿ ´šaþ  ¶š7  ·š> ¸š% ¹š¿g ºš¨¶ »šk ½šÍj
 ¾šÅI ¿šŠ Âšã Ãš½g Äš¿Œ Çš4 ÈšT
 ÉšŒ‘
 ÌšBq ÍšIª Îš¬Ô ÑšR Òš^5 ÓšX9 Öšq, ×šyæ Øš2f  Ûšå·	 ÜšZ Ýš¼ àš¨º
 ášŽÊ âš…r ãšt äš åšŠ æš¸k
 çš[— èš.ƒ éš’Ž êšˆç ëšDú îšß’ ïš2‡ ðšƒØ óš]­ ôš¾N
 õš[o
 öšc½ ÷š:Ê øš0Õ
 ùšQI úšE` ûšM’ üš(¸ ýšp ÿšÆ¯ €›%±  ›f ‚›D· ƒ›ÝÀ …›CM †› Î ‡›g ˆ›; ‰›# Š›Çµ ‹›Gæ Œ›#” ›6; Ž›ÌÆ ›t+ ›ök ‘›ÔA ’›‹ª “›HS ”›· •› H –›¼" ˜›ÀÏ ™›ÞÚ š›ÃÔ ››§ œ›ªD ›–‘  Ÿ›4ö  ›Ë€ ¡›ðæ ¢›æ¢
 £›KÇ
 ¤›S˜  §›ÊG ¨›dV ©›ÿÌ ª›C² «›B2 ¬›ÛÇ	 ­›™ ®›ž °›Ý» ±›4 ²›s ³›+ë ´›†‹ µ›Ñ" ¶›;q ·›Äh º›‡A	 »›K ¼›>× ¿›%± À›9t Á›úS Â›×- Ã›Í Ä›à’ Æ›$Á  Ç›Mæ
 È›Ü
 É›_œ Ê›œA Ë›> Ì›ûÁ Î›¬Ò Ï›R€ Ð›•Ù Ò›&k Ó› Ô›°‡ Õ›éP Ö› ×›Z—	 Ù›ù Ú›bª Û›‘  Ü›ë Ý›í| Þ›¯ß ß›•µ á›½_ â›{d ã›ê å›öa æ›¶ü ç›-Á è›Öp é›‹¢ ê›pp ë›—O ì›;› í›¡E î›®
 ï›’D ð›«™ ñ›7 ò›	‘ ó›/°
 ô›K õ›¢Ž ö›À
 ÷›>D ø›0( ù›_® û›ä¶ ü›K´ ý›uþ þ›¡  ÿ›Äj €œÕ œó
 „œØp …œÇg †œ0	 ‡œ‹® ˆœ‚ ‰œtŒ Šœã ‹œ1 Œœ;	 œF~ ŽœV€ œ*	 œhj ‘œ8‘ ’œ“C “œàÓ ”œiÞ •œ·¸ –œÍå —œp ˜œÄD ›œJ| œœa& œ| žœ÷L Ÿœ­~  œ
* ¡œ¶S £œ£©	 ¤œÎ ¥œ¾s ¦œKa §œ®Ö
 ¨œPô ©œKf «œU ¬œ¼Å  ­œ‡ ®œ®± ¯œ…  °œ“ ±œ„B ³œ =  ´œÐ  µœ«W ¶œ	 ·œN‹  ¸œ™÷ ¹œ'A	 ¼œÀ³ ½œaµ ¾œ*	 ¿œC¶ ÀœýÅ
 Áœª Âœ´ê  Ãœ¥« Äœ2w ÅœÁ(	 ÆœSZ
 Çœq`
 ÈœM| Éœº Êœn6 Ëœ„ ÌœDµ
 Íœ. Îœ ÏœO­ Ðœ—.
 Òœˆ] Óœ®” Ôœ›Z Õœ8< ÖœÃX ×œ¬¶ Øœ¬À Úœ†– ÛœÆZ  Üœ
i  Ýœþ«
 Þœ´ê ßœzæ àœÂ¡ áœç  âœK{ ãœé äœÙÀ åœ. æœRc çœ¨« èœýˆ éœd< êœý7 ëœÍ{  ìœZb íœ  îœZø ñœ³[ òœq§ óœ’
 ôœÈ õœ öœ2} ÷œz· úœë ûœ”ˆ üœ#ì	 ýœE  þœ|‰ ÿœhø €U(
 ƒù „a …ñÀ
 †˜  ‡™ ˆ	 ‰…J
 ŒX µ	 Ž®½ ·=	 XL ‘°³ ’õ€ “óâ	 ”Ú" •ž –ÿ	 —¨J ˜ ™ip š"   ›û
 œdƒ Šù ž Û ŸIg   ˆ £2â ¤5.
 ¥ó± ¦ë[
 §êË ¨ ~ ©´­ ª„ «Õö ¬  ­ÑÀ ®•‹ ¯üÆ °æ¦ ±éá
 ²”;  ³Z8 ´·F µÒ¦ ¶žÖ ·a€  º¸— »{R ¼u ½w ¾ÐI ¿W% ÀÆk	 ÁÐJ Â— Ã\Ü ÄA7  Åß¸ Æô ÇV¹ È÷„ É} Êü Ë‚Ã  ÌE Íq ÎË ÖÎ« ×c ØÎQ  Ù­ ÚÄ Ûâf  Ü¨X ÝA¤ ÞÓ© ßY– à á
× â{€ ãÿf	 äl åMç æV¼ çµW èN	 éA9 ê›%  í¿ îÙ½  ï¶  ð˜ ñ®’ ò[. óy€ ô{† õÃ öî
 ÷?\ øUÿ ù\n úÉ† ûxó üñ ýð þþä ÿzf €žRf	 žYn  „žÆ …žÞù †žU` ‡žL¡
 ˆž›  ‰žk  Šžâü ‹žÁC Œž±4 ž	?
 ŽžŒK ž¿ò  žÿç ‘ž{Ì ’žÈ¼ “žÎ[ ”ž&¬ •žÓ5 –ž¸! —žë_ ˜žä	 ›žv³
 œž{# žÔÝ Ÿž{ë  žÚ^ ¡žôM ¢ž–6 £žªƒ	 ¥ž_ï ¦ž€8
 §ž«¹ ¨žct ©ž8Ë
 «žœ
 ¬žpß ­ž/â ®ž¨|	 ¯ž»d  ±žåò
 ²žL˜ ³ž4© ´žþŒ
 µžä  ¶žp
 ¸ž>$
 ¹žà¾ ºžXÐ
 »ž´ ¼žË' ½žŒˆ ¿ž¢,  Àžïß
 Áž6n Âž¥¨  Ãžÿ= Åž9ß
 Æž¼a Çž÷Õ ÈžQ6 Éž°; ÊžÃ ËžÜ§ Ìžd Íž ÎžÃK ÏžÍV  Ðž²B ÑžŒI ÒžV ÓžÜ!
 ÔžO Õž‚¢ ÖžD§ Ùž× Úž0ã Ûžâ
  ÜžŒF Ýžz Þž_ ßžõƒ àž­~ áž7€
 âž[ ãžï, äž‰ã  åž¥6 æž1ó  çž”'  ëž0Q ìž² íž›a	 ðžæ ñžm òž¥b õž. öžK ÷ž0
 úž/n ûžo üž®: ýžì þžÃø
 ÿž—‚ €ŸkÁ ŸçÉ ‚Ÿ	% ƒŸ_%
 ŒŸ• Ÿ—Ë ŽŸHâ ŸÃÄ Ÿ0 ‘Ÿ=
 ’Ÿh—  “ŸQƒ ”Ÿö£ •ŸÉ –Ÿ½Æ —ŸRô ™ŸEy šŸî" ›Ÿ™¨ œŸÍ¾ Ÿs®
 žŸñ'  ŸŸª  ¡Ÿ~h ¢Ÿe„  £Ÿg¡ ¤Ÿž?	 ¥Ÿƒj ¦Ÿ© §Ÿ
 ¨Ÿ®P
 ©Ÿ
D ªŸÖ «Ÿ\Ó ¬ŸGr ­ŸY ®Ÿx  ¯ŸìÁ	 °Ÿª› ±Ÿø± ²Ÿx ³Ÿ{` ´ŸÑ² µŸh8
 ¶Ÿk‘ ·Ÿ^ ¸Ÿ#c ¹Ÿ9ž ºŸþ1 »Ÿ7n ¼Ÿ[» ½Ÿçl
 ¾Ÿ´   ¿ŸŽ ÀŸÌ ÃŸ	ç ÄŸnp ÅŸwZ ÆŸ’z ÇŸ°> ÈŸ=± ÉŸ^& ÊŸ ËŸ?d ÌŸ©o ÍŸBÛ ÎŸ5u  ÏŸ€ ÐŸ‹  ÑŸÞŠ ÒŸ<: ÓŸ Ì ÔŸŸ5 ÕŸ>' ÖŸ¦F ×Ÿe ØŸ»Ž ÙŸ¡ˆ ÚŸ2q ÛŸ9h ÜŸÙ³  ÝŸÄ|
 ÞŸ!q	 ßŸ¢… àŸ—s áŸÅ¼ âŸØå ãŸ”• äŸgc åŸik  æŸhE çŸÁ èŸÌd éŸª êŸí!  ëŸ«é ìŸ† íŸil îŸóW ïŸâ¦ ðŸƒ¡ ùŸ*Ó úŸí ûŸªp üŸì ýŸ©n þŸÁ
 ÿŸ\ž € ÛC  3Þ ‚ Ì  ƒ å  „ 7à	 … 3G † k” ‡ ôŽ ˆ -ê ‰ óô Š ËG ‹ ±Á Œ q  'o Ž R  Y¥  ­ ‘ i
 ’ 
; “ 	a ” ñÃ • ¾â – ’‡ — Æ¢ ˜ Ø" ™ +”
 š  û › ¸¡ œ ÎÒ  Xù ž Û. Ÿ Â_   .Þ ¡ Àk ¢ } £ vÓ ¤ ù/
 ¥ (V ¦ *Ó § – ¨ Êó  © ’E ª ¯k
 « óâ ¬ í‹ ­ òÉ ® #/ ¯ ¯õ  ° Q ± ë
 ² ƒÂ	 ³ 4U ´ ü_ µ Œ„  ¶ $A · 6x ¸ YÙ ¹ \Œ º 8~ » *¹  ¼ é ½ [é ¾ Ô0 ¿  S À ³j Á j3 Â ™þ Ã   Ä ™g	 Å j  Æ F;
 Ç §¸ È í2 É W	
 Ê 	Ÿ Ë ¨¤ Ì ·‹ Í (» Ð ÕM Ñ ð Ô ·q Õ nÜ Ö ª– × ƒ Ø d Ù ã9 Ú üo
 Û ïß Ü Šé Ý çe  Þ ³
 ß \&
 à (¶  á Ö> â ý³ ã ›• ä MŽ å ¡ æ CX ç ç¹ è 8  é \ƒ ê a ë 7‰  ì ;_ í E î š
 ï ¹š ð ñN
 ñ ñ 
 ò D> ó $Ò ô 'å õ ¸Ä ö µE ÷ %@ ø Éš ù µ ú ÜS û L ü ß 
 ý œQ þ Žû ÿ ÿ
 €¡hà ¡U ‚¡çþ ƒ¡©< „¡ÕÈ …¡·z	 †¡ÿ£ ‡¡y
 ˆ¡}í ‰¡žN Š¡Ó& ‹¡#á Œ¡òü ¡› Ž¡€ ¡ƒ$  ¡ËÆ  ‘¡£ ’¡Tœ “¡£½ –¡ÀË —¡@õ ˜¡ÈÁ
 ™¡¼L  š¡Ið ›¡J œ¡¢‰ ¡{· ž¡•; Ÿ¡êU  ¡ ¡¡tÔ ¢¡{m £¡fä ¤¡, ¥¡å ¦¡ÆÇ §¡õ ¨¡^U ©¡S¬  ª¡|Œ  «¡ J ¬¡”5 ­¡)…
 ®¡»© ¯¡Í‡ °¡ƒô
 ±¡0‚ ²¡Ù— ³¡H ´¡÷ì µ¡½ ¶¡Ì ·¡2 ¸¡¾” ¹¡Cb
 º¡z˜ »¡0™ ¼¡ûi ½¡”™  ¾¡Ûû ¿¡Sg À¡3Í  Á¡W¿  Â¡¦. Ã¡Òé Ä¡ÓÈ  Å¡£›
 Æ¡© Ç¡mÏ È¡b× É¡B Ê¡vâ Ë¡ù  Ì¡Ë¤ Í¡‹a
 Î¡‰X Ï¡=N  Ð¡?_ Ñ¡!ö Ò¡	‚
 Ó¡e7 Ô¡tÒ Õ¡ïg Ö¡<ñ ×¡9ä Ø¡•œ Ù¡`ž Ú¡¹õ
 Û¡ö= Ü¡g Ý¡ë©
 Þ¡“p ß¡È- à¡ÀQ á¡ºª â¡2u ã¡-S ä¡ d å¡ ¬	 æ¡Ák ç¡ ñ è¡Ê ë¡2  ì¡/‚  í¡Æç î¡4a	 ï¡ 
 ð¡ÃÇ
 ó¡Š ô¡:  õ¡ëã ö¡íÀ ÷¡gJ ø¡ÉŽ û¡>s  ü¡@R ý¡”¦ þ¡z
 ÿ¡´× €¢˜5 ƒ¢¶§
 „¢Ð¾	 …¢:” †¢­— ‡¢À1  ˆ¢: ‰¢±›  Š¢k}
 ‹¢@ Œ¢’ ¢ü&
 Ž¢uì
 ¢:Å ¢!Ì ‘¢ÔÒ
 ”¢ÞÅ •¢ÊM –¢­˜  —¢Ô† ˜¢·o ™¢ÓÞ š¢aò ›¢Ò€ œ¢¿‹ ¢ü ž¢zÔ Ÿ¢ò
  ¢`#	 ¡¢¡` ¢¢ƒ„ £¢« ¤¢r› ¥¢ú³ ¦¢Ÿ• §¢c
  ¨¢ök  ©¢3( ª¢¡ «¢¿ ¬¢Â ­¢Ùk ®¢†– ¯¢¼Ò	 °¢°× ±¢§i ²¢Òm ³¢È< ´¢<m µ¢ÑG ¶¢’ ·¢DË ¸¢T
 ¹¢¹J º¢ìq »¢$` ¼¢™ ½¢>f
 ¾¢] ¿¢@| À¢x
 Á¢ó	 Â¢ d Ã¢`ë Ä¢Ê– Å¢:® Æ¢*R
 Ç¢½Ï È¢Âô	 É¢Y Ê¢uU  Ë¢]Ö Ì¢G’
 Í¢|,	 Î¢P‚ Ï¢1›
 Ð¢]
 Ñ¢‚ Ò¢ÑR Ó¢Á]	 Ô¢ç±  Õ¢¡ Ö¢eÏ ×¢½Û Ø¢ŒÚ Ù¢DØ Ú¢há Û¢/ä
 Ü¢ÃÈ Ý¢3® Þ¢	9 ß¢ì à¢[ á¢Ë/ â¢äµ ã¢† ä¢ÃÎ å¢ „ æ¢# ç¢µp	 ê¢' ë¢xª ì¢qC í¢+k î¢°ù
 ï¢9\ ð¢|Ó  ñ¢ÍK ò¢,ˆ ó¢|  ô¢&W õ¢– ö¢vý ÷¢V8  ø¢Ûg
 ù¢—± ú¢`¯  û¢s ü¢ ¥ ý¢€Ý þ¢P< ÿ¢i  €£E  £<Ò ‚£´W  ƒ£Ñ „£Ö¬	 …£ýV †£Ãk ‡£s/
 ˆ£ù”
 ‰£Í
 Š£ö ‹£:‡ Œ£9T £   Ž£M“  £‰¨ £°2 ‘£—È ’£ß “£Y/  ”£®ß  •£ 1 –£R	 ™£ðª š£qU ›£J]
 ž£áÝ	 Ÿ£»è  £La ££¾‹ ¤£eC ¥£P ¦£"Ö §£p$	 ¨£Ò
 ©£[	 ²£Õƒ ³£ ¬ ´£dø µ£‚= ¶£f
 ·£`À ¸£E ¹£1å º£ò	 »£â&	 ¼£Ìk ½£p& ¾£C{ ¿£Ò¡ À££ Á£ÅÒ Â£OH
 Ã£Sz	 Ä£I Å£›ê
 Æ£L6 Ç£~À È£jn	 É£H Ì£º Í£	( Î£q Ñ£1¥  Ò£ýÈ Ó£{4 Ô£Dß Õ£‡D Ö£/& ×£1Ç
 Ø£ôÀ Ù£s” Ú£BÍ Û£MÌ Ü£Ï¯ Ý£ñ} Þ£`œ ß£i à£G á£0„ â£°# ã£rà ä£ÈV  å£L4 æ£wU
 ç£Ã è£
Ì é£? ê£ÁJ ë£8 ì£Û- í£A î£« ï£2M ð£—f ñ£÷@ ò£} ó£æ ô£<&	 ÷£½
 ø£5ß ù£üz ú£Ýä û£ŽT ü£U) ý£:á
 þ£rò ÿ££^	 €¤æ ¤Š= ‚¤· ƒ¤ôƒ „¤© …¤Ç–  †¤­Î ‡¤lf ˆ¤ly ‰¤1 Š¤o ‹¤#& Œ¤ ¤x Ž¤ˆ ‘¤%‡ ’¤À “¤ké ”¤=  •¤´ –¤ß —¤‘À ˜¤iÛ ™¤Ç“ š¤¾& ›¤Æö  œ¤Nq ¤p2 ž¤•I Ÿ¤Ká  ¤á‰  ¡¤§ì ¢¤¸‹ £¤¡¯ ¤¤·  ¥¤Àä ¦¤ò §¤û¬ ¨¤W0 ©¤"þ ª¤Vp «¤Ã

 ¬¤ñï ­¤ë ®¤!f ±¤&Ÿ ²¤îX ³¤¬ ´¤À¤ ·¤Žh ¸¤¬ ¹¤,Ú ¼¤I ½¤ç¦ ¾¤a Â¤“9  Ã¤^” Ä¤øÝ	 Å¤Ð Æ¤Ýq Ç¤- Ï¤ä!  Ð¤°ë Ñ¤i Ò¤üd Ó¤]¡
 Ô¤Ê Õ¤³} Ö¤g) ×¤sƒ Ø¤¨
 Ú¤üC Û¤3 Ü¤xU ß¤ÓÉ à¤­ú
 á¤"î â¤4Œ ã¤ö¦	 ä¤þ å¤VO æ¤=< ç¤=w  è¤šÔ ê¤} ë¤×/ ì¤?Ó î¤ß€ ï¤N  ð¤ÍÅ ñ¤—0 ò¤)à ó¤Ü ö¤ò¢ ÷¤å` ø¤þ ¥
— „¥g …¥ˆÐ †¥@¿
 ‡¥ñ¶ ˆ¥  ‰¥‹ Œ¥ˆg
 ¥ôa	 Ž¥êo ¥µ3 ¥Œ‡ ‘¥‹X ’¥{t “¥ ”¥Äl •¥¿ –¥p[ —¥”= ˜¥Í_  ™¥sð š¥<| ›¥õ	 œ¥…‡ ¥ê ž¥c Ÿ¥K°  ¥YD £¥vW  ¤¥p­ ¥¥ ±
 §¥ãh ¨¥œ¥ ©¥1” ª¥ã'
 «¥çó ¬¥E¬ ­¥ìÛ ®¥û6 ¯¥Þ °¥Èd ±¥-` ²¥È1 ³¥¬T ´¥Í^ µ¥™`
 ¶¥  ·¥ƒê ¸¥Ö@ ¹¥rQ º¥ »¥Úè ¼¥Y	 ½¥?– ¾¥²
 ¿¥ëÄ À¥¯² Á¥~­ Â¥H‚ Ã¥šß Ä¥ë(  Å¥Â Æ¥Jü Ç¥žz È¥œÓ É¥j!  Ê¥˜‹	 Ë¥h Ì¥@_ Í¥›» Ð¥U­ Ñ¥› Ò¥·
 Ô¥A Õ¥tè
 Ö¥’4 ×¥vã Ø¥)V Ù¥Ô† Ú¥²„ Û¥3ã Ü¥s Ý¥6y  Þ¥¹— ß¥fx  à¥½y á¥ay â¥Ã•
 ã¥Š ä¥î§  å¥Ð è¥Á¢ é¥MÂ  ê¥ Ø ë¥ð¨ ì¥µÄ  í¥z î¥¢Â ï¥Æ  ð¥| ñ¥±Ã ò¥ ­ ó¥y+ ô¥M
 õ¥Í ö¥¤
 ÷¥Ñ² ø¥] ù¥Ò ú¥™–  û¥qQ ü¥§ ƒ¦V2 „¦§ž …¦² †¦…‘ ‡¦b ˆ¦Ht Š¦Ú
 ‹¦R Œ¦Š“ ¦@ø Ž¦ª 
 ¦Æ9 ¦X‹ ‘¦P ’¦$–  ”¦a	 •¦³à –¦—Ÿ —¦: ˜¦_™ ™¦»‹
 š¦«/ ›¦¹„ œ¦<{ ¦Ê8  ž¦h Ÿ¦ˆA   ¦R ¡¦
‹	 ¢¦Ør	 £¦nå ¤¦Mí ¥¦nì ¦¦øN §¦¯ß ¨¦> ª¦8  «¦LÀ ¬¦í ­¦½S  ®¦ðç ¯¦—; °¦øŠ ±¦¯§
 ²¦³ü ³¦Ór ´¦ µ¦xM
 ¶¦±
 ·¦”	 ¸¦=Ö ¹¦à› º¦C »¦½ ½¦ÕÇ ¾¦0 ¿¦3 À¦D Á¦Cä Ã¦ÀÀ  Ä¦o Å¦À!  Æ¦dt  Ç¦j È¦Ö Ê¦½Ù Ë¦ÿ· Ì¦0 Í¦ä/ Î¦ZË Ñ¦¤4  Ò¦$ Ó¦ã‹ Ô¦¶¤ Õ¦4] Ö¦0	 ×¦ý Ø¦¸g Ù¦  Ú¦ T Û¦­H Ü¦Â Ý¦ÉÏ  Þ¦ÁR
 ß¦rü
 à¦? á¦ýq â¦Õ  ã¦ ä¦ò å¦ÿh è¦õ¢ é¦‘É ê¦è
 ë¦•Q ì¦œC	 í¦ÍÅ î¦|	 ï¦Ûñ ð¦¾º
 ñ¦Å ò¦ñþ  ó¦Q6 ô¦L; õ¦² ö¦º7	 ÷¦>4 ø¦z¡ ù¦Tò ú¦ðË û¦¨Ý ü¦ü
 ÿ¦¦ €§+Å  §;c ‚§ˆÆ ƒ§Ó „§Ï> …§C †§3w ‡§BÎ ˆ§~· ‰§å{ Š§kà  ‹§$Ê Œ§gc  §e Ž§šœ §É| §!ç	 ‘§ƒŠ ’§R" “§¥Œ •§_í –§QY —§÷ï ˜§9 ™§Gq š§„û ›§¾$ œ§‰ §Î ž§ÖM	 Ÿ§<Ç  §	] ¡§D ¢§‹ £§ú” ¤§ûE ¥§ö ¦§–ù §§Ú@ ¨§ü¤ ©§(8 ¬§*› ­§Ü ®§Ý
 ±§dÑ ²§¾®
 ³§‡! ¶§˜ ·§Âb ¸§©¬ »§x» ¼§Ž| ½§‚U À§b& Á§Ë Â§± Å§”Ž	 Æ§²K
 Ç§ƒ&  Ê§†L  Ë§»Ø	 Ì§Ù Ï§Óå  Ð§9R Ñ§4n Ò§=ª  Ó§| Ô§	 Ö§ ×§z Ø§{1 Ù§€y Ú§HÏ Û§„¤
 Ü§æ Ý§Cb Þ§’– ß§ªÒ à§I á§[j ã§¦ ä§bW å§œM
 æ§ä
 ç§9l è§¡„ ê§6¥ ë§g ì§øª í§ù‹  î§Ýú ï§™é ð§Ø ñ§º¾  ò§.J ó§ö
 õ§o® ö§kÂ ÷§Áé ø§¸ ù§³ë	 ú§V~	 û§R8 ü§±	 ý§œ  þ§@ ÿ§é? €¨Âu ¨
 ‚¨Â ƒ¨ê „¨Ó …¨©y
 †¨ñÞ ‡¨õÛ ˆ¨ê~ ‰¨¹¿ Š¨í ‹¨ˆm Œ¨¹à Ž¨ÇL ¨5
 ¨—º ‘¨y0 ’¨Üè “¨^Ÿ ”¨à> •¨§ —¨Be ˜¨ÑM ™¨bR š¨-z
 ›¨¾ œ¨Ï1 ¨”€  ¨ ¡¨q| ¢¨Üo  £¨>Ä ¤¨rí ¥¨8\ ¦¨†’ §¨cô ¨¨lu ©¨®v ª¨n¯ «¨B ¬¨I ­¨³Ê ®¨D ¯¨Oª °¨e§ ±¨ñ  ²¨zð ³¨ÐÒ ´¨¥S µ¨“³ ¶¨Çá ·¨hP ¸¨è\ ¹¨:Ø º¨E‰ »¨Î‚  ¼¨Í ½¨g– ¾¨àè  ¿¨z~ À¨±½ Á¨‘ë Â¨fÂ
 Ã¨"¥ Ä¨eY  Å¨Ú« Æ¨¶ñ Ç¨# È¨»‰ É¨™\ Ê¨–é Ë¨pÕ Ì¨Ê  Í¨yQ	 Î¨³• Ï¨ƒâ  Ð¨ î
 Ñ¨Âm
 Ò¨/ Ó¨À Ô¨ÿ
	 Õ¨Ž Ö¨Â ×¨˜ Ø¨Bõ Ù¨0r Ú¨å§ Û¨=_ Þ¨ÄŽ ß¨šŠ à¨ á¨Í™  â¨ ã¨k“
 ä¨á” å¨ò æ¨¡ ç¨”ä è¨y3 é¨g$ ê¨R} ë¨/„ ì¨‹D í¨!– î¨X( ï¨Ëû ð¨l© ñ¨š& ò¨PH ó¨»¶	 ô¨²(  õ¨:ï ö¨Ü- ÷¨É” ø¨=¡ ù¨šz	 ú¨/P û¨É“ ü¨¼ø ý¨‰-  þ¨a"
 ÿ¨ x €©~b ©:¦
 ‚©ð* ƒ©õ „©%ý …©ãŒ †©î‰
 ‡©Ãs Š©`m ‹©ÍI Œ©Ô¬  ©ðú
 Ž©“Í ©S" ©1
 ‘©„%  ’©·â “©S ”©ƒ³ •©Õã –©B’ —©ß) ˜©ld ™©ôˆ  š© ›©kð  œ©á: ©+o ž©z5  Ÿ©¦L  ©†Ã
 ¡©fø ¢©~œ £©ŠØ ¤©ˆ… ¥©I0 ¦©ºd §©ƒ ¨©q ©©8! ª©(‘ «©|â ¬©Jå ­©áÖ
 ®©  ¯©—Ž °©(? ±© ²©y¶ ³©åé µ©Ö
 ¶©gš ·©±)	 ¸©K ¹©c§ º©Þµ »©Ü— ¼©š¸
 ½©ìn ¾©ï  ¿©I À©.# Á©Â¨ Â©…p  Ã©v·
 Ä©¨ò Å©;P Æ©E=  Ç©¸ È©+1 É©êm Ê©²B Ë©ÚÃ Ì©¯7 Í©V“ Î©àõ Ï©á  Ð© n Ñ©ë'  Ò©-×
 Ó©Ðc Ô©6@ Õ©V³ Ö©NÅ ×©³Þ Ø©S@ Ù©V
 Ú©Á Û©:¢ Ü©]Ñ  Ý©JY Þ©T™ á©Ðo â©ô´
 ã©}¸ æ©ñö  ç©Ž- è©3g ë©&¯ ì©w í©ý¢ ð©9Ê ñ©7©
 ò©Â$ õ©,l ö©ÚN ÷©¯ô ú©c: û©á ü©Á2 ÿ©¿É €ª‘ü ªÚÀ  „ªl …ªåI †ª˜{ ‰ª“ ŠªdÏ ‹ª»T
 ŽªÄª ªÁí ªy« “ª†	 ”ªký •ª›\ –ªÈ —ª¯ù ˜ª)  ™ª]Å šªW± ›ªAÜ œªÉw ªt† žª¹ ŸªÀË  ªNd ¡ªXÌ  ¢ª0	 £ª¢ ¤ª¡ ¥ªNˆ ¦ª¢« §ªÕS ¨ªÂU
 ©ª
J  ªªvá  «ªâ' ¬ª~¢  ­ªÎ ®ª]J ¯ª£_	 °ª Y ±ªy& ²ªA¥ ³ªOê ´ª&ì µªô ¶ªÕ
 ·ªuÇ ¸ªÏ¯ ¹ªˆ# ºªä »ª$^ ¼ªyY ½ª=® ¾ªs„ ¿ª° Àª@Ö ÁªcÅ Âªq¯ ÅªV< ÆªÝ¹ ÇªÞ3 Èªp› ÉªdÑ ÊªI² Ëª‰U
 ÌªÇ  Íªm Îªä Ïªr¸ ÐªÏ$	 Ñªµ  ÒªÅÝ
 ÓªD ÔªÒt Õª¶ù Öª¥ ×ª™! Øª–# ÙªÒq
 ÛªeÒ
 Üª5 Ýªº Þª … ßª’¼ àª¾ó áª
Û âªP” ãªM`	 äª~ åª¾» æªí çªÌâ èªƒF éªsg ëªÇð  ìª.S íª! îªö6  ïªdÔ
 ðªä^ ñª» òªND óªJø ôªŽ#  õª½å öªã× ÷ªª# øªß[ ùªÔH úªiT ûªD) üª°m ýªÖJ þªOk
 ÿªÝÄ €«oK « 	 ‚«ðõ ƒ«*ù „«« …«‡3 ‡«zº ˆ«2• ‰«,B Š«Ýì ‹«Gƒ Œ«Ç© «Ô Ž«ps «_R «.ù ‘«ð9 ’«
Æ	 “«Ì ”«äm  •«a –«$ —«¯\ ˜«jÙ ™«:' š«¿° ›«Èo
 œ«µJ «-¯
 ž«õõ Ÿ«ëè
  «l ¡«Õ®  ¢«4" £«Yö ¤«Û£ ¦«% §«Ãä ¨«“ ««‚ž	 ¬«—µ	 ­«‘ä
 ®«Ò ¯«ý¿  °«Ä ±«Z< ²«î ³«Rò ´«A= µ«Õ¯ ¶«%a ·« ¸«ì ¹«} º«1¶ »«»  ¼«€ü ½«.{ ¾«~è ¿«©Ÿ Á«`	 Â«Öq  Ã«¬P Ä«‰\ Å«³~ Æ«îf Ç«Á	 È«1H É«ñ Ê«œ¾  Ë«
3 Ì«=ƒ Í«¦¶ Î«I Ï« Ñ«4  Ò«—Î Ó«V¦
 Ô«±Ê Õ«Pz Ö«ÌÑ ×«×Ë Ø«	ø
 Ù«~O  Ú«bÍ Û«ûe Ü«GZ Ý«Ê Þ«¡ù  ß« ˆ	 à«›- á«Ê â«Å ã«1û ä«Ú¥ å«– æ«ï
 ç«ƒÊ
 è« h é«A ê«% ë«#i í«F’ î«W¤ ï«i¿ ð«²I ñ«y‘ ò« e ó«‹Š ô«Ãk õ«„¬  ö«’Â ÷«¦@ ø«‹ ù«Ù ú« , û«­: ü«X·
 ý«V þ«… ÿ«: €¬;ÿ ¬õ ‚¬£	 ƒ¬dJ „¬6o …¬@G †¬_~ ‡¬± ˆ¬«F ‰¬Yy Š¬	8 Œ¬? ¬} Ž¬¢Ú ’¬úí “¬Añ ”¬üÐ •¬ø÷ –¬*« —¬·÷ ˜¬ à ™¬ª š¬A ›¬$È œ¬G
 ¬žº ž¬z$ Ÿ¬ˆk  ¬ñÖ  ¡¬¿7 ¢¬ºb £¬¶> ¤¬öW ¥¬x ¦¬Ý
 ¨¬m ©¬@ ª¬ž «¬· ¬¬‡+ ­¬e= ®¬Jù  ¯¬â °¬Á‹ ±¬0ó ²¬!ó ³¬bç ´¬0Û µ¬÷ê
 ¶¬ëŒ ¸¬G ¹¬¡² º¬ç' »¬‰- ¼¬–` ½¬Xv ¾¬Çp
 ¿¬~Ã À¬ž¡ Á¬ö Â¬_9 Ã¬þ Ä¬²/ Å¬ëÐ Æ¬$5 Ç¬K È¬/o É¬'ð  Ê¬ê$ Ë¬° Ì¬k#  Í¬Ý^ Î¬
]	 Ï¬/þ
 Ð¬2# Ñ¬:ê Ò¬¤X Ô¬ š Õ¬‰1	 Ö¬ë
 ×¬­‰ Ø¬‹3  Ù¬ÙÉ Ú¬ÿ  Û¬C Ü¬[M Ý¬µå  Þ¬9þ ß¬³í à¬?Å á¬Êæ	 â¬sW ã¬|Ô  ä¬¹ä
 å¬Öí æ¬  ç¬oÒ è¬¦m	 é¬ºú ê¬O½ ë¬¶ ì¬Ö  í¬,¶
 î¬Vu ï¬´‚ ð¬	  ñ¬Â
 ó¬Üê ô¬ä4  õ¬CÄ ø¬c ù¬Íö ú¬ë¶ û¬¤‰ ü¬ÇŽ ý¬ïg þ¬'Ä	 ÿ¬xL €­ûÝ  ­, ‚­‰ ƒ­åª „­©« …­rg †­­ ‡­íN
 ˆ­¨b ‰­ë   Š­0 ‹­¢
 Œ­üc
 Ž­å ­†M  ­=V ‘­‡4  ’­¿  “­;m ”­9ã •­:Â –­å —­<s ˜­Ù ™­‡ š­”’ ›­—Ì  œ­ Þ ž­1° Ÿ­•I
  ­º¡ ¡­‚Š ¢­Y× £­h  ¤­ N ¥­b~ ¦­D% §­?¹ ¨­eí ©­}o ª­2º «­` ¬­‹à
 ­­ùÔ
 ®­C’ ¯­‘2 °­ä ±­<‘ ²­K ³­™ø ´­Ù) µ­ ¶­yn ·­•€ ¸­• º­ž3 »­Æj  ¼­í ½­Þ. ¾­"9 ¿­´j À­k% Á­›ù Â­Óý Ã­‡p Ä­Á Å­lP Æ­Œa  Ç­Œ È­¦  É­Ác Ê­ë Ë­u Ì­^– Í­ûI Î­… Ï­
’ Ð­á½ Ñ­i Ò­ˆI Ó­	ž  Ô­B Õ­ð Ö­b  ×­µ% Ù­ðÐ Ú­Y Û­¡9 Þ­< ß­ó“ à­Øæ á­Só â­»] ã­ºè ä­	  å­n æ­&Û
 ç­&Þ
 é­^
 ê­OÆ ë­Fo ì­*m í­&
 î­†(
 ï­í¹  ð­E> ñ­Ì ò­¥ ô­%¨ õ­20 ö­Œk
 ÷­mñ	 ø­) ù­Yh ú­ì  û­é] ü­ã/ ý­é2 ÿ­ö‰ €®ô¶ ®§É ‚®ø- ƒ®‡Ò „®Ñ³ …®5Œ †®™” ‡®_>
 ˆ®Ðp Š®~\ ‹®À Œ®ù ®ã
 Ž®‰Å ®Ó÷ ®™ï ‘®„³ ’®… “®ËÌ –®+v —®S°	 ˜®=u ™®™{ š®² ›®¡T œ®Å ®Ÿé ž®€’  Ÿ®N» ¡®¸a ¢®±ç £®7Y ¤®3© ¥®=Ç ¦®\z §®ã• ¨® ©®»Ã  ª®òU ¬® ­®¾Ð
 ®®‰¤ ¯®Šô °®Q¤ ±®&¡ ²®C ³®;A ´®Üã  µ®Ò ·®üƒ ¸®%œ ¹®ä º®Í9  »®™’ ¼®Èü ½®ö ¾®Çw ¿®Æ À®`; Â®dÊ Ã®â) Ä®vX Å®E{ Æ®Ú± Ç®" È®—Å  É®°Ç Ê®Aõ  Ë®~ Î®ò†  Ï®î4 Ð®ì Ñ®P Ò®ª, Ó®±ö Ô®Rl
 Õ®ï6 Ö®˜ Ø®oæ  Ù®j Ú®f Û®t Ü®¨& Ý®Ç' Þ®eE ß®Ëë à®(m á®§ì â®Æ£ ã®Áß ä®¬º å®we  æ®ËŽ  è®ÉÂ é®›o ê®EA ë®õØ ì®N[ í®åÖ î®6¼ ï®†R
 ð®SC	 ñ®®º ò®Ô} ó®/# ô®<ï
 õ®¹W ö®ˆ^ ÷®«ï ø®WG ù®‰å ú®”æ û®$ì ü®Ë€ ý®(
 þ®@# ÿ®”4 €¯k' ¯5 ‚¯dv ƒ¯aø „¯r` …¯ ˆ¯c± ‰¯[þ Š¯@y ‹¯Î§ Œ¯‰Ý ¯0ü  Ž¯
 ¯z¶ ¯dü ’¯4K “¯Ð ”¯j] •¯\ö
 –¯ú —¯«— ˜¯£^ ™¯¦” š¯¼x œ¯: ¯ßÿ ž¯ñô	 Ÿ¯Kj   ¯þ´ ¡¯}¬ ¢¯]á £¯O„ ¤¯>§
 ¦¯e“ §¯ ¨¯½@ ©¯Ö˜	 ª¯¦$
 «¯ŠÆ ¬¯ü ­¯Øn ®¯›w ±¯7ò
 ²¯ƒË ³¯Ž3 ´¯„b µ¯Di ¶¯f ·¯åâ ¸¯
Ì ¹¯Ãö  »¯QS ¼¯ù8 ½¯  ¾¯J‹ ¿¯œ À¯5b Á¯ÖÂ Â¯§° Ã¯| Å¯Ê  Æ¯k® Ç¯ˆx È¯!É É¯ \ Ê¯Uv
 Ë¯2N Ì¯–5 Í¯£b Ï¯ö‰ Ð¯™@
 Ñ¯YÜ
 Ò¯Ê Ó¯ŒÐ Ô¯“s Õ¯¥ Ö¯”N ×¯I  Ú¯äf Û¯V Ü¯Ç Ý¯J: Þ¯óÚ ß¯_  à¯<­ á¯ â¯¤Ç ä¯Œ” å¯ƒ æ¯·± ç¯iË è¯¼Œ é¯Ë ê¯; 	 ë¯E© ì¯<j î¯D ï¯?‹ ð¯¹Ä ñ¯êž ò¯^½ ó¯*Ú ô¯ðT  õ¯Ò ö¯©z ø¯Š
 ù¯©í  ú¯P& û¯eB ü¯ÖP	 ý¯Rl  þ¯ñf  ÿ¯Ò” €°× ƒ°É>	 „°«ñ …°ø  †°U ‡°a
 ˆ°°†  ‰°/Ò Š°˜’ ‹°öÀ	 °²i Ž°8s °À– °'~ ‘°ï ’°ÕÐ “°á ”°ØË •°fF —°«ï ˜°h ™°%  š°nÎ ›°0 œ°p‚  °¼–  ž°©
 Ÿ°áÍ	 ¡°8Ê ¢°"Y £°]   ¤°Ýï ¥°F  ¦°¿“  §°49 ¨°æà ©°	Ë	 ¬°ê0 ­°É. ®°6 ¯°$ °°+] ±°¼Z ²°Ý	 ³°má ´°Ñí ¶°d6 ·°õ ¸°j› ¹°°b
 º°… »°ßí ¼°C ½°Ùv	 ¾°šd À°²  Á°ë Â°vM  Ã°Í Ä°ð  Å°ÿW Æ°tZ Ç°R? È°#  Ê°Nµ Ë°€+
 Ì°œ• Í°w	 Î°Vœ Ï°æü Ð°,g Ñ°Å Ò°&v Õ°á Ö°MÐ ×°€: Ø°\9 Ù° å Ú°¸  Û°½î Ý°”ò
 Þ°BQ	 ß°À~ à°¨ á°ðV â°¤¿ ä°^4 å°´‹ æ°/Ã
 ç°KÐ  è°„ é°)³  ê°üS  í°†Ý î°¸Q ï°ï°	 ð°ƒ½
 ñ°ø ò°%ø  ó°Â‰  ô°½ õ°
  ö°ºë  ÷°:1 ø°êM ù°nÞ ú°1º û°Ù ü°ÀÎ ý°NH þ°JÔ ÿ°â  €±º÷ ±²O ‚±1Œ ƒ±÷ „±
 …±£# †±‡ ‡± ˆ±£  ‰±?|	 Š±¦- ‹±‡T Œ±<` ±z¬ Ž±â[ ±Q  ±L ’±Kÿ “±‚ø ”±|È •±¶O –±€Ž —±R ˜±”¾ ™±¹  š±›:
 ›±/ï œ±¶ ±Ý· Ÿ±cG  ± ¡ ¡±Ž
 ¢±b" £±,x ¤±›z  ¥±ïg ¦±t† §±ïŠ
 ¨±Æ ©±¸L ª±x¡ ¬±Z  ­±V  ®±´u ¯±žw °±ªY ±±¯‡ ²±md ³±>7 ´±„Õ
 µ±©  ¶±Ÿª ·±7Î ¹±î º±‡t »±Ç÷ ¼±Ôð ½±Fý ¾±ˆÏ ¿±|¾  À±îZ Á±W Â±¡l Ã±Ý Ä±ð	 Æ±Ž Ç±ÕX È±ÅÈ É±±× Ê±ôá Ë±$= Ì±Á/ Í±HÕ Î±P Ï±* Ð±’¥  Ñ±ÅW	 Ô±¨F Õ±Šk Ö±{¶  ×±á Ø±ÎÜ Ù±n Ú±TM Û±§9 Ü±> Ý±«+ Þ±ÐÌ
 ß±È¾ à±Ø‘ á±Ã]
 â±Z2 ã±ªŸ ä±ºì å±Ïò æ±Ý ç±Ât è±Íj é±¸' ê±Dë ë±“•
 ì±À3 í±â¶  î±ƒ¥ ï±3e ð±c< ñ± ò±ÑC	 ó±’µ ô±­“ õ±\þ ö±¨˜ ÷±^¢ ù±§'
 ú±L‹
 û±úÝ ü±ª9  ý±[6 þ±Ø÷	 ÿ±6Ï €²Zs ²Ø. ‚²ûÛ  ƒ²ˆ¦	 „²Î` †²Š( ‡²¼[ ˆ² ‰²®ô
 Š²ú ‹²EU Œ²aá ²ÿ Ž²/| ²	¼ ²¸ ‘²;¡ “²šÃ	 ”²K •²f= –²Û¯ —²ÇÓ	 ˜²‡¯ ™²äs š²s„ ›²þ¾ œ²{« ²ÐI ž²nä  ²\£ ¡²8@ ¢²ž¨ £²Å³ ¤²lº  ¥²s  ¦²jç §²¦	 ¨²h ©²k  ª²ÃÆ «²è° ­²^ª ®²X ¯²3í °²kš ±²Âá ²²BÛ
 ³²Ç	 ´²#t µ²P ¶²†\ ·² ¸²'
 »²Aï
 ¼²¦ ½²›° ¾²°Ê ¿²Å
 À²© Á²ž* Â²V£ Ã²–
 Ä²Èù Å²¹  Æ²	Ù Ç²Uô È²Y› É²‰Ö Ê²á  Ë²ê Ì²ˆd Í²Ü²
 Î²H[ Ð²J+  Ñ²\Í Ò²·R Ó²ÁH Ô²
Ÿ Õ² ã
 Ö²O¼ ×².
 Ø²ÅÓ
 Ù²é¡ Ú²ºV Û²@$  Ý²¡Ì Þ²#¨ ß²C à²Ïï á²D) â²¥Æ ã²l  ä²š å²'ð
 æ²8¾ ç²TŠ è²ØÒ é²ø ê²3Ï
 ë²Î ì²™ í²YO î²i ï²ÒÌ ð²á°
 ó²æ: ô²H  õ²±½  ö²Ï ÷²}d ø²MQ ù²$8 ú²×¸
 û²ÿð ü² 
 ý²^ï þ²p‹ ÿ²á €³,©  ³>t
 ‚³± ƒ³
Ë „³j0 ‡³’ö ˆ³¬:  ‰³]½ Š³p ‹³È Œ³ª ³ Ž³•¯  ³Î­ ³± ‘³ò£  ’³k “³| ”³C½ •³; –³Gu —³Sk ˜³Ö™ ™³  š³JN ›³Þ œ³C$ ³´M ž³Ð Ÿ³ñ  ³Â› ¡³{
 ¢³C~  £³žA ¤³±è  ¥³oÀ ¦³lR §³RD ¨³c ©³4
 ª³Ð™ «³i ¬³Ò# ­³‚ƒ ®³·û	 ¯³gŽ °³Rí  ³³ðQ ´³tR	 µ³¾ô ¶³óÇ ·³t† ¸³BJ	 ¹³/A º³ ² »³Ñù ¼³î  ½³hè  ¾³Ëµ ¿³]x	 À³Õª Á³« Â³LJ Ã³'Ë Ä³í
 Å³ç  Æ³¾ý Ç³~v È³Š^ É³S¡ Ê³m Ë³F¼ Ì³D Í³÷ð Î³¤ Ï³ÎØ Ð³ÂÒ Ñ³<Á  Ò³Òç Ó³­Ä Ô³T¥ Õ³|7 Ö³®ä  Ù³…	 Ú³>¸  Û³b Ü³œ9 Ý³ Þ³xÑ ß³÷	 à³[— á³33 â³R® ã³´È ä³ « å³>w
 æ³ñ5 ç³½ è³¢[ é³zÉ  ê³ü3 ë³Ð• ì³> í³é- ð³ný ñ³b8 ò³÷þ ó³.q
 ô³Åo  õ³ÞÝ ö³£Ò	 ÷³AR	 ø³!¢ ù³šr ú³h~ û³°¬  ü³‹˜ ý³L´ þ³w ÿ³³% €´ºx ´ÝA ‚´Ùo ƒ´ N  „´H, ‡´· ˆ´(Á ‰´þÒ Š´a ‹´æX Œ´î;  ´;  Ž´Éœ ´M¥ ´Äâ ‘´S ’´ÿ
 “´j¨ ”´Ej •´ –´ŸJ —´Ý¥ ˜´Þ
 ™´#w š´Â	 ›´Îî ž´W
 Ÿ´³7   ´\ ¡´›S ¢´¥Ü £´µÄ ¤´2· ¥´&
 ¦´Wð §´‹Ð
 ¨´m  ©´xà ª´v «´xˆ  ¬´W? ­´©  ®´‚9  ¯´w- °´šl ±´_©  ²´¢Õ ³´dt ´´„m  µ´Úi ¶´)è
 ·´Uß  ¸´É) ¹´ê" º´ö¤ »´Ýå ¾´® ¿´Pà
 À´{ƒ Á´uE Â´h¿ Ã´¯ Ä´\ Å´àá Æ´c Ç´å( È´„Î É´ãÅ
 Ê´eÙ Ë´Š÷  Ì´9¯ Í´`Í	 Î´l’ Ï´Íü Ð´ép Ñ´E¯ Ò´k
 Ó´u™ Ô´h” Õ´:Á Ö´€Y  ×´û³
 Ø´Í Ù´ÏŽ Ú´þ
 Û´8 Þ´Øâ	 ß´Ýè à´ á´ùý â´Ù’ ã´A¿ ä´@Y å´² æ´Vx ç´|ž è´Å\ é´Î. ê´ö ë´zP ì´2Í í´„• î´±R ï´Ì ð´ßî ñ´7p ò´ƒ ó´< ô´.@  õ´b ö´w% ÷´T£ ø´p ù´h¿ ú´_ª û´#­ þ´T ÿ´®³ €µ+«  µŠe ‚µF˜ ƒµ°õ „µT …µÛa †µhÐ ‡µÛâ ˆµWd ‰µ0É Šµÿ ‹µŸ Œµx µÐa  Žµ¿¬ µyv
 µä_ ‘µ#‹ ’µ]ä
 “µ d ”µx! •µ¶‘ –µ­p —µ·å
 ˜µñ ™µ  šµ*	 ›µ8 œµô2 µ×Œ žµì' ŸµÝ  µš ¡µ:2	 ¢µá
 £µ$  ¤µ}Ž ¥µ,Q ¦µÜ
 §µsÅ	 ¨µN ©µTü ¬µÖù ­µ˜Ì ®µ[q ¯µÕ °µy[
 ±µÖé ²µ ³µÍ: ´µ¾F µµÞS  ¶µ ·µÁC ¸µ§ß ¹µ7¡  ºµWƒ
 »µ´ ¼µRó ½µVö ¾µæQ ¿µÀ‚ Àµ&ü ÁµEú
 ÂµVÕ ÃµF ÄµÁ,
 Åµí± Æµ¶ ÇµHb ÈµëH Éµ~¿ ÊµJá Ëµ\Ë  ÌµïD ÍµÄ7 ÎµàÔ Ïµý– Ðµr   Ñµ¦å ÒµŸ± Óµío ÔµÓÌ Õµ-* ÖµúL ×µ ­ Øµ†… Ùµ9	 Úµ3 ÛµÒ ÜµÈl	 Ýµ
æ
 Þµš ßµ„» àµå( áµWa
 âµ{j ãµØ« äµ}Û åµ
ñ æµ§ çµ°¼ èµßF éµP êµK‰ ëµ¾è ìµ^–  íµœˆ îµ©
 ïµÞd ðµû! ñµëT
 òµ™\ óµ7R ôµ} õµ3
 öµ< ÷µ@Ù øµ„A ùµÉÜ úµÎ ûµÆ4 üµ˜ƒ ýµk  þµ©Ø ÿµõ €¶sü ¶Z ‚¶ÖÙ ƒ¶ÁZ „¶×Q …¶¢ï †¶ñ+ ‡¶kX ˆ¶k ‰¶9„ Š¶& ‹¶> Ž¶´À ¶‘Õ ¶ÂÁ “¶Êö ”¶©8 •¶Oì ˜¶x#	 ™¶
 š¶_  ›¶tñ œ¶«“ ¶3$ ž¶zÞ Ÿ¶ÞŒ  ¶ºq  ¡¶dö ¢¶˜¸
 £¶tA ¤¶‰ ¥¶ƒ€ ¦¶#¤  §¶:þ ©¶D ª¶µ «¶hœ ¬¶ÐL ­¶ ®¶&Æ ¯¶€ë °¶Úú
 ±¶˜´ ²¶Yä  ³¶ÆÈ ´¶8ä µ¶g² ¶¶ïà ·¶Ø¢ ¸¶IS º¶R
 »¶øÎ  ¼¶T  ½¶ïE ¾¶&h ¿¶°È À¶T Á¶kŒ
 Â¶Ñ= Ã¶¹ Ä¶¶_ Å¶ã Æ¶Š8 Ç¶ö}  È¶ É¶ž Ë¶ß Ì¶P¶ Í¶}€  Î¶‘ Ï¶Ò» Ð¶‚Ë Ñ¶i" Ò¶Ú Ó¶=  Ô¶1
 Õ¶Ý¶ Ö¶` ×¶/F Ø¶¤Î Ù¶a Ú¶Áÿ Ü¶†Ú Ý¶Âø Þ¶•ó ß¶²Í à¶÷ á¶¿‚ â¶‹c ã¶Å… ä¶ê å¶¥G æ¶Î3	 ç¶ƒ™ è¶B€ é¶M	
 ê¶Öí ë¶ˆ, î¶Q0 ï¶ö
 ð¶F ñ¶EW ò¶øz ó¶á ô¶t õ¶eå ö¶<– ÷¶X  ø¶ª¬ ù¶®/  ú¶ó ü¶qK ý¶ú¤ þ¶Ÿ ÿ¶g¬ €·äÆ ·cF ‚·§x ƒ· 	 „·jž …·Œ †·9• ‡·°þ ˆ·wT Š·Ÿm  ‹·Š Œ·£% ·Eî Ž· ·  ·.² ‘·Ð˜ ’·ÑJ “·V ”·\°  •·y –·¬™
 ˜·ìc ™·O š·«œ ›·Ju œ·±X ·ßì ž·B® Ÿ·R-  ·r ¡·‡
 ¢·yô £·®· ¤·þá ¦·h" §·Ö>  ¨·Àˆ ©·\	 ª·Ç£ «·%Â	 ¬·-j ­·2 ®·Ì% ¯· þ °·K¨ ±·yõ ²·It µ·*†  ¶·) ··ÎÞ ¸·õB ¹·Sx º·TÚ  »·‹Ù ¼·+}  ½·g*
 ¾·r´ ¿·ÐE À·  Á·
 Â·KÁ Ã·Ç“ Ä· Å·uÊ Æ·Ém Ç·× È·eH É·ö Ê·Ä. Ë·Í Ì·ÙÌ
 Í·—‰ Î·—ó  Ï·ám Ð·Ð  Ñ·Œn Ò·o¨ Ó·H# Ô·Ö… Õ·«* Ö·{û  ×·k%	 Ø·T[ Ù·* Ú·Ëü Û·‚¯ Ü·™F ß·ØÅ à·¨ á·[Í â·o ã·¾¾ ä·~  å·8 æ·É# ç·æá è·[ê é·]` ê·L ë·°å ì·‚) í·B` î·ÿ ï·W ð·›» ñ·H ò·x„ ó·" ô·! õ·UÖ ö·±â  ÷·§S ø·ÖA ù·„ ú·†  û·`ò  ü·;  ý·Ä[ þ·ÄÌ ÿ·Œ €¸) ¸ä° ‚¸~Í ƒ¸ì	 „¸NŸ  …¸/› †¸Á ‡¸KÏ ˆ¸Ä
 ‰¸q_ Š¸à ‹¸f Œ¸µw ¸l¥
 Ž¸õ{  ¸b ¸SØ
 ‘¸ÛÒ ’¸t“
 “¸ËÌ ”¸Še
 •¸¯+ –¸Å5 —¸ƒ[ ˜¸	» ™¸)º š¸i® ›¸Sa œ¸œÿ ¸í ž¸ÀÊ Ÿ¸½ê  ¸õ ¡¸hØ  ¢¸Æ £¸o¡ ¤¸kk ¥¸5Ã	 ¦¸9— §¸c• ¨¸÷á ©¸‰Ÿ  ª¸Þ¨
 «¸»4 ¬¸hP ­¸\É ®¸¿ ¯¸õ¬ °¸-F ±¸AÃ ²¸7´ ³¸ˆl
 ´¸ U µ¸\° ¶¸ ·¸‘= ¸¸'I ¹¸_d º¸ÿ1
 »¸¼Ë	 ¼¸Qõ
 ½¸w ¾¸ÿ>
 Á¸7S Â¸H‚ Ã¸Ñ¥  Ä¸R Å¸Æ1
 Æ¸E Ç¸# È¸Ëó É¸äh  Ê¸æÏ Ë¸ô®
 Ì¸ƒ= Í¸úI Î¸d¤ Ï¸Õ° Ð¸R` Ñ¸ 4 Ò¸ÖÀ Ó¸9 Ô¸-#  Õ¸ü;
 Ö¸¤Ð ×¸\Z Ø¸ÿ Ù¸E{ Ú¸Äí Û¸ýN Ü¸ÁŸ Ý¸v Þ¸ÿø ß¸q à¸ƒ< á¸>u
 â¸0  ã¸#1
 ä¸­
  å¸´­ æ¸x% ç¸I è¸ÎS	 é¸¯™ ê¸ïb ë¸¦! ì¸×i í¸° î¸S
 ï¸Ù: ð¸ ñ¸` ò¸}" ó¸®À ô¸ -	 õ¸õ­ ö¸” ÷¸†! ø¸§¶ ù¸å¾ ú¸  û¸ÛŸ ü¸æ[ ý¸$õ þ¸x~ ÿ¸FS €¹Qú ¹Û ‚¹: ƒ¹óy	 „¹5ß	 …¹a †¹L
 ‡¹´
 ˆ¹ºë ‰¹p Š¹t¡ ‹¹„ Œ¹”€ ¹œˆ Ž¹™0  ¹ŒW ¹ÿ ‘¹[D
 ’¹Ý± “¹² ”¹Õ’ •¹ÍÐ –¹Åõ —¹^
 ˜¹ZÕ ™¹…Í š¹¦4	 ›¹›¿ œ¹¨¡ ¹F´ ž¹ç’ Ÿ¹c›  ¹éµ	 £¹2¸ ¤¹à¿ ¥¹ök ¦¹Ï—  §¹¢‘ ¨¹ÆÐ ©¹B  ª¹¯P «¹L\ ¬¹…} ­¹Š ®¹ôü ¯¹½ °¹Ä; ±¹ç4  ²¹Lþ	 ³¹ª ´¹¦e µ¹Ó¨ ¶¹ª	 ·¹Cà ¸¹¡P ¹¹Gì	 º¹¥ »¹Ð ¼¹Ég ½¹õÿ ¾¹CÉ ¿¹5Õ À¹WÍ Á¹Ö­ Â¹»Ì Ã¹,ˆ Ä¹Ð Å¹  Æ¹<U Ç¹”ñ È¹—‚ É¹[ã Ê¹¸. Ë¹^ð Ì¹T£ Í¹fÏ Î¹ÈŸ Ï¹Ü¾ Ð¹W9 Ñ¹ Ò¹Ìô
 Ó¹Ú2 Ô¹vÿ Õ¹; Ö¹Q[ ×¹øç Ø¹øô Ù¹˜ Ú¹Õ Û¹J  Ü¹3%  Ý¹
… Þ¹ ß¹ l
 à¹ 
 á¹†B â¹â£ ã¹ ä¹6• å¹³• æ¹)ê ç¹X&
 è¹tÕ é¹,® ê¹åK
 ë¹ëi ì¹á< í¹+/ î¹ê[ ï¹Ö ð¹AÏ ñ¹•K
 ò¹›z ó¹‚a ô¹}­ õ¹SX ö¹ü° ÷¹bi  ø¹lA ù¹^e
 ú¹²N û¹qN ü¹ØC ý¹ô: þ¹úb ÿ¹_l €ºf ºÎ ‚º…ã …ºÃD †º˜c ‡ºWB ˆºä ‰ºÏ* Šº á ‹º`' Œº™Ó º™& Žº#Ó
 ºÃ   º¸« ‘º“õ ’º!· “º e ”ºú
 •ºä –º¿> —ºã› ˜º3ý ™ºæÓ šº0r ›º÷ œº{‰ º"Q  žºa3 ŸºSù   ºÇŠ ¡ºö ¢º– £ºb+
 ¤º¦t ¥º(2 ¦ºb: §ºCb ¨ºª¡ ©º , ªº<O «º×( ¬º(¾ ­ºf ®º¸% ¯ºö  °ºKŒ ±º±A ²ºñ;  ³ºïQ
 ´ºá µº’ ¶º&L ·ºëq ¸ºd‡ ¹º& ººdS
 »ºØÿ ¼º×Ÿ ½ºj ¾ºtñ ¿ºãz Àº< Áº—Ë  ÂºNk Ãº E Äº&. Åºwá
 ÆºMû  ÇºÓ¼ Èº·r ÉºŽÀ	 ÊºQ  ËºSÙ Ìºs³  ÍºW‰ ÎºëÇ Ïºíf Ðºng Ñº]½ Òº· Óº²ž Ôº½ƒ Õº[h  ÖºV5 ×ºu Øº_û ÙºHŽ Úºž Ûº‚À ÜºG¦ ÝºHÇ Þºô,	 ßº>~ àº€¯ áºùê âºê ãº5¯ äº_ çº?	 èºÁU éº3¬ êºDž  ëº†W
 ìº½K  íºª‡ îº9µ ïº#)	 ðº%K ñº.ð òºJ‹ óº¢ò ôºb…
 õºŒq öºŒo  ÷ºR øºEÙ
 ùºpS ûºQ üº8¶ ýº8ú þºÐž ÿº(ä €»©Ã »Ho ‚»Ù/ ƒ»÷Â „»'	 …»ëN †»÷M ‡»½W ˆ»ÂO ‰»ú Š»' ‹»¯	 Œ»Ñh
 »HÌ »Ù
 »[Y ‘»Ÿ) ’»Ù¾ “»ÔN ”»q •»ór  –»O¶ —»o ˜»jm ™»¯Ü š»ã× ›»k œ»úJ	 »Tâ ž»¸Þ Ÿ»žº
  »
æ ¡»EŽ £»¢à ¤»¶¯
 ¥»‚ ¦»ó  §»Í ¨»L	 ©»} ª»>~  «»‚Ø ¬»3Ò ­»Å… ®»q ¯»[ °»”\ ±»Z„ ²»Äå ³»È  ´»;l µ»Dè
 ¸»o ¹»Ã+ º»  »»^j ¼»í- ½»W ¾»Á„ ¿»‘I À»d¦
 Á»ƒÊ Â»ŒË Ã»Ò Ä»ÊÒ  Å»=Ó Æ»±W Ç»·w È»ÂÝ	 É»°  Ê»Á Ë»õ7
 Ì») Í»îa Î»Ì?
 Ï»[ñ Ò»b Ó»ô Ô»d Õ»¯8  Ö»r< ×»>` Ø»Gª
 Ù»ôM Ú»ù¤
 Û»dï Ü»V Ý»·’ Þ»FX ß»âÁ à»©² á»…O â»†j ã»ß] ä»–ç  å»bÀ æ»  ç»w- è»q‡ é»¼ª ê»×V ë»Ø: ì»FA í»c î»· ï»àÜ ò»3
 ó»^‰ ô»© õ»ÄB ö»	
 ÷»þÙ ø»¦
 ù»ÜŒ ú»ð û»xŽ ü»}L ý»ÝO þ»R ÿ»ÎT €¼Û„ ¼H1 ‚¼•Ç ƒ¼0• „¼˜v  …¼.Ò †¼ß! ‡¼9¦ ˆ¼Kn ‰¼1 Š¼:v ‹¼T‡ Œ¼-¡ ¼» Ž¼Gi ¼Î  ¼2… ‘¼3á ’¼EU “¼J	 ”¼bÉ
 •¼aI –¼Ö¿ —¼Uú
 ˜¼lÐ ™¼2¶ š¼ú® ›¼ž¸ œ¼á/ ¼”É ž¼;– Ÿ¼U÷  ¼ze	 ¡¼À ¢¼q% £¼É% ¤¼™ñ ¥¼lG ¦¼ï §¼N
 ¨¼³À ©¼yf ª¼w «¼>Þ ¬¼ã
 ­¼ÉÖ ®¼Ñ1 ¯¼²	 °¼ô ³¼,^ ´¼Åd µ¼Ù  ½¼° ¾¼ÞÝ ¿¼H‘ À¼ Á¼å± Â¼úÝ
 Ã¼ Ä¼y€ Å¼³E
 Æ¼£9 Ç¼ü¯ È¼¢D Ë¼[Ø	 Ì¼Ì Í¼ˆ> Î¼(ý Ï¼A¶  Ð¼P‡  Ñ¼P Ò¼w Ó¼¤Ñ Ô¼>@ Õ¼£Ê Ö¼4 Ù¼  Ú¼7 Û¼ß)	 Ü¼ð„ Ý¼Í¹ Þ¼|
 ß¼Ÿš à¼aˆ á¼	š	 ä¼Kk å¼ÒÖ æ¼Šz é¼Kí ê¼¨G ë¼ÇÙ î¼/ ï¼“Ÿ ð¼Q ó¼+ ô¼Éu õ¼¾€ ý¼¤ þ¼}¶ ÿ¼\ €½£
 ½Ÿ® ‚½u, ƒ½Ö „½nª …½O †½ w ‡½Šæ  ˆ½}p ‰½$ï Š½Ê ‹½œ— Œ½%R ½T	 Ž½^Œ ½!d ½UÍ ‘½=4 ’½Ô “½òT  –½½É —½s6 ˜½Sp ™½1 š½@è ›½Çñ œ½0:
 ½Ñ ž½½€ ¡½io ¢½SZ	 £½»
 ¤½¡´ ¥½Æ{ ¦½å[ §½:¿ ¨½$ç
 ©½¤˜ ±½Ùq ²½†  ³½a•
 ´½k( µ½…  ¶½_Ö ·½—Ù ¸½pG ¹½b º½<4 »½X ¼½Èˆ ½½¯J ¾½f ¿½>Ú À½Šw Á½Í• Â½§ö Ã½° Ä½‰% Å½øé
 Æ½³	 Ç½‡ü  È½¼ É½Û Ê½Óu Ë½ïF Ì½Él  Í½_£ Î½î= Ï½­P Ð½âg
 Ñ½kg Ò½7 Ó½Ã Ô½N  Õ½	[ Ö½Ñ ×½ö> Ø½ãý Ù½·¯ Ú½2 Û½
m Ü½ÇÔ Ý½,Ü Þ½†œ
 ß½Í,  à½ á½6¯ â½ý
 ã½ªf
 ä½Û
 å½/$ æ½Tå ê½>Ã ë½ý		 ì½dU í½(T î½TR ï½5ð ð½A ñ½nõ õ½H ö½1· ÷½\£ ø½ S ù½ì© ú½7Å û½¯  ü½ß½ þ½L ÿ½y €¾lƒ
 ¾É   ‚¾âK ƒ¾öå „¾n_ …¾ó´ †¾ÓF ‡¾ÌÔ  ‰¾øK	 Š¾N+ ‹¾¾) Œ¾× ¾ø ¾óø ¾áÏ ‘¾}X ’¾=@ “¾6Ä –¾<Z —¾À- ˜¾`# ™¾ÿ	 š¾X^ ›¾~ œ¾Oâ  ¾º ž¾Ý… ¡¾,E
 ¢¾IÃ £¾K0 ¤¾ìË ¥¾@µ ¦¾AQ §¾ÀD	 ¨¾Å3 ©¾F$ ª¾ï «¾“	 ¬¾•Ì
 ­¾Óù ®¾Ã¬ ¯¾Tõ  °¾} ±¾Ÿt  ²¾ìØ µ¾M0 ¶¾ju
 ·¾† ¸¾5 ¹¾` º¾²Ã »¾ðÔ ¼¾šÊ ½¾Ÿo ¾¾9¼ ¿¾ÌV À¾0 Â¾ir  Ã¾zÀ Ä¾åc Å¾´P Æ¾Ë
 Ç¾Tû È¾æ
 É¾zå  Ê¾Ñ³ Ë¾— Ì¾c¸ Í¾o	 Î¾ïÆ
 Ï¾
 Ð¾,  Ñ¾)  Ò¾êé Ó¾hä Ô¾åI Õ¾ÔR Ö¾ÊÕ Ù¾Ïz Ú¾ƒ¹ Û¾²" Þ¾d) ß¾TÄ  à¾w^	 á¾n â¾öU ã¾Y‰  æ¾} ç¾ªû è¾Fó	 ê¾z^ ë¾·Á  ì¾\ í¾ö î¾o@ ï¾*± ð¾nÇ ñ¾ŸÙ  ò¾C ó¾…ü ô¾ « ÷¾
‘
 ø¾ÏÉ ù¾äf û¾•V ü¾È§ ý¾RË
 þ¾²Á ÿ¾#G €¿'¿ ¿², ‚¿Ï»
 ƒ¿"é „¿±
 …¿r“ †¿¨g ‡¿£‹ ˆ¿…? ‰¿­ Š¿…u ‹¿ôä
 ¿Ð ¿ç
 ‘¿Æ ’¿g® “¿¿
 ”¿ƒ  •¿²” –¿(! —¿5« ˜¿f¢ ™¿5 š¿ìD ›¿I
 œ¿” ¿L( Ÿ¿‰í   ¿63 ¡¿ðš ¢¿] £¿NE ¤¿Rù ¥¿. ¦¿n
 §¿sÔ	 ¨¿’Ö ©¿‡	 ª¿¢ «¿ü ¬¿ùu ­¿’“ ®¿7f ¯¿3$ °¿çû ±¿[: ²¿Ž°	 ³¿õ	 ´¿ µ¿<­ ¶¿š ·¿Q
  ¸¿*” ¹¿.Î º¿æ^ »¿¶¯ ¼¿  ½¿ð4 ¾¿E/ ¿¿ø À¿Šì Á¿I€
 Â¿vç Ã¿¿µ Ä¿g Å¿©Q Æ¿ë  Ç¿F È¿Î É¿ Ê¿ÃÊ Ë¿Aò Ì¿³2
 Ï¿¬ë Ð¿S  Ñ¿[1 Ò¿;h Ó¿O
 Ô¿ù²  Õ¿µ¼
 Ö¿‡å ×¿‘ Ø¿º£  Ù¿ËÏ Ú¿«†	 Û¿æ¾
 Ü¿©Ð Ý¿òn  ß¿N• à¿R á¿§I
 â¿€ ã¿K ä¿lM	 å¿^ æ¿©e  ç¿Xº è¿{\	 é¿g ê¿I ë¿™L ì¿TÞ ï¿²# ð¿
 ñ¿S ò¿“I ó¿jI
 ô¿º õ¿_ž ö¿ý_ ÷¿q ø¿Äs ù¿É ú¿	Ã û¿ü·	 ü¿y ý¿¹ß þ¿;s ÿ¿Ø¬ €Àù€ À·­ ‚Àb{ ƒÀñÆ „À‰Ó	 …ÀÉn †Àìé ‰ÀF ŠÀtÅ  ‹ÀÞ
 Àd‹ ŽÀ-N À÷Ö ÀE ‘À‘ð ’Àîì
 “À%¬ ”ÀŒî •ÀÎ% –À•G —ÀÈÕ  ™À	q šÀyƒ ›ÀóÙ	 œÀíw ÀÆÊ žÀyÜ ŸÀå>  ÀÓ ¡ÀHD ¢ÀÆc £À ¦Àä §ÀR ¨À¸r «À†¦ ¬À·
 ­À/Ú	 ®À<Ä ¯Àð1 °Àä ±À<Z ²À“¹ ³ÀÔô ´À‹Ö µÀD- ¶À’C
 ·ÀH ¸À
Y
 ¹À…  ºÀìþ »À‘ ¼À‚ ½À“  ¾Àu² ¿Àe’ ÀÀq ÁÀwê ÂÀÁ8 ÃÀØ ÄÀ½t
 ÅÀCÁ
 ÆÀcÊ ÇÀþÂ ÈÀ ÉÀEÔ
 ÊÀòn ËÀ\–	 ÌÀ7L ÍÀ‚m ÎÀmÒ ÑÀÐ3
 ÒÀº  ÓÀ‘+ ÔÀÈ ÕÀ?8 ÖÀLp ×ÀËf	 ØÀÛG  ÙÀ^< ÚÀ!Q ÛÀ+	 ÜÀ¸  ÝÀ;q ÞÀjß ßÀý àÀÙa áÀúâ âÀš ãÀŠ4 äÀß7 åÀ}ü  æÀT	 çÀ  èÀk» éÀIÓ êÀá ëÀ!( ìÀ6Â íÀ‡Ò  îÀãz ïÀíé ðÀm ñÀ# òÀZŒ  óÀ´z
 ôÀÔ õÀ4¯ öÀÓß ÷ÀUU
 øÀrC ùÀ„é úÀ¯ú ûÀÂ	 üÀ e ýÀÈx  þÀý
 ÿÀØ  €Á†3 ÁE—  ‚Ák ƒÁ¢Æ „ÁA˜ …ÁÙØ †ÁÉá ‡ÁDŠ ˆÁÔ_	 ‰Á+É ŠÁ$… ‹Á¿c ŒÁb% ÁZÓ  ŽÁf ÁY  ÁºÁ ‘Á™‘ ’Á—ž “Á*i ”Á{Ú •Á£Ï –Á  —Á–M ˜Á7j ™Á!ª  šÁœ³
 ›Á(	 œÁù Á@ƒ žÁZ| ŸÁsô  ÁlÄ ¡Áfw
 ¢Áwƒ £Á)!
 ¤Á
 §Áhq  ¨Á9V  ©Á¢¥ ªÁ‰Ì «Á¬ ¬Áíâ ­Áÿn ®ÁûÙ
 ¯ÁF °ÁAu ±Á©Ø
 ²Áàj ³ÁrT ´Áë9 µÁ%è ¶Á®I ·Á4« ¸ÁvÈ ¹Á\r ºÁDâ »ÁÖ ¼Á¢ ½Á· ¾ÁÌü  ¿ÁA° ÀÁõ‰  ÁÁn/	 ÂÁ>%
 ÃÁ- ÄÁ¸Ô ÅÁó^ ÆÁUá
 ÇÁWÿ ÈÁ4 ÉÁÆÐ
 ÊÁ–[ ËÁ¹
 ÌÁ­Û ÍÁ“]
 ÎÁ,\ ÏÁû ÐÁò
 ÑÁ44 ÒÁS ÓÁÒ2 ÔÁ ÕÁ¹’ ÖÁƒ  ×Á: ØÁ[ ÙÁaè ÚÁ^õ ÛÁ± ÜÁA± ÝÁ†°
 ÞÁ~Ó ßÁ~  àÁòr áÁ£¥ âÁd ãÁá²  äÁ&  åÁ æÁa¬ çÁw èÁš§ éÁáù
 êÁƒû
 ëÁÓÕ ìÁ†Ï íÁì îÁå{ ïÁñÇ
 ðÁ2 ñÁŽ òÁ¡Ê óÁKâ ôÁ ­ õÁü  öÁ²ù ÷ÁÁG øÁþW ùÁöÝ úÁð	 ýÁ<‚
 þÁ¡˜ ÿÁ €ÂÁŒ
 Â ‚Âlç …Â8× †Âš€ ‡Â!Ú ŠÂ¦* ‹Âcr ŒÂÄe Âž) ŽÂû Âpx
 ÂS ‘Âhü ’ÂPª “Â°h ”ÂÞ_ •Â| ˜Âq¾ ™ÂS' šÂ]• ›Â†! œÂ=Ã Âzò
 ¡Âç ¢Â9V £ÂÄ ¤Â]„ ¥ÂkŸ
 ¦Âd] §ÂR ¨ÂUë ©Â‡i ªÂi  ¬Â„Ð ­ÂÌ¬ ®Âíi
 ¯Â¤| °ÂüH ²Â!
 ³ÂXÓ ´Âø µÂŒŒ ¶ÂÃ   ·Âñ 	 ¸ÂAª ºÂ{Ÿ »Âßç ¼Âj ½Â	û ¾Â›; ¿Â…P	 ÀÂ) ÂÂc¸ ÃÂË¯ ÄÂôV ÅÂ¶‡ ÆÂOy ÇÂg´ ÈÂÿ ËÂ% ÌÂ_V ÍÂ@õ ÐÂ"¬ ÑÂëÂ ÒÂü ÕÂN ÖÂýÓ ×Â† ØÂ¨ã  ÙÂGe ÚÂ&K
 ÛÂp‡ ÜÂÄ ÝÂ k
 ÞÂÞ9 ßÂ×æ àÂ†Ñ ãÂÛG äÂõÃ åÂNš èÂ©

 éÂ] êÂõ  ìÂ€‰	 íÂ¿ îÂ¦« ïÂ
@ ðÂ{¬ ñÂX òÂ~Á óÂí ôÂî¸ õÂýV öÂ™& øÂ7y ùÂ1ú úÂÛÊ ûÂ(c üÂÆ  ýÂ¯Å þÂ±
 ÿÂ$»  €Ã(! ÃEc „Ã&<
 …Ã'# †ÃŽK ‡ÃÿÝ
 ˆÃªƒ ‰Ã»O ‹Ãœ ŒÃÅ„  Ãsí  ŽÃÜ® ÃIX	 Ã
  ‘Ã'Ä ’Ã<- “Ã— ”Ã½O	 •Ã˜³ –ÃZ{ —Ã?Q  ˜Ã&F ™Ã»ú ›ÃOw œÃ5ì Ãv žÃäñ  ŸÃ•  Ãáy ¡Ã ü ¢ÃS £ÃtÓ ¤Ãÿ± ¥Ãµl ¦Ã×´ §Ã|b ¨Ã‡Í ©Ã
 ¬Ãæî  ­ÃŒ
 ®Ã ±Ã¼) ²Ã” ³Ã
¬ ´ÃdÆ µÃÎL ¶Ãlæ ¹Ãž. ºÃÍ\ »ÃÇÜ
 ¼ÃNˆ	 ½Ãð‰ ¾Ã‡½ ¿Ãš~ ÀÃ ÁÃœi ÂÃêd ÃÃ< ÄÃ®® ÅÃNÒ ÆÃ²q  ÇÃ~T
 ÈÃÏÕ
 ÉÃ…' ÊÃ7 ËÃÐ{ ÌÃåà ÍÃ$Ð ÎÃ%r ÏÃ§e ÐÃ`3 ÑÃ)í ÒÃâ ÓÃ› ÔÃq÷ ÕÃƒ6 ÖÃˆn ÙÃ±Ž	 ÚÃ” ÛÃü„ ÜÃtä ÝÃ4Q ÞÃ! áÃc¨
 âÃB ãÃ²? äÃ»9
 åÃ¼ù	 æÃ¼ë éÃ—’ êÃ&t ëÃ–%
 îÃzÌ  ïÃ¨ ðÃ„ ñÃ4Þ òÃŽÖ óÃh‚ ôÃkÛ õÃq´	 öÃ\ ÷ÃËÜ øÃmÙ ùÃÚ<  úÃ š ûÃX üÃ£ ýÃ þÃ„ ÿÃ°Ó €Ä Ä™° ‚ÄI ƒÄèR „ÄP÷ …Ä9#  †Ä
6 ‡ÄG7
 ˆÄÓ… ‰ÄÞ¢ ŠÄ£
 ‹Ä¤  ŒÄŠ Ä0H ŽÄ¦ Äü  Äc« ‘ÄÂ ’Ä“„ “ÄÌ¨ ”Än  •ÄÏ„ –Äp —Äy9
 ˜ÄŒu ™Ä9E šÄ•' ÄmÕ žÄÒÉ	 ŸÄ*t  Ä¨Ü ¡ÄîÞ ¢Äx€ £Äîf
 ¤Ä²© ¥Äºw
 ¦Äpû  §Ä?

 ¨Ä<— ©Ä% ªÄ†¼ «Ä‡ü ¬Ä¨Š ­Ä÷E  ®ÄÔ’ ¯ÄÂc  °ÄXj
 ±ÄOp
 ²ÄMœ ³ÄlÝ ´Äe0 µÄ_6 ¶Ä1² ·ÄQ­ ºÄÃ½ »Ä:& ¼Äýå ½Äó ¾Ä]£ ¿Ä¸‘ ÀÄ-Ÿ ÁÄÉ` ÂÄt ÃÄÔw ÄÄH(	 ÅÄê
 ÆÄîø ÇÄké	 ÈÄæý ÉÄØÀ	 ÊÄrž ËÄ Ð ÌÄâ ÍÄõ% ÎÄ
 ÏÄ£¬ ÐÄÖ  ÑÄP· ÒÄ	ï ÓÄ³„ ÔÄë	 ÖÄR$ ×Är   ØÄ’ ÙÄx{ ÚÄÚÎ ÛÄ  ÜÄP ÝÄF ßÄ˜>
 àÄ¹†  áÄ© âÄÅü ãÄù äÄ:| åÄ·è
 çÄ® èÄ~w éÄ2O êÄ>Ã ëÄ`0 îÄõQ ïÄŠe
 ðÄ›} ñÄ¤Ù òÄQ· óÄa ôÄÌ% õÄwn öÄc& ÷ÄŒO øÄúß ùÄºÕ úÄ'þ
 ûÄT5 üÄ¼ý  ýÄ,ã
 þÄH­ ÿÄK±
 €Å¢“ Å ‚ÅÛª ƒÅU© „ÅH·  …Å/‘ †Åå×	 ‡ÅY  ˆÅf¢ ‰Åð‰ ŠÅÌ ‹Å_š ŒÅ¿  ÅO›  ŽÅ J ‘Å¡7 ’ÅÊ— “Å)Ž ”ÅÉ0 •Åòè –Åz– ™Å\Õ
 šÅSÐ ›Å$ù œÅè° Å©n
 žÅ‹[ ŸÅ€Ù  ÅeB ¡Å
Q ¢Åm £Å¡Ç ¤Å:ì
 ¦Å÷ò §Åöp  ¨ÅîÅ ©Å}u  ªÅ™ç «ÅÖƒ ¬ÅÿT ­Åž
 ¯Åâ °Åh ±Åp ²Åb
 ³ÅÇ‘ ´Å« µÅœà ¶Å] ·Å²à ¸ÅâÚ ¹Å<Á ºÅž »Å¨¾ ¼Åz¥ ½ÅY	 ¾Å¾ ¿Å8÷ ÀÅ•ñ  ÁÅo ÂÅt‡ ÃÅ,y	 ÄÅ2. ÅÅ£ ÆÅbè ÇÅÂ ÊÅdO	 ËÅJÛ ÌÅ½Ü ÎÅE	 ÏÅþ	 ÐÅÝ¯ ÑÅ˜E ÒÅuê ÓÅDú ÔÅ‘  ÕÅ5 ÖÅdJ  ×Å¢± ØÅ8ï ÙÅüØ ÚÅÃ½ ÜÅ´”
 ÝÅ) ÞÅ,  ßÅôÏ àÅ£Ú âÅd’ ãÅMÌ äÅª åÅ™U æÅU èÅdB  éÅäñ êÅû
 ëÅ~x ìÅG íÅc˜ îÅÚ¡
 ïÅÖ¾ ðÅOT ñÅ§ òÅR( óÅ¢Ú ôÅ¿È  õÅ 2 öÅ@, ÷ÅvR øÅƒT ùÅÛ úÅ)X þÅK ÿÅ"J  €Æwc Æk	
 ‚Æ› ƒÆ=& „Æ<
 …Æ* †ÆÄ+ ‡Æå

 ‰Æ[Q ŠÆ5_ ‹Æô{ ŒÆÊå Æ­ ŽÆªÄ  Æ¸Ñ Æ&Ô ‘ÆÇ• ’Æ–* ”Æœ™ •Æ› –Æ»C —Æ™Ð ˜Æ7†
 ™Æâœ šÆU
 ›Æöã œÆ›4 ÆË žÆöb ¡ÆÙà ¢Ædù £Æ
z ¤ÆL÷ ¥Æ	€ ¦ÆåÈ §Æö
 ¨Æp‰ ©ÆÐ_ ªÆ?+ «ÆwO ¬ÆTØ ­Æ.[  ®Æ¶ ¯Æ¨
 °ÆÈ¦ ±Æ¥ê ²Æ® ³Æmz
 ´Æ7­ µÆÖ¡ ¶Æ†x ·ÆÁ„ ¸Æ?–  ¹Æ%3 ºÆÈÝ  »Æ/
 ¼Æüq ½Æ«Ä
 ¾Æš« ¿Æ™Á  ÀÆTÒ ÁÆŽ  ÄÆ:³
 ÅÆÅ7  ÆÆú ÇÆVá  ÈÆ¸S ÉÆâ> ÊÆ¼
 ËÆzW ÌÆhã ÍÆ>± ÎÆ)£ ÏÆ4s ÐÆ´ ÑÆc_ ÒÆ¶ ÓÆÁ°
 ÔÆ1‡ ÕÆs« ÖÆ( ×Æ\À ØÆ¯Ÿ ÙÆß. ÚÆ”¦
 ÛÆW`
 ÜÆd> ÝÆˆ ÞÆà² ßÆŽ
 àÆ‹x
 áÆG âÆ& ãÆQ/ äÆCQ
 åÆðV æÆÚn çÆÏñ èÆ1ª éÆ}F êÆo  íÆ?É îÆIs ïÆíû
 ðÆã* ñÆ²… òÆ™
 óÆ«ƒ ôÆ…h õÆbu öÆQT  ÷ÆÛ0 øÆá@ ùÆ- úÆˆF ûÆs† üÆÓé ýÆlï þÆCW ÿÆ
  €Ç¨ Ç^ ‚Çh¿ ƒÇ\Ä
 „Çh¬ …Çgç †Ç›– ‡ÇYA ˆÇrh ‰Ç¨ ŠÇÖö ‹Ç°£ ŒÇ-¬ Çr¹
 ‘Ç¾Á ’ÇÙ3 “ÇÇ ”Çh7
 •ÇÎ# –Ç|á —ÇhV ˜Ç7¿ ™Ç,K
 ›ÇÝï  œÇkZ ÇÕÃ žÇ¦ ŸÇø²  Ç:¶ ¡Ç¬q ¢Ç9 £Ç°U ¤Ç&- ¥Ç›S ¦Ç{ §Çâ$ ¨Ç  «Ç¶ ¬Ç=«	 ­ÇÁ °ÇÈ ±Çeü ²Ç©ž µÇÓÒ ¶Çž£ ·Ç³ ºÇPŒ »Ç>ó ¼Ç6  ½Çí0  ¾Ç|	 ¿Çh ÃÇìë ÄÇ¿5
 ÅÇ· ÆÇÂ- ÇÇÃ
 ÈÇ˜Í ÉÇØ‹ ÊÇ‹å ËÇöt ÌÇEa ÍÇî	 ÎÇÔ
 ÏÇß 	 ÐÇE
 ÑÇÇ
 ÒÇ±Ç ÓÇ(‡ ÔÇøo	 ÕÇTa	 ÖÇÙ· ×Ç/ ØÇÓ© ÙÇ4" ÚÇGè ÛÇZÐ ÜÇ Ä ÝÇ)± ÞÇF¼  ßÇLi àÇ•ð áÇe
 âÇ"¹ ãÇ%ê äÇ$ë åÇðª æÇ% çÇý\  èÇü” ëÇ¢3 ìÇ íÇ]8 îÇlD ïÇœ ðÇÞ ñÇª òÇ}Y óÇÎU ôÇW§	 õÇŒ¾
 öÇsW ÷ÇÉ
 øÇb
 ùÇ
V úÇ	®  ûÇà. üÇ"3 ýÇ™ë þÇ¥g ÿÇÂ‰ €ÈSy È ‚È¯ ƒÈsÂ „ÈDF  …Èèþ †È¨" ‡ÈBX ˆÈx4 ‰È @
 ŠÈÕa ‹È  ŒÈ“ ÈŒ ŽÈð~  ’ÈžY
 “ÈdK ”È~ã •È#ú  –Èf —Èÿ€ ™ÈP šÈ9á ›Èft
 œÈÐš ÈCÌ  È‘ï  ¡È©ë ¢ÈÊÅ £ÈMG ¤ÈÖ ¥È<æ  ¦ÈÛZ §È©c ¨Èaé ·ÈÄL »ÈS— ½ÈÊ5 ÁÈ˜W  ÄÈ5
 ÆÈ ÊÈÒg ÍÈÝ|	 ÏÈ…€ ÒÈÇá ÖÈ«¥ ÛÈ‹ äÈ,¨ òÈµë ŒÉÛ– –Éç• °Éîy ºÉ<9 ÌÉc–
 ÞÉà! ðÉ/ óÉà	
 …Ê  ˆÊþ ‹Ê¨	 ŽÊ<º ›ÊúÎ ŸÊÚ! ¢Ê¹¸	 £Ê { ¤Êx- ¥ÊžŒ  §Ê$r	 ¨Ê$\ ªÊ «Ê²X ­Êì ®ÊÕ ±ÊL"	 ·Ê
¨ ½ÊÿÌ
 ÀÊÑž ÅÊ‰k ÈÊ2 ËÊ¶P  ÎÊõƒ ÒÊ‘¡  ÙÊ>U ÞÊê
 áÊUf èÊþà ìÊHÎ
 üÊ	 ŠËÅ6 ”Ëc± œËZ­ ¤Ë2. §Ëà×
 «Ë3Ð  ±ËŽ ºËq
 ÇË	} ÒË	 ÛË‹2 ãËDQ ëË²t	 ôË<ð ûËM1 ‡Ì
  ‘ÌÃÛ •Ì|ì  Ì÷Ç §Ì_’ ¯Ì*½  ²Ì ðÌõø øÌ) üÌOn ‘Í)• šÍÑ=  ¢ÍœŒ ®Í` ºÍÙó ÃÍåŸ
 ÌÍ™Õ ×Íå† âÍ– èÍä  íÍ|Æ òÍ¼x ûÍYD þÍ+%
 „Îþ ŠÎŽX	 ”Î*Ú žÎC% ¨Îâ
 ³ÎEÙ
 ¾Î"
 ÉÎòR ÓÎli ÞÎÐç	 èÎÊ±
 îÎ‡² ñÎmÅ óÎ< öÎó¿ øÎQs ûÎiþ	 þÎ  ˆÏ”Ê ‹ÏWy  ŽÏ¯ ‘Ï’ •ÏJ ¡Ïn ¢ÏÂ	 £ÏŽ ¤Ï¬ƒ ¥ÏÏˆ ªÏÚ› «Ï»Ð  ¬Ï
À ­ÏM. ®Ï\J ±Ï	±    ¾R%  Î(ú Ð;; Òá³ Ôþ‘ Ö× ØÁ Úz‘ Üyç à‡—	 éFX òi ûDL „X6 9L    ™ #
†  $c× %” &íg 'íÕ
 )#, *˜C +Îz ,Zí 9üï  :"
 ;ñK <¦Å =D >ŽÒ ?CÂ	 @€ AŠ„ Bo;	 Cù D†¡ E… F7) G² Hä I´ J¹× Kš! LWâ M)Š N¡_ Oû P6  QÆ> R5à  SÀp  TÁž U5ê VÄ& W*»
 Xôm Y«% Z;6 [«˜ \P ]Ãî ^w¯ _:ç `_ó  bò cc d…® eöä  fŸr gÇö h°D kËC |’‡ …b
 †Ý' ‡’† ˆ†î ‰Ë Š­¬  ‹øÇ ŒW	 ð ‘m å? ôÒh õ%
 ÿ+L €vå
 Š€¬ ‹Â?  Œ»ˆ û› ŽýÌ ÁÕ	 ñc ‘ôr ’¸E •Þ7	 –©K ¡ÁR ¢kS ¬ÂÇ
 ­Šÿ	 ®ù•
 ¯b °wÔ ±Zð ²lí ³ð ´' µnâ  ¶¾
 ·4z ¸ü$ ¹ç »’Ü	 ¼% ½‘ž óv	 ôQ
 ö· ÷WP ùëü úr û%  ü4# ý& þs3 ÿšõ €º´ ‚\ä ƒ½  „D …üÎ †Ô`
 ‡øÂ ˆI  ‰C¤ Šþu ‹) ŒáŠ / Ž0– 	ú	 þÞ ‘ÀÎ ’„7 “ÐD ”k†	 •3Ç –Œ, —Å ˜&I ™ÃT š÷a  ›x  œ3¨  ]µ žÁ Ÿãé	 ¡ÿ£ ¢òÛ £|ü ¤r¾ ¦âk
 §Ó› ¨“´ ª a «I 
 º†a »¨> ¼à~ ½p ¾´· ¿#0 ÀÞ5 Á¢M Âk¦ ÃÌ/ Ä{ ÅüØ ÆL¸ ÇÃ›
 Èxm
 É   ÊH Ë]í Ì*£ Í* Î^  Ï\$ ÐfÊ ÑïW
 Òà€ Óß¢  Ô  Õæ¶ Ö±û ×ýH Ø.™ ÙË
 ÚÒ£ ÛÐ•	 Ün ÝÐÝ  Þôo ß)- à‚X
 á^X
 âÂ ã}ï äj å€Ô æ d ç]D
 èP é˜‹ êˆè ër; ì3£ í£p
 î;8 ï«\  ð:
	 ñ¨ì  ò5Ê
 óù ô2E õ«
 öÍà ÷“þ  øB ùS  ú• ûr$ ü}Ž ý#Í þ ÿ¾> €	 …I  †Á ‰t Š=±
 ‹øq ŒÖY ¢Š ŽÄ‘ ¿R Ói ¨=¬
 ©dé  ª¶ «[ ¬_™ ­Á% ¸à ¹ˆË ºk »þ, ¼T> ½äu ¾1Õ ¿§! À=m
 Ò‡ Ó+V ÔØH Õh äU åôÀ íïU î% €¯Ü	 !|  ‚†3 ƒ¡õ „.Ê …Ë ‰F° ŠË ‹9„ Wï ÉÓ ‘!Ô ”Çæ •b –… —ïí §¡ ÁÞß Â+” Ã† ÄÃ$ ÅX+	 Æ±î Ç/ö  È™ø	 É 	 Ë×}
 ÌØÔ	 Í-ª Î
 ÏT Ð¾) Ñv Òöÿ ày  á¯| â€/ ã ä¶™	 åÌî æ%c
 ç*± èæ1 éƒ êÇ» ëò™ ìÈ»	 íR îø  ï¹1 ðlv ñ«µ ò¾Â óßK  ô&ø  õ×d öŽ ÷ïN øÑ§ ùÿ÷ ú“ û( üÖý	 ýQ# þþg ÿdÚ €˜T  G, ‚ƒÍ ƒ(‘
 „ë¡ …õ& †²0 ‡T ˆw© ‰/Q Š¾Õ ‹âq
 Œ.Á wm Žz~ Eu Hš  ‘'ˆ ’Ïa “ÀÎ ”¦« •›0 —üy ˜Ñ°
 ™– šßà ›¼
 œÑô p“ ž¸É Ÿ/	  Q„ ¡Èë ¢é™  £jr	 ¤á  ¥Í  ¦n0	 §OŒ ¨Oÿ	 ©ýÅ ªN «Ò ¬ÉO ­ÿ. ®‚O	 ¯Æ" °« ±Dz ²€g  ³= ´ý µT  ¶‚ê ·Ú‚	 ¸$‚ ¹P° ºÇ »~ ¼  ½¯5  ¾}Û ¿ À§£ Á­ ÂÑ Ã(Å Änz Å‘ Æ{u	 Çˆ¹ ÈúÂ É>‚ ÊH. Ë™ð Ìúó æùS çG¼	 èTk éæ¡ ê*G ë ó ìKk í> ýh
 þîŽ ‡  ˆ cä ‰ í Š  “ {;
 ” ÿ • œp – Æ  ˜ 7‡ ™ ‹ š í·
 œ îr  HÜ ž /¥ Ÿ ³| £ ¹$ ¤ +š ¥ uÌ « E¡ ¼ ¡  ½ °£ ¾ •  ¿ Oô Á ØÐ Ã }w Ä …§ Å 	- Æ !s Ç Px
 Ï Oá
 Ð œµ Ñ ò Ò Ç¤ Ó ›+ Õ Ø  Ö ** ß M> à á— á M¶ â ï ä ™
 å -d æ ¦Ñ ç ö é Ú  ê 2“ ì :w í 11 ï µ
 ð §¦ ò «
 ô ~ õ +B ö ø| ù «] ú äÊ ŠýÆ 7k Ž:F «A ‘á\  ¯ ¡¯” ¢:ï £=õ ¤ÿí ¥Æ— ¦R¨  §Ãâ ¨§ì «q+ ¬Tù ­I^ ®è °~ ±¹  ²é¬ ³÷1 ´*s ½²  ¾È$ ÀŸš Á"/ Â7 Ãþ  Å? Æe• ÇÊ
 Èdù ÉÛ, Ër¹
 Ì¹ù ÍAR  Îš Ðêš Ñ9I Òw,  ÔKÕ Õï– Ö ˆ Þ • ßëÆ ãrƒ  ä$ å÷[ æÓ¼ ñÄK ò½ ôo õt	 öq©
 ÷Dä	 ù9  úç­ üqY ý[º †	#› ‡	ú ˆ	Yÿ ‰	¡É
 Š	5^ ‹	|&	 Œ	«	
 	€Å Ž	„e  	‰* 	,¯  ˜	ÂC ™	°Ç ›	°  œ	x¢  ž	÷€ Ÿ	õæ £	· ¤	qR ¦	~\ §	„g ©	¬
 ª	Ûû «	Qr ¬	‰ ·	ï
 ¸	@ º	›… »	£¥ ¼	êë ½	Ø‘ ¾	~ ¿	kÙ À	Z
 Á	²P	 Â	é/ Ã	J Ä	8 Å	¶ë Æ	5„ Ç	þÅ È	«&	 É	ó¦ Ê	

 Ë	t Ì	ãR Í	lœ  Î	m
 Ï	‘% Ð	©f	 Ñ	ç  Ò	X” Ó	‘] Ô	»Í Ö	zX ×	AÛ Ø	Àæ  Ù	Ÿ§ Ú	…ƒ
 Û	Å* Ü	íÄ Ý	ï§
 Þ	µÅ
 à	í° á	­j â		Ä ã	î ä	³t å	Ç æ	W ç	,E è	ÔÀ é	ûŠ ê	%& ë	ñV
 ì	% í	¥Ö î	ŸÛ ï	Ö
 ð	×¶	 ñ	Y· ý	‡ þ	X  ÿ	€Ý €
W© 
¿. ‚
áò ƒ
à  „
Lå
 …
‹p	 †
w… ‡
<= ˆ
ÜK ‰
mÎ Š
¬˜ ‹
â‘ ™
üU š
!G ¢
4Ã
 £
“> ¤
{È ¥
æ §
X¡ ¨
f¿  ª
V  «
ùò
 ¬
í  ­
\ ¯
©‘ °
>q ±
`B ²
AË ´
¥¶  ¶
AC ·
,¿ Â
ò1 Ã
¯ Å
/+
 Æ
P°  Î
-X ×
pS Ø
l2 Ù
'× Ú
f Û
î{ Ü
y Ý
Cê
 Þ
w³
 ß
=Ý
 à
 
 ê
ð ë
à€ ì
K í
{Ô î
ÕÃ ï
<Z ð
Ÿ¤ ñ
£Ø ó
Ùv ô
3
 õ
x ö
Øÿ ÷
óš ø
™C ù
@¼ ú
Û	 û
= ü
ä; ý
ÞŠ ÿ
À €`  ‡ ‚÷ ƒµã „Ûø …HÜ †wÖ ‡Œ— ˆ£q ‰µ
 ŠŠ˜
 ‹Ïð Œ£7 9E ŽÆ4
 ­Á
 ’2 “!l ”Æ1 – y —v ˜“ë ™Hˆ š;Ý ›±Ñ œø ¥‹£ ¦l¶	 §¾ ¨´^ ªþ  «)0 ¬m­ ¸êu ¹»t ºZ »ì‡ ¼€æ ¾®é ¿w ÀßÓ Á>ù Âž½
 Ãjá Ä¶a Å»z ÆÉÓ ÇS È† Ô%Í éü ÿîO ˆ2õ
 ‰5" Šk¾ ‹vU ŒCÖ .´ ‘ºý
 ’‚ÿ  “z ”%k –9 —Ñ ™¨  š € žàw ŸN›  ¼Ä ¡
i £»¶ ¤œO ¥æ ¦.J ¨v™ ©”j	 ª_ «N'  ­¶	 ®Ë, ¯¾” °A0 ºDÃ »Þ( ¼›« ½¤ž ¾zö ¿ü›  À× Âî ÃrÑ
 ÆÓ® È‘ ÉŸg ÙÕ"  ÚÈÿ Û|ø ÜG· Ý¯ë Þ! ß  èE‰	 éJ©	 ê7° ë„£ íá´	 ñÀË
 òÝý  ó
E ôxÉ ÷Há ø	\ ùsC
 úÆ •
ŒC –
L —
À“ ˜
þ§ ™
Í š
; ›
Ï±  œ
¿÷ 
³
 ž
¢ß Ÿ
{  
ëò ¡
/ÿ ¢
>‚ £
œÑ ¤
4ø ¦
 §
¾a ¨
ìs ©
€
 ª
†é «
‹( ¬
‡M ®
Î ¯
([ °
ZŸ ±
^ð ³
B™ ´
k8 µ
Ýk ¶
£ ·
Û ¸
 T ¹
mé
 º
ß„ »
3Ê ¼
Ùx ¾
× ª ‘Ž
 ’Ð¦ šwÇ ¢«ø £ó, ¤
g ¥ÿË  §mµ ¨9 ©’  ªX8 «p ¬Ö‰ µ; ½:ã ¾ã„ ¿s
 À…K Óé@ Ô¼¼ ÕŸ Ý¶x Þt ßYy  à/j  áMæ âYó ã¾6 äf÷ åÔð æ¼³ çâë èz` é ç ê þ  ìî" íÚÉ î, ï·Å ð¦ úòg û}  üãF	 ý¸
 þ(. ÿÐF €> 
®	 ‚‘ ƒ‹È „õÂ …-~ †2  ˆ•Œ
 ‰Wm Š³
 ‹{… ŒP Œß ŽÒ	 ¦Q 8Œ ‘J“
 ’db “J9 ”ºÄ
 •ï –}Í
 —ŠÈ ˜Æ ™D	 šä0 ›%% ý”  žQ™ Ÿ`®  ¼• ¡Ðß ¢„Í £ý” ¤þ ¥wG ¦âÊ ¨r ©ŠI ª!‰	 «—=  ¬o
 ­[Á ®cë
 ¯æä ±?P ²ì> ³ƒ³ ´
 µµË  ¶yw ·ãA ¸Õ× ¹î~ º™Ž »Ï| ¼–™ ¾ ^ ¿?ž
 À}	 Áùv Â(” Ãú˜ Ä Åôë Îx½ Ï • Ð Ñ Ú¯ Û:Ò Üöƒ ÝFX Þ" ß| à„h á»c â;Œ ãÛ	 äÁ   åLÿ  æÊ? ç.¸
 è…± éèP ë€, ì í½} îLÊ ïûí ðD× ñU˜ òš‹ óÛ  ô”à õKK ö4G ÷€Z øÔ  û$ƒ  ü¿„ ý¯ð þs  ÿêÄ €2D ho ‚M0 „Ž …`s †\Î ‡µ¨ Ž¾ä ªœ
 f ‘e
 ’ “²#
 ”Æú	 •ù –Ïm —ªy  ˜Zù ™ÿÀ °y) ²"Ø ´ñ@
 ¶Y‘ ¸ ³ ºÔ ¼o6 ¾Òl Âc!
 ÞD†  êÑ ëG“
 ì3ž í q î«Ö ï§G ùÒï  úEV þÖå	 €¢l - ‚O ƒˆ  „r¡ …lƒ	 †‰í ‡­‹  ˆåÄ ‰eŠ Š‡) ‹¶ö ”¾5	 •Ü® ˜b´  £¥	 ¤†( ¦‘ˆ §@ ¨­d ©K4 «“q ¶nt  ·g_ ÁÂÂ ÂIh Ã	/ Í…ö ÎNT Ï8Ü Ð¥Â Ñ¤€ Ò²’ Ó1 Ôì Õò4 ÖmÜ ×„ ØåQ Ù•Ö ãø ä‹ åÃs æï´ ç²#	 è¯¤	 éÍ ê— ëíž ì€3 íè îøê ïW ð4- ñ€Ú
 òFm ówc ô?¼ õ’g ödE ÷ û  ø-
 ùà ú=, ûžˆ ü‘	 ýÛ  þª>  ÿÕA €	F */  ‚Žœ ƒy¼ „kà …˜& Žíƒ Mø E› ‘Š ’Õñ Û° žœn  ÓÅ ¡B ¤:â ¥ê4 ¦<ª §Ž ¨Yp  ©>! ªkW «=‚ ¬;k  ­Öy ®-š	 ¯Dr °Ü­ ±[s ²|
 ³÷ ´ŒH µÞ÷ ¶re ·k` ¸ˆ‚  ¹Bi º¼ »—  ¼²
 ½¶ˆ ¾üì ¿}Ö ÀBo Á³´
 Â<  ÃG3 Ä ÅŽ Æ“ Çõ È#° Éòë  Ê—l ËÛæ Ì¾< ÍPË Î· ÏV Ð#ã Ñ’ Ò8’ ÓB ÔË› Õ¸X Ör# ×“¾ Øe( Ù“È  Ú¨„ Ûßõ
 Ü<• ÝÑˆ  ÞË ßH† àÀ á³_ âUß ã·E	 ä¡[ å!Á æk‚ çá  èg× é!‰ ê : ëóò ìËA íBv îŠ
 ïª± ð–w	 ñÖ´ òjj ó"¿	 ô¼ õ’Ç  öØû ÷jŸ ø™ ùèm úqq
 û]õ ü“O ý|Ô þ„  ÿƒ<  €œ 
Á ‚–Å ƒÑI „”  …¤q †Bè ‡Ø+ ˆ®Ý ‰R Šxµ
 ‹„ Œâ6 Þ: ŽSP  §¾ X’ ‘›¨ ’‚· “ÈL	 ”Ð •
< –T¼ —¤7 ˜N ™_ñ š½©	 ›„
 œ’L	 5Ì  ž¡Ý ŸÓg  Ûy ¡Ý¬  ¢°  £´ ¤¢$ ¥È ¦|I §äf ¨êï ©Óª ªŸ¤ «O ¬ía ­ë³ ®PÎ ¯Ôz °B ±k ²Â‡ ³ÏÉ ´Þ* µ°_ ¶è’  ·Ì÷ ¸º‰ ¹äo ºµQ »°¢ ¼¹Í ½å ¾ì9 ¿·¡ À"Ü Á”& Â^ ÃÇ- ÄKœ
 ÅÙ§ Æð.  ÇÞÅ È–<	 ÉE=
 Ê®é
 Ë3œ Ìõ¢ Í7È Î…F
 ÏGˆ Ð_> Ñ^Ï Ò³# Óä Ô·þ Õx Öq7 ×\E Ø¤' ÙX– Úç ÛD­ Ü·× ÝT Þ¡‡ ßs¾ àô\ á¬Ã âkz  ãÀ äU å’ æ÷ï çc4 è§ƒ éÓh ê¸º ëO ì%5 íl  î˜Z ïÆã ð&€  ñi{ ò78 óH3 ôíô õ‹ öñ:  ÷O,  ø—/ ù}À úAó ûÑ€
 ü*¾ ý5Ø þy=	 ÿ… €ØT þ¨ ‚sq ƒ˜&
 „ …ú¬	 †fÓ ‡Ý ˆ™^ ‰f Š‚b ‹qÃ ŒÜ  – ŽÚ¨	 =d Š–	 ‘¿½
 ’
† “ŠN
 ”î0 •¾à –mf —Ã@ ˜rÛ ™ÚÉ š
ß
 ›Éœ œ‰³	 ¡ò žÁÓ Ÿ~¼  R
 ¡_ ¢\ç  £‰E ¤?-  ¥îž µ>1 ¶y‡	 ·I[  ¸H ¹¶ ºå}  »a ¼æð  ½K ¾
	 ¿   ÀÊ;
 Áep Âû| Ã+s ÄB  Åäº
 Æå¿ Ç£ Ès² Éug Êî~
 Ë]„ Ìê Íg Îo| Ï+‡ Ð¾+ Ñ# Ò^Ë ÓaÖ Ôbà Õ•Æ Ök± ×qå ØÜl Ù­³ ÚuJ Û“è ÜÌÐ  ÝNk
 Þ÷!  ßkQ àTn á«¬ â9 ã<à äØÿ åV æN  ç¥Ç èQÚ
 é ê¨  ëýƒ ì@ íRÀ î«
 ïžÙ
 ð& ñ0ª ò?E ó0 ô õC  ö£ ÷çŠ  øyÞ ùÞÓ úê\ ûY˜ üˆ* ýGZ þâ ÿ“þ €™Å Ç} ‚—V ƒ¬w „ Ú …è× †D² ‡<Õ  ˆ’ ‰÷; Š! ‹Z Œj* AÃ Ž–O ; ^E ‘“s ’_ “ ”5½ •-ù –Ë} —úÒ ˜Ë>
 ™†Ã š¶è	 ›å& œïÂ  ç(
 žÛd Ÿ7ß  åš  ¡Åø ¢ 6 £X  ¤Z ¥`d ¦Õ §Øˆ ¨˜½ ©‰þ ªQ
 «#, ¬g« ­   ®þ7 ¯l« °äè ±Qâ ²S% ³©z ´#ã µÔp ¶¸" ·! ¸4Ÿ ¹T ºC‰ »ÎF ¼ž
 ½ÑS ¾« ¿À Àt:  ÁiÌ  Âô Ãµä Ä›ž	 ÅmF
 Æ?,  ÇÅv È8ò Éa„ Ê5 Ë=
 Ì©
 ÍAF Î0¤ Ïð Ððd  Ñ<î Ò• ÓO  Ô
ç Õ|Ò ÖÌÁ ×ÇÒ Ø¾z Ù¥¯ ÚÔz Ûƒ. Üdˆ ÝHŸ Þ‰˜ ß[- àS³ áB§ â&º
 ã÷ äéé åS± æQ		 çj¶ èŠÇ é  êÐƒ  ë™< ìK íÃ î% ï"™ ðgù  ñ´‘ ò#€ óu½	 ôªŠ  õã; ö©æ ÷Áï
 øŠ ùX	 ú ¹ û/Ÿ ü¬I ý" þK­ ÿ  €Gl `É ‚Åá ƒ@¥	 „7r
 …) †t´  ‡( ˆÎØ ‰VS ŠX ‹á! ŒèÁ B
 ¯ ‘A ’ó ”XÇ •°J ˜õÂ ™µ	 š¢ ›ê# œÄÝ ~Â žr^ ¡!ð ¢Š« £ Ï ¤@I ¥~  ¦i ¨AÆ
 ©M 
 ªúŠ «Æô ¬•L
 ­Åb ®µ
 ¯3+ °TÖ	 ±¥ ²à— ³k ´@v µ*£ ¶Ž ·ÆØ ¸w= ¹—ã ºo¥ »¼2 ½sf ¾Eg ¿U Ài! Á¶~ ÂŽŽ Ã>e ÄÉ Åé9 Æ¢¿  Çâ® Èu ÉŒÐ Ê
:  Ë” ÌÒ‹ Íp
 Îµo Ïþ Ðà¢ Ñ3J ÒX  Ó„ù
 Ôþ Õþs ÖBE ×ð¼ Ø“7  ÙôÃ  ÚhŠ ÛÂ» Ü1'  Ýú‚  Þi: ß™6	 àG9 á&œ  â% ãi  äw  å³ã æ¹† çãc	 èÀ éˆu êÜt ë)W ì!ª í	Ð îÙ* ï	/ ð…  ñG# òQ³ ó	Ý
 ôÝ5 õO ö¡ï ÷Ô¤ ø}* ù
 ú‚ ûHÂ ü 7
 ýˆT þÆæ ÿŒ €À 3é ‚ ƒøô
 „r …ç †• ‡Ž ˆs ‰¸ ŠÏ‚ ‹ñO Œßg Å? Žyü æè íS	 ‘¼Ÿ ’äq “×< ” •VÑ –LÃ —¡Ô
 ˜)- ™ š(Ð ›l  œbý G
 žLƒ Ÿd¾
  Ø) ¡ó© ¢/  £ŒR ¤=2 ¥Öj ¦à» §‹Ø ¨	î ©t\ ª›K «Q°
 ¬+) ­ø  ®îZ ¯a˜ °Àù ±o
 ²= ³L=
 ´o µê¸
 ¶B ·k¡ ¸xO ¹?? ºW »¿ ¼Û ½û
 ¾iÂ ¿_
 À—l Á03 Â§  ÃWÒ
 Ä•™  ÅHù Æýõ Ç»ù Èþõ ÉÎB Ê·  ËŒÙ Ì~† Íç8 Î[ Ïñ Òè? Óûˆ Õ=% ÖY\ ×zG Ø«s ÙÝ| Úþ® Û‡ß Üi¿ ÝÄ“ Þz: ßL_ àˆz á âè ãnL ä²w åž‚  æÇP çÁÙ	 è’‚ ê'  ë„œ ì¢Û íì  ît¥ ïÚz ð‡{
 ñÉŠ òÕX óò« ô¹D õë öé˜ ÷cÊ ø/« ùBú ú*ü ûåÈ ü¼¢ ýŸÛ  ÿŽx €L â ‚¬· ƒLÀ „Í¿ …o` †„ ‡µ ˆT  ‰½: Š"9 ‹ÓQ	 Œbå	 q| Ž ¤ d¢ Ô­ ‘™` ’è, “¬V ”À›  •³F –Ù¨  —®R ˜‹‚ ™gÒ šî ›à_ œà Q ž$E Ÿ&n  ‚T ¡+	  ¢¨Ï £à© ¤  ¥û| ¦‚© §Ë
 ¨
n ©au
 ª´Ú «ã8 ¬ü\ ­~ù
 ®Å  ¯ío °´† ±Ü ²°á ³Wa
 ´¨5 µÉÅ
 ¶7´ ·Øã ¸Ê+ ¹³_ º¯‡ »+ ¼w)	 ½Ö¦ ¾ü ¿¹P  À¦Ž
 Á¬ì Â«y Ãcì ÄX Åj0 Æ®N Ç4 È{ ÉNó Êkò Ë‚ö ÌÝÝ Íƒq Î·Å Ï‰¨
 ÐxÍ Ñâ² ÒŽ Ó„  Ô ?  Õ÷ž Ö}e ×ä6 ØAt Ù!ð Ú~ Ûú ÜRî
 Ý¼á  ÞØÁ ßxf  àÂó á¼R âMƒ ãÿü äI• åx&  æúÏ çÈU
 è~¿	 éQ% ê^ ëòœ ìÔå  í8  î{1 ï‹ ðÂ"  ñ‚P  ò© £¾¬ ¤O ¥ ¦“ §: ¨Ñ ©Òž  ªÚd «A ¬ ÷
 ®Ñþ ¯Kø °H ±Žç ²Åq ³ë: ´!C
 µM+ ¶Ùõ ·ž ºÞƒ »¶Ñ ½j	 ¿¡1 ÀÌ{ Á¾ Â× Ãîk ÅÁE Ç=– Èbt Ê*ß  Ëe2 ÌŒý	 Íhñ Îº÷ ÏÊð ÐË# Ñ¡ ÒäG ÔsÉ Õ57 ÖÖæ Ø[Î  Ù d ÚùF
 Û	? Üöã
 Ýx	 Þ§ ß … à„ áÓ8 âpÜ ãk ä’" å´* æ¼ çÝ èÜÔ é°V	 êÀ“ ëÙÄ ìuÞ íÅC òML õýn
 öþG ÷{â ø¶$ ùt  úh¨ û0 üœœ þ@
 ÿØö €‚ë ›ÿ ‚PÀ
 ƒÛ „Þd …aI †" ‡Õ¯
 ˆœ ‰vß Š¯ ‹#Ì ŒO¸	 ° Žéµ ’ Â~ ‘­œ ’ˆk
 “Þœ  ”ìt •Nh –a¤
 —*~ ˜è¶ ™^ šÛ ›¥ê  œ¼* <Ë Ÿ  ŸŠ ¡u  ¢½) £4w ¤q¹  ¥Ø× ¦÷  §*Ù ¨X• ©Eº ª «9 ¬ä¡ ­ß6 ®Bz ¯#È ±}s ² ± ³å
 ´‰U  µeF ·µ7
 ¹º½  ºê­  ¼‹” ½“	 ¾è ¿<¶ À‡š ÁPê ÃùP ÄÇã Å ¢ ÆÐ¼  Çñ È0j	 Éq‚ ÊaQ  ËÊ“ ÌñÆ Í‰­ Îï
 Ï» Ðîu
 ÑQ Ò Ó³ò Ôª ÕŠÆ ÖÕb  ØW^ ÙÃ Úxû	 ÛYO ÜÃ¤ ÝgI ÞÆo ‡g  ”Q	 –VÜ
 —[@ ¤ý4 §Ü6 ªÖ¡
 ­áT °õÍ µ‚ö ¶áƒ  ·ñ ¸¡é ¹[“ ºý »_¿ ¼1” ½*7  ¾Š ¿ö
 ÀÈ Áë9  ÂÖA
 ÄOK Å9 Ïð2  Ð(  ÓÚ5 ÔQº ÕÎH ×N„ ØÝ)  õ
 ‘C¨
 ’”ø “\W —@+ ˜bï	 ™Íy šÿÜ ›Ä œ,˜	 ¶	 ž|] Ÿ3ù
 ©‡ ªQ³ «ój ¬Àc ­ü? ®÷Ò °†  ±žŽ ³Vä  ¼ˆ° ½IÑ ¾ƒà
 ¿fM Àðw Áe´ Ân! Ãûø	 Ìàx Í¶ Î}d Ø’a Ù]E
 Ú’ Ûi, Ý9Ã ßæ‹ àkd ëÌR ì­¼ ív³ î ð”Ì ñ›å &   ƒDÒ  „@ …ä † ¤ ˆ°œ ‰¥ Š- ‹œý B4 ŽÐ › üm ‘	 ’]í “e3 •Bˆ –Ø7 —û ˜Hè ™¥Ä šýÊ ›¾¦ œz žß& Ÿ]M  F ¡î ¢Š £Ý; ¤wä ¥ü5 §‡N  ¨M‡ ª×V «‡Y ³Wâ
 ´eÍ ¶^ ·YÂ ¹TÊ »Ö ¼]( ½@Â ¾…Í
 ¿V3 À\v Áq5 Â) Ã’] Ä\)  Å8ô ÆÒÓ ÈnŒ Ñ9 ÒáÓ
 Óî° Ôê¢
 ÕÊ Ö—}	 ×Cc
 ÙúÚ ÚJ&  Û“¨ ãø äß)  ìc• íÁÊ	 î ß ïà8 ð²±  ñù  òñQ ó
A ôhc õµe ö L ÷J³ ø¢Ì	 ù~Á ‚žB
 ƒÝ^ „E Žzw >ö  L ‘ž# ’¢6 “M«  1¡    '  (\ü *<7
 ƒQÅ „“« …—	 †÷} ‡ê ˆÕ™ ‰²ã ŠeÌ ‹?u ›i µ² ¶)Ó ·ŒG ¸XÚ ¹'° º­	 »‡ ¼le ½Ç ¾¾# ¿¡Ã À°8 Áp  ÂÖþ Ãê[ Ä™J Ë>	 ç˜¯ „8ã	 …°! †­4 ‡ê% ˆÄF ‰es ŠFø
 ‹ƒÇ  ŒW  ñÎ
 ŽqØ Þ7
 à 
 ‘;µ ’ý¡ ŸÊâ	 Ô»N †³q ‹ôÓ  ‘ñt –;}  ››õ     Jw | 'ýâ
 +…R .ž¹ ã…j æ²V ìÚþ ïÕò òÈ
 õC¬ øŠÚ ‘µ. ›Ÿ	    Mæp
 RnŒ [­
 b¾; c&ˆ  »%    à9š æñ° ê*Õ ø°ú üqÍ  ƒ¦Þ ‰Ió –G˜ ¢ S
    èl   Jy !.Ø %1
 +Ê×  Ee° I^5 J6q    V¢ ÉÐ æQ    ›i ç˜¯ Ô»N Ùf¯ àˆ2 †³q ‹ôÓ  ‘ñt –;}     /  ’U7 ”ƒK ³h »#­ À‘9 ÉÈ®    o x    ²	 #¢ %¾ú '^) *éC ,² ._ 0Zµ 2`w 4#0 6à  8oý ;à	 =—®    Mv\ `dË ‘6 šGQ  ›o… œ\D ÕO žA¬ ŸS6  „	 ¬§Ë
 ­dµ ®(Ï ¹Ð# º­* »âS ¼öÉ ½L— ˜>\
 ²jº    -} ¡' G -&T    »õº Å{‡  ÎË9 ÒË¦ ×ßD â¦\ åz ëOt îº ñºì ‡à^ Šþü  ˆK Ž¨7 Ì  · ‘F¾ ’¬ÿ “…Î  ”3  •:}	 –÷ —Œ ˜h ™Wý	 šÞ  ›§3 œ’ 	 ž/† ŸB¶   ¸™ ¡gô ¢òÞ £Œ„ Óbû ÔÌ	 Õa Ö³ ×L­ Øž Ùüÿ Úç Û2 ÜÚ' Ý%k ßÐ° êóÁ ðnŽ
 ý €Ü	 ‚9á áÉÝ    1Û 2Xû 3Qµ 6Lˆ 9»å :  <¢! =‹ >„¦ ?‹Y B®¡ Cv D‚ N!½ Q=x ^$Ô	 _Q0
 kYŠ
 l‹ñ pž qÍ sŒñ u/Œ x@«
 ymÖ  zƒ­ } ` ‚  „
 …Üq ‡L< ŠP] ‹“4
 Œ• Ž»A Og ‘³` “¤ ¤ ¨ ¥U ¦ §€ ¨²D ª÷
 «8Æ ¬t¸	 Ù Ÿ æÅ ç†ž è3W éq êÕƒ ë~Ë  ìÕ› ï¾õ ð? öKÛ ÏÔ áÜ çÝ è£† ï³  õ…… ûm
 üK. ƒ€y
 „b» ‹T7 ‘ã­ ¥÷z
 Æ?S Çw@ Î» Ïô  Ò¤å Ü>È Ý? ç¤Y ýÝz ÿòá  d2  ‚í „ M Ž
 ’Šô –Ó< ™…	 Û‡ Ÿu Âž. ÆÔ· Êô2 Î*µ
 ÒíÓ
 Öè  Ú+ä Þ’× åOA æ¿¢
 çYÃ èö² éñØ þhç  ÿB. ‘_ —¾ò	 šŒY œ\+  ˜Ô ¢!P ¦È€ ©JÅ «2ë
 ¯…J ±£E  ³c8 ·¶  È†å ÉOÊ ÊªÝ ÎÃ½ Ï/4 Ôò{ Ø» ÜF à¾9 ás
 âÐç     
“s
 CF  \ ³ü  #¼h  ‘y’ ’3ˆ »+ ¾f¡
 ¿EË ÀùÏ ÁB Â› ÅxU È!j Ì
¦ Ïu  ÕlÔ Ø+ö ÜÒz ð–©  ô
3 ÷)­ úy5 ü O  ‘6B ¡j	 ¢­ £?` ¤XC  ¥C ¦‘ ê± Òræ ÖL( ÝœJ ßÀH  à9 áë â‰˜ ã+Ê äÙû å€©
 æt ç èwÌ
 é;µ ê8ƒ ëg” ñ®{ òÊä ó« ôŽ> õ“à ö5P	 ÷ƒ^ ø?º ùe     :P& <{£ =…!	 ?$¤ E¶Ð  V«
 [ÏŸ grÍ  wË.	 ‰P˜ Œ”ó V  ÀHÄ
 Ëoh     ~l ¡Â
 ¢–& £b% ¤b
 ¥^<  ¦X ¯A@ °)
 ±÷Ã ½‡T ¾þ ¿ Ë> ÌÇ«	 ÎÍu Ï± ÐU¥ ÑÓ Ôþ¶ ÜÄ” Ý  æIø
 çcI ð33
 ñ… óÎ ûöð üdB ýÝt ‡Ï-	 ˆ> ‰i½ ŠX  ’„ “O ”Ùö Ÿ<H  Ž+
 ¡ÌÂ	 ¢• ­%É ®j]
 ¸G¯	 ¹L“ ºø#
 »Eã ¼Ô‡ ½}ˆ Æ­Ù ÇT¼ ÈR É  Òï ÓPV  Ô~y ÕQÛ Þ¡¢ ß²^ àõ¯ áW â»i  ãÞ® äz÷ å¸– æ±á û77	 ü2U
 ýL þ„Å ÿÍ €½( F*  ‚ó6 ƒF» —›· ˜>y ™f
 š” ›w «bê
 ¬Y	 ­E¦ ®ªá ¯Üª ÀFd Áòî ÂeÈ Ã  Ä]ü ÔÄg Õ;œ Ö g ×E! Øžˆ ç(c èŠ é- êëA ëN ìi³ ío± î³ ïú
 ðI0 ñÕ« ò¶$  óŒ´
 ô¦= õGd	 öæ ÷Ÿg ø¸Æ ù-  úOã ûÁ ü  ýÝÍ  þŒ¤ ÿŒÅ €™Ê zÎ ‚Ì ƒÆ` „•) …b †°ê ‡f9 ˆ° ‰—S ŠzÇ
 ‹"4 Œ_ ( Žm 6­	 Uü ‘Íã ’Ô‰	 “d ”« •.³ –ÇQ —hš ˜Äw ™µ šžn ›Œ œN	 ‰D ž$“  Ÿv  n ¡\L  ¢P° £s» ¤N: ¥é ¦•ý §J ²	… ³ãó  ¼   ½©N ¾N ¿ ~ ÀŒº É5P Êé¨ ËÌ{ Ì™h Íñ² ÎÒ
 ×GQ Ø1Ê Ù…¢ Ú_
 Ûº
 Üþ’  ÝÑT Þèb ßc² àe  á^ âu] ã?<	 äJ§ å¿ ïð; ðBú ñN> ò.¹
 óÃ» ôÙ õìU öÞ³
 ÷*Z øo[ ù“T ‰6v Š+ ‹:V ŒB Žµ ”’ ™¨¼ šÀØ
 ›—? œó÷  žOæ  ¡óv ¥> ©"7 ®wu °¢n ±v	 ²O[ ³­= ´ç¹ µn— ¶¶ ·Ô	 Êð• Ëç ÌÏG ÍpÖ ÕKÍ  ÖRã
 ß¨ àc) è©ƒ égî  ê£ ëA ýp
 …ç ŽDÉ —Êã  f Þ3y çpB è¯a
 êxb ì]€
 ï@ ÷á$
 ‹ ±£ Œ Ï] Ž u¿  äN ’ ïù š Ñ ¨ Íë
 © êÙ « ) ­ ¾ ¯ ¼ì ± Çß  Ê  Í Ò A Ú 0& ÷ w¡ ÿ ¾  ‡±k &p ˜vê ¡V3 ©p  ²&º  ³D ´ Þ ¼ s
 ½® ¾˜· ÀZ
 ÁC# Ã  Ä› Í­  ÎGÈ  Ï:*
 ×E0 ØÙ ÙyN ÛÈ Üþ ÞPì  ßœ		 â‡  ãË  äêJ ì¼Í ív.  îŽÿ ð  ñlì
 ó×Ý ô(Ñ ˆ	+¼ ¥	@^ ­	ÝÙ Ê	rZ Ü	fÊ î	ëµ
 
ß —
ž¶  ˜
  
Ç° ¥
Ð ª
 ç ½
¦ü Å
Ó Æ
Ã¥ Î
8€ Ó
Hê Ø
™i å
Ê| í
Ã± î
ÄŸ  ö
¦) û
`”
 €B  á" —5] ŸÞ §·‚
 ¯Š• ·É¿ ¿× ÇKì Ðc+  ÙžÏ áò’ ê  þ¹ô ˆ?V
 ’a ¥Ì£
 ® 5 ¯ùa °Å­	 ±MM ²j»  ³K ´”¯ µxc ·þ+ ¹J¥  º‰G ¼¬j ÂSH  Å¼	 Èfö
 Í@ Öet
 ×cš Ø{  Ùâx Úå› Ûˆ Ü ÝÄµ ßâ áW â–	 ä)K  êòp í!ò ðnt õùR  ÷(u øn  ùðR ú}À ûœ
 ü¢v ýTÚ þe
 €
o™ ‚
“
 ƒ
µ˜ †
Tô  Œ
u²
 
À‘ ’
Mk —
S{ ¡
è1
 ´
L„
 ½
\ Â
¬ƒ Ë
Ã¸ Ð
ÿ Ò
w
 ×
Ò* à
¡è è
i ð
ùÎ ø
ƒP €”P ˆã¢ ¾} ˜I  ž ¨äQ ºG Ââ‘	 Êl\ ÒQ   Új¸ âqÔ êØ ò]+ úÇ
 ‚íó ”
!  œOï ¤Ã˜
 ¬o ´¡Ç ¼æÞ ÄÇ@ Ì¾2	 Ôš ð*T ñ™ òª4 óPÁ ôÛ¯ õµ öc	 ÷À9 ø¸ ùhK ÿŠç €ú  æ	 ‚t¸ ƒbN „k …àw	 †ð)
 ‡O ˆ( ŒšI ›: ŽYp
 H °Â ‘oÌ
 ’êB “O? ”S) ££ ¤* ¥e| ¦ÆÍ §«h ¨–´ ©€ ªAo «	ú ¬Šð	 °7h ±"f
 ²*Ö ³
k ´•» µe6 ¶k% ·¸Æ ¸Š( ¹ôt ½ÈP ¾Î  ¿pæ  ÀþE ÁÁï Â5Æ Ã°m Ä.2 Åv ÍY, ÎÌ÷ Ï° ÐÍ• Ñ	 Òé ÓWÜ Ô'ò Õ2l Öë$
 ÚWå
 Û%„ ÜaO ÝG Þ¢  ßA¼ à³9
 áKÔ âgN ãTÀ  çrÚ èÈ&
 éi£  ê/R
 ë% ìUì íõ î.ë ï7 þîö †	¹ Ž¦y –› ²Ê  º"» ÂÇ& Êæ2 Ò\  ÚÎ
 â« ë¦¶
 õ›4 þñH ‡ù€ € ‘èx ’$Ÿ “o š€Å ›È œ. w	 žÍü
 ŸÜ‚  é
 ¢Tœ ¥¢ §EÀ ©»0
 ²t ³œc ´Ø
 µhU ¼]‡ ½=ª	 ¾Ÿ~ ¿¬ ÀîG Á‰ Â$ ÄØÓ ÇRŸ É£^ Ëus
 ÎD Ï> Ð¹9  Ñˆ/ ØA/ Ù[  Úîv  ÛÕø Ücy Ý‹"
 ÞÁD àÆ ãP  åò çñs ðIn ø ä €l ˆÈd	 ): ˜!¯  ¡Å0  «ˆX ¾OJ ÆßT	 Ï¸¥ Øÿ  ôÃ& õ· öŽâ
 ÷Ý ø’À ù£¥ û·t þÃI ƒ¤l „;”	 …Šþ ‡Ñp –H{ —âÓ ˜ñx ™k6 šù ›\ au   R ¥c> ¦Ï 
 §o®  ©½£
 ²Åô ³‰
 ´š¥
 µÙ ¶Ï, ·±º ¹¬õ ¼ü¤ Á§< Âg§ Ã%W ÅØ~ ·$1Ô ½$ªÿ ¾$Õ	 À$1} Â$Ð Ä$xÁ É$Â Ú$lH Û$€< Ü$$\ Þ$óy à$–T	 â$ä ç$VÕ ý$ü   ƒ%^ „%ð7
 …%Ôæ %;  %ÈS
 ‘%) ”%eo •%‚Û –%P(
 —%ÛÚ Ÿ%$ ¡%~& £%d ©%”° ³%Í »%x0 ¼%•Ú Ê%Ÿ_
 Ï%¼ ×%ÁZ Ø%¿+ ë%1­  ñ%oa ò%Év ó%ôu ô%l õ%z± ö%a ÷%¢ ø%ã ú%Q ü%Y ý% ÿ%pm …&¥[ ˆ&C,
 ‹&… Ž&kÍ &A‚ &¡+ ‘&£ô ’&éÍ “&»W ”&(F •&£  –&k6 ˜&dŠ š&šf ›&
^ &Þt £&"l	 ¦&oû ©&ƒ× ¯&Žœ ´&…È	 º&;Ï ¼&ºa
 Å&äè	 Ê&£¿ Î&Cñ Ï&Ç˜ Ð&Â Ñ&~° Ò&OC Ó&_Þ
 Ô&ÿò
 Õ&;O Ö&Xf ×&ê Ø&œ  Ù&[ Ú&ZØ Û&S7 Ü&áe Ý&’'  Þ&’ñ ß&#¥
 à&sì á&6b å&˜  æ&`œ ç&„ è&Y¦ é&Ý, ê&ç¸ ë&ç ì&æ` í&TÀ õ&– ö&ú ÷&»: ø&‚ ù&*\ ú&PÇ û&™¿ ü&ö] ý&/t þ&Ê/  ÿ&ÒÀ €'¹Å	 '’% ‚'„G ƒ'”u „'ÈF …'Ë2 †'¼? ‡'v ˆ'ë} ‰'c Š'ªê
 Ž'ƒ¯ 'a8 'új ‘'us ’'Z@ “'çÄ ”'k¥  •''W  –'ò¯ ¡'¦ §'9 ¨'Úe ©'Rœ  ª')È ±'Òç ²'™n ³'~h ´'€m µ'šå ¶'3× ·'XÛ  ¹'$d ¼'ñ ¾'è À'.‰ Ã'Æ”  Ä'JŠ Å'•\ Æ'EÄ Ç'Ä Î'rz Ï'¥¨ Ð'Ü¢ Ñ'/ Ò'q| Ó'ù
 Ô'|ê Ö'Þ_ Ù'Z¤ Û'7	 Ý'Ä ä'€A ê'§”	 ë'nf
 ì'5† í'/. î'a¦ ï'ž1 ñ'·È ô'1  ù'úC ú'>J
 ü'êó …(»" †(@® ‡(ëz ˆ(t„ ‰(š  Š(‹Š ‹(Ðu (ÆÀ  (m¹	 •(u“ –(T‰ ˜(æ› ©(ê" ª(¼\	 ¬(»( ®(–B ¯(	x ±(Lù ³(ä	 Ì(a9	 Í(oç Î(>Ã Ð(–x Ñ(ß% ×(%^	 Ø(x Ú(QN Ü(ØP Ý(ðK
 ß(Ñ¬ á(ëÛ ú(–G û(ù ü(~
 þ(¿ ÿ( Œ)Ÿï )F )ÓN ‘)¦¨ ’)È£ ”)òF –)§ ¯)ÛC  °)Ø7 ±)9 ³)°} ¸)•Ž ¹)-Õ »)Ÿd ½)ò   ¾)™; À)¶x Â)á¸ Û)K  Ü)wé Ý)¯Ï ß)j0 ë)CÎ ì)	‡ í)V ò)Ã™ ø)ž¸ ù)		 û)	U ü)ŸÖ þ)Ä¹ ÿ)Î+ ‚*³ú ƒ*P¶ „*ÉE
 ‰*ƒ *ó½ *Þ! ’*ƒ “*Î¸ •*‘Û –*Xô   *‹à ¡*§ó ¢*Æ  §*Á3
 ­*n?
 ®*Uj °*·; ±*F ³*á ´*ð ·*ì
 ¸*»T ¹*Ý¼ ¾*.% Ä*f£ Å*€2 Ç*àå È*~ö Ê*­ Ë*»Ü Ú*Ñú  â*‹" ã*“‘ î*ÒŠ ó*–Ç ø*Î  ÿ*Ï  ‡+á ˆ+
 “+7 ˜+° +ƒ
 «+2 ³+µ; ´+²š ¿+‰D
 Ä+ É+/{ Ð+ô» Ø+ò¹
 Ü+Ô ä+$m  é+ZO î+Õ? ù+2 ú+Bè û+÷Š  ü+ƒ	 ý+Àý
 þ+äp ÿ+ò* €,ÆÍ
 ‚,y˜ „,ò …,Ÿ ‡,š ,»„ ,q ’,Öü —,hÏ
 š,SÒ  ›,¨, œ,Ü ,, ž,¸œ Ÿ,cW  ,ià ¡,þ“ £,M ¥,?Ð ¦,b ¨,n ®,u  ±,Ú®  ³,¹} ¸,>Ü  Ã,ý  Ä,ÃÃ
 Å,q7 Æ,¾ Ç,Š¶ È,PP É,K½ Ê,(y Ì,´i Î,ñ	 Ï,4~ Ñ,ª@
 ×,(Û Ú,à”  Ü,À á,š ä,uØ å,5 æ,K ç,ï` è,ª- é,,µ  ê,y
 ë,¾,  í,¸. ï,â ð,wT ò,Î¯ ø,Ë û,í ý, N
 ‚-Ó  Ž-:2
 “-©Ò –-ŸÆ ›-&¡ ¦-ý´  «-Ô¿ ®-Øñ  ³-$Ô ½-‚› ¾-	í ¿-¿¹ À-ž´ Á-1 Â-ö‹ Ã-Ì~ Ä-î¦ Å-ÐQ Æ-l¢ Ì-¯ Í-`— Î-pð Ï-ÞÚ Ð-´Õ
 Ñ--ž Ò- ”  Ó--Å Ô-Å  Õ-êx
 Ù-x• Ú-]± Û-U" Ü-Q, Ý-Ò¡ Þ-_ ß-p$ à-Y} á-ù' ê-Òj ë-J@ ì-1¯
 í-bZ î-$€ ï-X 
 ð-XW ñ-W¬ ò-õ¶
 ó-¹ç ù-Üg ú-¾x û-‡ƒ  ü-Ù ý-eW þ-På ÿ-É‡ €.Ð
 .¼¨ ‚.±  †.fÑ ‡.hû ˆ.wÑ ‰.¹= Š. œ ‹.½³ Œ.þG .fú Ž./ ž.T	 Ÿ.†  .fv ¡.«^ ¢.œ÷ £., ¤.• ¥._† ¦.Òq §.eõ «.¸ú ¬.}q ­.Þ	 ®.ÐM ¯.e¿ °.fâ ±.^æ ².à® ³. ´.¹»
 ¸.…® ¹.»· º. × ».çT ¼.Xw ½.oê ¾.&¤ ¿.^ñ À.M È.®½ É.RÜ Ê.0Z Ë.zŸ Ì.Eý Í.³
 Î.ý Ï.¨ú  Ð.§é Ñ.+„  Õ.ƒã Ö.¦	 ×.œ" Ø.ãŸ Ù.(¨ Ú."V Û.û= Ü.Û¼	 Ý.o Þ.^z â.$ ã.Ži
 ä.\Ñ
 å.k; æ.gó ç.6 è.ÉÅ é..$ ê.ïc ú.Ä© û.
6 ü.$ ý.s”  „/1C …/xª †/î ‡/¼Ã ˆ/èQ ‰/{æ	 Š/të Œ/SD /(  ‘/“
 “/× –/®:	 —/¤ ˜/`© ™/^½  /È‡ ¡/P£	 ¢/`” £/Ì ¤/Ò ¥/n;  ¦/Æ6 ¨/¹ «/\ ­/X¢ ¯/5¢ º/–Ã »/ªQ ¼/Ò|
 ½/p Ä/öÄ Å/dõ Æ/ãª  Ç/ˆ È/ J
 É/± Ê/•p Ì/±ã  Ï/i§ Ñ/8Ñ Ó/–[ Ö/[œ ×/Û
 Ø/Ë) Ù/	Ü à/Þ\ á/UÓ â/œ¥ ã/€² ä/…O å/ln æ/¸Y	 è/@é ë/  í/B	 ï/Û ù/wy ú/)v  û/ï² ü/ù ý/·e þ/€ €0àu ƒ0çµ ˆ0ê† ‰0 Š0Xú  Œ0|Á	 •05 –0 × —0Âp ˜0î ™0èò š0?† œ0T¾ Ÿ0cb	 ¤0L˜ ¥0RL ¦0j{  ¨0¹ ¹0òM º0ó   »07D ¼04p ½0ŽU ¾0ò¼ À0b Ã0šê È0ôì  É0 Ê0_ì Ì0Q®	 Õ0µœ	 Ö0  ×0ñ¶ Ø0ß Ù0½ç Ú0§ Ü0Ò$ ß0¢¶ ä0C¸ å0† æ0< è0 ~ Î53ç Ñ5Ør Ô5‰{ ×5²	 Ú5 . Ý5M= à5‰Ý  ã5Ë, æ5{ª é5
C ì5“ ï5…‡
 ò5‚6 õ5ó"
 û5
î þ5}/ °6ßü ³6EX ¶6Cr
 ¹6U; ¼6×ò ¿6ý Â6b Å6&ÿ
 È65 Ë6wv	 Î6£| Ñ665  Ô6› ×6#è Ý6å/  à65Õ  Û7
	 ç7üÑ  ø7Òe ù7UÞ ƒ8&* £8`Ó ¤8Re ®8|® °8Š
	 Â8Ô Ã8¾: Ì8œ2 ï8ÛÎ ð8¿3 û8%Œ ü8‚£
 µ9Öå ‹:˜þ ª:B «:@L Â:Us Å:ü¤ É::I Ñ:z	 Ò:e Û: O
 Ü:Á—
 ï: d ñ:ô¥
 ù:oä û:dî §;	´ ·;nÖ Ê; ¢ Ö;Lµ ä; Ì ñ;@ ý;¢  ‡<m{ ™<F  ©<¡	 À<(#
 ×<hc â<u ÷<ïC ‡=éÇ ˜=¾´ ª=¸C
 ®=Vw
 †> ‡>vs > C    ²Ì ž/x év¼	 ê6ò ëá
 íòp	 ïé|  ðr ñ5÷ òK<
 ó—Š ôÙc õã  ö]
 ÿh: €êF XÇ ‚| „%¬ ˆúœ ‰ä` Š{Ô ‹—ð Å¥ ­` ’S3 ”“k •æ! –ßÙ Ÿƒ  U½
 ¢ £^ ¤x ¥Ak ¦ôÅ §k‡ ¨ïá ©Jê ª9ç «‹1 ¬D ­: ®Öž ¯}: °\Å ´«i µë ¶ù‹ ¸Œ< ½ 5 ¾¢õ ÀÞV Ã{« Å¶ ÆÂÊ È·ï É1C Êb ËFÄ Ìd¸ Í¨S ×e Øú” ÙBæ	 âT ãª äm2 í ™ îd€ ïýë ðÆB úi ûSõ „©z …µ †ç ‡f^ ‘ã‡ ’”‰ œ6ø žÄ Ÿ™•  ˜ ¡ b
 ¢Œ' £o¸  Ñ—k  ÒÁü Ó> Ôž‚ ÕÎ ÖJ¸  Þ[. ß8‹ à *
 áò
 â‰& ãjô ‹¦å
 ©„  Žó ]~ eI ‘' ’; ¥€Ñ ¦xA  §+g ¨~« ©¸·
 ª[_ ³EŠ ´…© µ£» ¶  ·ŽÄ ¸Œ„ Á¦ Â½0 Ãô
 Ä@— Å…q ÆöÐ Ï= Ð¼3 Ñ
` Ò~´ Ó_k Ôh
 ÝÅ'
 Þ6 ßCn àô	 á® âÀ¥
 ëra ì…š í°§ îô  ï¶‹ ðäi  ú• ü»š ý< þƒ ÿ?  €üp
 “² •KÞ –[g
 —£† ˜.¾ š÷ ›z œÁ
 UÃ
 Â&0 Ã¢„	 ÄêG Å­‰ Õ2Œ  Ö‰ª	 ×
t ØÁÆ
 èŒ; éÔë ê9Ä ëuæ öË ÷5À øÐä ù“Ð ˜ ïº ™ 	 š ‘ › ÞÛ « ²  ¬ ^c
 · îh ¸ ýé ¹ Ÿ±
 È Žt	 É ÷
 Ê Ïl Ë â Ì ¸: Ü "· Ý [3  Þ uÂ ß 	- à # è Y é , ê ¨ ë †7  ì ™£ õ µð ö é’
 ÷ á*  ø ¢-	 ù ë ¢éC £Æ
 ¤q» ¥“Æ	 ¦¹“ µ•N ¶‹G ·½° ¸ôX ¹P» ÂËª ÃQn  ÄÈ
 ÅŽ  ÆCí
 ÏBñ Ðê‹ Ñ¼( Ò• Óá“ ÝÀj Þ_ ß©ò à!¯ ác“ â÷ ãf	 ö ÷ö
 ø¿ƒ ùd¾ ú­'	 ûäê „	t| …	/A †	pô ‡	(A ˆ	É‡ ‰	6“ “	 ”	ËD •	ªâ –	û —	ê  ˜	I? ™	& °	¿f ±	ç· ²	­  ³	¾ ´	¾I Ä	VN Å	±® Æ	' Ç	Cž
 È	"þ ×	âà  Ù	X Ú	>³ Û	«( Ü	î  Ý	”­	 Þ	è…
 ó	þ> õ	?* ö	õÐ ÷	R  ø	„( ù	Q ú	ÿ: Ž
ÓË  
z ‘
™H ’
,‰
 “
˜[ ”
4h •
Ï	 ¨
·f  ©
Œ ª
³8 «
sÿ
 ¬
‡£ ­
I& ¶
8Î
 ·
‘q ¸
­¢  ¹
ÔL  º
YX »
:ª Å
ÏN	 Æ
õ” Ç
2‘
 È
óh É
›j Ê
ÅA Õ
[  Ö
,ô ×
˜¢ Ø
øÐ  ‹Ê
 ŒöT B6 Ž˜½ ¸½ ¢r £-å ¤  ´o] µF  ÃXÈ Ä«p Å¿	 ÓPÉ  ÔÖ÷ ã›I äQ €N
 NŽ ‚ë ƒJf ’kh “©A ”
" £‰  ¤‰z ¥>c ²• ³ä Ö-4 á ) ée™ ê¸ž ë® ì
 íˆ î‰š ïªù ÷„ ø0H ùš£ úž¬ „
iÓ	 …
´à †
 è ‡
üî ˆ
_Í
 ‰
‡$ Š
Ÿ¾ ‹
pˆ  “
–ÿ ”
áã	 œ
[# ¥
‹ ­
Ë ·
_ ¸

ç À
?’ Á
Ìº Â
Hó Ã
h¦	 Ä
_Â Å
‹ Æ
Íx Ï
Æx
 Ð
J´ Ñ
>Ó Ò
YÙ Ó
	Þ Ô
Ú( Õ
»×
 ì
EÒ í
§‘	 ÿ
Äü S ˆÜ¯ ŠÀš ¬Ì¸ ÃÀ– Ïk Ýs¶ æ–] çÇ î8[ ðP ‚} „T ¦b ¾ É¬} ×	 æ§m ö4ß ‡l­  “Ré
 ¥â5	 °bª ¾Ëÿ
 Èà Ö
' à`¼ «u ¶5¹ Æõà Ñ´½ à¦ öÜ; ‹ÿÄ ˜Bb §…² ´=¾ Ã…Y Ðù_ ÝxÖ ì]J —Hu ±/H Èa:  Ù%X é“; ôÅÿ	 {þ
 Œ1 ™¿V ¤©0	 ±§¯ ¼“Á Éª  Ô)Ã  á Æ ì¡› ù2)  „  ‘—Z œN÷  Þd ïG €@
	 ‘’é  ¢ŸØ ³Å* ÃWX Ô#Í ã’ î2 û³ ‡£¥	 •¶2  ¡37 ­	 ¸l6 ÷›  †!L “Ìì  ¡Ö ®Õ ¼þ@ Èkƒ Õ‰' áyþ îã Žf œá˜ ©Ÿª
 ·Ã Åh0 ÓÑ çÇ	 ÷^ ˆ$ ’bß
  Øñ ª	P ¸; Âw
 Òã¦ ãƒ	 õì €Vû pº šã•  ¯(O Ál  Íd ×òû æe‹ õ³8 Ó{ ‰ÖG –§’ ž`É ¤fœ	 ªÀ
 °ý
 Ð†¢ ×Õ´ Þíb
 äx¤  ê$Q ôº± þÐ® „n	 —ŠS £"˜
 ¯é… º$  È_ Ê  âðÃ ôèh öE… ‰3Ž jP –,û œ£
 ¨ú< ý°© &X †°_  ™?V
 ©g] °ÚU ·ü ¾Dü	 ÅCk Ì  ÓœL Ú”¥ óðQ  ‚ ‰X ˆ ¾•  #í ’ o›	 — Br £ ð © -Š ­ u÷ ± -
 ¹ XŽ
 À ðÉ
 È Ž ä 1[ ë ª) ò h	 ù ÊÚ  €!U[ ˆ!:  !Fó ™!ûÇ ¬!Jú ³!Ý »!Äô ¼!Í’ ½!n¢ ¾!€ ¿!õ5 Á!ÌÈ Â!Qø
 Ã!K¾
 Ä!U* Å!Œ Ç!
† Ì!	P Ñ!¨	 Ô!	9 ×!] Þ!èÐ  å!øÿ
 ì!7 ô!3œ ý!¡G	 †"Æ ›"½˜ ¢"@Ü ¨"k³ ¬"‚ °"=¯ ³"fõ	 »"†  À"‘l Ä"d… Ç"ã Ô"Ü Ø"e Ý"Ì‘ â"*æ å"¿  ç"ý é"V* ë"RÛ    Ê>ÂW Ë>î² Ì>{æ Í>’K Î>Ÿ? Ï>3M Ð>4 Ñ>: Ò>ùS  Ó>J â>îV î>BX  ö>E/ ú>ùh þ>72 €?Ã¦ ‚?#b „?/Ð
 ‡?ß$  Œ?| ‘?í- “?ßi  •?qÇ —?E  ›?²â œ?  ? ÿ
 Ÿ?˜¿ £?+„  ¥?… ª?0r ±?ÏL
 ·?°Ù »?P” ½?·
 Á?#Å Å?äÑ É?½î
 Ë?Íé ì?‡«	 î?wv ò?; ö?† ’@» ®@Ìå ¯@©è ±@Å  ´@Ñ`    çÌ U„š V*­ Wñ) Xd
 Yyd  ZÂ [Ó… \¢ª  ]¼ú ^ú– _Ot  `W.  aG bKj c© 
 dZ= e@œ g!± u˜È v wT
 x) y0N z». {„ |áz	 }B{  ¯ê €[ Ó`  ŠJ ‹Žú ŒÒ‹ ¯f –5 —
Ä ˜Àý ¬Cå ´M… ¼št Ä^ú	 î h     ÜB 4
l 5£¤ 6f„ 7`2  8=  :¯P ;žË <pª =õ Gú H›à I(, J
c K2i M 
 P… R3û X$S	 Yœ Zoâ [€ \Ð ^Å `x h¨Š i? j‘/  k_N l–÷
 mØt  nÀb th² väf {p |:Š  }{0  ~ú¬ ‚ñC	 ƒ
Ö „Õü
 …8
 ‰p; Æø ˜N¢ ™ë  šçÁ ›|õ œ}1  …  ži™ ¦Ñ §qÝ ¨² ©ã ­ç~ ®q] ³|' ¼$Í	 ½ ¾cZ ¿g² Àô›
 Á½ Âè Ã8û
 Ä ÉiV Ëhh Í|S Îõü ÏMu Ði: Ñ
Š Ò@Ó Ôü( Ú-™ Û’ Üº/
 Ý€a  Þ‡ž ßœt àyw á°ü ã&
 æ3Y ñsÃ óiI õG@	 ÷y×
 øúß ú«c ü r  þª	 D †ý{ Š–u ‹DN FO	 ‘¸+ ’Fš “žý ”ÃØ  •¼§ –±= —“ã ˜6s ™K  ¤R; §{¥ °k ±Á ²r ³‡ ´?l µ•2 ¶e( ¸Êµ	 »×G Ä/Ç Åq ÆŠ× È¢Z Ð¢í Ø&G ÙE^ áž ãÇ ‰gÞ ŠŸJ ‹¨5  ŒO‹ #L Ž#N øt  ‘ÝU ”
 ˜£‘ š0™
 ¬Ï    X  ž[é Ÿ¿•  °û ¡œt
 ¢ÜÍ £¥ ¤û—
 ¥¢ ¦<ž §‘
 ¨X‡  ©„  ªpC «Û ¬Æ. ­ÎÊ ®–* ¯°Î ¸êˆ ¹d{ »°ð Ç°ï Êj›    3 Åßö
 Æ´C Çãï ÈLé ÉŸ ÊBù ËÆa Ìí« Í‚¥ Îã* ÏÓ ÚdŠ ÜŸË Ý“ö Þ" ßñ àµŸ  á7Ë â o  ã # å„¢ æÿ¸ èB6 é…˜  ê˜M ë³ ì¹§ íÂä î¶þ ðûÅ ñ4‰ ò°e óIL  ôD3
 ö‰± ÷É6 øíN ùr ú û‘Ö ýìç  þ%F
 ÿEð €éµ  ‚ÝE ƒ K  „±w …þ ‡¼~ ˆF¡  ‰_ ŠË` ŒŸ F ŽÅ	 rˆ i] ‘l “	O	 ”Û •ù –»ü —÷Û ˜f#
 ™‰« ›Á™ œ™W û	 ž¿ ŸC~  }= ¢å4 £.y ¥ø  ¦Ñ¤ §Ì ¨… ªM «6A ­$ ®|¾ °Qo ± ÷ ³:$ ´tD ºHt ½,ã ¾\3
 À d Âêÿ Ã¡¦ Äˆ© Å( Ç® È¨ Éu Ê«C ÌHœ Ím Ð§h	 Ñê°  ÔUx ÕL ×2J Ø%ñ Û×T Ü¦Ž Ý•8 Þ:ì ß~ž à‹û ã(
 ä@¨ å…c æ- è+ó éY6 êñ• ë N íoè îZÄ ð± ñŸó  ôÖø õ®È ùÏ> ¨`É ©ƒ ªþU « · ¬‡… ­ˆï ®æ ¯úU °Œá ±üe ²@Ö  ³©‰  ´1&  µŠ ¶	 ¸L ¹£ 
 ¼/> Í¯- Î § Ïâ« Ø½C Ù¬Q
 âyü ã÷ ì H
 í)4 î. ÷²Û øÝ´  ùÓ3 ‚² ƒ8. „Ä× …d.	 †Ë
 ^^  cë ‘ü ’
  ›xD œ	 ¥°Ú ¦e‘ §uè ¨Þ… ±¹¤ ²ç ³"E  ´3 ½VÅ ¾x” ¿s" Àlé É?ì Ê„	 ËÅ ÌÜ? Íó Ö•i ×®s Øº  ÙTî ÚÑx  Ûy! ÜÙ¿ ÝN= Þlo ß¨1 à"å  á â; ãcç ä¸ò åuä æö çÈ  è=v éÖ¾ òY óÿ ô˜n õù™ ö† ÷£»	 øAI ùû ú¯
 û!k ü[ƒ ý±˜	 þ ÿ€ €0  † ‚þs ƒéŠ „œ5 …Ë‰ †ì ‡~ ˆ˜& ‰µ<  Š?Ê ‹!+ Œ*w )k
 ŽÈº .f âl ‘÷¡	 ¤Ã ²; ¹¤O  Âï¯ ñ7 ¶JX
 û] œ ž¤ ´ r à ÂÜ Æl ò¢ ¤VÑ ¯» ²ì¿ Á½* ÆW È" ×XÂ ÜF Þd îFâ ƒ	p8
 	Hÿ    N× mxó n±"  ot³ pÙ  qû³ rsK s tÖì v}V  wæ  x s yZ z}>
 {^  |Î$ }å ~H qa €äæ ˜ ‚VÅ ƒ¹Á „ˆ …»™ 94  Ÿ
 ‘[¹ ’Ñ• . ž'¾ Ÿ6
  AZ ¡¤ú	 ¢/ £Âì ¤j© ¦å §P ¨&Ì ©Ax
 ª2Ã «Í» ¬çÚ
 ­‚ë ®ç ¯Ö× °‰ç ±µ§ ²dz
 ´C§ ·ÿò ¹z/ º   »™9
 ¼] ½I? ¾˜^ ¿lÃ Àå[ ÁC  Â1 Ã§Â Å®° Æ € Èhm Éã™
 ÔLx Õói Ö>F
 ×¶Ã ƒÃC „E[ †¨Þ
 ˆü ‡ý ¬Ô ’Ü “2f  •¤h —øn    à	¤w æ	î% ë	3– ï	™E ñ	M ô	”m
 ÷	`4 û	
 ÿ	T …
)F Š
¹à 
‰Ë
 ’
ßž —
Çß    ‹Å ‚Û* ƒ´ „
: …fí †
 ‡_ ˆ\ ‰Ä ŠTò  ‹v  –” — B ˜SŸ ™¦U šÜð	 ›¦º œð°  E ž<  Ÿê   ž	 ¡dU ¢O 
 £k¬ ¤ÀU ¥	 §X“ ª
o «û ¬XŠ  ­ÿO ®¦ µ! ¶èÊ ¸÷[ ¹´) ºïÕ Á;C Ãœ\ ÄÌ$ Ë°P Õ“.  ÖH ×©
 Ø °
 âwE ã7 äP åù  ðÚ  ñ[\ òR€ óU ýÕ  þ¶' ÿ™ €¬! ¹ù ‚\~ ƒŽœ  „žé  …v / u ‘!Ì	 ’Ö “p ”¬Š •QË –9’ —	 ¡Y ¢¶ö £9Ö ¤êÚ ®çC ¯ÛÕ °‚·
 ±5³ »t	 ½s
 ¾í¸	 À‰P  Êk
 Ëõ  Ìê„ ÍÄ	 Î›é Ï¹ Ðp< ÑV	 ÛÕ Ü¤( Ý¯† ÞqQ ßœ àóZ áð~ â™€  ìàZ íÞ¹ îmj	 ïB  ðù>  ú‰­  ûLæ üÕ¸ ýrÃ	 þ& ÿì ”øq
 ›· ªÉ; ¸e> Æˆ° ÔÛ	 á×¸ éØ¶ ðpñ æ“ ìì– ñpf úA
 ý§A
 ‡#š
 ‘n –9< ›¬ê ¡ «˜p ´(´ ¹ž »³w ½, ¿Ä    ¥§ \4› ]ÞÞ ^:² _ïÛ  `¸H
 aÝ bèÞ c¸5 d¦ e–Ü  fÍ
 gœ}
 h¿(
 iÍ§  j”	 k8	 láÚ m< n¸ó
 o«
 p+j qæÍ rú  s
 tÁ  uär v¿
 wÔ xXÌ yÏ` z_Õ {÷‘ | }È ~æj ŽZ €¢õ › ‚$U ƒ¾r „ß:  …Ûº †¢ ‡?B ‹©Õ  ×â ‘—– “$’ ”$ð •ù” –ßJ —HÚ ™Lö žôR ¢Ÿ€	 £”ˆ ¤”þ ¦*/ ªúÓ  ¬ö¡  °/ ±rð ²ì5 ³ü
 ´MÄ µL[ ¶±± ·›t ¸r
 ¹Êº ºb »*ü ¼»=  ½‹\ ¾n1
 Àï= Å$: ÏŠ ÐÁÅ Ñ›
 ÒU¹ Ô*½ Ø"ã ÚêX ÞBÝ àð»  âYÚ æ<  ûš
 ü´·  ýo ‹n' Œ+  ‡– Ží; —Èg ˜jÛ ™V| š0¸ ›yt œG:
 ¤ žž  –Ù ¢ÎŸ
 £’É ­Ë¨ ®ˆ ¯ø3	 ±ê5 ¶ëO Ò0 Óõ´ Ôš¥ ÕZ;  ÖÎB ×0}
 Ü}±  Ýò6 Þb¡ ã-Ñ ä‡ å×¾
 æ0 ç¹³ èÑT íxÊ îË ïmÇ ðÄ_ öž* ÷Mf ùî=	 ¯X ‡}¼ ‘ œ>- ¥WŸ	 ©| ¯Wï ±…U ³É ·kÔ  º Ò… Ô£ô    @“ Y= [‚Ó ]'x _¿€  a$4 jQä k#› u ?	 v¹/
 wx² xq  €l
 ÜÌ ‰1ñ Š]î ’{ž  “o)
 ›gö  œIØ ¤.½ ¥iþ ­Ç ® Ÿ ¯ÍÓ ·øÞ  ¸~Î  ¹|! ºõi »Þñ ¼Aå ½"q ¾J ¿¨é À†Â ÁÌ ÂØë Ãý0
 Ä1 ÅJÐ Æ,& ÇPñ Èë× ÉKØ Êè Ë
. Ìõ Í×š Îi® ÏàÏ Ð“w ÑÃ¹ Ò^T Ú. Ûed Ü  Ý6|
 Þ> ß€i  çú’ èûH éç] êHe ëòß ìw† í+­  î>æ ð£Ø ñÄ ò”. ó—  ô¶¨	 õH ö|- ÷Z  ’1b ÓìÍ ÙF Û]L	 ÝÔÂ ß½Ï
 ã-²
 æº é‹Y ìÆ® ï" òiv ö1) þMõ ™ ¶ÞE    8Ž 8"' 90 :÷	 ;cS <´m FìÚ  Gá7 Hê7  I¨	 K” L„  M©| Q4Ô R“6 Sìz TÜÖ
 UPá V‰µ  Wšø
 X“`  Y:E	 Z1‘ [;Ê \¸Æ  ]sb ^= _;/  `, k½ç
 l®D mµƒ nHÆ pfë  qlp rum v<“ w¡ xR< yS-  ò£  †C Ž9
 ”×I •sö ×û ¢ŠC ªl	 °Œé ±ke ÀðZ
 ÁÛ#  Â Æ Ãå® Åý^ Èœø Éf ÍÏZ  Î)6 ÏË^	 Ð¿º
 Ò¾| Ó3²  ×7M
 Ø-Ò Ùù  Ú$% Û©  ÜZZ Ýæ¹	 ÞÒ< ß[¡ à‘x áÄ
 âÚ° ãÇœ ä‡  å¡â æ6Â çÍq	 èjã  é0Þ êƒ îßª ï7J ððÊ ñùÎ ò_B  ó"9  ô©í õ
J öÖY  ÷÷“	 ø0ß ù’ ú¤ ûrÉ ü/È ý˜w
 þn   ÿ"	 €Ï) Qà …Öê †gx ‡…Ï ˆn¸ ‰<	 ŠâH ‹ñŸ Œ>	 ö‡ Ž Ø £ r— ‘êH	 ’bÉ  “AV ”ØR •0P –äy  —c/ ˜ ¡÷ ¢€Ï £’' ¤¬ ¥d ¦µ §— ³ÌD ´®Ó µ” ¹Ñæ  ºNÈ ¼©¢ ¾¼ñ	 ¿Ic ÀÏp ÂG Å|p Æšl	 Çž±
 È²— ÉÍ<  Ò¨Ë Ó~· Ö@÷	 ×± ØŒ
 Ü
 Ý
 ÞÓ` ß[Y à>G  äq±
 åÿW æ§@ ç8" î“T ÷ìH ù¡ € ‚
 ”ü „Ì• …°Ÿ †IR ‰ö@ Šf“ ‹É Œz¬ ‘Ç ŽcD LÈ —®† ª@|
 ýp þn( ÿ¼À	 €úo  œ ‚TÑ
 ƒ·ø „Q< …üw
 †_  ‡nÇ  ˆ¤Ÿ
 ‰sq Š’b ‹­¬ Œ~Á qñ  ŽNÛ Þv ¯ò
 ‘~Õ  ’³  “Ñ ”Ù­ •[¼ –Q² —tÈ ˜i@	 ™) šxý  ›Éµ œ× ` žôƒ § ¨>Æ ©„r  ª\O « õ
 ¬¼j ­go  ®r‚ ¯vl °†š ±Ò¦  ¼Qä
 ½Ãß Å³x Æ’W Ç4²  È4 É Ê¿ Ë
÷ Ìa/ Í3< ÎŽ Ïn Ð$¢ ÑV¨ ÒÕ  Ów  àÇ.  á-) ây<
 ã-Ì ë@} ìSž íû
 î æ
 ï# ÷ÞÖ øëu  ù~ ­ö ‚E
 ƒI²	 „,¤ …æô †)o
 Ž¤ z: €æ ‘âÞ ”þ) •" ›É9 ¶åb ·Òb ¸k¿ ¹
  º*ü »	½ ¼ná ½f ¾P8 ¿,Ü À“À Á€¬ Â-÷ Ã¤§ Ä ˆ  ÅÕù ÍÈ¡ Îÿ@ Öt€ ×Þ— Ø
É  ÙuÀ
 áÐì â 2 ê5 ëÐñ ‘ ÏÌ	 ’ îp “ ÑË › ì1 œ ã–  e ž h› Ÿ š*   åÎ ¡ ö!	 ¢ Ä™ £ “, ¤ ç  ¥ °á ¦ 0ô	 § / ¨ ÚÏ  © Ä› ª ‡8 « ù¼ ¬ YH ­ ¡ß ® @T µ ‰S ¶ V9 · Ú‰ ¿ q À öñ Ì y? Í ¾  Î R@ Ï "Ú Ð ®U Ñ &¿ Ò  Í Ó Mã Ô Íì Õ Úi Ö ‹t × ×5 Ø  Ý Ù ~ Ú 9• Û ]Ó Ü *R Ý ' Þ “< ß ½Y à G á ‹   ï  ð  ñ ãõ ‡/ ˆš ‚× ‘I‹ ’¦f “  ¨´‚  ©3 ±Ù¨ ²@´ ³ © ´äé µÀ;
 ¶ýÝ ·) ¸v
 ¹öx º^Ù  »*ñ ¼aX ½
µ ¾ %	 ¿ô„ À²± ÈOq É`
 ÊŒ|
 Ë·+
 Ì€  ÍJ<
 Î˜P ÏRE Ðóî	 Ø®™ Ù'± ÚÒÅ  Û«É Ü#' Ýý ÞEÔ ß+µ àk‹ áŸ âËÀ ãAŽ äÍ[ å³ç æÆÂ ç  ïÖ ðt ñÔw òœ3 ómn ôìÐ õx ö=( ÷<  øz ùg—  úó¦ ûNc ü\© ýpÑ	 þæ0	 ÿŠÕ 	ôV ‚	$- „	Ò  …	Ð`  †	Ú4 ‡	ÙE ˆ		T 	Wš ‘	r ’	Û  š	H  ›	Ê £	hB
 ¤	gK ¥	bG ­	9Ú ®	2d ¯	¶|  °	Jr ¸	{0 ¹	]I Á	ß¼ Â	X Ã	
Š Ä	— Ì	D5 Í	º™ Î	 « Ï	û Ð	þk Ñ	t  Ò	ž Ó	Z> ë	Ã° ì	œ í	ÒL õ	i
 ö	yt ÷	%£ ÿ	ÝÈ €
-ß 
ø ‚
*À  ƒ
³à
 „
áÔ …
wá †
ÙD ‡
} ˆ
H ‰
ÿ-
 Š
š4
 ‹
ôP
 Œ
ßþ 
–	 Ž
º 
Z  
HK
 ‘
 ± ’
x  “
‡7 ”
‰O •
•	 –
´9 —
  ˜
òP ™
ì| š
W ›
‡V œ
§
 
ý ž
°] Ÿ
±†
  

Z ¡
°¤ ¢
·¦ £
X¥ ¤
&— ¥
…¶ ¦

 §
vò ¨
ŠÕ ©
j ª
ÜÇ  «
>6 ¬
`– ­
2¾ ®
={
 ¯
£j °
°Ä ±
vÓ ²
½+  ³
²4 ´
2A µ
k˜
 ¶
 ·
ÆL ¸
ñp ¹
ÎÜ	 º
Q-
 »
¶h ¼
v. ½
— ¾
ýÁ ¿
^ À
ÒP
 Á
ˆ×  Â
f< Ã
;
 Ä
.† Å
±O Æ
UÞ
 Ç
Ã2
 È
¯ì É
FC Ê
5  Ë
IÛ Ì
ºY Í
Êý Õ
èà Ö
: î
¼@  ï
P® ð
ôß ñ
•Ÿ ò
FF  ú
“ˆ û
/T  “¸Ý ”äW •Qá –Ý —§º  ˜fâ ™Ã¡ šÕ  ›ji œ5´  ¿] ž+K ¦óh
 §2Ã ¨h ©~a ª#I «>Ý ¬²8	 ­DX µR ¶Ø) ·Ú ¿M ÀMb Áï¾ ÂPû ÃR¶ Ä
® År( Æ{¢ Ç6 Èœ É³š ÊyN ËBU
 ÓNä Ô¼m  Õþø ú·µ €¢ß †% _W	 ™%T ´! ¼Ú  ’
ÏÓ Ç
]· ‰É± Î“ý ì#M ŽŽÙ ¬?ž  Ãe› ÓÝ  ãs{ òžY …G… ¥Ýï Ãáš ìÕ
 Ð|ä ñ¯í §7 âïå    ï­Õ ð‚G ñc ò© õzÞ	 öÅ	 ÷E¢ úûø ü;
 ýÄS þµª ‰ì ƒ™²  „)á ‡˜T ˆ×S  ‰£¼ Œäñ Ùò:
 Ú˜e Ü'u Ý®v
 ÞÃ  éGm ê"X ë¯ð í|– îø ïæí
 ðpª  ñ
ž òÛÎ óU ôH õì öS ÷.H  øw €Ï” õ` ‚ƒ{ ƒ7° „#¸ ‡=x ˆ€   Le ¡$ ª¼4 «y¨ ¬| ­þD ®¾‰ ¯„_ °¹2  ±Âë ²cJ ³œ1 ´Šk µ:€ ¶Xq ·Õg  ¸ò½ ¹
ð ºÜû »H3 ¼¯!  ½5X ¾Å( ¿«	 Í~— ÎõÍ ÏÏ ÐT¤ éø2 ê\m ò?ø óÅ û^2 üñ ýÉ"	 þh= ÿ®a €·Ú  Í
 ‚Ü ƒ: „š« ….¨ †¨ñ  ‡	 ˆÙ¶ ‰
 ŠPw ’ ´ “
! ”ôå •ç: –° —£÷ ˜M ™È%
 ³ü§ ´ ¾%Ù	 ¿] ÀÇh Á* Â Ã<	 Ä… Å3ò  Æe@  Ç©þ  È·é Éwz	 Ê4
 Ëlu ÌÒõ ÍÇó ÎŸ  ÏÚ· Ð(Þ ÑÆŠ Ò% Ó%Ë Ô¶… Õrn
 Öœ  áÀa âx
 ãá÷ ä‰Ô ëŒD ìÝ íº» †cS ‡ I ˆli ‰âš	 Šðx ‹€g ŒÍÔ
 ¦PÝ §e£ ¨Jü ©iè  ª(0 «}& ¬¿A ­ìn  ®TF ¯&º °å ±èæ  ¹ÌÔ º »€5
 ¼õŠ ½ú ¾¸·	 ¿¿ô  À»	 Áv‹ Â{ ÃG Äd ÅÝ Æ}Ò ÇŸq È m ÐO¢ Ñèƒ Ù÷ Ú:á ãB< äe/ åÑo æ%±  çËP èx‘ ìK÷ ñ™  ò½z óG ôºt õã ö7ç ÷7} øÖ@
 ùcË  úô
 ûâÜ ý” † ê  ‡ À ˆ Lþ ‰ ùø Š ¢¶ ‹ …`
 Œ ‚›  ææ
 Ž ¯  „`  ¶¡ ‘ )È
 § ŽM ² Ï€  º ˆ Á ˆ( Ë ëù Ô y ä äŒ ì —à  þ Á †f†  Žb  «a
 ¿Å” Ú8ä â…B †	°- ¤	  ¬	Ó{	 ´	º Â	Zï
 æ	Oð
 ë	‰ ð	ðº Ž
Ûª ¤
Eã	 ¹
[ Í
Îß ã
ïÑ ù
j]	 ­Ã Ùªï ŽÖ Ñ[= îDý þt¼ ‹
ê‚ Ÿ
0
 °
	» Ç
&  ß
?æ €! ³š† çÈ       ëü­ ì` íÏŒ îJø ï§F	 ð} ñ.± ò‚ óé@  ôÜ  õçš ö€b ÷Ú øêÌ ù7g ú  û?	 ý= þS €~r 6Ž ‚«‹ Š@I	 ‹G
 Œ;$ ˆ •Ë:
 –M  žQg Ÿø     ¡ÖF ¢Û µZ 	 ¶À¢ ·‚  ¸Ž À'ï ÁùG Âÿe  ÃÔ Äˆ¥ Å·k ÆË~
 Ç_. ÌÎF Í# Îð¼ ÖÈ ×Ð‘ Ø:Ö Ù„7 ÚG
 Ûƒ§ Ü· Ýh Þè­  êÑ» ë>{ ìIÍ ô^' Ê—  Ž$ ¢N† £? Á†Š	 Ö™Ì  ÞI! ç“h óêŸ ‚U! ‰V  Ãê —w_ žfº ¥ÝK ¬?µ ³l4 Âÿk É,  ÐÝx
 ×Ô
 Þ åU ýÙ@ ±8 ÒHv æõŽ  íf  ö"Æ †NG
 ••× ¢‘¾ °
 ÉÖç Ü0î ì£ öé‹  Þ Œ =Ÿ – Ø  wü ¥ Ä  Ä Mk Ô T	  ã ¢™
 ó £† û @  ŽYè ™X# Ìµö Ö¸ äåY í4ÿ ü1š …	h £	SÁ ¬	›ë ¸	è
 Ï	oà	 á	- é	©Š õ	öw  „
cÑ    –	 \ë—  ^  _
Ó	 `ó— aÝ† c"  eÖz fe
 gˆ\ hù+ iö
 kðe
 l±ÿ móû nRà  p/~ r²3 sÓe
 t/ u¶… vÉ xH: yÊF zV¶ {Áî	 }¦+ J
 €S  \Q ‚ú ƒ} 
 …E@  ¼ ™Æš	 š»b ›Ÿ œH}
 ûh žM· ŸÚÑ  å· ¡»ì £ØÆ
 ¥Ø³ ¦>É §±Ñ ¨Ñ1 ©Ôý ªVl ¬´´ ­|ˆ ®9Ù ¯+‰ °ð‰ ±zH ²xã ³ãð ´Ó[ ¶Æå ¸"Ð ¹’U º¡f »“o ¼J¢ ½ˆ Àm-  Í ÒÙF
 Ó$/ ÔØ9 Õ,ä Ö„ ×œ Øai ÙS 
 Ú(” Ü ÷ Þ{ ßO‹ à«ó
 áå: âu“ ãt  æ–ˆ óÜÀ ÿü	 €ÿ* ¬ƒ ‚‘Ð  ƒ&¹ …ô ‡	  ˆ­ƒ
 ‰d• ŠÑr ‹‹ Œrw hy ž‚Á ŸÂ¯  Ìu ¡”´  ¢ë ¤Û› ¦ny
 §I  ¨ ©¼6 ªt «x ®q½ ÄÞ Åz½ Æð? ÇK ÑóÉ Ò	  Ó„ó  Ô8  Ü’0 Ýß Þª ß) àd á¾$
 âíÿ  ãG˜ ðd¸ øE˜ ¾Y Ÿç ¢Y ÍÂ; Ï=
 Ò=K ‚H „C ‡À‚ ³Ó µ0 ¸“á     ¸€ ¿V} À]¶ É Ó ÊÍf Ë;)
 ÌFX Õ`r Ö»™ Þ!·  ßÔø  àÌÈ	 áÄc âÆÎ ã-Â é&  ‚ã  O@ Ža¡ t ˜(ž  ™»ª ¡M: ¢»¿ ªïÅ «úÖ ³vÅ
 ´   ¼y  ½»¯ Åª× Æµ Çg È¶V Ò×å Ó±Š Ôæ
 Õ–‹ Ö Q ×ì Ø˜Á à » áÆý âÂû ãè äPµ åy	 æÂ  çˆ
 êS5 ëÁ
 ì½š íŸ' î%L ïß ðý ñÅV ùXé	 ûÞ¿ üã8 …/{ ‡õ{ ´™o µ£þ	 ¶”£ ·ód
 ¸&{  ¹
 ºmã  »\A  ¼»  ÅtQ
 Æ%
 ÎÝã ÏßÇ  Ð  ÑÎ îWŸ ïß» ‚ù/	 ƒæð ‹5 ŒòŸ ©™ ªÅ ³îÁ ´ ßºÞ à4– á*É
 â~½ ã÷û äã` å¢b æ <	 èIk ®   ¼ ¡õ‘
 ¢¼`  ªÞ ¬na µ8í	 ¶ê^ ·v ¿\ À&³ Á@ Âè2  ÊsÚ Ë)j Ìë0 ÍIS  ùú „Ú× ’/
 ¡ÜÄ	 ¨5Ú ×nS Û6ñ áÖE ä4P çA  é,ª í, ïaÓ ñª ó«o õ0ê
 ÷Ç ú»º  ‹ ’ð Ž ì “ ×­ – £‹ š Ó  Û@ £ ÔŽ § ó&  © ¤Ï « u§	 ­ 

 ¯ èw ² !× É  Ì o Ð ÷Ë    ØÍ e˜ ’§]  •N —~Ž ›îy  œ¯ ¨…c
 µºT ¸” »s®    )B 0XÎ <u Ho¨  U•{ bî	 o+* µ€  ·ùþ ¹Å¿  ¿bñ    ˜d ¥Â„ ¦` §ç	 ¨ ¿ ©H; ªžÜ
 «C ¬³º ­ø  ±&z ®ëx ¯ßÁ °¨‹ ±7? ²æÑ ³©ä ¸ƒ  ¹+€ Á·} ÂùŠ Êq Ë2j Ó_ò Ôìó Õ²­ ÖÈ ×· ØBþ Ùæ· Ú«2 âò´ ã ë Õ ì”Ã  ôl õêó ý×A þ)u †‚… ‡SÃ ˆñl ²ç  ‘†  ’í “™Ñ ž~v  Ÿš×  ¥R ¡˜”
 ¢3K	 £r= ¤›q ¬ÿ9	 ­â( ®³z ¯Êz °Í¬ ±Ý®
 ²Ce ³• ´€Ð µå½ ¶Æ¯ ·™e ¸ét ¹ÑV º%} »äÁ Õ¢Õ æaH  ö€A †Ä	  ü. ¡’Ï µÄ7 ½¨! Ã› Éƒg    ´6
 /J/	 0ÒŽ 8´T 9¾‡	 :Xj ;êX <	Z =Û >“\ ?Èž @X
 Dm ‰mq Œþ× Ž³    ââ„ å èÀõ ñóÅ ôÏÖ ÷A§ úÍW  þÆ ƒÐr ‹»¬
 Ž‹B “ •ö¨ —Ë< ˜u•	 ™sS	 ›œÂ œ\ žle  |8 ¢ò± ª—€ ¬ý›    ˜„ Hæ} J“ L¾\ N J	 P] RT¯ TvÄ V® _Mr `E^
 a¼ÿ bXu cRP dPØ  e2$	 mÎ…
 nÊÊ v: wà' O €¥] ŽÏ r +€ ‘4å	 ›µ>
 ç ž4í  ý ©ÂT ª+Å  «K	 ¬6´ ­ ®X
 ²dæ	 ·´§ ¸€š	 ¹2" º7š »TO  ¾/ ¿Ð¼
 ÀS† Á~_
 Â·# Ã®
 ËyH ƒØ# ¤Ó©
 çH_  „ø ”G  šMh ¨" ¶×c
 ÄžL Ò  Øb ÞY äÌ êÝ‰ ôÑ§ þø‰  Œ@! šbŒ    ‡Æ g7ƒ i k¦ m«®	 oÝ‹ p@ï s›Ü  u^® wg y Ä {1s  |Ú™  öÆ ƒÂó …,Ù ‡y ˆŠw ‡` ‘ í ™$• šwý
 ››  £óˆ ¤Î¤ ¦â~ ¨T ªx
 ¬æí  ®XO
 ÇG¸ Éw
 Ëà
 ØÀ áý
 â%Ù ër– õ×+ ûÙÒ …	 ‡šÄ
 ‰ƒÊ ‹Ê% ”í6	 •G  –WÊ —Q€ ˜ ™ÓC šu ¢Ûâ £~˜ ¤Z™ ¬Ð, ­À
 µë6  ¶ œ
 ·´› ¿UÈ
 À¾È Á|¤ ÈZj ïŒB  ýs9 ‹lr
 ™Bh	 §ý ­^× ³•… ¹hø ¿t$ É”|  Ól2 á— ïxS  ÿ×V „‰½ Š	d “LÖ
 ˜éÜ ºÝ} ¾Ûì Äi	 Ôv Ú„Ö	 ãò4	 æÝ
    ß ñ¨g ûDW „q­ ˆô2 Œ` °Ó    ÝÞ ÌÄM ÍËk Õ¯
 Ö8O  ×$ Ø	€  Ùû ÚiD  ÛEG Üæ­ Ý
 Þá ßCz à` á?— â¦\ ãUí
 ä  å—4  æº  çÒ½ èÿz  éX³
 êÒ ë’† í š î@ ðU» øÅ²
 ùÎÛ
 ú>Ñ û¿¼ ü¼ ý*E þø	 ÿ  €Vv
 ˆ	P ‰Å“ ŠÒR ’ŸË “  ›hv œO +a žüH ¦³­ § ¨Wµ  ©{ ª ²8ö ³Õ& »—ë  ¼øá ½„  Ådç Æ» 
 ÎQÊ ÏÉ— ØÛä Ù[³ á÷ âî ê9H ëQð ó†0 ôaÅ üA´  ý‘÷	 …%G †3¯ Ž»Ã äý öŸ ˜—¸ ™n ¡7u
 ¢—ò £#' «_^ ¬‹
  ­×_ ®£Ç
 ¶Ì²	 ·Ð ¿gC Àmá Á÷… ÉŒ Êª2 Ëë¤ Ì›ð ÍÚL ÎkO ÏU¸ Ðó1  Ø`b
 ÙÅ‚ áVí â7ô ãê" äeØ åâ
 æÉ  çòô
 ï•¼ ðä ø¢© ùB¸ úàí ûñ  üG ý_2 þU ÿ¨Ê  €Œg »_ ‚GÞ ƒ6 „Þà …é, †au  ‡‡  š‚ ˜q  ‘¼ö ’"ü  “/€
 ”BS	 •¤Û ì| žÊ Ÿ¾¦  ¯ ¡Œ ¢1  £5€ ¤ø ¥ba ¦« §íV ¨EE ©
Ý ªËÁ	 «6 ³r" ´» µ ^ ¶Ÿž ·òP ¿Jà Àm* Áê·
 Âeˆ Êÿ¨ ËÉ Ó%› ÔÞŒ ÕÍ ÖQ_ Þg ßù çÒØ èÈ0 ïSk  ð)ø
 ñZ¶ òæˆ úV û³ ƒ 
 „ oT — R' ˜ Íf   #F  ¡ ›¹ ´ ƒ µ O† ½ Ö? ¾ ‘X ¿ Üy
 À Z È ÐÓ É  Ï  Ê Ÿú Ë •| Ì $™ Í U² Î ’C Ï ;s × É5  Ø šª Ù .É Ú pþ Û ¸Æ
 Ü ­— Ý   Þ æÒ ß iÁ à y á êÄ  â ù½
 ã ®a ä Ó\  å `Ý æ 5è î >Ï ï á- ÷ 0Ø ø Ù½ ù Nl ú Çd û ˆ7 ü ¸  „á± …jÊ †ƒÇ ‡¢  ˆÅ ‰Ìs Š‘ ‹cT
 ŒV—
 4 Ž²Ÿ o· cE	 ‘#0 ™¹ š‹Ï  ›¡ œ0Ï '§ žÇˆ Ÿ‹G  ½R ¡øq	 ¢r® £y ¤1\ ¥B ¦YÚ §Ûs ¨D\ ©òn	 ªV… «/'
 ³c9
 ´³°	 µÒe	 ¶ í ·½Ñ ¿kõ À53 ÁÊc ÂûS Ê l Ëö Ó\  Ô@ Õ9Ñ Ö?; ×.( ØÕ Ù;•  Ú‡x Ûz¾ Üœd Ý5Ð Þ9.	 ß#Ÿ  à< áTW âòâ  ãiø äG	 ìü^ í=w îˆV ï» ð,# ñö
 ò ª
 úx$
 û{p üwŸ ýr …	ž †	Á¹ ‡	Q!	 ˆ	–u ¹	Õ@ Î	ÍÄ Õ	 H Ü	Ä î	’  ÿ	Tv 
kÌ Ÿ
ÿý ®
" ½
 Õ
ÛY í
$ þ
žK ú& ™ò ¡TV	 ©}ÿ ²Ž€ ºUç
 Å^  Ì ÔÆD  ß³ ëpw ú* 
 ŽÐ^ £¢ ·Õd Ì$‰ á£ öÀÎ	 
d1 ¨
Í ¸
Ô° Å
ck Ö
5Ü ä
¥ ò
Ü ó
ëx ý
9l €“I š>i œÅî  ¢—ð  ¥Äb ©h	 ¬‹Ï ¯½.
 ²G¼ µjê ¸½· »mR ¾˜ Âõ„ Æc©  Ëßo ÎUº ÒºJ  Ô?ò Ü¾W ß™ â•Ù æÂ, ñrð
 ÷× üBž þ"O
 z †š  ˆà ‹2Ž ŽÒ! “k€
 –;ã ™x
 ¢ÿ ¥ˆ*
 ®E“ ±‹b  ³¡i
 ¼ô Îl Ñ£p
 ØÆ  ß¸ª èÆ ø¥¸ …2ð ‹°> ¾Š ’™¬ •#c ¨M  ªã( ¬?T ®× ³‡ ¶f? ¼– Â:
 ÈáÁ  Î× Ö=ƒ Þ}{ ír óÐ
 ùr      [—	 \„ ]O ^Ñ‡ _®‹  `ýä aB  bfh
 c´€ e(š fµú
 g·h hâX iá’
 jˆç kW£ l”• mðo o}ã
 p3¹ q¾}  r×Ž s
 tSR v|0 wÇ¿ yõü
 zçY {IÉ |Wƒ }nù ¹´ €Üµ  (' ƒ>D
 „  …‡
 †ô  ‡Ñ c˜ ‘/ ™	S š³
  ›£ œZÝ ¤”y ¥†’ ­5S ®7' ·ÃÂ ¸e¢ ºã¸  »µ ½ã› ¾| ¿Ö À– ÂU
 Ã¬ Äê Å~K Ç{¢
 Èè ÉÞ· Ëþ
 Ì!ç ÎÁí Ïiý Ðú‘ ÑJd ÒÝ€ Óóü ÔÖË  ÖF§ ×w‹ Ø¯: ÙÈ
 ÛÄ/ Üêä ÝÔâ
 Þ   à$O áÛ]	 â8e ãÒß
 å‹Ÿ æ˜O çÌ² è-» êö{ ëø¼ ì&” í	
 …æÈ ˆ»¹ -Ù  e] “D„
 Àà„    =§J > Ž
 ?B· @ÃL M±Z N‰h  Oˆ© P–2 S°µ `‚ a•v c8É
 f—± ¯› ž -  !Y «í­ ¬$è ­:½ ®ÑÐ ³m[ ´›  µE¨ ¶a	  ·`Ð ¸©8 ¹Ä
 ºÖ? Àví Æ€L Ód Ô¤x Ö+a ÙFµ ãU_ ä³÷	 æ„ 
 éÒ„	 ø†¡ ù“ò úhA û ýØ þcë	 €û	 ×&  ‚ÿ ƒ²H „…û …_C  †="
 ‡ßR	 ˆHv ‰¤ ŠÈ ‹# ŒØÃ M!  ŽP x %ˆ ‘V ’ä_ “Ð( ”
/  •T7 – —
2  ˜u– ™˜$ š£À  ›ÛU  œ~» IM ž Ÿ7Þ  V
 ¡/B
 ¢½N £ÒI
 ¤üÑ  ¥*3 ¦@% §  ©j! ªš¨ «™? ¬J³ ­j
 ´Œ] µ#ø ¶|X ·lÔ ¸”Ã ¹-N ºî" »J
 ¼©¹ ½’ ¾u~ ¿ß3 À
, Á@ Âuö Ã!u
 Ä¹ù ÅW ÆŠó Ç‡S  Èî³ ÉEG Ê× Ë ï Ì¹ó Íe
 Îçu Ïú Ð%> ÑT é°
 ê™ ë{ ì;ô  íñý î£ ïg O# ½ < ” K ý&ø ž] Ÿ¡÷ ¡*š ¦Æ «´º ¹šÌ ºÎ¨ »ù¤	 ½à í¼  ôÈ— û#	 ‚gÇ ‰Óý Sê —gG žÙ ¥¯š ¬» ³ý+
 ÙÔ¬ Ûm“ Üû Ý°Q
 Þj§
 ßŠ à^ á1a â ó ã· äW¯ å‰í æ1>
 çã¤ ìjÄ ö‡5 ÷õ^ ø¨ì  ùˆ< úñÒ ûÖ— ý3À þÝÛ ÿ\) € «I  ƒ	 ‚ Ï¹ ƒ ð  † ›˜ ˆ œó ‰ {µ Š ŽJ ‹ -ü
 Œ Ÿ¾  â– Ž ÐÕ  `†  Kg ‘ Hæ ’ «› “ Î¡ ” 0Ý ™ Dˆ
 £ äµ ¤ ” ¥ è	 ¦ ‰× § šÙ ¨ –˜ ª fÁ « ‹^ ¬ äØ ­ ‡Œ	 ® Îc ¯ ól ° [› ˆ]M    <[;  =- >ÕÏ ?ôf @ªq AA§ B9– CÄû
 DWp	 EòÐ F#È G~R HþÁ
 I‹ Jî K{²	     = !ÉÐ "¾/    ›i ç˜¯ Ô»N †³q ‹ôÓ  ‘ñt –;}     "	, '5_	    /,
 C?F Q!· VÊ‰    Mµ 
*¦  ³2    [¯Ü \
d ]¹l ^¸Ò `Œ÷ a*ã	 b€+ cM d{u e+T fd¾ g<Û hï^ i»— m‚  pÊa q­ |‡„ }h ~bg €Ý› …O ‹ÆÒ ‘] —?~ ›‚ Ÿd¦ ¢zŽ ¥À' ¨šÇ	 ª ö «Ï™ ¬GF ®^"  ¯æ% °Ùä ¸P óÊ¢ õˆŸ ˜_É µê ÙXx ÚYb  Û×ÿ Ü}ï ‰@« ŠÞ÷
 ™á ˜OÁ  f   ë  û
      ../Core/Src ../Drivers/CMSIS/Include ../Drivers/CMSIS/Device/ST/STM32H7xx/Include C:\ST\STM32CubeIDE_1.14.1\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.11.3.rel1.win32_1.1.100.202309141235\tools\bin/../lib/gcc/arm-none-eabi/11.3.1/../../../../arm-none-eabi/include/machine C:\ST\STM32CubeIDE_1.14.1\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.11.3.rel1.win32_1.1.100.202309141235\tools\bin/../lib/gcc/arm-none-eabi/11.3.1/../../../../arm-none-eabi/include/sys ../Drivers/STM32H7xx_HAL_Driver/Inc ../Core/Inc C:\ST\STM32CubeIDE_1.14.1\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.11.3.rel1.win32_1.1.100.202309141235\tools\bin/../lib/gcc/arm-none-eabi/11.3.1/include C:\ST\STM32CubeIDE_1.14.1\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.11.3.rel1.win32_1.1.100.202309141235\tools\bin/../lib/gcc/arm-none-eabi/11.3.1/../../../../arm-none-eabi/include ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy C:\ST\STM32CubeIDE_1.14.1\STM32CubeIDE\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.11.3.rel1.win32_1.1.100.202309141235\tools\bin/../arm-none-eabi/include/newlib-nano  main.c   cmsis_gcc.h   stm32h743xx.h   _default_types.h   _stdint.h   stm32h7xx.h   stm32h7xx_hal_def.h   stm32h7xx_hal_rcc.h   stm32h7xx_hal_gpio.h   stm32h7xx_hal_dma.h   stm32h7xx_hal_adc.h   stm32h7xx_hal_adc_ex.h   stm32h7xx_hal_i2c.h   stm32h7xx_hal_tim.h   stm32h7xx_hal_cortex.h   stm32h7xx_hal_tim_ex.h   stm32h7xx_hal_i2c_ex.h   stm32h7xx_hal_pwr_ex.h   stm32h7xx_hal.h   main.h    stm32h7xx_hal_conf.h    core_cm7.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   cmsis_version.h   cmsis_compiler.h   mpu_armv7.h   system_stm32h7xx.h   stm32_hal_legacy.h 
  stddef.h   math.h 	  reent.h   _ansi.h 	  newlib.h   config.h   ieeefp.h   _types.h   _types.h   lock.h   assert.h 	  cdefs.h   stm32h7xx_hal_rcc_ex.h   stm32h7xx_hal_gpio_ex.h   stm32h7xx_hal_dma_ex.h   stm32h7xx_hal_mdma.h   stm32h7xx_hal_exti.h   stm32h7xx_ll_adc.h   stm32h7xx_hal_flash.h   stm32h7xx_hal_flash_ex.h   stm32h7xx_hal_hsem.h   stm32h7xx_hal_pwr.h   stdio.h 	  stdarg.h   stdio.h    K     Ë 	…==º0
 ?     Ô  †	0=È0º 0	/!	      é 	<55////1v=>óóó ò
 g ó /% ò	 . /	 ò g Y g y<      µ=ux@„
  	 J>å„
  	 J$A/"=#////// /#/"/ /f03"1#//$///= 0t00
      õBg˜=====!==$="==#K'K=== KJ03 /t03///=/"/ /f03/ /f04
      Ã	.======== =J0 3X0 3X04	      óBu]==== = =J0"0 =t0%0!/ /f04	      ž?èY>      °=‡åååååååçii[=//i=///i=////i=///i/=/i////j =     öLKZ	 <     ýN=	 8     „KKZ=
      ’¾}.! Å  MDMA_GISR0_GIF10 MDMA_GISR0_GIF10_Msk USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE TIM_SMCR_MSM TIM_SMCR_MSM_Msk ADC_CHANNEL_16_BITFIELD (ADC_AWD2CR_AWD2CH_16) TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos) CRS ((CRS_TypeDef *) CRS_BASE) FMC_BCRx_ASYNCWAIT FMC_BCRx_ASYNCWAIT_Msk HRTIM_RSTDR_TIMECMP2_Msk (0x1UL << HRTIM_RSTDR_TIMECMP2_Pos) I2C_CR1_TCIE_Pos (6U) DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos) TIM_TISEL_TI4SEL_Msk (0xFUL << TIM_TISEL_TI4SEL_Pos) USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) TPI_FFSR_TCPresent_Pos 2U HRTIM_RST2R_TIMEVNT2 HRTIM_RST2R_TIMEVNT2_Msk I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) HAL_ADC_ERROR_JQOVF (0x08U) PWR_CR1_ALS_0 (0x1UL << PWR_CR1_ALS_Pos) IS_SAI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SAI1_Block_A) || ((INSTANCE) == SAI1_Block_B) || ((INSTANCE) == SAI2_Block_A) || ((INSTANCE) == SAI2_Block_B) || ((INSTANCE) == SAI3_Block_A) || ((INSTANCE) == SAI3_Block_B) || ((INSTANCE) == SAI4_Block_A) || ((INSTANCE) == SAI4_Block_B)) HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT MPU_HFNMI_PRIVDEF ((uint32_t)0x00000006) IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) MDMA_LITTLE_ENDIANNESS_PRESERVE ((uint32_t)0x00000000U) CRS_CFGR_SYNCDIV_Pos (24U) RCC_D2CFGR_D2PPRE1_DIV4 RCC_D2CFGR_D2PPRE1_DIV4_Msk RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_SPI2RST) SYSCFG_CFGR_PVDL SYSCFG_CFGR_PVDL_Msk EXTI_SWIER1_SWIER3 EXTI_SWIER1_SWIER3_Msk LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH1_ADC2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_MCO1SOURCE_HSI (0x00000000U) FDCAN_TTOST_SPL_Pos (31U) FDCAN_IR_TC_Msk (0x1UL << FDCAN_IR_TC_Pos) HRTIM_BMTRGR_TBREP_Pos (12U) RCC_APB1LLPENR_SPI3LPEN RCC_APB1LLPENR_SPI3LPEN_Msk USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos) ETH_MMCCR_CNTPRSTLVL ETH_MMCCR_CNTPRSTLVL_Msk DFSDM_FLTAWSR_AWHTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos) ETH_MACTFCR_FCB_Pos (0U) FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos) CRS_ISR_SYNCOKF_Pos (0U) __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE MDMA_CBRUR_DUV MDMA_CBRUR_DUV_Msk __ARM_FEATURE_CMSE ADC_OFR1_OFFSET1_15 (0x0008000UL << ADC_OFR1_OFFSET1_Pos) IS_ADC2_DIFF_CHANNEL(__CHANNEL__) (((__CHANNEL__) == ADC_CHANNEL_1) || ((__CHANNEL__) == ADC_CHANNEL_2) || ((__CHANNEL__) == ADC_CHANNEL_3) || ((__CHANNEL__) == ADC_CHANNEL_4) || ((__CHANNEL__) == ADC_CHANNEL_5) || ((__CHANNEL__) == ADC_CHANNEL_10) || ((__CHANNEL__) == ADC_CHANNEL_11) || ((__CHANNEL__) == ADC_CHANNEL_12) || ((__CHANNEL__) == ADC_CHANNEL_18) ) RCC_PLL1DIVR_P1 RCC_PLL1DIVR_P1_Msk LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk HRTIM_BMCR_TABM_Msk (0x1UL << HRTIM_BMCR_TABM_Pos) SDMMC_CLKCR_WIDBUS_1 (0x2UL << SDMMC_CLKCR_WIDBUS_Pos) GPIO_IDR_ID15_Pos (15U) MDMA_CLAR_LAR_Msk (0xFFFFFFFFUL << MDMA_CLAR_LAR_Pos) SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk FDCAN_IR_RF1N_Pos (4U) MDMA_SOURCE_BURST_2BEATS ((uint32_t)MDMA_CTCR_SBURST_0) RCC_RTCCLKSOURCE_HSE_DIV17 (0x00011300U) __DIV_SAMPLING16 UART_DIV_SAMPLING16 SAI_xCR2_FTH SAI_xCR2_FTH_Msk __CMSIS_GCC_OUT_REG(r) "=r" (r) ETH_MACSTNUR_ADDSUB ETH_MACSTNUR_ADDSUB_Msk SDMMC_STA_TXFIFOF_Msk (0x1UL << SDMMC_STA_TXFIFOF_Pos) FDCAN_CREL_YEAR FDCAN_CREL_YEAR_Msk RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos) EXTI_EMR3_EM79_Pos (15U) TIM_BREAKINPUTSOURCE_COMP1 0x00000002U FMC_BCRx_MTYP_1 (0x2UL << FMC_BCRx_MTYP_Pos) RCC_APB1LRSTR_TIM14RST_Msk (0x1UL << RCC_APB1LRSTR_TIM14RST_Pos) RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) SPDIFRX_DR0_PE_Pos (24U) GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) ETH_MACTTSSSR_TXTSSHI_Pos (0U) FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos) EXTI_D3PMR1_MR21_Msk (0x1UL << EXTI_D3PMR1_MR21_Pos) RCC_CFGR_MCO1PRE_Pos (18U) RCC_AHB4RSTR_GPIODRST_Pos (3U) LL_ADC_AWD_CHANNEL_5_REG ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) HRTIM_OUTR_CHP1_Msk (0x1UL << HRTIM_OUTR_CHP1_Pos) ADC_CCR_DAMDF_0 (0x1UL << ADC_CCR_DAMDF_Pos) DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos) SAI_PDMCR_CKEN4_Msk (0x1UL << SAI_PDMCR_CKEN4_Pos) FDCAN_NDAT1_ND19 FDCAN_NDAT1_ND19_Msk TPI_FIFO1_ITM_bytecount_Pos 27U RCC_APB4ENR_SAI4EN_Pos (21U) USB_OTG_HCINTMSK_NYET_Pos (6U) HRTIM_DTR_DTR_2 (0x004UL << HRTIM_DTR_DTR_Pos) TIM_TIM1_ETR_COMP2_OUT TIM_TIM1_ETR_COMP2 __SL64 0x8000 FDCAN_IE_RF1FE_Msk (0x1UL << FDCAN_IE_RF1FE_Pos) DMAMUX_RGSR_OF5_Pos (5U) OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 EXTI_LINE39 ((uint32_t)0x27) EXTI_EMR3_EM69_Msk (0x1UL << EXTI_EMR3_EM69_Pos) LL_ADC_AWD_CHANNEL_4_REG ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) PWR_WKUPCR_WKUPC1_Msk (0x1UL << PWR_WKUPCR_WKUPC1_Pos) DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) JPEG_CONFR7_NB_0 (0x1UL << JPEG_CONFR7_NB_Pos) MDMA_CCR_HEX_Msk (0x1UL << MDMA_CCR_HEX_Pos) SCB_AHBSCR_CTL_Msk (3UL ) EXTI_LINE_24 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x18U) HRTIM_SET2R_EXTVNT7_Pos (27U) RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) ETH_MAC_TXFIFONOT_EMPTY 0x01000000U __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET ADC_OFR1_OFFSET1_Msk (0x3FFFFFFUL << ADC_OFR1_OFFSET1_Pos) __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16 RCC_APB1LENR_I2C1EN RCC_APB1LENR_I2C1EN_Msk SPI_RXCRC_RXCRC_Msk (0xFFFFFFFFUL << SPI_RXCRC_RXCRC_Pos) DMA2D_BGCOLR_RED_Pos (16U) __HAL_RCC_FMC_CONFIG(__FMCCLKSource__) MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_FMCSEL, (uint32_t)(__FMCCLKSource__)) DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) DAC_MCR_MODE1_Pos (0U) RCC_APB4LPENR_LPTIM5LPEN RCC_APB4LPENR_LPTIM5LPEN_Msk RCC_D2CCIP2R_USART28SEL_2 (0x4UL << RCC_D2CCIP2R_USART28SEL_Pos) IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || ((__MODE__) == TIM_OCMODE_PWM2) || ((__MODE__) == TIM_OCMODE_COMBINED_PWM1) || ((__MODE__) == TIM_OCMODE_COMBINED_PWM2) || ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM1) || ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM2)) HAL_DMAMUX1_SYNC_LPTIM1_OUT 3U SAI_PDMDLY_DLYM3R_1 (0x2UL << SAI_PDMDLY_DLYM3R_Pos) __SIZEOF_SHORT__ 2 IS_ADC_OFFSET_NUMBER(__OFFSET_NUMBER__) (((__OFFSET_NUMBER__) == ADC_OFFSET_NONE) || ((__OFFSET_NUMBER__) == ADC_OFFSET_1) || ((__OFFSET_NUMBER__) == ADC_OFFSET_2) || ((__OFFSET_NUMBER__) == ADC_OFFSET_3) || ((__OFFSET_NUMBER__) == ADC_OFFSET_4) ) FLASH_OPT_KEY2 0x4C5D6E7FU BDMA_ISR_GIF6 BDMA_ISR_GIF6_Msk EXTI_IMR3_IM85 EXTI_IMR3_IM85_Msk HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b DMA_FLAG_TEIF3_7 ((uint32_t)0x02000000U) HRTIM_TIMISR_UPD HRTIM_TIMISR_UPD_Msk DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos) GPIOC ((GPIO_TypeDef *) GPIOC_BASE) __LFRACT_MIN__ (-0.5LR-0.5LR) RCC_RSR_LPWRRSTF RCC_RSR_LPWRRSTF_Msk USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB RCC_APB1LLPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM2LPEN_Pos) MPU_REGION_NUMBER15 ((uint8_t)0x0F) DISABLE USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) HRTIM_SET1R_PER_Msk (0x1UL << HRTIM_SET1R_PER_Pos) TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos) RCC_D3AMR_BKPRAMAMEN_Pos (28U) TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk writeVCNLByte CRS_CFGR_SYNCSRC_0 (0x1UL << CRS_CFGR_SYNCSRC_Pos) ETH_MACHWF0R_GMIISEL_Msk (0x1UL << ETH_MACHWF0R_GMIISEL_Pos) __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var)) SPI_IFCR_UDRC SPI_IFCR_UDRC_Msk USART_ICR_TCBGTCF_Msk (0x1UL << USART_ICR_TCBGTCF_Pos) FDCAN_NDAT2_ND37 FDCAN_NDAT2_ND37_Msk __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__)) MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) FDCAN_ILS_ELOE_Pos (22U) EXTI_PR1_PR16 EXTI_PR1_PR16_Msk BDMA_ISR_GIF2 BDMA_ISR_GIF2_Msk COMP2 ((COMP_TypeDef *) COMP2_BASE) USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) ETH_MACTSCR_TSENMACADDR ETH_MACTSCR_TSENMACADDR_Msk RCC_AHB3LPENR_DTCM2LPEN RCC_AHB3LPENR_DTCM2LPEN_Msk ADC_CFGR_INJECT_CONTEXT_QUEUE(__INJECT_CONTEXT_QUEUE_MODE__) ((__INJECT_CONTEXT_QUEUE_MODE__) << ADC_CFGR_JQM_Pos) TIM_DMA_COM TIM_DIER_COMDE GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_USART2EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_USART2EN); UNUSED(tmpreg); } while(0) __HAL_RCC_CEC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_CECEN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_CECEN); UNUSED(tmpreg); } while(0) HRTIM_MCR_PREEN HRTIM_MCR_PREEN_Msk WWDG_CR_T_Pos (0U) __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE ETH_MACL4AR_L4DP ETH_MACL4AR_L4DP_Msk CEC_CR_CECEN CEC_CR_CECEN_Msk ADC_CR_LINCALRDYW3 ADC_CR_LINCALRDYW3_Msk HAL_FLASH_ERROR_OPE FLASH_FLAG_OPERR __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED RCC_RSR_BORRSTF RCC_RSR_BORRSTF_Msk RCC_D3AMR_COMP12AMEN_Pos (14U) USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk HRTIM_SET2R_TIMEVNT7 HRTIM_SET2R_TIMEVNT7_Msk ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) TIM_SR_BIF_Pos (7U) ADC_CHANNEL_ID_BITFIELD_MASK (ADC_AWD2CR_AWD2CH) ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) ETH_MACPFR_DAIF_Pos (3U) RCC_APB2RSTR_TIM17RST RCC_APB2RSTR_TIM17RST_Msk USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos) RCC_RTCCLKSOURCE_HSE_DIV10 (0x0000A300U) IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_CSI) || ((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_NONE) || ((SOURCE) == RCC_PLLSOURCE_HSE)) HRTIM_TIMDIER_CMP3IE_Msk (0x1UL << HRTIM_TIMDIER_CMP3IE_Pos) DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos) FDCANCCU_CSTAT_CALS FDCANCCU_CSTAT_CALS_Msk BDMA_REQUEST_SPI6_TX 12U ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE HRTIM_MCMP1R_MCMP3R HRTIM_MCMP1R_MCMP3R_Msk ETH_MACACR_ATSEN1 ETH_MACACR_ATSEN1_Msk EXTI_LINE1 ((uint32_t)0x01) IS_OB_STOP_D1_RESET(VALUE) (((VALUE) == OB_STOP_NO_RST_D1) || ((VALUE) == OB_STOP_RST_D1)) HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART4RST) BDMA_IFCR_CHTIF5 BDMA_IFCR_CHTIF5_Msk SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS TIM_EGR_B2G TIM_EGR_B2G_Msk DMA_SxCR_CIRC_Pos (8U) SPI_IFCR_MODFC_Msk (0x1UL << SPI_IFCR_MODFC_Pos) RCC_D1CFGR_D1CPRE_DIV16 RCC_D1CFGR_D1CPRE_DIV16_Msk GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x010CUL) DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER USB_OTG_DCTL_CGONAK_Pos (10U) ETH_MACHWF2R_PPSOUTNUM ETH_MACHWF2R_PPSOUTNUM_Msk __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG RNG_SR_CECS RNG_SR_CECS_Msk FDCAN_ILS_RF1LL_Msk (0x1UL << FDCAN_ILS_RF1LL_Pos) SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk FDCAN_TTIE_SWEE_Pos (6U) __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) HRTIM_OUTR_DTEN_Pos (8U) __HAL_RCC_GPIOI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOIEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOIEN); UNUSED(tmpreg); } while(0) ADC_DIFSEL_CHANNEL(__CHANNEL__) (1UL << (__CHANNEL__)) __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE SAI_xCR1_OUTDRIV_Pos (13U) ADC_OFR4_OFFSET4_7 (0x0000080UL << ADC_OFR4_OFFSET4_Pos) USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) EXTI_RTSR1_TR13_Msk (0x1UL << EXTI_RTSR1_TR13_Pos) __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET FLASH_FLAG_ALL_ERRORS_BANK1 (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | FLASH_FLAG_STRBERR_BANK1 | FLASH_FLAG_INCERR_BANK1 | FLASH_FLAG_OPERR_BANK1 | FLASH_FLAG_RDPERR_BANK1 | FLASH_FLAG_RDSERR_BANK1 | FLASH_FLAG_SNECCERR_BANK1 | FLASH_FLAG_DBECCERR_BANK1 | FLASH_FLAG_CRCRDERR_BANK1) MDMA_BUFFER_TRANSFER ((uint32_t)0x00000000U) __ARM_FEATURE_LDREX HSEM_C1ISR_ISF22_Pos (22U) EXTI_SWIER3_SWIER82_Pos (18U) EXTI_LINE20 ((uint32_t)0x14) __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 USART_ICR_CMCF USART_ICR_CMCF_Msk GPIO_MODER_MODE8_Pos (16U) FDCAN_GFC_RRFS_Pos (1U) HRTIM_EECR2_EE6SNS_0 (0x1UL << HRTIM_EECR2_EE6SNS_Pos) __HAL_RCC_BKPRAM_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_BKPRAMAMEN) RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk LTDC_LxCLUTWR_RED LTDC_LxCLUTWR_RED_Msk GPIO_AF4_I2C3 ((uint8_t)0x04) HRTIM_ADC2R_AD2TDC4 HRTIM_ADC2R_AD2TDC4_Msk __HAL_RCC_LPTIM4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM4EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM4EN); UNUSED(tmpreg); } while(0) GPIO_AF5_SPI5 ((uint8_t)0x05) ADC_CSR_JEOS_SLV_Msk (0x1UL << ADC_CSR_JEOS_SLV_Pos) SAI_PDMCR_MICNBR_0 (0x1UL << SAI_PDMCR_MICNBR_Pos) USART_BRR_DIV_FRACTION_Pos (0U) SDMMC_MASK_DBCKENDIE_Msk (0x1UL << SDMMC_MASK_DBCKENDIE_Pos) GPIO_AF0_LCDBIAS ((uint8_t)0x00) EXTI_D3PMR1_MR12_Msk (0x1UL << EXTI_D3PMR1_MR12_Pos) __HAL_RCC_LPTIM5_CONFIG __HAL_RCC_LPTIM345_CONFIG FLASH_CRC_BURST_SIZE_256 FLASH_CRCCR_CRC_BURST HSEM_C1ISR_ISF27 HSEM_C1ISR_ISF27_Msk TIM_CR2_CCPC_Pos (0U) HSICFGR RCC_SAI23CLKSOURCE_PLL2 RCC_D2CCIP1R_SAI23SEL_0 ETH_MACHWF1R_TXFIFOSIZE_Msk (0x1FUL << ETH_MACHWF1R_TXFIFOSIZE_Pos) TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) HSEM_C1MISR_MISF2 HSEM_C1MISR_MISF2_Msk GPIO_ODR_OD3 GPIO_ODR_OD3_Msk OPAMP1_OTR_TRIMOFFSETN_Pos (0U) BDMA_IFCR_CTCIF5_Msk (0x1UL << BDMA_IFCR_CTCIF5_Pos) TIM_DMABASE_CCR4 0x00000010U TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) HRTIM_ADC3R_AD3MPER HRTIM_ADC3R_AD3MPER_Msk RCC_APB2ENR_HRTIMEN_Pos (29U) PMCR __HAL_RCC_CRC_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_CRCAMEN) HRTIM_TIMDIER_CPT1IE HRTIM_TIMDIER_CPT1IE_Msk GPIOC_PIN_AVAILABLE GPIO_PIN_All TIM_TRGO2_RESET 0x00000000U TIM14_BASE (D2_APB1PERIPH_BASE + 0x2000UL) ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) FDCAN_IE_TEFLE_Msk (0x1UL << FDCAN_IE_TEFLE_Pos) RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) HRTIM_SET1R_TIMEVNT2_Pos (13U) TIM_CNT_CNT_Pos (0U) IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE TwoSamplingDelay BDMA_ISR_HTIF4_Pos (18U) RCC_SAI2CLKSOURCE_PIN RCC_SAI23CLKSOURCE_PIN HRTIM_OENR_TA1OEN_Msk (0x1UL << HRTIM_OENR_TA1OEN_Pos) ADC_SQR3_REGOFFSET (0x00000200UL) OPAMP2_HSOTR_TRIMHSOFFSETP_Pos (8U) TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos) ETH_MMCTIR_TXLPIUSCIS_Pos (26U) FMC_PATT_ATTWAIT_4 (0x10UL << FMC_PATT_ATTWAIT_Pos) __INITIAL_SP __StackTop FLASH_OPTSR_IWDG1_SW_Pos (4U) EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) ADC_CSR_EOS_SLV_Pos (19U) FLASH_SCAR_DMES_Msk (0x1UL << FLASH_SCAR_DMES_Pos) SWPMI_OR_TBYP_Pos (0U) HRTIM_CPT2CR_TA1RST_Pos (13U) Lock HRTIM_EEFR2_EE9FLTR_Pos (19U) IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) SYSCFG_CCCSR_CS_Msk (0x1UL << SYSCFG_CCCSR_CS_Pos) __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE HRTIM_CR1_MUDIS_Msk (0x1UL << HRTIM_CR1_MUDIS_Pos) EXTI_LINE_40 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x08U) I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk B1_Pin GPIO_PIN_13 __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI5LPEN) ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) HRTIM_ADC4R_AD4TBC3_Pos (15U) __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET __LLFRACT_MIN__ (-0.5LLR-0.5LLR) RCC_OSCILLATORTYPE_CSI (0x00000010U) __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET BDMA_FLAG_TE5 ((uint32_t)0x00800000) USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk EXTI_RTSR1_TR10_Msk (0x1UL << EXTI_RTSR1_TR10_Pos) RCC_PLLCFGR_PLL1FRACEN RCC_PLLCFGR_PLL1FRACEN_Msk ETH_DMACTCR_TPBL_8PBL (0x00080000U) __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) DMAMUX1_Channel12_BASE (DMAMUX1_BASE + 0x0030UL) TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos) HRTIM_EECR2_EE10SRC_Msk (0x3UL << HRTIM_EECR2_EE10SRC_Pos) RCC_LPUART1CLKSOURCE_HSI (RCC_D3CCIPR_LPUART1SEL_0 | RCC_D3CCIPR_LPUART1SEL_1) DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos) EXTI_IMR3_IM71_Pos (7U) DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos) RCC_D3AMR_LPTIM2AMEN RCC_D3AMR_LPTIM2AMEN_Msk PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) HAL_FLASH_ERROR_OB_CHANGE FLASH_OPTSR_OPTCHANGEERR CRS_ICR_SYNCWARNC CRS_ICR_SYNCWARNC_Msk xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) FDCAN_NDAT2_ND52 FDCAN_NDAT2_ND52_Msk ADC_EXTERNALTRIGINJEC_T8_CC4 (LL_ADC_INJ_TRIG_EXT_TIM8_CH4) SDMMC_DCTRL_DTMODE_0 (0x1UL << SDMMC_DCTRL_DTMODE_Pos) OB_WRP_SECTOR_7 0x00000080U RCC_USART2CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 ETH_MMCRIR_RXALGNERPIS_Pos (6U) ADC_CR_LINCALRDYW4_Msk (0x1UL << ADC_CR_LINCALRDYW4_Pos) ETH_MMCTLPIMSTR_TXLPIUSC ETH_MMCTLPIMSTR_TXLPIUSC_msk SYSCFG_EXTICR2_EXTI6_PJ (0x00000900U) USB_OTG_HCCHAR_DAD_Pos (22U) DMA2D_OCOLR_BLUE_4_Pos (0U) ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) SPI_CFG2_MIDI_Pos (4U) RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) OPAMP1_CSR_PGGAIN_1 (0x2UL << OPAMP1_CSR_PGGAIN_Pos) long unsigned int islessequal(__x,__y) (__builtin_islessequal (__x, __y)) ADC_OFR3_OFFSET3_4 (0x0000010UL << ADC_OFR3_OFFSET3_Pos) RepetitionCounter __HAL_RCC_DTCM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM1LPEN) != 0U) FDCAN_NDAT2_ND38_Pos (6U) FDCAN_TTRMC_XTD_Pos (30U) TIM_DMABASE_EGR 0x00000005U RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos) __HAL_TIM_SET_AUTORELOAD(__HANDLE__,__AUTORELOAD__) do{ (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); (__HANDLE__)->Init.Period = (__AUTORELOAD__); } while(0) TPI_ITATBCTR0_ATREADY1_Msk (0x1UL ) EXTI_PR1_PR16_Pos (16U) __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__)) SPDIFRX_CR_INSEL_Msk (0x7UL << SPDIFRX_CR_INSEL_Pos) TIM_BREAK2POLARITY_LOW 0x00000000U LL_ADC_OVS_GRP_INJ_REG_RESUMED ( ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos) RCC_AHB2LPENR_D2SRAM3LPEN RCC_AHB2LPENR_SRAM3LPEN DMA2D_FGPFCCR_AI DMA2D_FGPFCCR_AI_Msk PWR_AVD_MODE_IT_RISING (0x00010001U) ADC_OFRx_REGOFFSET_MASK (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET | ADC_OFR3_REGOFFSET | ADC_OFR4_REGOFFSET) ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) HRTIM_FLTR_FLT1EN_Msk (0x1UL << HRTIM_FLTR_FLT1EN_Pos) __HAL_RCC_BDMA_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_BDMAEN) ADC_CALFACT_CALFACT_D_Pos (16U) EXTI_SWIER1_SWIER1_Pos (1U) PLLCKSELR DLYB_CFGR_UNIT_Msk (0x7FUL << DLYB_CFGR_UNIT_Pos) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT ETH_MACMDIOAR_MOC_PRDIA_Pos (3U) SPDIFRX_IMR_IFEIE_Msk (0x1UL << SPDIFRX_IMR_IFEIE_Pos) DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos) EXTI_EMR1_EM12_Pos (12U) HRTIM_DTR_DTRSLK_Msk (0x1UL << HRTIM_DTR_DTRSLK_Pos) RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Msk (0x1UL << ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Pos) ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) EXTI_EMR2_EM58_Pos (26U) DMA_REQUEST_I2C1_TX 34U GPIO_AF11_I2C4 ((uint8_t)0x0B) FLASH_PRAR_PROT_AREA_END_Msk (0xFFFUL << FLASH_PRAR_PROT_AREA_END_Pos) SAI_PDMDLY_DLYM2R_0 (0x1UL << SAI_PDMDLY_DLYM2R_Pos) ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 EXTI_IMR2_IM55_Msk (0x1UL << EXTI_IMR2_IM55_Pos) DMA_REQUEST_TIM2_CH4 21U LTDC_CPSR_CYPOS LTDC_CPSR_CYPOS_Msk HRTIM_MCMP1R_MCMP4R_Pos (0U) TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk FDCAN_IE_TFEE_Pos (11U) FDCAN_IE_TFEE_Msk (0x1UL << FDCAN_IE_TFEE_Pos) RCC_APB1LENR_TIM2EN_Msk (0x1UL << RCC_APB1LENR_TIM2EN_Pos) ETH_MACWTR_WTO_Msk (0xFUL << ETH_MACWTR_WTO_Pos) HRTIM_RSTER_TIMCCMP1 HRTIM_RSTER_TIMCCMP1_Msk SDMMC_MASK_ACKFAILIE SDMMC_MASK_ACKFAILIE_Msk BDMA_ISR_TEIF2_Msk (0x1UL << BDMA_ISR_TEIF2_Pos) __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos) HAL_I2CEx_ConfigAnalogFilter HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup RCC_AHB1RSTR_ADC12RST RCC_AHB1RSTR_ADC12RST_Msk EXTI_RTSR3_TR84_Pos (20U) I2C_CR1_ERRIE_Pos (7U) isnormal(__x) (__builtin_isnormal (__x)) GPIO_BSRR_BR10_Pos (26U) FDCANCCU_CREL_REL_Pos (28U) HRTIM_RST1R_TIMEVNT3 HRTIM_RST1R_TIMEVNT3_Msk EXTI_RTSR1_TR19_Pos (19U) ETH_MACPFR_IPFE_Pos (20U) SYSCFG_EXTICR1_EXTI1_PK (0x000000A0U) __HAL_RCC_SAI3_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI3EN) == 0U) __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET APB2ENR MDMA_DATAALIGN_LEFT ((uint32_t)MDMA_CTCR_PAM_1) __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos) HRTIM_ADC4R_AD4EEV9_Pos (8U) USB_OTG_DTHRCTL_RXTHREN_Pos (16U) __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE FDCAN_CCCR_BRSE_Msk (0x1UL << FDCAN_CCCR_BRSE_Pos) I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos) RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 ADC_CFGR2_RSHIFT1_Pos (11U) GPIO_MODER_MODE13_Pos (26U) TIM_SMCR_TS_1 (0x00002UL << TIM_SMCR_TS_Pos) I2C4_ER_IRQn FDCAN_NDAT2_ND52_Pos (20U) __HAL_RCC_BKPRAM_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BKPRAMEN) != 0U) FLASH_PROGRAMMING_DELAY_3 FLASH_ACR_WRHIGHFREQ __HAL_PWR_AVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_AVD) ETH_MACTSAR_TSAR_Pos (0U) HRTIM_BMTRGR_MSTCMP1_Pos (3U) HRTIM_CHPR_STRPW_3 (0x8UL << HRTIM_CHPR_STRPW_Pos) LL_ADC_OVS_REG_DISCONT (ADC_CFGR2_TROVS) ETH_MMCTIR_TXLPITRCIS_Msk (0x1UL << ETH_MMCTIR_TXLPITRCIS_Pos) EXTI_IMR3_IM85_Pos (21U) RCC_AHB1LPENR_USB2OTGHSLPEN_Pos RCC_AHB1LPENR_USB2OTGFSLPEN_Pos HRTIM_RSTCR_TIMDCMP4_Pos (27U) ETH_DMADSR_RPS_TIMESTAMP_WR_Msk (0x3UL << ETH_DMADSR_RPS_TIMESTAMP_WR_Pos) DWT_CTRL_LSUEVTENA_Pos 20U USART_ISR_SBKF_Pos (18U) RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) ETH_MACTSCR_TSEVNTENA_Pos (14U) EXTI_LINE27 ((uint32_t)0x1B) PLLState SPDIFRX_CSR_USR_Pos (0U) ALIGN_32BYTES(buf) buf __attribute__ ((aligned (32))) RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI HAL_DMAMUX2_SYNC_DMAMUX2_CH0_EVT 0U RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) SWPMI_ISR_TXE_Msk (0x1UL << SWPMI_ISR_TXE_Pos) SYSCFG_UR16_FZIWDGSTP SYSCFG_UR16_FZIWDGSTP_Msk __HAL_RCC_MDIOS_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_MDIOSRST) DBGMCU_APB3FZ1_DBG_WWDG1_Pos (6U) IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || ((INSTANCE) == COMP2)) ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk HRTIM_EECR2_EE6SNS_Msk (0x3UL << HRTIM_EECR2_EE6SNS_Pos) XferOptions RCC_APB4ENR_LPTIM2EN RCC_APB4ENR_LPTIM2EN_Msk RCC_PLLSOURCE_NONE (0x00000003U) FMC_BWTRx_DATAST_7 (0x80UL << FMC_BWTRx_DATAST_Pos) SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk SYSCFG_EXTICR4_EXTI15_PC (0x00002000U) DMAMUX_RGSR_OF4 DMAMUX_RGSR_OF4_Msk __uint16_t Speed PWR_WKUPEPR_WKUPPUPD6_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD6_Pos) MDMA_CMAR_MAR_Msk (0xFFFFFFFFUL << MDMA_CMAR_MAR_Pos) ETH_DMACIER_RSE ETH_DMACIER_RSE_Msk RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) PWR_WKUPFR_WKUPF1_Pos (0U) QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos) TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk ETH_DMACSR_TPS ETH_DMACSR_TPS_Msk FDCAN_TTILS_TXUS_Pos (10U) ADC_SMPR1_REGOFFSET (0x00000000UL) FDCAN_TTOCN_ESCN FDCAN_TTOCN_ESCN_Msk __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI4EN) == 0U) DWT_FUNCTION_MATCHED_Pos 24U DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos) ETH_MACHWF0R_TXCOESEL ETH_MACHWF0R_TXCOESEL_Msk FDCANCCU_IE_CWEE FDCANCCU_IE_CWEE_Msk SPDIFRX_CR_CHSEL_Msk (0x1UL << SPDIFRX_CR_CHSEL_Pos) XferAbortCallback SYSCFG_EXTICR1_EXTI0_PH (0x00000007U) EXTI_IMR3_IM85_Msk (0x1UL << EXTI_IMR3_IM85_Pos) FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) ADC2 ((ADC_TypeDef *) ADC2_BASE) CEC_IER_LBPEIE_Pos (5U) FDCAN_TXFQS_TFQF FDCAN_TXFQS_TFQF_Msk DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos) RCC_APB4RSTR_LPTIM4RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM4RST_Pos) PWR_CR1_PLS_LEV0 (0UL) I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) RCC_AHB4ENR_GPIOAEN RCC_AHB4ENR_GPIOAEN_Msk FDCAN_CCCR_TEST FDCAN_CCCR_TEST_Msk FMC_BCRx_ASYNCWAIT_Msk (0x1UL << FMC_BCRx_ASYNCWAIT_Pos) RCC_AHB3ENR_MDMAEN RCC_AHB3ENR_MDMAEN_Msk ETH_DMACTDLAR_TDESLA_Msk (0x3FFFFFFFUL << ETH_DMACTDLAR_TDESLA_Pos) ETH_DMAMR_INTM_2 (0x2UL << ETH_DMAMR_INTM_Pos) TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) IS_RCC_USART16CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART16CLKSOURCE_D2PCLK2)|| ((SOURCE) == RCC_USART16CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART16CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART16CLKSOURCE_CSI) || ((SOURCE) == RCC_USART16CLKSOURCE_LSE) || ((SOURCE) == RCC_USART16CLKSOURCE_HSI)) LL_ADC_INJ_TRIG_EXT_LPTIM2_OUT (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) RCC_D2CCIP1R_DFSDM1SEL RCC_D2CCIP1R_DFSDM1SEL_Msk GPIO_AF9_TIM14 ((uint8_t)0x09) TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) HRTIM_BMCR_BMPRSC HRTIM_BMCR_BMPRSC_Msk GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) ETH_MACHWF0R_RWKSEL ETH_MACHWF0R_RWKSEL_Msk __sferror(p) ((int)(((p)->_flags & __SERR) != 0)) IS_TIM_GROUPCH5(__OCREF__) ((((__OCREF__) & 0x1FFFFFFFU) == 0x00000000U)) RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 BDMA_ISR_TCIF2_Msk (0x1UL << BDMA_ISR_TCIF2_Pos) ETH_MACVTR_VL_CFIDEI ETH_MACVTR_VL_CFIDEI_Msk HRTIM_MDIER_MREPIE_Msk (0x1UL << HRTIM_MDIER_MREPIE_Pos) FMC_SDTRx_TMRD FMC_SDTRx_TMRD_Msk USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U) FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) ADC_JDR3_JDATA_12 (0x00001000UL << ADC_JDR3_JDATA_Pos) DMA_SxNDT DMA_SxNDT_Msk GPIO_PIN_4 ((uint16_t)0x0010) DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos) __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE SCB_SHCSR_BUSFAULTENA_Pos 17U RCC_CIFR_HSECSSF_Pos (10U) FDCAN_TXBCR_CR_Pos (0U) HRTIM_RSTR_MSTCMP4_Msk (0x1UL << HRTIM_RSTR_MSTCMP4_Pos) HAL_I2C_STATE_TIMEOUT address FMC_SDSR_MODES2_Pos (3U) USART_CR2_LBDL_Pos (5U) ADC_DUALMODE_INTERL (LL_ADC_MULTI_DUAL_REG_INTERL) TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED RTC_DR_DT RTC_DR_DT_Msk SPDIFRX_IMR_SBLKIE_Pos (4U) LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk SYSCFG_UR10_PAEND_BANK2_Msk (0xFFFUL << SYSCFG_UR10_PAEND_BANK2_Pos) TIM15_AF1_BKCMP2P_Msk (0x1UL << TIM15_AF1_BKCMP2P_Pos) HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 SPDIFRX_VERR_MINREV_Pos (0U) ETH_MACIER_PHYIE ETH_MACIER_PHYIE_Msk JPEG_CONFR6_HA JPEG_CONFR6_HA_Msk __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER1 |= (__EXTI_LINE__)) ETH_MACCR_IPG_64BIT (0x04000000U) EXTI_RTSR1_TR9 EXTI_RTSR1_TR9_Msk DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) HRTIM_ADC2R_AD2MC3 HRTIM_ADC2R_AD2MC3_Msk __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET BDMA_IFCR_CTCIF0 BDMA_IFCR_CTCIF0_Msk HRTIM_ADC3R_AD3TEC2_Pos (28U) MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) RCC_AHB1ENR_USB2OTGHSEN_Pos RCC_AHB1ENR_USB2OTGFSEN_Pos IS_RCC_PLLFRACN_VALUE(VALUE) ((VALUE) <= 8191U) BDMA_Channel5 ((BDMA_Channel_TypeDef *) BDMA_Channel5_BASE) HRTIM_RSTR_TIMDCMP2_Pos (26U) JPEG_CONFR6_QT JPEG_CONFR6_QT_Msk ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk HSEM_C1ICR_ISC9_Pos (9U) HRTIM_RST2R_EXTVNT1_Msk (0x1UL << HRTIM_RST2R_EXTVNT1_Pos) ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET COMP_CFGRx_INPSEL_Pos (20U) DMA_HISR_FEIF6_Pos (16U) RCC_D1CFGR_HPRE_DIV64_Msk (0x3UL << RCC_D1CFGR_HPRE_DIV64_Pos) RCC_AHB4LPENR_ADC3LPEN_Msk (0x1UL << RCC_AHB4LPENR_ADC3LPEN_Pos) __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE EXTI_IMR3_IM78_Pos (14U) JPEG_CONFR4_NB_1 (0x2UL << JPEG_CONFR4_NB_Pos) SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) USB_OTG_GOTGCTL_HNPRQ_Pos (9U) _BEGIN_STD_C  RAMECC2_Monitor3_BASE (RAMECC2_BASE + 0x60UL) __HAL_RCC_D2SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM1LPEN)) == 0U) FDCAN_XIDFC_LSE_Pos (16U) HRTIM_EECR2_EE8SRC_Pos (12U) LL_ADC_MULTI_SLAVE (ADC_CDR_RDATA_SLV ) HRTIM_SET1R_EXTVNT5_Msk (0x1UL << HRTIM_SET1R_EXTVNT5_Pos) DMAMUX_CFR_CSOF12_Pos (12U) RCC_PLLCFGR_DIVR3EN_Pos (24U) LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk ETH_MACMDIOAR_CR_DIV12AR ETH_MACMDIOAR_CR_DIV12AR_Msk RCC_APB1LENR_DAC12EN_Msk (0x1UL << RCC_APB1LENR_DAC12EN_Pos) USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) OPAMP1_CSR_PGGAIN_Msk (0xFUL << OPAMP1_CSR_PGGAIN_Pos) HRTIM_FLTINR1_FLT1F_3 (0x8UL << HRTIM_FLTINR1_FLT1F_Pos) HRTIM_ICR_FLT2C_Msk (0x1UL << HRTIM_ICR_FLT2C_Pos) ETH_MACVIR_VLT_CFIDEI_Pos (12U) __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN); UNUSED(tmpreg); } while(0) RCC_AHB4LPENR_GPIOKLPEN_Pos (10U) RCC_CIER_HSIRDYIE_Pos (2U) ADC_SMPR2_SMP19_Msk (0x7UL << ADC_SMPR2_SMP19_Pos) ETH_MACA3LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA3LR_ADDRLO_Pos) TIM_CHANNEL_2 0x00000004U USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) ETH_MACIER_TXSTSIE_Pos (13U) DMAMUX2_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel0_BASE) QUADSPI_CR_ABORT_Pos (1U) ADC_OFR4_OFFSET4_11 (0x0000800UL << ADC_OFR4_OFFSET4_Pos) EXTI_EMR3_EM84 EXTI_EMR3_EM84_Msk OPAMP_CSR_CALSEL_Pos (12U) FDCAN_ILS_WDIE_Msk (0x1UL << FDCAN_ILS_WDIE_Pos) RCC_CFGR_SW_CSI (0x00000001UL) PWR_WAKEUP_PIN2_HIGH PWR_WKUPEPR_WKUPEN2 ETH_MTLRQMPOCR_MISCNTOVF ETH_MTLRQMPOCR_MISCNTOVF_Msk HRTIM1_TIMA_BASE (HRTIM1_BASE + 0x00000080UL) JPEG_CONFR7_HD JPEG_CONFR7_HD_Msk SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk QUADSPI_CCR_INSTRUCTION_2 (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos) RCC_D1CFGR_D1CPRE_DIV64_Pos (10U) HRTIM_MCR_MREPU_Pos (29U) TIM2 ((TIM_TypeDef *) TIM2_BASE) USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) BDMA_ISR_HTIF0_Pos (2U) ADC_OFR2_OFFSET2_7 (0x0000080UL << ADC_OFR2_OFFSET2_Pos) RCC_AHB2RSTR_SDMMC2RST RCC_AHB2RSTR_SDMMC2RST_Msk RCC_APB1LENR_I2C3EN_Pos (23U) __HAL_RCC_BDMA_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BDMALPEN) QUADSPI_DLR_DL_Pos (0U) LL_ADC_CALIB_LINEARITY (ADC_CALIB_FACTOR_LINEARITY_REGOFFSET) __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPUART1LPEN) I2C_IT_ERRI I2C_CR1_ERRIE HRTIM_BDTUPR_TIMCMP1_Pos (6U) TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos) EXTI_FTSR2_TR51_Msk (0x1UL << EXTI_FTSR2_TR51_Pos) __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET ITM_TCR_TraceBusID_Pos 16U __FLT64_MIN__ 2.2250738585072014e-308F64 RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) ETH_MACVIR_VLT_VID_Msk (0xFFFUL << ETH_MACVIR_VLT_VID_Pos) IS_ADC_DFSDMCFG_MODE(__HANDLE__) (((__HANDLE__)->Init.DFSDMConfig == ADC_DFSDM_MODE_DISABLE) || ((__HANDLE__)->Init.DFSDMConfig == ADC_DFSDM_MODE_ENABLE) ) QUADSPI_SR_FLEVEL_5 (0x20UL << QUADSPI_SR_FLEVEL_Pos) USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk EXTI_D3PMR1_MR9 EXTI_D3PMR1_MR9_Msk HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 IS_OPAMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || ((INSTANCE) == OPAMP2)) __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 ADC_CHANNEL_17_SMP (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos) __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET HRTIM_CPT1CR_TB1RST HRTIM_CPT1CR_TB1RST_Msk GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk FLASH_ACR_WRHIGHFREQ_0 (0x1UL << FLASH_ACR_WRHIGHFREQ_Pos) OB_WRP_SECTOR_4 0x00000010U GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING) FMC_BWTRx_ADDSET_Msk (0xFUL << FMC_BWTRx_ADDSET_Pos) TIM8_AF2_BK2CMP1P TIM8_AF2_BK2CMP1P_Msk HRTIM_ADC1R_AD1TBC2 HRTIM_ADC1R_AD1TBC2_Msk GPIO_AF8_SDIO1 GPIO_AF8_SDMMC1 __FLT32X_MIN_10_EXP__ (-307) RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos) __HAL_PWR_AVD_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE(); } while(0); HRTIM_EECR3_EE7F_Pos (6U) RCC_D1CFGR_D1CPRE_DIV4_Msk (0x9UL << RCC_D1CFGR_D1CPRE_DIV4_Pos) FDCAN_TTOST_SPL_Msk (0x1UL << FDCAN_TTOST_SPL_Pos) RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos) HRTIM_EECR1_EE3FAST_Pos (17U) HRTIM_ADC1R_AD1MC2 HRTIM_ADC1R_AD1MC2_Msk HRTIM_FLTINR1_FLT4SRC_Msk (0x1UL << HRTIM_FLTINR1_FLT4SRC_Pos) ETH_MACHWF0R_TSSTSSEL_BOTH ETH_MACHWF0R_TSSTSSEL_BOTH_Msk FDCAN_IE_RF1NE FDCAN_IE_RF1NE_Msk DMA2D_ISR_TCIF_Msk (0x1UL << DMA2D_ISR_TCIF_Pos) IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk IS_HSEM_SEMID(__SEMID__) ((__SEMID__) <= HSEM_SEMID_MAX ) DMA2_Stream1_BASE (DMA2_BASE + 0x028UL) HRTIM_EECR1_EE4SRC HRTIM_EECR1_EE4SRC_Msk BDMA_ISR_GIF7_Pos (28U) NVIC_PRIORITYGROUP_3 ((uint32_t)0x00000004) QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos) RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) RCC_LPTIM2CLKSOURCE_PLL3 RCC_D3CCIPR_LPTIM2SEL_1 I2C_OTHER_FRAME (0x000000AAU) RCC_AHB4LPENR_CRCLPEN RCC_AHB4LPENR_CRCLPEN_Msk SAI_xSR_CNRDY_Pos (4U) DMAMUX_RGSR_OF7_Pos (7U) ETH_MTLTQUR_UFPKTCNT ETH_MTLTQUR_UFPKTCNT_Msk USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos) HRTIM_RSTDR_TIMCCMP2 HRTIM_RSTDR_TIMCCMP2_Msk __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE HRTIM_TIMISR_RST1_Pos (10U) ADC_OFR2_OFFSET2_22 (0x0400000UL << ADC_OFR2_OFFSET2_Pos) __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPDIFRXLPEN) IS_ALARM_MASK IS_RTC_ALARM_MASK SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_LPTIM1LPEN)) == 0U) USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos) AWD2CR USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) SDMMC_MASK_DABORTIE SDMMC_MASK_DABORTIE_Msk FDCAN_IR_HPM FDCAN_IR_HPM_Msk ETH_MACPPSCR_PPSEN0_Msk (0x1UL << ETH_MACPPSCR_PPSEN0_Pos) HRTIM_EECR3_EE6F_Pos (0U) IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || ((WAVE) == DAC_WAVE_NOISE)|| ((WAVE) == DAC_WAVE_TRIANGLE)) HRTIM_RSTDR_TIMACMP2 HRTIM_RSTDR_TIMACMP2_Msk RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA1EN) == 0U) RAMECC_CR_ECCDEBWIE RAMECC_CR_ECCDEBWIE_Msk HSEM_C1MISR_MISF20_Msk (0x1UL << HSEM_C1MISR_MISF20_Pos) RCC_AHB4RSTR_GPIOKRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOKRST_Pos) ETH_MACHWF0R_PCSSEL ETH_MACHWF0R_PCSSEL_Msk LL_ADC_LEFT_BIT_SHIFT_14 (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1) HRTIM_OENR_TC1OEN_Msk (0x1UL << HRTIM_OENR_TC1OEN_Pos) FDCAN_TSCC_TCP FDCAN_TSCC_TCP_Msk __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET SPI_CFG1_CRCSIZE_0 (0x01UL << SPI_CFG1_CRCSIZE_Pos) USART_CR2_CPOL USART_CR2_CPOL_Msk USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk FLASH_SCAR_DMES FLASH_SCAR_DMES_Msk BDMA_REQUEST_SPI6_RX 11U HRTIM_CPT1CR_EXEV1CPT_Pos (2U) SWPMI_IER_RIE_Pos (5U) __HAL_PWR_PVD_EXTI_GET_FLAG() ((READ_BIT(EXTI->PR1, PWR_EXTI_LINE_PVD) == PWR_EXTI_LINE_PVD) ? 1UL : 0UL) DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk RCC_D1CFGR_HPRE_DIV128_Pos (0U) __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET COMP_CFGRx_WINMODE_Msk (0x1UL << COMP_CFGRx_WINMODE_Pos) TIM_TISEL_TI4SEL_1 (0x2UL << TIM_TISEL_TI4SEL_Pos) DAC_MCR_MODE1_2 (0x4UL << DAC_MCR_MODE1_Pos) TIM_TIM1_ETR_ADC1_AWD2 (TIM1_AF1_ETRSEL_2) __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) RCC_AHB1ENR_ETH1RXEN_Pos (17U) USB_OTG_GINTSTS_ENUMDNE_Pos (13U) USART_CR3_DMAR USART_CR3_DMAR_Msk HSEM_CR_COREID_CURRENT (HSEM_CPU1_COREID << HSEM_CR_COREID_Pos) I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED BDMA_IFCR_CHTIF6 BDMA_IFCR_CHTIF6_Msk SysTick_VAL_CURRENT_Pos 0U EXTI_IT (0x1uL << EXTI_MODE_Pos) GPIO_BSRR_BR7_Pos (23U) JPEG_CONFR7_VSF_1 (0x2UL << JPEG_CONFR7_VSF_Pos) SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) FDCAN_TTOCF_GEN FDCAN_TTOCF_GEN_Msk GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk BDMA_IFCR_CTEIF3 BDMA_IFCR_CTEIF3_Msk RCC_SPI2CLKSOURCE_PIN RCC_SPI123CLKSOURCE_PIN HRTIM_RSTR_MSTCMP4 HRTIM_RSTR_MSTCMP4_Msk ADC12_COMMON_REGISTER(__HANDLE__) (ADC12_COMMON) OPTIONBYTE_BOOTADD 0x40U RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk HSEM_C1MISR_MISF12_Pos (12U) IS_RCC_SPDIFRXCLKSOURCE(SOURCE) (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLL) || ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLL2) || ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLL3) || ((SOURCE) == RCC_SPDIFRXCLKSOURCE_HSI)) __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk TIM1_AF1_ETRSEL_0 (0x1UL << TIM1_AF1_ETRSEL_Pos) LL_ADC_INJ_TRIG_EXT_LPTIM1_OUT (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk RCC_PLLCFGR_DIVR3EN RCC_PLLCFGR_DIVR3EN_Msk SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) __HAL_TIM_MOE_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); } } } while(0) RCC_MCODIV_6 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos) FLASH_SR_RDSERR FLASH_SR_RDSERR_Msk RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) HRTIM_RSTDR_TIMECMP2 HRTIM_RSTDR_TIMECMP2_Msk DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos) __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART5LPEN) __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_USART6LPEN) __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U) __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U JPEG_CR_IFTIE JPEG_CR_IFTIE_Msk FDCAN_TTIE_ELCE_Pos (14U) RCC_D2CCIP1R_SPI123SEL_0 (0x1UL << RCC_D2CCIP1R_SPI123SEL_Pos) EXTI_IMR2_IM57_Pos (25U) TIM_SMCR_TS_3 (0x10000UL << TIM_SMCR_TS_Pos) HRTIM_MCR_HALF HRTIM_MCR_HALF_Msk SCS_BASE (0xE000E000UL) HRTIM_BMTRGR_TDCMP1_Msk (0x1UL << HRTIM_BMTRGR_TDCMP1_Pos) DBGMCU_APB4FZ1_DBG_IWDG1_Pos (18U) HRTIM_RSTDR_TIMCCMP4_Pos (27U) DMA2D_BGPFCCR_CS_Msk (0xFFUL << DMA2D_BGPFCCR_CS_Pos) RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) LL_ADC_INJ_TRIG_EXT_TIM8_TRGO (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) HRTIM_ADC3R_AD3MC2_Pos (1U) HAL_FLASH_ERROR_NONE 0x00000000U __HAL_RCC_CEC_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_CECRST) TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk RCC_HSICFGR_HSITRIM_5 (0x20UL << RCC_HSICFGR_HSITRIM_Pos) USART_ISR_PE USART_ISR_PE_Msk ADC_JDR1_JDATA_19 (0x00080000UL << ADC_JDR1_JDATA_Pos) ADC_IT_RDY ADC_IER_ADRDYIE FDCANCCU_CCFG_OCPM FDCANCCU_CCFG_OCPM_Msk XferCount SYSCFG_PMCR_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB9_FMP_Pos) USART_CR3_DDRE_Pos (13U) RCC_D2CFGR_D2PPRE1_DIV4_Msk (0x5UL << RCC_D2CFGR_D2PPRE1_DIV4_Pos) FDCAN_ECR_RP FDCAN_ECR_RP_Msk FMC_BCRx_WAITCFG FMC_BCRx_WAITCFG_Msk SPI_I2SCFGR_FIXCH SPI_I2SCFGR_FIXCH_Msk ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) SYSCFG_UR2_BORH_1 (0x2UL << SYSCFG_UR2_BORH_Pos) PWR_CR1_FLPS PWR_CR1_FLPS_Msk __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE PWR_PIN_PULL_DOWN (0x00000002U) CoreDebug_DHCSR_S_LOCKUP_Pos 19U TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) ETH_MACPPSTTSR_TSTRH0_Pos (0U) FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED ETH_DMACTCR_OSP_Pos (4U) DMA2D_BGCMAR_MA_Pos (0U) __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_USART1RST) CEC_ISR_TXBR_Pos (8U) TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) SYSCFG_EXTICR4_EXTI15_PB (0x00001000U) __FP_FAST_FMAF 1 EXTI_PR1_PR0_Pos (0U) LTDC_ISR_FUIF_Pos (1U) TIM3_AF1_ETRSEL_0 (0x1UL << TIM3_AF1_ETRSEL_Pos) DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk HRTIM_TIMCR_TAU HRTIM_TIMCR_TAU_Msk ETH_TX_DESC_CNT 4U RCC_PLLCFGR_DIVQ3EN_Pos (23U) TIM_FLAG_CC3 TIM_SR_CC3IF __INT64_TYPE__ long long int OB_IWDG_SW OB_IWDG1_SW __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__,__AWD_THRESHOLD__) ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U ))) BDMA_CCR_PSIZE_0 (0x1UL << BDMA_CCR_PSIZE_Pos) TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk ETH_MACTSCR_TSIPV6ENA_Msk (0x1UL << ETH_MACTSCR_TSIPV6ENA_Pos) FDCAN_TURCF_ELT FDCAN_TURCF_ELT_Msk __NO_RETURN __attribute__((__noreturn__)) __HAL_RCC_SDMMC2_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_SDMMC2EN) == 0U) __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET DLYB_CFGR_SEL_Msk (0xFUL << DLYB_CFGR_SEL_Pos) USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos) BDMA_ISR_TCIF0_Pos (1U) HRTIM_ADC4R_AD4MC4_Msk (0x1UL << HRTIM_ADC4R_AD4MC4_Pos) __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0x0A00C023U) HRTIM_BMTRGR_MSTCMP2_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP2_Pos) FDCAN_TDCR_TDCF FDCAN_TDCR_TDCF_Msk RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) FDCAN_NDAT1_ND23_Msk (0x1UL << FDCAN_NDAT1_ND23_Pos) EXTI_LINE_59 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1BU) SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE RCC_LPTIM4CLKSOURCE_PLL3 RCC_LPTIM345CLKSOURCE_PLL3 DLYB_QUADSPI ((DLYB_TypeDef *) DLYB_QSPI_BASE) HRTIM_CPT1CR_EXEV8CPT_Pos (9U) ADC_AWD3CR_AWD3CH_19 (0x80000UL << ADC_AWD3CR_AWD3CH_Pos) __HAL_RCC_UART7_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART7EN) == 0U) USB_OTG_GRSTCTL_RXFFLSH_Pos (4U) RTC_CALR_CALM_Pos (0U) ADC_REG_TRIG_EXT_EDGE_DEFAULT (ADC_CFGR_EXTEN_0) HRTIM_EECR1_EE1FAST_Msk (0x1UL << HRTIM_EECR1_EE1FAST_Pos) EXTI_IMR1_IM22_Pos (22U) __INT_FAST64_WIDTH__ 64 USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk ETH_DMACSR_RPS_Msk (0x1UL << ETH_DMACSR_RPS_Pos) SPI6_IRQn __FLT32_DIG__ 6 SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) __HAL_RCC_OPAMP_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_OPAMPRST) ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos) PWR_CR1_ALS_LEV2 PWR_CR1_ALS_LEV2_Msk ETH_MACACR_ATSEN0_Pos (4U) RCC_APB2ENR_SAI3EN RCC_APB2ENR_SAI3EN_Msk RCC_CIER_LSECSSIE_Pos (9U) RCC_APB4RSTR_VREFRST_Msk (0x1UL << RCC_APB4RSTR_VREFRST_Pos) DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos) ETH_MACTFCR_PLT_MINUS256_Pos (6U) RCC_AHB2ENR_SRAM3EN RCC_AHB2ENR_SRAM3EN_Msk FDCAN_TTOCF_ECC FDCAN_TTOCF_ECC_Msk SYSCFG_PMCR_I2C4_FMP_Pos (3U) ETH_MMCCR_RSTONRD ETH_MMCCR_RSTONRD_Msk EXTI_LINE_13 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0DU) HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY CF_STATUS_CMD ATA_STATUS_CMD TIM_DIER_UIE_Pos (0U) EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos) SYSCFG_UR12_SECURE_Pos (16U) DFSDM_FLTCR1_RCH_Pos (24U) HRTIM_CPT1CR_TIMCCMP2_Pos (23U) SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos) HRTIM_OENR_TD1OEN_Msk (0x1UL << HRTIM_OENR_TD1OEN_Pos) fpclassify(__x) (__builtin_fpclassify (FP_NAN, FP_INFINITE, FP_NORMAL, FP_SUBNORMAL, FP_ZERO, __x)) RCC_APB2LPENR_TIM17LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM17LPEN_Pos) HRTIM_TIMCR_CK_PSC_0 (0x1UL << HRTIM_TIMCR_CK_PSC_Pos) ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) GPIO_PIN_7 ((uint16_t)0x0080) ETH_MTLRQMPOCR_MISCNTOVF_Pos (27U) __HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM15LPEN)) != 0U) HSEM_C1MISR_MISF1 HSEM_C1MISR_MISF1_Msk RCC_APB1LLPENR_I2C3LPEN RCC_APB1LLPENR_I2C3LPEN_Msk EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk ETH_DMACRCR_RBSZ ETH_DMACRCR_RBSZ_Msk DFSDM_CHCFGR1_CHINSEL_Pos (8U) __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | __CM7_CMSIS_VERSION_SUB ) USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) HRTIM_RST1R_EXTVNT3 HRTIM_RST1R_EXTVNT3_Msk HRTIM_ICR_FLT4C HRTIM_ICR_FLT4C_Msk HRTIM_TIMDIER_CMP1IE HRTIM_TIMDIER_CMP1IE_Msk RCC_SAI4ACLKSOURCE_PLL3 RCC_D3CCIPR_SAI4ASEL_1 __HAL_RCC_AHB4_FORCE_RESET() (RCC->AHB4RSTR = 0x032807FFU) __HAL_RCC_SPDIFRX_CONFIG(__RCC_SPDIFCLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPDIFSEL, (__RCC_SPDIFCLKSource__)) ADC_TWOSAMPLINGDELAY_9CYCLES (LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES) ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk SAI3_Block_A ((SAI_Block_TypeDef *)SAI3_Block_A_BASE) RCC_PLLCFGR_PLL1RGE_Pos (2U) ADC_CSR_ADRDY_SLV_Msk (0x1UL << ADC_CSR_ADRDY_SLV_Pos) HRTIM_SET1R_EXTVNT9 HRTIM_SET1R_EXTVNT9_Msk MDMA_CDAR_DAR MDMA_CDAR_DAR_Msk __HAL_RCC_LPTIM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM3EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM3EN); UNUSED(tmpreg); } while(0) EXTI_SWIER1_SWIER18_Msk (0x1UL << EXTI_SWIER1_SWIER18_Pos) __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE USARTNACK_DISABLED USART_NACK_DISABLE FDCAN_TTOCF_OM_Pos (0U) RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) EXTI_IMR3_IM73_Pos (9U) DLYB_CR_SEN_Pos (1U) DMA_REQUEST_SAI2_B 90U FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) RCC_AHB4ENR_GPIOGEN_Pos (6U) DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE) SAI_STREOMODE SAI_STEREOMODE HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor ADC_OFR1_OFFSET1_CH_Pos (26U) SWPMI1_IRQn ADC_CHANNEL_SMPx_BITOFFSET_POS (20UL) SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) HAL_ADC_STATE_INJ_EOC (0x00002000UL) __PACKED_STRUCT struct __attribute__((packed, aligned(1))) USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk HRTIM_CHPR_STRPW_2 (0x4UL << HRTIM_CHPR_STRPW_Pos) MDMA_CESR_TEA_Pos (0U) HRTIM_ADC4R_AD4TDC2 HRTIM_ADC4R_AD4TDC2_Msk SPDIFRX_DR1_DRNL2_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos) COMP_CFGRx_PWRMODE COMP_CFGRx_PWRMODE_Msk RCC_PLL3DIVR_R3_Pos (24U) FDCAN_TTTMK_TM_Pos (0U) LL_ADC_OVS_SHIFT_RIGHT_9 (ADC_CFGR2_OVSS_3 | ADC_CFGR2_OVSS_0) __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE RCC_APB1LRSTR_TIM4RST_Pos (2U) EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0) HRTIM_SET1R_CMP2_Pos (4U) __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOFLPEN)) == 0U) ADC_REG_RANK_6_SQRX_BITOFFSET_POS ( 6UL) ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) TIM_TIM23_ETR_COMP1 (TIM2_AF1_ETRSEL_0) __no_lock_analysis __lock_annotate(no_thread_safety_analysis) _REENT_WCRTOMB_STATE(ptr) ((ptr)->_misc->_wcrtomb_state) HRTIM_CPT2CR_SWCPT HRTIM_CPT2CR_SWCPT_Msk __DIV_LPUART UART_DIV_LPUART EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk HRTIM_CPT2CR_EXEV7CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV7CPT_Pos) OPTIONBYTE_WRP 0x01U ADC_CALFACT2_LINCALFACT_24 (0x01000000UL << ADC_CALFACT2_LINCALFACT_Pos) SDMMC_STA_CKSTOP_Msk (0x1UL << SDMMC_STA_CKSTOP_Pos) EXTI_MODE_INTERRUPT 0x00000001U HSEM_C1MISR_MISF3_Msk (0x1UL << HSEM_C1MISR_MISF3_Pos) TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3 HRTIM_ISR_FLT1_Msk (0x1UL << HRTIM_ISR_FLT1_Pos) RCC_USART16CLKSOURCE_LSE (RCC_D2CCIP2R_USART16SEL_0 | RCC_D2CCIP2R_USART16SEL_2) __HAVE_SPECULATION_SAFE_VALUE 1 TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos) HRTIM_OUTR_FAULT1_Msk (0x3UL << HRTIM_OUTR_FAULT1_Pos) ETH_MACVHTR_VLHT ETH_MACVHTR_VLHT_Msk CSR_LSION_BB RCC_CSR_LSION_BB EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk ADC_CALFACT2_LINCALFACT_13 (0x00002000UL << ADC_CALFACT2_LINCALFACT_Pos) RAMECC2_Monitor4_BASE (RAMECC2_BASE + 0x80UL) TIM_CCER_CC3P_Pos (9U) FMC_PATT_ATTHIZ FMC_PATT_ATTHIZ_Msk RCC_D2CCIP2R_LPTIM1SEL_Pos (28U) HSEM_C1MISR_MISF25_Msk (0x1UL << HSEM_C1MISR_MISF25_Pos) IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7) || ((LATENCY) == FLASH_LATENCY_8) || ((LATENCY) == FLASH_LATENCY_9) || ((LATENCY) == FLASH_LATENCY_10) || ((LATENCY) == FLASH_LATENCY_11) || ((LATENCY) == FLASH_LATENCY_12) || ((LATENCY) == FLASH_LATENCY_13) || ((LATENCY) == FLASH_LATENCY_14) || ((LATENCY) == FLASH_LATENCY_15)) DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x0014UL) IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) QUADSPI_CR_FTHRES_3 (0x8UL << QUADSPI_CR_FTHRES_Pos) RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN RCC_AHB3LPENR_DMA2DLPEN_Msk (0x1UL << RCC_AHB3LPENR_DMA2DLPEN_Pos) __HAL_RCC_ETH1TX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1TXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1TXEN); UNUSED(tmpreg); } while(0) ETH_MACPFR_PCF_BLOCKALL (0U) RCC_D1CFGR_HPRE_Msk (0xFUL << RCC_D1CFGR_HPRE_Pos) RTC_ISR_ITSF_Pos (17U) DMAMUX_RGCFR_COF7 DMAMUX_RGCFR_COF7_Msk __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE RTC_ALRMAR_SU_Pos (0U) ADC_JDR3_JDATA_23 (0x00800000UL << ADC_JDR3_JDATA_Pos) LL_ADC_AWD_ALL_CHANNELS_REG_INJ (ADC_AWD_CR23_CHANNEL_MASK | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN ) DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) __HAL_RCC_LPTIM4_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM4RST) RTC_BKP12R_Pos (0U) SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos) ADC_CSR_JEOS_SLV_Pos (22U) CRS_ISR_ESYNCF CRS_ISR_ESYNCF_Msk USB_OTG_HCINT_DTERR_Pos (10U) USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) RCC_D2CCIP2R_CECSEL_1 (0x2UL << RCC_D2CCIP2R_CECSEL_Pos) ETH_MACPFR_PR ETH_MACPFR_PR_Msk DBGMCU_APB4FZ1_DBG_I2C4_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_I2C4_Pos) EXTI_SWIER1_SWIER0_Msk (0x1UL << EXTI_SWIER1_SWIER0_Pos) HSEM_C1IER_ISE10 HSEM_C1IER_ISE10_Msk __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE __HAL_RCC_GET_UART5_SOURCE __HAL_RCC_GET_USART234578_SOURCE SCB_AHBSCR_INITCOUNT_Pos 11U TIM17_AF1_BKCMP1P TIM17_AF1_BKCMP1P_Msk CRS_ISR_TRIMOVF_Pos (10U) GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) HSEM_C1ISR_ISF7_Msk (0x1UL << HSEM_C1ISR_ISF7_Pos) DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL ) USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) TIM12 ((TIM_TypeDef *) TIM12_BASE) DBGMCU_APB4FZ1_DBG_LPTIM2_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM2_Pos) DLYB_CFGR_LNG_2 (0x004UL << DLYB_CFGR_LNG_Pos) PWR_FLAG_AVDO (0x0CU) RCC_CR_CSIKERON_Msk (0x1UL << RCC_CR_CSIKERON_Pos) USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) TIM_TISEL_TI3SEL_Msk (0xFUL << TIM_TISEL_TI3SEL_Pos) FLASH_CR_CRCENDIE FLASH_CR_CRCENDIE_Msk __HAL_RCC_ADC12_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ADC12LPEN)) != 0U) ETH_MACTFCR_PLT_MINUS36_Msk (0x1UL << ETH_MACTFCR_PLT_MINUS36_Pos) ADC_REG_RANK_12_SQRX_BITOFFSET_POS (12UL) DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk RCC_PLLCFGR_PLL2RGE_2 (0x2UL << RCC_PLLCFGR_PLL2RGE_Pos) ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) LL_ADC_FLAG_AWD3 ADC_ISR_AWD3 RCC_D3AMR_ADC3AMEN_Msk (0x1UL << RCC_D3AMR_ADC3AMEN_Pos) TIM_CCMR1_OC2CE_Pos (15U) OB_ST_RAM_SIZE_4KB FLASH_OPTSR_ST_RAM_SIZE_0 DLYB_CFGR_LNG_3 (0x008UL << DLYB_CFGR_LNG_Pos) MDMA_CISR_TCIF MDMA_CISR_TCIF_Msk RCC_PLLCFGR_PLL3RGE_1 (0x1UL << RCC_PLLCFGR_PLL3RGE_Pos) DMA_HISR_DMEIF5_Pos (8U) RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos) RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk RCC_SWPMI1CLKSOURCE_D2PCLK1 (0x00000000U) HRTIM_ISR_SYSFLT_Msk (0x1UL << HRTIM_ISR_SYSFLT_Pos) ADC_CALFACT2_LINCALFACT_0 (0x00000001UL << ADC_CALFACT2_LINCALFACT_Pos) RNG ((RNG_TypeDef *) RNG_BASE) __HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0) SPDIFRX_SR_SERR_Msk (0x1UL << SPDIFRX_SR_SERR_Pos) HSEM_C1ICR_ISC27_Pos (27U) __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA2EN) == 0U) ADC_IT_AWD2 ADC_IER_AWD2IE __aligned(x) __attribute__((__aligned__(x))) FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos) TIM_TIM15_TI1_RCC_MCO2 (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1) DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE) HRTIM_DTR_SDTR HRTIM_DTR_SDTR_Msk USB_OTG_GLPMCFG_LPMEN_Pos (0U) ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__) (((__HANDLE__)->Instance->JSQR & ADC_JSQR_JEXTEN) == 0UL) HSEM_C1ISR_ISF31_Msk (0x1UL << HSEM_C1ISR_ISF31_Pos) USART_CR3_DEM_Pos (14U) RCC_STOP_WAKEUPCLOCK_HSI (0x00000000U) __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0) RCC_D1CFGR_D1PPRE_DIV8_Pos (5U) RCC_RTCCLKSOURCE_HSE_DIV21 (0x00015300U) __HAL_RCC_D2SRAM3_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM3LPEN)) IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE MPU_REGION_SIZE_64B ((uint8_t)0x05) RCC_D1CFGR_HPRE_DIV512 RCC_D1CFGR_HPRE_DIV512_Msk ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) PWR_WKUPFR_WKUPF3_Pos (2U) TIM_TRGO_ENABLE TIM_CR2_MMS_0 ETH_MACDR_TPESTS_Msk (0x1UL << ETH_MACDR_TPESTS_Pos) RCC_CFGR_MCO1_Pos (22U) TIM_TS_ITR1 TIM_SMCR_TS_0 DMA2D_BGCMAR_MA DMA2D_BGCMAR_MA_Msk HRTIM_MISR_MREP_Pos (4U) OPAMP_CSR_PGGAIN OPAMP_CSR_PGGAIN_Msk RTC_CR_OSEL_Pos (21U) TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) HRTIM_CHPR_STRPW_0 (0x1UL << HRTIM_CHPR_STRPW_Pos) ETH_MACVR_USERVER_Msk (0xFFUL << ETH_MACVR_USERVER_Pos) UNUSED(x) ((void)(x)) __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE RCC_QSPICLKSOURCE_CLKP RCC_D1CCIPR_QSPISEL __SIZEOF_SIZE_T__ 4 FMC_BWTRx_ACCMOD FMC_BWTRx_ACCMOD_Msk HRTIM_TIMDIER_DLYPRTDE_Pos (30U) RTC_WUTR_WUT RTC_WUTR_WUT_Msk FDCAN_NDAT1_ND8_Msk (0x1UL << FDCAN_NDAT1_ND8_Pos) VREFBUF_BASE (D3_APB1PERIPH_BASE + 0x3C00UL) __HAL_RCC_GET_HSI_DIVIDER() ((uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSIDIV))) ADC_TypeDef __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOALPEN) PWR_CR2_BREN_Msk (0x1UL << PWR_CR2_BREN_Pos) DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos) DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos) USB_OTG_GINTSTS_HPRTINT_Pos (24U) USART_ICR_NECF_Pos (2U) DLYB_CFGR_SEL_0 (0x1UL << DLYB_CFGR_SEL_Pos) SAI_PDMCR_CKEN2_Msk (0x1UL << SAI_PDMCR_CKEN2_Pos) NULL ((void *)0) __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2 DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos) IS_EXTI_CONFIG_LINE(__EXTI_LINE__) (((__EXTI_LINE__) & EXTI_CONFIG) != 0x00UL) BDMA_ISR_HTIF1_Msk (0x1UL << BDMA_ISR_HTIF1_Pos) RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) HRTIM_MISR_SYNC HRTIM_MISR_SYNC_Msk __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET ETH_MACHWF2R_RXCHCNT_Msk (0x7UL << ETH_MACHWF2R_RXCHCNT_Pos) EXTI_LINE_44 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0CU) DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE) BDMA_REQUEST_LPUART1_TX 10U SAI_xSLOTR_SLOTEN_Pos (16U) DMAMUX_Channel_TypeDef ETH_MACCR_IPG_Msk (0x7UL << ETH_MACCR_IPG_Pos) GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) HRTIM_SET2R_CMP2 HRTIM_SET2R_CMP2_Msk SAI_xCR2_COMP_Pos (14U) GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk LL_ADC_AWD_CH_VREFINT_REG_INJ ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) PWR_PVD_MODE_EVENT_FALLING (0x00020002U) GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) DMA_LIFCR_CFEIF3_Pos (22U) GPIO_AF11_DFSDM1 ((uint8_t)0x0B) SDMMC_ICR_TXUNDERRC_Pos (4U) HRTIM_BDMADR_BDMADR HRTIM_BDMADR_BDMADR_Msk IS_TIM_BREAKINPUTSOURCE_STATE(__STATE__) (((__STATE__) == TIM_BREAKINPUTSOURCE_DISABLE) || ((__STATE__) == TIM_BREAKINPUTSOURCE_ENABLE)) FDCAN_IE_EPE_Msk (0x1UL << FDCAN_IE_EPE_Pos) SYSCFG_EXTICR4_EXTI15_PK (0x0000A000U) ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Pos (26U) GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8 HRTIM_EECR3_EE6F_2 (0x4UL << HRTIM_EECR3_EE6F_Pos) ETH_MACCR_SARC_INSADDR1_Msk (0x3UL << ETH_MACCR_SARC_INSADDR1_Pos) IS_RCC_SPI3CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI3CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SPI3CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI3CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI3CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SPI3CLKSOURCE_PIN)) DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos) EXTI_LINE_3 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x03U) __HAL_RCC_D3SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR &= ~ (RCC_AHB4LPENR_D3SRAM1LPEN)) EXTI_LINE_9 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x09U) HSEM_C1IER_ISE28_Pos (28U) DWT_FUNCTION_DATAVADDR0_Pos 12U USART3 ((USART_TypeDef *) USART3_BASE) TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk ADC_CFGR_AWD1CH_Pos (26U) EXTI_PR1_PR15_Pos (15U) RCC_PLL3DIVR_Q3 RCC_PLL3DIVR_Q3_Msk AHB3RSTR USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos) _REENT_MBTOWC_STATE(ptr) ((ptr)->_misc->_mbtowc_state) ETH_MTLTQOMR_TTC_Pos (4U) RCC_D2CFGR_D2PPRE2_2 (0x4UL << RCC_D2CFGR_D2PPRE2_Pos) ETH_MACHWF1R_TSOEN_Msk (0x1UL << ETH_MACHWF1R_TSOEN_Pos) ETH_MACHWF1R_TXFIFOSIZE ETH_MACHWF1R_TXFIFOSIZE_Msk MPU_REGION_SIZE_32B ((uint8_t)0x04) GPIO_IDR_ID15 GPIO_IDR_ID15_Msk EXTI_EMR3_EM76_Pos (12U) HRTIM_OENR_TE1OEN_Msk (0x1UL << HRTIM_OENR_TE1OEN_Pos) ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) SDMMC_ICR_DCRCFAILC_Msk (0x1UL << SDMMC_ICR_DCRCFAILC_Pos) SPI2 ((SPI_TypeDef *) SPI2_BASE) TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos) signed +0 HAL_FLASH_ERROR_INC_BANK1 FLASH_FLAG_INCERR_BANK1 __FP_FAST_FMA 1 RCC_HSICFGR_HSICAL_1 (0x002UL << RCC_HSICFGR_HSICAL_Pos) ITM_TCR_BUSY_Pos 23U RCC_LPTIM1CLKSOURCE_D2PCLK1 (0x00000000U) USE_SPI_CRC 0U HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 USB_OTG_DIEPINT_EPDISD_Pos (1U) HRTIM_DTR_DTRSLK HRTIM_DTR_DTRSLK_Msk GPIO_IDR_ID13 GPIO_IDR_ID13_Msk __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg))) USB_OTG_PCGCR_PHYSUSP_Pos (4U) HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 FDCAN_ECR_TEC FDCAN_ECR_TEC_Msk SPI_CFG2_MIDI_3 (0x8UL << SPI_CFG2_MIDI_Pos) TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U RCC_PERIPHCLK_UART8 RCC_PERIPHCLK_USART234578 GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13 OB_WRP_SECTOR_6 0x00000040U LPTIM_CR_COUNTRST LPTIM_CR_COUNTRST_Msk __HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) != 0U) GPIO_IDR_ID11 GPIO_IDR_ID11_Msk RCC_AHB1ENR_ETH1TXEN RCC_AHB1ENR_ETH1TXEN_Msk HRTIM_EECR1_EE2SNS_Msk (0x3UL << HRTIM_EECR1_EE2SNS_Pos) SAI_xIMR_MUTEDETIE_Pos (1U) HRTIM_CR2_TERST HRTIM_CR2_TERST_Msk DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) PWR_CR3_LDOEN PWR_CR3_LDOEN_Msk ETH_MACCR_DO ETH_MACCR_DO_Msk USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos) HRTIM_SET2R_EXTVNT4_Pos (24U) HRTIM_TIMCR_CK_PSC_Pos (0U) FDCAN_GFC_ANFE_Pos (2U) FDCAN_TTOCN_RTIE_Msk (0x1UL << FDCAN_TTOCN_RTIE_Pos) USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk __HAL_RCC_UART7_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART7EN) != 0U) TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 ADC_RIGHTBITSHIFT_11 (LL_ADC_OVS_SHIFT_RIGHT_11) TIM8_AF2_BK2CMP2E_Msk (0x1UL << TIM8_AF2_BK2CMP2E_Pos) TPI_FFCR_EnFCont_Pos 1U __arg_type_tag(arg_kind,arg_idx,type_tag_idx)  DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos) __is_aligned(x,y) __builtin_is_aligned(x, y) I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) PWR_WKUPEPR_WKUPP4 PWR_WKUPEPR_WKUPP4_Msk HRTIM_CR2_TCSWU_Msk (0x1UL << HRTIM_CR2_TCSWU_Pos) GPIO_ODR_OD2_Pos (2U) HRTIM_CR1_ADC2USRC_2 (0x4UL << HRTIM_CR1_ADC2USRC_Pos) LTDC_TWCR_TOTALH_Msk (0x7FFUL << LTDC_TWCR_TOTALH_Pos) FDCAN_DBTP_DTSEG1_Msk (0x1FUL << FDCAN_DBTP_DTSEG1_Pos) EXTI_SWIER3_SWIER86_Msk (0x1UL << EXTI_SWIER3_SWIER86_Pos) __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_LPTIM1SEL))) DMAMUX_CSR_SOF15 DMAMUX_CSR_SOF15_Msk RCC_SPI6CLKSOURCE_HSI (RCC_D3CCIPR_SPI6SEL_0 | RCC_D3CCIPR_SPI6SEL_1) HSEM_C1ICR_ISC14_Pos (14U) ADC_CALFACT_CALFACT_S_2 (0x004UL << ADC_CALFACT_CALFACT_S_Pos) TIM8_AF1_BKCMP2E_Pos (2U) RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) SDMMC_MASK_ACKTIMEOUTIE SDMMC_MASK_ACKTIMEOUTIE_Msk ADC_INJ_JDRX_REGOFFSET_MASK (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET) EXTI_D3PCR1L_PCS6_Pos (12U) __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET ETH_MACL3L4CR_L3HSBM ETH_MACL3L4CR_L3HSBM_Msk __HAL_RCC_USB2_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSEN) != 0U) FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS __HAL_RCC_USB_CONFIG(__USBCLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USBSEL, (uint32_t)(__USBCLKSource__)) EXTI_RTSR1_TR11_Msk (0x1UL << EXTI_RTSR1_TR11_Pos) USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk HRTIM_RSTCR_TIMECMP1_Msk (0x1UL << HRTIM_RSTCR_TIMECMP1_Pos) PWR_WAKEUP_FLAG6 PWR_WKUPFR_WKUPF6 RCC_AHB4ENR_ADC3EN_Pos (24U) RCC_PLLCFGR_PLL2VCOSEL_Msk (0x1UL << RCC_PLLCFGR_PLL2VCOSEL_Pos) HAL_RCC_REV_Y_HSITRIM_Msk (0x3F000U) __WINT_MIN__ 0U ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || ((__MODE__) == TIM_COUNTERMODE_DOWN) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3)) MDMA_CCR_TEIE_Pos (1U) USB_OTG_HCTSIZ_XFRSIZ_Pos (0U) ADC_RESOLUTION12b ADC_RESOLUTION_12B FMC_BCRx_WREN_Pos (12U) MasterOutputTrigger EXTI_SWIER1_SWIER17_Pos (17U) HRTIM_TIMDIER_UPDIE HRTIM_TIMDIER_UPDIE_Msk IS_TIM_UIFREMAP_MODE(__MODE__) (((__MODE__) == TIM_UIFREMAP_DISABLE) || ((__MODE__) == TIM_UIFREMAP_ENABLE)) unsigned int SPI5_IRQn DMA2D_OCOLR_RED_2 DMA2D_OCOLR_RED_2_Msk EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) FMC_PATT_ATTWAIT_0 (0x01UL << FMC_PATT_ATTWAIT_Pos) ADC_REGULAR_RANK_12 (LL_ADC_REG_RANK_12) SystemClock_Config USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) SDMMC_ICR_DABORTC_Msk (0x1UL << SDMMC_ICR_DABORTC_Pos) HRTIM_ADC1R_AD1EEV5_Msk (0x1UL << HRTIM_ADC1R_AD1EEV5_Pos) FMC_BTRx_ADDHLD FMC_BTRx_ADDHLD_Msk LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk ETH_MACSTNUR_ADDSUB_Pos (31U) LPTIM_CR_RSTARE_Msk (0x1UL << LPTIM_CR_RSTARE_Pos) TIM_CCER_CC4P TIM_CCER_CC4P_Msk FLASH_OPT_KEY1 0x08192A3BU DMA_REQUEST_TIM17_UP 112U ADC_CR_LINCALRDYW1 ADC_CR_LINCALRDYW1_Msk RCC_MCO2 (0x00000001U) DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE) EXTI_LINE88 ((uint32_t)0x58) __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) ADC_LEFTBITSHIFT_6 (LL_ADC_LEFT_BIT_SHIFT_6) RCC_APB2ENR_SPI5EN_Pos (20U) __SCHAR_MAX__ 0x7f USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk HSEM_C1ICR_ISC26 HSEM_C1ICR_ISC26_Msk TIM_CCER_CC5E TIM_CCER_CC5E_Msk GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) EXTI_RTSR1_TR8_Msk (0x1UL << EXTI_RTSR1_TR8_Pos) RCC_BDCR_LSECSSD_Msk (0x1UL << RCC_BDCR_LSECSSD_Pos) MPU_ACCESS_CACHEABLE ((uint8_t)0x01) ETH_MAC_ADDR1 (0x00UL) TIM_CCER_CC2P TIM_CCER_CC2P_Msk HRTIM_RSTBR_TIMACMP4 HRTIM_RSTBR_TIMACMP4_Msk HRTIM_PER_PER_Pos (0U) HAL_TIM_STATE_ERROR SAI_xCR1_MCKDIV_4 (0x10UL << SAI_xCR1_MCKDIV_Pos) __HAL_RCC_GET_UART8_SOURCE __HAL_RCC_GET_USART234578_SOURCE HRTIM_ODISR_TC1ODIS_Msk (0x1UL << HRTIM_ODISR_TC1ODIS_Pos) ADC_CALFACT_CALFACT_S_Msk (0x7FFUL << ADC_CALFACT_CALFACT_S_Pos) ADC_OFFSET_1 (LL_ADC_OFFSET_1) HRTIM_CPT1CR_UPDCPT HRTIM_CPT1CR_UPDCPT_Msk ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2 DMA2D_FGCOLR_RED_Pos (16U) ETH_DMACIER_RSE_Pos (8U) ADC_OFR3_OFFSET3_11 (0x0000800UL << ADC_OFR3_OFFSET3_Pos) __STDC_UTF_32__ 1 USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos) HRTIM_SET2R_MSTCMP2_Pos (9U) __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY MDMA_CCR_CTCIE_Pos (2U) FDCAN_TTIR_SWE FDCAN_TTIR_SWE_Msk BDMA_CNDTR_NDT BDMA_CNDTR_NDT_Msk USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U) RTC_ALRMBR_DU_Pos (24U) __USES_INITFINI__ 1 CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) ETH_DMACIER_RIE_Pos (6U) __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN)) __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U) ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos) TIM_CCER_CC1E TIM_CCER_CC1E_Msk TIM_CHANNEL_4 0x0000000CU DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE) USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk INFINITY (__builtin_inff()) RCC_AHB1LPENR_USB1OTGHSLPEN RCC_AHB1LPENR_USB1OTGHSLPEN_Msk SYSCFG_CFGR_SRAM1L SYSCFG_CFGR_SRAM1L_Msk SPI_CFG1_MBR_0 (0x1UL << SPI_CFG1_MBR_Pos) RCC_APB1LRSTR_UART5RST_Pos (20U) __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOALPEN)) != 0U) HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE TIM_CCER_CC6P TIM_CCER_CC6P_Msk HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop ADC_CHANNEL_9 (LL_ADC_CHANNEL_9) SYSCFG_PWRCR_ODEN_Pos (0U) DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos) __HAL_RCC_RTC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_RTCAPBEN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_RTCAPBEN); UNUSED(tmpreg); } while(0) QUADSPI_SR_FLEVEL_0 (0x01UL << QUADSPI_SR_FLEVEL_Pos) EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos) LTDC_CPSR_CYPOS_Pos (0U) HRTIM_RSTBR_TIMECMP4 HRTIM_RSTBR_TIMECMP4_Msk LL_ADC_CLOCK_ASYNC_DIV256 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) ETH_MACTSSR_TXTSSIS ETH_MACTSSR_TXTSSIS_Msk MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 CEC_CFGR_OAR CEC_CFGR_OAR_Msk ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL ) HSEM_C1ISR_ISF13_Msk (0x1UL << HSEM_C1ISR_ISF13_Pos) HSEM_C1IER_ISE23 HSEM_C1IER_ISE23_Msk FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) ADC_OFR2_OFFSET2_8 (0x0000100UL << ADC_OFR2_OFFSET2_Pos) FLASH_IT_CRCEND_BANK1 FLASH_CR_CRCENDIE GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) BDMA_REQUEST_GENERATOR5 6U USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk FDCAN_IR_RF1W_Pos (5U) DMA_REQUEST_USART1_TX 42U TIM_DMABASE_ARR 0x0000000BU HRTIM_RSTBR_TIMCCMP4 HRTIM_RSTBR_TIMCCMP4_Msk IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST)) ETH_DMACSR_TI_Msk (0x1UL << ETH_DMACSR_TI_Pos) MDMA_CTCR_DSIZE MDMA_CTCR_DSIZE_Msk EXTI_D3PCR1L_PCS1_Pos (2U) RCC_D3CFGR_D3PPRE_0 (0x1UL << RCC_D3CFGR_D3PPRE_Pos) SDMMC_CMD_CMDTRANS_Pos (6U) RCC_PLL2DIVR_Q2_Pos (16U) RCC_APB1HRSTR_SWPMIRST RCC_APB1HRSTR_SWPMIRST_Msk ADC_CDR_RDATA_MST ADC_CDR_RDATA_MST_Msk SYSCFG_EXTICR2_EXTI7_PG (0x00006000U) FLASH_CRC_BURST_SIZE_4 0x00000000U SPI_CFG2_MSSI_Msk (0xFUL << SPI_CFG2_MSSI_Pos) DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE) ETH_MACHWF1R_HASHTBLSZ ETH_MACHWF1R_HASHTBLSZ_Msk ADC_CSR_JEOC_MST_Msk (0x1UL << ADC_CSR_JEOC_MST_Pos) DFSDM_CHAWSCDR_AWFORD_Pos (22U) ADC_OFR1_OFFSET1_24 (0x1000000UL << ADC_OFR1_OFFSET1_Pos) HRTIM_SET2R_TIMEVNT7_Msk (0x1UL << HRTIM_SET2R_TIMEVNT7_Pos) RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) ADC_OFR1_OFFSET1_22 (0x0400000UL << ADC_OFR1_OFFSET1_Pos) I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) SPI_I2SCFGR_FIXCH_Msk (0x1UL << SPI_I2SCFGR_FIXCH_Pos) HSEM_C1IER_ISE25_Msk (0x1UL << HSEM_C1IER_ISE25_Pos) FDCAN_IR_TEFL_Msk (0x1UL << FDCAN_IR_TEFL_Pos) USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) FDCAN_NDAT2_ND55_Msk (0x1UL << FDCAN_NDAT2_ND55_Pos) I2C_CR2_START I2C_CR2_START_Msk DMA_HISR_TEIF6_Pos (19U) TIM1_AF2_BK2CMP2E TIM1_AF2_BK2CMP2E_Msk SPI_CR1_SPE_Pos (0U) RCC_MCO_DIV4 RCC_MCODIV_4 DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk PWR_CSR1_AVDO PWR_CSR1_AVDO_Msk ETH_MACA1HR_MBC_Pos (24U) EXTI_FTSR1_TR6 EXTI_FTSR1_TR6_Msk HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT 2U USART_ISR_WUF_Pos (20U) SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos) RNG_SR_CEIS_Pos (5U) RCC_D1CCIPR_SDMMCSEL_Pos (16U) SCB_SHCSR_USGFAULTPENDED_Pos 12U __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos) HAL_I2C_Init __HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOJLPEN)) == 0U) SWPMI_ISR_SRF_Pos (8U) HRTIM_BDMUPR_MCNT_Msk (0x1UL << HRTIM_BDMUPR_MCNT_Pos) RCC_APB1LLPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM5LPEN_Pos) ETH_MACVTR_ERSVLM_Msk (0x1UL << ETH_MACVTR_ERSVLM_Pos) TIM_EGR_CC3G TIM_EGR_CC3G_Msk HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reverse DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk __HAL_RCC_LPUART1_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPUART1EN) == 0U) TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk __ATFILE_VISIBLE 1 RTC_TAMPCR_TAMP2E_Pos (3U) RCC_AHB1LPENR_USB2OTGHSLPEN RCC_AHB1LPENR_USB2OTGFSLPEN __HAL_DMA_STREAM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR & (__INTERRUPT__)) : (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR & (__INTERRUPT__))) __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET EXTI_PR1_PR13_Pos (13U) GPIO_BSRR_BS14_Pos (14U) RCC_APB4RSTR_LPTIM3RST RCC_APB4RSTR_LPTIM3RST_Msk DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE) DCMI_IER_VSYNC_IE_Pos (3U) ADC_OVR_DATA_OVERWRITTEN (LL_ADC_REG_OVR_DATA_OVERWRITTEN) ETH_MACRXTXSR_EXDEF_Pos (3U) RCC_CFGR_MCO1_2 (0x4UL << RCC_CFGR_MCO1_Pos) QUADSPI_PSMKR_MASK_Pos (0U) HRTIM_ADC4R_AD4TAPER_Msk (0x1UL << HRTIM_ADC4R_AD4TAPER_Pos) HAL_RCC_REV_Y_CSITRIM_Pos (26U) ADC_JDR2_JDATA_24 (0x01000000UL << ADC_JDR2_JDATA_Pos) __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED EXTI_REG3 (0x02UL << EXTI_REG_SHIFT) ADC_CLOCK_ASYNC_DIV12 (LL_ADC_CLOCK_ASYNC_DIV12) IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5) || ((DIV) == RCC_MCODIV_6) || ((DIV) == RCC_MCODIV_7) || ((DIV) == RCC_MCODIV_8) || ((DIV) == RCC_MCODIV_9) || ((DIV) == RCC_MCODIV_10) || ((DIV) == RCC_MCODIV_11) || ((DIV) == RCC_MCODIV_12) || ((DIV) == RCC_MCODIV_13) || ((DIV) == RCC_MCODIV_14) || ((DIV) == RCC_MCODIV_15)) SPI_CFG1_UDRDET_1 (0x2UL << SPI_CFG1_UDRDET_Pos) ETH_MACTSSR_ATSSTN ETH_MACTSSR_ATSSTN_Msk EXTI_RTSR3_TR86 EXTI_RTSR3_TR86_Msk HRTIM_MICR_MREP_Msk (0x1UL << HRTIM_MICR_MREP_Pos) EXTI_EMR2_EM55_Pos (23U) RCC_APB1LENR_SPDIFRXEN_Msk (0x1UL << RCC_APB1LENR_SPDIFRXEN_Pos) __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start)) ETH_MTLTQOMR_TTC_128BITS (0x00000030U) HRTIM_EEFR2_EE6FLTR_Msk (0xFUL << HRTIM_EEFR2_EE6FLTR_Pos) XferErrorCallback FMC_BWTRx_DATAST_2 (0x04UL << FMC_BWTRx_DATAST_Pos) ETH_MACTSSR_TSSOVF_Pos (0U) __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE __HA_IBIT__ 8 USART_ISR_UDR_Msk (0x1UL << USART_ISR_UDR_Pos) FLASH_CCR_CLR_STRBERR FLASH_CCR_CLR_STRBERR_Msk SYSCFG_EXTICR2_EXTI4_PI (0x00000008U) RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) LL_ADC_AWD_CHANNEL_1_INJ ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) USB_OTG_CHNUM_Pos (0U) USE_HAL_SRAM_REGISTER_CALLBACKS 0U I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk FDCAN_TTIR_SMC FDCAN_TTIR_SMC_Msk DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) ETH_MTLRQDR_PRXQ_Msk (0x3FFFUL << ETH_MTLRQDR_PRXQ_Pos) FPDS_BitNumber FPDS_BIT_NUMBER __HAL_FLASH_CALC_BOOT_BASE_ADR(__ADDRESS__) ((__ADDRESS__) >> 14U) DMA_SxCR_MSIZE_Pos (13U) EXTI_LINE17 ((uint32_t)0x11) RCC_AHB2ENR_SRAM2EN_Msk (0x1UL << RCC_AHB2ENR_SRAM2EN_Pos) EXTI_RTSR1_TR16_Pos (16U) TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) __HAL_RCC_I2C4_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_I2C4LPEN) RCC_D1CFGR_HPRE_DIV256 RCC_D1CFGR_HPRE_DIV256_Msk SYSCFG_UR9_WRPN_BANK2_Pos (0U) DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos) HRTIM_BMTRGR_TECMP2_Pos (26U) BDMA_FLAG_GL5 ((uint32_t)0x00100000) QUADSPI_CCR_INSTRUCTION_Pos (0U) OPAMP2_CSR_FORCEVP_Msk (0x1UL << OPAMP2_CSR_FORCEVP_Pos) ADC_CALFACT_CALFACT_D_4 (0x010UL << ADC_CALFACT_CALFACT_D_Pos) FLASH_SECTOR_2 2U FMC_SDTRx_TWR_2 (0x4UL << FMC_SDTRx_TWR_Pos) SDMMC_ICR_ACKTIMEOUTC_Msk (0x1UL << SDMMC_ICR_ACKTIMEOUTC_Pos) RCC_RTCCLKSOURCE_HSE_DIV37 (0x00025300U) __IM volatile const EXTI_PR1_PR7 EXTI_PR1_PR7_Msk GPIO_InitStruct PWR_PVDLEVEL_1 PWR_CR1_PLS_LEV1 DMA_REQUEST_TIM1_CH4 14U DFSDM_FLTCR1_RDMAEN_Pos (21U) JPEG_CONFR7_HD_Msk (0x1UL << JPEG_CONFR7_HD_Pos) GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1 RCC_UART7CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE KR_KEY_RELOAD IWDG_KEY_RELOAD RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk SDMMC_STA_ACKFAIL_Pos (23U) __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_CRCLPEN) IS_RCC_SYSCLK_DIV IS_RCC_HCLK IS_RCC_SCOPE_WWDG(WWDG) ((WWDG) == RCC_WWDG1) FLASH_CRCCR_CLEAN_CRC FLASH_CRCCR_CLEAN_CRC_Msk CLOCKSWITCH_TIMEOUT_VALUE (5000U) IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) RCC_AHB3LPENR_SDMMC1LPEN RCC_AHB3LPENR_SDMMC1LPEN_Msk HRTIM_FLTINR2_FLT5F HRTIM_FLTINR2_FLT5F_Msk SAI_xCR1_SAIEN_Pos (16U) SYSCFG_EXTICR4_EXTI12_PJ (0x00000009U) QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk RCC_APB1HENR_OPAMPEN RCC_APB1HENR_OPAMPEN_Msk __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE CEC_ISR_TXEND_Pos (9U) FDCAN_TTLGT_GT_Pos (16U) RCC_UART8CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE ALL_CHANNELS ADC_ALL_CHANNELS LPTIM_IER_DOWNIE_Pos (6U) IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || ((__LEVEL__) == TIM_LOCKLEVEL_1) || ((__LEVEL__) == TIM_LOCKLEVEL_2) || ((__LEVEL__) == TIM_LOCKLEVEL_3)) PWR_D3CR_VOS_0 (0x1UL << PWR_D3CR_VOS_Pos) JPEG_CONFR6_VSF_Pos (8U) DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk HRTIM_OENR_TE2OEN_Pos (9U) I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT EXTI_IMR3_IM82_Pos (18U) LL_ADC_BOOST_MODE_50MHZ ((ADC_CR_BOOST_0 <<2) | ADC_CR_BOOST_1 | ADC_CR_BOOST_0) FDCAN_NDAT1_ND10_Pos (10U) __SHRT_MAX__ 0x7fff __HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_USART1LPEN) HSEM_C1IER_ISE16_Msk (0x1UL << HSEM_C1IER_ISE16_Pos) FDCAN_TTLGT_GT FDCAN_TTLGT_GT_Msk LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7 FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos) USB_OTG_DOEPEACHMSK1_TOM_Pos (3U) IS_BDMA_REQUEST(REQUEST) (((REQUEST) <= BDMA_REQUEST_ADC3)) RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) TIM12_BASE (D2_APB1PERIPH_BASE + 0x1800UL) ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos) FDCAN_CCCR_NISO_Msk (0x1UL << FDCAN_CCCR_NISO_Pos) HAL_I2C_STATE_BUSY DMA2D_BGPFCCR_RBS DMA2D_BGPFCCR_RBS_Msk __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) _REENT_STDOUT(_ptr) ((_ptr)->_stdout) BDMA_ISR_GIF3_Msk (0x1UL << BDMA_ISR_GIF3_Pos) FDCAN_NDAT2_ND40 FDCAN_NDAT2_ND40_Msk SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos) HRTIM_CPT2CR_TB1SET_Pos (16U) MPU_RASR_S_Pos 18U __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_JPGDECLPEN)) I2C3_EV_IRQn __WINT_WIDTH__ 32 LL_ADC_PATH_INTERNAL_VREFINT (ADC_CCR_VREFEN) LTDC_IER_TERRIE LTDC_IER_TERRIE_Msk __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION __INT_LEAST64_TYPE__ long long int HRTIM_RST2R_TIMEVNT8_Msk (0x1UL << HRTIM_RST2R_TIMEVNT8_Pos) __FLT64_MAX__ 1.7976931348623157e+308F64 RCC_LPTIM2CLKSOURCE_PCLK4 RCC_LPTIM2CLKSOURCE_D3PCLK1 DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE ADC_CALFACT2_LINCALFACT ADC_CALFACT2_LINCALFACT_Msk ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOBRST) DMA2D_OCOLR_GREEN_1 DMA2D_OCOLR_GREEN_1_Msk ETH_MTLTQUR_UFPKTCNT_Msk (0x7FFUL << ETH_MTLTQUR_UFPKTCNT_Pos) __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM2EN) == 0U) __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOBLPEN) PWR_CR1_ALS_Pos (17U) B1_GPIO_Port GPIOC MDMA_CCR_BEX_Msk (0x1UL << MDMA_CCR_BEX_Pos) RCC_APB1LENR_SPI3EN_Pos (15U) ETH_MACCR_BL ETH_MACCR_BL_Msk HRTIM_PER_PER_Msk (0xFFFFUL << HRTIM_PER_PER_Pos) DMA_SxFCR_FS DMA_SxFCR_FS_Msk RTC_BKP19R RTC_BKP19R_Msk HRTIM_EEFR1_EE4FLTR_Pos (19U) DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk DMAMUX1_RequestGenerator5 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator5_BASE) OPAMP1_CSR_TSTREF_Msk (0x1UL << OPAMP1_CSR_TSTREF_Pos) __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE RCC_D3AMR_BDMAAMEN_Msk (0x1UL << RCC_D3AMR_BDMAAMEN_Pos) HSEM_C1ISR_ISF20_Pos (20U) ADC_JDR2_JDATA_1 (0x00000002UL << ADC_JDR2_JDATA_Pos) ETH_DMACRDLAR_RDESLA ETH_DMACRDLAR_RDESLA_Msk SCB_DCCSW_SET_Pos 5U ETH_MACA0LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA0LR_ADDRLO_Pos) ETH_DMADSR_RPS_WAITING_Pos (12U) __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos) IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 RCC_D3CCIPR_SAI4BSEL RCC_D3CCIPR_SAI4BSEL_Msk EXTI_EMR2_EM43_Msk (0x1UL << EXTI_EMR2_EM43_Pos) ETH_DMADSR_TPS_WAITING ETH_DMADSR_TPS_WAITING_Msk FLASH_CR_CRC_EN_Msk (0x1UL << FLASH_CR_CRC_EN_Pos) HRTIM_ADC4R_AD4TAC2 HRTIM_ADC4R_AD4TAC2_Msk HAL_I2C_MODE_MEM RCC_PLLMUL_4 RCC_PLL_MUL4 ADC_OFR2_OFFSET2_Msk (0x3FFFFFFUL << ADC_OFR2_OFFSET2_Pos) ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) __RCSID_SOURCE(s) struct __hack SYSCFG_UR2_BORH_Msk (0x3UL << SYSCFG_UR2_BORH_Pos) TIM_CCMR1_OC1PE_Pos (3U) USB_OTG_GCCFG_PDEN USB_OTG_GCCFG_PDEN_Msk RCC_AHB4ENR_GPIOHEN_Msk (0x1UL << RCC_AHB4ENR_GPIOHEN_Pos) USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) USB_OTG_GINTMSK_IEPINT_Pos (18U) FLASH_CR_EOPIE_Pos (16U) RTC_WPR_KEY_Pos (0U) __MISC_VISIBLE 1 HRTIM_RSTR_EXTEVNT8 HRTIM_RSTR_EXTEVNT8_Msk EXTI_IMR3_IM75_Pos (11U) ETH_DMACRIWTR_RWT_Msk (0xFFUL << ETH_DMACRIWTR_RWT_Pos) OB_STDBY_RST_D1 0x00000000U DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x280UL) EXTI_EMR3_EM71_Pos (7U) SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) EXTI_FTSR1_TR16 EXTI_FTSR1_TR16_Msk IS_ADC_COMMON_INSTANCE(INSTANCE) (((INSTANCE) == ADC12_COMMON) || ((INSTANCE) == ADC3_COMMON)) ADC_SMPR2_REGOFFSET (0x02000000UL) SWPMI_CR_DEACT SWPMI_CR_DEACT_Msk FDCAN_ILE_EINT1 FDCAN_ILE_EINT1_Msk DMA2D_FGOR_LO DMA2D_FGOR_LO_Msk HSEM_C1MISR_MISF30 HSEM_C1MISR_MISF30_Msk __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) JPEG_CONFR1_DE JPEG_CONFR1_DE_Msk FDCAN_TTIR_GTW FDCAN_TTIR_GTW_Msk FDCAN_TTTS_EVTSEL_Msk (0x3UL << FDCAN_TTTS_EVTSEL_Pos) __requires_unlocked(...) __lock_annotate(locks_excluded(__VA_ARGS__)) SYSCFG_SWITCH_PC2_CLOSE ((uint32_t)0x00000000) CEC_CFGR_BREGEN_Pos (5U) MDMA_CISR_TCIF_Msk (0x1UL << MDMA_CISR_TCIF_Pos) HRTIM_RST2R_EXTVNT2_Msk (0x1UL << HRTIM_RST2R_EXTVNT2_Pos) I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) ETH_MACPPSWR_PPSWIDTH0_Msk (0xFFFFFFFFUL << ETH_MACPPSWR_PPSWIDTH0_Pos) USB_OTG_TX0FD_Pos (16U) SAI4_Block_B_BASE (SAI4_BASE + 0x024UL) GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos) LPTIM_CFGR2_IN1SEL LPTIM_CFGR2_IN1SEL_Msk HRTIM_BDMUPR_MCMP3_Msk (0x1UL << HRTIM_BDMUPR_MCMP3_Pos) ETH_MTLRQDR_RRCSTS_READINGSTATUS_Pos (2U) BDMA_CCR_DBM_Pos (15U) FDCAN_TURNA_NAV FDCAN_TURNA_NAV_Msk FDCAN_RXF1C_F1S_Pos (16U) ETH_MACMDIOAR_C45E_Msk (0x1UL << ETH_MACMDIOAR_C45E_Pos) __HAL_MDMA_GET_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->CISR & (__FLAG__)) RCC_PLL3FRACR_FRACN3 RCC_PLL3FRACR_FRACN3_Msk __GNUCLIKE_BUILTIN_MEMCPY 1 EXTI_RTSR1_TR2 EXTI_RTSR1_TR2_Msk D2CCIP1R LL_ADC_REG_TRIG_EXT_HRTIM_TRG3 (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__,__FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) GPIO_PIN_15 ((uint16_t)0x8000) RCC_AHB3ENR_MDMAEN_Msk (0x1UL << RCC_AHB3ENR_MDMAEN_Pos) FMC_PATT_ATTWAIT_Pos (8U) GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk FMC_BWTRx_BUSTURN_Pos (16U) ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) ETH_MTLRQDR_RRCSTS_FLUSHING_Msk (0x3UL << ETH_MTLRQDR_RRCSTS_FLUSHING_Pos) DMA2D_CR_ABORT DMA2D_CR_ABORT_Msk HRTIM_TIMCR_PREEN_Msk (0x1UL << HRTIM_TIMCR_PREEN_Pos) SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) HRTIM_RSTER_TIMCCMP4_Msk (0x1UL << HRTIM_RSTER_TIMCCMP4_Pos) DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos) ADC_JDR3_JDATA_14 (0x00004000UL << ADC_JDR3_JDATA_Pos) __BKPT(value) __ASM volatile ("bkpt "#value) FDCAN_TTLGT_LT FDCAN_TTLGT_LT_Msk __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM3LPEN) QUADSPI_FCR_CTOF_Pos (4U) ETH_MACVIR_VLC_NOVLANTAG (0U) DBGMCU_APB1LFZ1_DBG_TIM7 DBGMCU_APB1LFZ1_DBG_TIM7_Msk DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk LL_ADC_AWD_CHANNEL_16_INJ ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) SDMMC_POWER_PWRCTRL_0 (0x1UL << SDMMC_POWER_PWRCTRL_Pos) I2C_DIRECTION_TRANSMIT (0x00000000U) D2CCIP2R ETH_MACHWF1R_PTOEN ETH_MACHWF1R_PTOEN_Msk ADC_JDR4_JDATA_3 (0x00000008UL << ADC_JDR4_JDATA_Pos) USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos) RCC_AHB1ENR_USB1OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_USB1OTGHSEN_Pos) SYSCFG_CFGR_DTCML_Pos (13U) __HAL_RCC_VREF_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_VREFAMEN) FMC_PCR_ECCEN_Pos (6U) TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0 ADC_INJ_TRIG_SOURCE_MASK (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL) << (4U * 0UL)) | ((ADC_JSQR_JEXTSEL) << (4U * 1UL)) | ((ADC_JSQR_JEXTSEL) << (4U * 2UL)) | ((ADC_JSQR_JEXTSEL) << (4U * 3UL)) ) FLASH_ACR_LATENCY_12WS (0x0000000CUL) RCC_APB3RSTR_LTDCRST RCC_APB3RSTR_LTDCRST_Msk FLASH_BASE FLASH_BANK1_BASE HRTIM_ADC4R_AD4MC1_Pos (0U) _REENT_INIT_RAND48(var) do { struct _reent *_r = (var); _r->_r48->_seed[0] = _RAND48_SEED_0; _r->_r48->_seed[1] = _RAND48_SEED_1; _r->_r48->_seed[2] = _RAND48_SEED_2; _r->_r48->_mult[0] = _RAND48_MULT_0; _r->_r48->_mult[1] = _RAND48_MULT_1; _r->_r48->_mult[2] = _RAND48_MULT_2; _r->_r48->_add = _RAND48_ADD; _r->_r48->_rand_next = 1; } while (0) RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE RNG_SR_SEIS RNG_SR_SEIS_Msk RCC_AHB4LPENR_GPIOILPEN_Pos (8U) TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) ETH_MTLTQOMR_TTC_512BITS (0x00000070U) HRTIM_RST1R_EXTVNT9_Pos (29U) DMA_SxCR_DIR_Pos (6U) LTDC_ICR_CFUIF_Msk (0x1UL << LTDC_ICR_CFUIF_Pos) HRTIM_EECR1_EE5SNS_Msk (0x3UL << HRTIM_EECR1_EE5SNS_Pos) SDMMC_DCTRL_FIFORST_Msk (0x1UL << SDMMC_DCTRL_FIFORST_Pos) FMC_BTRx_ADDHLD_1 (0x2UL << FMC_BTRx_ADDHLD_Pos) ETH_DMACIER_AIE_Pos (14U) GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) EXTI_SWIER1_SWIER10 EXTI_SWIER1_SWIER10_Msk ARM_MPU_RBAR(Region,BaseAddress) (((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk)) __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE PWR_WKUPFR_WKUPF5_Pos (4U) USB_OTG_DIEPMSK_EPDM_Pos (1U) FMC_PMEM_MEMHOLD_0 (0x01UL << FMC_PMEM_MEMHOLD_Pos) HRTIM_CMP4R_CMP4R_Msk (0xFFFFUL << HRTIM_CMP4R_CMP4R_Pos) SPI_CFG2_MSSI_3 (0x8UL << SPI_CFG2_MSSI_Pos) HRTIM_CR2_TESWU_Pos (5U) ADC_CFGR_EXTSEL_Msk (0x1FUL << ADC_CFGR_EXTSEL_Pos) __UDQ_IBIT__ 0 TIM15_AF1_BKDF1BK2E TIM15_AF1_BKDF1BK2E_Msk TIM_DIER_TDE TIM_DIER_TDE_Msk GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) HRTIM_FLTINR1_FLT1F_Pos (3U) ETH_MACISR_MMCIS ETH_MACISR_MMCIS_Msk __HAL_RCC_LPTIM1_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_LPTIM1EN) RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) ADC_CFGR_AUTOWAIT(__AUTOWAIT__) ((__AUTOWAIT__) << ADC_CFGR_AUTDLY_Pos) RCC_APB1LLPENR_LPTIM1LPEN_Msk (0x1UL << RCC_APB1LLPENR_LPTIM1LPEN_Pos) GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) FMC_SDCMR_CTB2_Msk (0x1UL << FMC_SDCMR_CTB2_Pos) HRTIM_EECR1_EE2SRC_0 (0x1UL << HRTIM_EECR1_EE2SRC_Pos) EXTI_SWIER1_SWIER3_Pos (3U) __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__,__CHANNEL__) ((((__ADC_INSTANCE__) == ADC2) &&( ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) || ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2) ) ) || (((__ADC_INSTANCE__) == ADC3) &&( ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) || ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT) || ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT) ) ) ) FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos) HRTIM_MCR_SYNC_SRC HRTIM_MCR_SYNC_SRC_Msk ADC_OFR1_OFFSET1_19 (0x0080000UL << ADC_OFR1_OFFSET1_Pos) DMA_LISR_TEIF1_Pos (9U) SDMMC_MASK_DABORTIE_Pos (11U) FLASH_CR_LOCK_Pos (0U) FDCAN_IR_RF1F FDCAN_IR_RF1F_Msk HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 TIM_CCER_CC2NP_Pos (7U) FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP __INT16 "h" RTC_CR_WUTE RTC_CR_WUTE_Msk HRTIM_ADC1R_AD1TDC3 HRTIM_ADC1R_AD1TDC3_Msk ETH_DMACCR_DSL_0BIT (0U) USB_OTG_GOTGCTL_HSHNPEN_Pos (10U) ETH_MACTFCR_DZPQ_Msk (0x1UL << ETH_MACTFCR_DZPQ_Pos) ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) LPTIM_CMP_CMP_Pos (0U) RCC_MCODIV_1 RCC_CFGR_MCO1PRE_0 FDCANCCU_CCFG_BCC FDCANCCU_CCFG_BCC_Msk __SCB_DCACHE_LINE_SIZE 32U __HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) != 0U) USART_CR1_TXEIE_TXFNFIE_Pos (7U) RCC_APB1LRSTR_CECRST_Msk (0x1UL << RCC_APB1LRSTR_CECRST_Pos) HRTIM_TIMCR_UPDGAT HRTIM_TIMCR_UPDGAT_Msk EXTI_EMR3_EM65_Msk (0x1UL << EXTI_EMR3_EM65_Pos) EXTI_EMR2_EM35_Msk (0x1UL << EXTI_EMR2_EM35_Pos) FDCAN_TTILS_SE1S_Msk (0x1UL << FDCAN_TTILS_SE1S_Pos) DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) EXTI_EMR2_EM58 EXTI_EMR2_EM58_Msk ETH_MTLTQOMR_TTC_32BITS (0U) HRTIM_DTR_DTPRSC_2 (0x4UL << HRTIM_DTR_DTPRSC_Pos) RCC_PLL3_DIVP RCC_PLLCFGR_DIVP3EN RCC_D2CFGR_D2PPRE1_DIV8 RCC_D2CFGR_D2PPRE1_DIV8_Msk RCC_APB1LLPENR_TIM4LPEN_Pos (2U) CoreDebug_DHCSR_C_DEBUGEN_Pos 0U ODEN_BitNumber ODEN_BIT_NUMBER RCC_CR_HSIDIVF_Pos (5U) DMA_REQUEST_HRTIM_MASTER 95U ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Msk (0x1UL << ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Pos) FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos) WWDG_CR_WDGA WWDG_CR_WDGA_Msk DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos) LTDC_BCCR_BCBLUE_Msk (0xFFUL << LTDC_BCCR_BCBLUE_Pos) CICR BDMA_REQUEST_GENERATOR6 7U unsigned +0 SPI3_IRQn ETH_MMCRCRCEPR_RXCRCERR ETH_MMCRCRCEPR_RXCRCERR_msk LPUART1_BASE (D3_APB1PERIPH_BASE + 0x0C00UL) DFSDM1_FLT2_IRQn FMC_BCRx_WREN FMC_BCRx_WREN_Msk FDCAN_TTTMC_TMSA_Pos (2U) HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk SYSCFG_CFGR_CM7L SYSCFG_CFGR_CM7L_Msk FDCAN_IR_RF1N FDCAN_IR_RF1N_Msk HRTIM_RSTR_EXTEVNT5_Msk (0x1UL << HRTIM_RSTR_EXTEVNT5_Pos) __INT_FAST16_WIDTH__ 32 RCC_LPTIM1CLKSOURCE_PCLK1 RCC_LPTIM1CLKSOURCE_D2PCLK1 USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos) USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk EXTI_MODE_MASK (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT) HRTIM_IER_FLT2_Msk (0x1UL << HRTIM_IER_FLT2_Pos) GPIO_BSRR_BR4_Pos (20U) SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk FDCAN_TTRMC_RMPS_Pos (31U) TIM_CR2_OIS1_Pos (8U) BDMA_Channel1_BASE (BDMA_BASE + 0x001CUL) HRTIM_CPT1CR_TC1RST_Msk (0x1UL << HRTIM_CPT1CR_TC1RST_Pos) IS_ADC_DUAL_DATA_MODE(MODE) (((MODE) == ADC_DUALMODEDATAFORMAT_DISABLED) || ((MODE) == ADC_DUALMODEDATAFORMAT_32_10_BITS) || ((MODE) == ADC_DUALMODEDATAFORMAT_8_BITS) ) EXTI_LINE_35 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x03U) MDMA_IT_TE ((uint32_t)MDMA_CCR_TEIE) RCC_AHB2ENR_D2SRAM2EN RCC_AHB2ENR_SRAM2EN FMC_BCRx_WREN_Msk (0x1UL << FMC_BCRx_WREN_Pos) FDCAN_IR_RF1L FDCAN_IR_RF1L_Msk SPI_SR_RXWNE_Pos (15U) RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) HRTIM_ADC1R_AD1TAC2_Pos (10U) HRTIM_CPT1CR_EXEV10CPT_Pos (11U) RCC_D1CFGR_HPRE_DIV4_Pos (0U) __INTMAX_TYPE__ long long int LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos) _ATEXIT_SIZE 32 HRTIM_CPT2CR_TIMECMP2_Pos (31U) _REENT_CHECK_RAND48(var) _REENT_CHECK(var, _r48, struct _rand48 *, sizeof *((var)->_r48), _REENT_INIT_RAND48((var))) USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) TIM_CR1_UIFREMAP_Pos (11U) GPIO_AF6_UART4 ((uint8_t)0x06) PWR_PVDLEVEL_4 PWR_CR1_PLS_LEV4 LL_ADC_AWD_CHANNEL_9_REG ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) I2C_CR1_DNF I2C_CR1_DNF_Msk SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE RCC_PLL3VCIRANGE_3 RCC_PLLCFGR_PLL3RGE_3 COMP_OR_AFOPG4 COMP_OR_AFOPG4_Msk RCC_APB2ENR_TIM16EN RCC_APB2ENR_TIM16EN_Msk HAL_SPDIFRX_ReceiveControlFlow_IT HAL_SPDIFRX_ReceiveCtrlFlow_IT __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) ADC_CDR2_RDATA_ALT ADC_CDR2_RDATA_ALT_Msk __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos) __GNUC_VA_LIST_COMPATIBILITY 1 DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos) CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED RTC_TAMPCR_TAMPPUDIS_Pos (15U) FMC_BCR1_FMCEN FMC_BCR1_FMCEN_Msk __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOFRST) FLASH_CCR_CLR_EOP FLASH_CCR_CLR_EOP_Msk EXTI_RTSR2_TR49_Msk (0x1UL << EXTI_RTSR2_TR49_Pos) FPU_FPDSCR_FZ_Pos 24U __SNLK 0x0001 FMC_SR_IFEN_Pos (5U) __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE __HAL_RCC_PLL3_CONFIG(__PLL3M__,__PLL3N__,__PLL3P__,__PLL3Q__,__PLL3R__) do{ MODIFY_REG(RCC->PLLCKSELR, ( RCC_PLLCKSELR_DIVM3) , ( (__PLL3M__) <<20U)); WRITE_REG (RCC->PLL3DIVR , ( (((__PLL3N__) - 1U ) & RCC_PLL3DIVR_N3) | ((((__PLL3P__) -1U ) << 9U) & RCC_PLL3DIVR_P3) | ((((__PLL3Q__) -1U) << 16U) & RCC_PLL3DIVR_Q3) | ((((__PLL3R__) - 1U) << 24U) & RCC_PLL3DIVR_R3))); } while(0) CIER SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos) __HAL_DBGMCU_UnFreeze_LPTIM5() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM5)) HRTIM_BMCR_BMPREN_Msk (0x1UL << HRTIM_BMCR_BMPREN_Pos) HRTIM_BMCR_BMCLK_1 (0x2UL << HRTIM_BMCR_BMCLK_Pos) TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk FMC_PMEM_MEMHIZ_6 (0x40UL << FMC_PMEM_MEMHIZ_Pos) HRTIM_BMTRGR_TDCMP2_Msk (0x1UL << HRTIM_BMTRGR_TDCMP2_Pos) ETH_MACDR_TFCSTS_WAIT_Pos (17U) DMAMUX_CxCR_DMAREQ_ID_7 (0x80UL << DMAMUX_CxCR_DMAREQ_ID_Pos) DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) SPI6_BASE (D3_APB1PERIPH_BASE + 0x1400UL) SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk HRTIM_ADC3R_AD3TEPER_Pos (31U) ADC_CSR_EOC_MST ADC_CSR_EOC_MST_Msk FDCAN_TTOST_AWE FDCAN_TTOST_AWE_Msk ADC_SQR1_SQ4_Pos (24U) __HAL_RCC_GPIOJ_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOJRST) ETH_MTLOMR_CNTPRST ETH_MTLOMR_CNTPRST_Msk TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk JPEG_CONFR4_HSF_2 (0x4UL << JPEG_CONFR4_HSF_Pos) _IONBF 2 USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk FMC_PCR_TAR FMC_PCR_TAR_Msk SPI_CR1_SPE SPI_CR1_SPE_Msk WWDG1_BASE (D1_APB1PERIPH_BASE + 0x3000UL) SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) COMP_CFGRx_PWRMODE_Msk (0x3UL << COMP_CFGRx_PWRMODE_Pos) USB_OTG_HCINTMSK_FRMORM_Pos (9U) ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) RCC_USBCLKSOURCE_PLL RCC_D2CCIP2R_USBSEL_0 MDMA_Channel9 ((MDMA_Channel_TypeDef *)MDMA_Channel9_BASE) RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) DMA_FLAG_FEIF0_4 ((uint32_t)0x00000001U) GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) CIFR HSEM_C1ISR_ISF5_Msk (0x1UL << HSEM_C1ISR_ISF5_Pos) FLASH_PROGRAMMING_DELAY_1 FLASH_ACR_WRHIGHFREQ_0 PWR_EXTI_LINE_AVD EXTI_IMR1_IM16 SYSCFG_UR11_SAEND_BANK2_Msk (0xFFFUL << SYSCFG_UR11_SAEND_BANK2_Pos) RCC_SPI45CLKSOURCE_D2PCLK2 (0x00000000U) DMA2D_OCOLR_RED_1_Pos (16U) RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) ETH_MACWTR_WTO_6KB (0x00000004U) __HAL_RCC_HSEM_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_HSEMEN) == 0U) TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos) SWPMI_CR_TXMODE_Msk (0x1UL << SWPMI_CR_TXMODE_Pos) ADC_OFR_CHANNEL(__CHANNEL__) ((__CHANNEL__) << ADC_OFR1_OFFSET1_CH_Pos) __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET FDCAN_NDAT1_ND6_Pos (6U) __INTMAX_MAX__ 0x7fffffffffffffffLL __SRD 0x0004 __HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream7)? (BDMA->ISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__))) RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos) ITM_TCR_ITMENA_Msk (1UL ) FDCANCCU_CREL_DAY FDCANCCU_CREL_DAY_Msk QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk HRTIM_FLTINR1_FLT3SRC HRTIM_FLTINR1_FLT3SRC_Msk HRTIM_FLTINR1_FLT2SRC_Pos (10U) __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC FDCAN_IR_TFE_Msk (0x1UL << FDCAN_IR_TFE_Pos) GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk HRTIM_BMTRGR_TBCMP1_Pos (13U) DFSDM_FLTJCHGR_JCHG_Msk (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos) SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos) TIM1_AF1_BKCMP1E TIM1_AF1_BKCMP1E_Msk FLASH_SR_WBNE_Pos (1U) HRTIM_BMCR_MTBM_Msk (0x1UL << HRTIM_BMCR_MTBM_Pos) RCC_D3AMR_CRCAMEN_Pos (19U) RCC_APB1LLPENR_UART7LPEN RCC_APB1LLPENR_UART7LPEN_Msk COMP_CFGRx_PWRMODE_Pos (12U) LL_ADC_REG_SEQ_DISCONT_DISABLE (0x00000000UL) __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI3LPEN)) != 0U) adc_channel_count HRTIM_ADC4R_AD4TBC4 HRTIM_ADC4R_AD4TBC4_Msk HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos) DMAMUX_CFR_CSOF14_Msk (0x1UL << DMAMUX_CFR_CSOF14_Pos) RCC_APB1LLPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM14LPEN_Pos) GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) ADC_OFR2_OFFSET2_6 (0x0000040UL << ADC_OFR2_OFFSET2_Pos) MDMA_CCR_PL_1 (0x2UL << MDMA_CCR_PL_Pos) FDCAN_RXF0A_F0AI_Pos (0U) M_PI_4 0.78539816339744830962 USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) __HAL_RCC_HSEM_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_HSEMEN) != 0U) LTDC_SRCR_IMR_Pos (0U) DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE RCC_AHB1LPENR_ETH1MACLPEN RCC_AHB1LPENR_ETH1MACLPEN_Msk SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos) HRTIM_CPT1CR_TC1SET HRTIM_CPT1CR_TC1SET_Msk __HAL_RCC_LPTIM4_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM4LPEN) HRTIM1 ((HRTIM_TypeDef *) HRTIM1_BASE) FDCAN_TTRMC_RID FDCAN_TTRMC_RID_Msk CEC_ISR_RXEND_Pos (1U) SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE VREFBUF_CSR_HIZ ETH_MACHWF1R_ADDR64_48 (0x2UL << ETH_MACHWF1R_ADDR64_Pos) FMC_BTRx_ADDSET_Msk (0xFUL << FMC_BTRx_ADDSET_Pos) DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk FDCAN_TXEFS_EFFL FDCAN_TXEFS_EFFL_Msk HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) __has_feature(x) 0 ETH_MTLRQOMR_RSF ETH_MTLRQOMR_RSF_Msk HSEM_C1ISR_ISF18_Pos (18U) ADC_CHANNEL_9_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_0) SYSCFG_PMCR_PC3SO_Pos (27U) SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos) ADC_IS_SYNCHRONOUS_CLOCK_MODE(__HANDLE__) (((((__HANDLE__)->Instance) == ADC1) || (((__HANDLE__)->Instance) == ADC2))? ((ADC12_COMMON->CCR & ADC_CCR_CKMODE) != 0UL) :((((ADC3_COMMON)->CCR) & ADC_CCR_CKMODE) != 0UL)) ETH_MMCTLPIMSTR_TXLPIUSC_msk (0xFFFFFFFFUL << ETH_MMCTLPIMSTR_TXLPIUSC_Pos) TIM_DMABASE_PSC 0x0000000AU ETH_MTLTQOMR_FTQ ETH_MTLTQOMR_FTQ_Msk SCB_ABFSR_DTCM_Pos 1U HRTIM_ADC3R_AD3TDC4_Msk (0x1UL << HRTIM_ADC3R_AD3TDC4_Pos) HAL_FLASH_ERROR_RDP FLASH_FLAG_RDPERR SWPMI_ICR_CRXBFF SWPMI_ICR_CRXBFF_Msk DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos) SCB_CTR_ERG_Pos 20U __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC)) ETH_MACIER_PHYIE_Msk (0x1UL << ETH_MACIER_PHYIE_Pos) USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk FMC_PMEM_MEMSET_Msk (0xFFUL << FMC_PMEM_MEMSET_Pos) USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk HRTIM_MCMP1R_MCMP1R_Msk (0xFFFFUL << HRTIM_MCMP1R_MCMP1R_Pos) RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) HAL_BUSY ADC_OFR2_OFFSET2_11 (0x0000800UL << ADC_OFR2_OFFSET2_Pos) RTC_BKP25R_Pos (0U) FMC_BCRx_CPSIZE_1 (0x2UL << FMC_BCRx_CPSIZE_Pos) DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE) __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 SWPMI_ISR_TXUNRF_Pos (4U) EXTI_IMR3_IM86 EXTI_IMR3_IM86_Msk __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING DMA_LISR_DMEIF3_Pos (24U) RCC_APB1LENR_I2C3EN_Msk (0x1UL << RCC_APB1LENR_I2C3EN_Pos) DMA_REQUEST_SPI1_RX 37U ETH_MACL3L4CR_L3HDBM_Pos (11U) TIM_SR_CC1OF TIM_SR_CC1OF_Msk ETH_MMCTMCGPR_TXMULTCOLG_Pos (0U) ETH_MACCR_GPSLCE_Msk (0x1UL << ETH_MACCR_GPSLCE_Pos) SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos) LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5_12_BITS ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) GPIO_OSPEEDR_OSPEED7_Pos (14U) USART_CR2_RTOEN_Pos (23U) __HAL_RCC_D2SRAM1_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM1EN) != 0U) RCC_CSICFGR_CSITRIM_5 (0x20UL << RCC_CSICFGR_CSITRIM_Pos) FDCAN_TTIR_SOG_Msk (0x1UL << FDCAN_TTIR_SOG_Pos) TIM15_AF1_BKCMP2E_Pos (2U) SWPMI_ICR_CRDYF_Pos (11U) SPI_I2SCFGR_WSINV SPI_I2SCFGR_WSINV_Msk EXTI_RTSR1_TR EXTI_RTSR1_TR_Msk QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 LL_ADC_FLAG_JEOC_MST ADC_CSR_JEOC_MST ADC_SINGLEDIFF_CALIB_START_MASK (ADC_CR_ADCALDIF) USB_OTG_FS_PERIPH_BASE USB2_OTG_FS_PERIPH_BASE MDMA_CISR_CTCIF_Msk (0x1UL << MDMA_CISR_CTCIF_Pos) __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED DMAMUX1_RequestGenerator6_BASE (DMAMUX1_BASE + 0x0118UL) GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk STM32H7xx_HAL_RCC_H  PWR_WAKEUP_PIN6 PWR_WKUPEPR_WKUPEN6 BDMA_FLAG_HT2 ((uint32_t)0x00000400) RCC_AHB1ENR_ETH1MACEN_Msk (0x1UL << RCC_AHB1ENR_ETH1MACEN_Pos) FDCAN_TTOCN_ESCN_Msk (0x1UL << FDCAN_TTOCN_ESCN_Pos) SWPMI_ICR_CTXUNRF_Pos (4U) HRTIM_ADC1R_AD1EEV4 HRTIM_ADC1R_AD1EEV4_Msk EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos) EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk WINT_MIN (__WINT_MIN__) HAL_I2C_ERROR_NONE (0x00000000U) ETH_MACCR_GPSLCE ETH_MACCR_GPSLCE_Msk RCC_MCO1 (0x00000000U) HRTIM_SET1R_MSTCMP1_Pos (8U) ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk ETH_MACTFCR_PLT_MINUS36_Pos (5U) I2C_RELOAD_MODE I2C_CR2_RELOAD ___int32_t_defined 1 ADC_CHANNEL_VBAT (LL_ADC_CHANNEL_VBAT) USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET ADC_OFR4_OFFSET4_3 (0x0000008UL << ADC_OFR4_OFFSET4_Pos) SQR1 SQR2 SQR3 SQR4 MDMA_CIFCR_CBTIF MDMA_CIFCR_CBTIF_Msk SYSCFG_EXTICR2_EXTI4_PK (0x0000000AU) RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos) TIM_CCMR1_CC2S_Pos (8U) ETH_MACAHR_MBC_LBITS31_24 (0x08000000U) USB_OTG_TX0FSA_Pos (0U) FLASH_CR_START FLASH_CR_START_Msk OPAMP2_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP2_OTR_TRIMOFFSETN_Pos) DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555 I2C_CR1_TXIE I2C_CR1_TXIE_Msk DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk SYSCFG_UR5_MESAD_BANK1_Msk (0x1UL << SYSCFG_UR5_MESAD_BANK1_Pos) TIM3_AF1_ETRSEL_Msk (0xFUL << TIM3_AF1_ETRSEL_Pos) TIM_TS_ITR5 (TIM_SMCR_TS_0 | TIM_SMCR_TS_3) PWR_WAKEUP_FLAG1 PWR_WKUPFR_WKUPF1 SPI_CFG2_SSM SPI_CFG2_SSM_Msk DMA_REQUEST_TIM2_CH2 19U RCC_D2CFGR_D2PPRE1_0 (0x1UL << RCC_D2CFGR_D2PPRE1_Pos) FMC_BTRx_BUSTURN FMC_BTRx_BUSTURN_Msk SDMMC_DCTRL_RWMOD_Pos (10U) __UINT_FAST64_MAX__ 0xffffffffffffffffULL USB_OTG_GCCFG_PDET_Msk (0x1UL << USB_OTG_GCCFG_PDET_Pos) INJECTED_CHANNELS ADC_INJECTED_CHANNELS ETH_DMACSR_TPS_Pos (1U) EXTI_IMR2_IM51_Msk (0x1UL << EXTI_IMR2_IM51_Pos) APSR_C_Pos 29U GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk TIM_SR_B2IF_Pos (8U) FDCAN_NDAT1_ND6_Msk (0x1UL << FDCAN_NDAT1_ND6_Pos) SysTick_CTRL_ENABLE_Pos 0U RCC_PLLCKSELR_DIVM1_1 (0x02UL << RCC_PLLCKSELR_DIVM1_Pos) LTDC_CPSR_CXPOS_Pos (16U) EXTI_D3PCR1L_PCS10_Pos (20U) DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk PWR_WAKEUP_PIN2 PWR_WKUPEPR_WKUPEN2 RCC_LPTIM3CLKSOURCE_PLL2 RCC_LPTIM345CLKSOURCE_PLL2 FDCANCCU_CCFG_SWR FDCANCCU_CCFG_SWR_Msk RCC_APB1LRSTR_USART3RST_Pos (18U) FMC_BCR1_BMAP_Pos (24U) SCB_CPUID_IMPLEMENTER_Pos 24U EXTI_EMR3_EM78 EXTI_EMR3_EM78_Msk HRTIM_BMCR_TBBM HRTIM_BMCR_TBBM_Msk CEC_CFGR_LSTN_Pos (31U) DFSDM1_FLT1_IRQn RTC_TAMPER2_INTERRUPT RTC_IT_TAMP2 __ASSERT_FUNC __func__ RCC_MCODIV_11 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_3) USART_CR2_SWAP USART_CR2_SWAP_Msk TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) HSEM_RLR_PROCID_Pos (0U) EXTI_EMR2_EM46_Msk (0x1UL << EXTI_EMR2_EM46_Pos) TIM2_BASE (D2_APB1PERIPH_BASE + 0x0000UL) FDCAN_ILS_PEDE FDCAN_ILS_PEDE_Msk ETH_MACTSCR_TSIPV6ENA_Pos (12U) ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) USB_OTG_DCFG_DAD_Pos (4U) JPEG_CONFR4_QT_0 (0x1UL << JPEG_CONFR4_QT_Pos) __FRACT_EPSILON__ 0x1P-15R HSEM_C1ICR_ISC24_Pos (24U) EXTI_SWIER1_SWIER19_Msk (0x1UL << EXTI_SWIER1_SWIER19_Pos) I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) ADC_CR_ADSTART_Pos (2U) RCC_D1CFGR_D1PPRE_Pos (4U) RCC_CR_HSERDY_Pos (17U) __HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM3RST) RTC_CR_SUB1H RTC_CR_SUB1H_Msk I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) ETH_MTLOMR_CNTCLR_Pos (9U) __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) ETH_MTLTQDR_PTXQ ETH_MTLTQDR_PTXQ_Msk MDMA_DEST_DEC_WORD ((uint32_t)MDMA_CTCR_DINC | (uint32_t)MDMA_CTCR_DINCOS_1) TIM_BREAKINPUTSOURCE_ENABLE 0x00000001U LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos) HSEM_C1ICR_ISC29_Msk (0x1UL << HSEM_C1ICR_ISC29_Pos) FDCAN_TTCSM_CSM_Msk (0xFFFFUL << FDCAN_TTCSM_CSM_Pos) DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos) SYSCFG_EXTICR3_EXTI9_PG (0x00000060U) ETH_DMADSR_RPS_CLOSING_Pos (12U) RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE PWR_CSR1_ACTVOS_0 (0x1UL << PWR_CSR1_ACTVOS_Pos) __HAL_DBGMCU_UnFreeze_TIM8() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM8)) ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos) SDMMC_CLKCR_HWFC_EN_Pos (17U) EXTI_EMR3_EM80_Pos (16U) ETH_MTLOMR_DTXSTS ETH_MTLOMR_DTXSTS_Msk FMC_SDTRx_TRCD_Pos (24U) MDMA_CBRUR_SUV MDMA_CBRUR_SUV_Msk TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos) CSR_RTCRST_BB RCC_CSR_RTCRST_BB DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk RTC_TAMPCR_TAMPXE RTC_TAMPER_X MODE_INPUT (0x0uL << GPIO_MODE_Pos) HRTIM_EEFR2_EE7FLTR_0 (0x1UL << HRTIM_EEFR2_EE7FLTR_Pos) ETH_MACHWF1R_RXFIFOSIZE_Pos (0U) RCC_IT_CSSLSE RCC_IT_LSECSS LPTIM_ISR_CMPOK_Pos (3U) PWR_LDO_SUPPLY PWR_CR3_LDOEN USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos) __HAL_RCC_PLL2FRACN_CONFIG(__RCC_PLL2FRACN__) MODIFY_REG(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2,((uint32_t)(__RCC_PLL2FRACN__) << RCC_PLL2FRACR_FRACN2_Pos)) TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos) ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U ETH_MACVTR_VL_CFIDEI_Pos (12U) HRTIM_TIMDIER_CMP3DE_Pos (18U) I2C_OAR2_OA2MASK07_Pos (8U) IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE)) SPDIFRX_DR0_PT_Pos (28U) ADC_CSR_AWD2_SLV ADC_CSR_AWD2_SLV_Msk __ARM_ARCH 7 DAC_MCR_MODE1_Msk (0x7UL << DAC_MCR_MODE1_Pos) TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) DCMI_CR_OELS DCMI_CR_OELS_Msk HRTIM_EECR1_EE5SNS_0 (0x1UL << HRTIM_EECR1_EE5SNS_Pos) LL_ADC_SAMPLINGTIME_2CYCLES_5 ( ADC_SMPR2_SMP10_0) HAL_TIM_Base_Start_IT RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 ETH_MTLRQOMR_RFA_Msk (0x7UL << ETH_MTLRQOMR_RFA_Pos) SPDIFRX_IFCR_OVRCF_Pos (3U) DFSDM_CHCFGR1_CKOUTDIV_Pos (16U) HRTIM_SET2R_EXTVNT1_Pos (21U) ETH_DMADSR_RPS_WAITING ETH_DMADSR_RPS_WAITING_Msk USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk DBGMCU_APB1HFZ1_DBG_FDCAN_Msk (0x1UL << DBGMCU_APB1HFZ1_DBG_FDCAN_Pos) __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__,__AWD_THRESHOLD_16_BITS__) ((__AWD_THRESHOLD_16_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U ))) FLASH_FLAG_WRPERR_BANK2 (FLASH_SR_WRPERR | 0x80000000U) __HAL_RCC_SAI2_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SAI2EN) HRTIM_MDIER_SYNCIE_Pos (5U) ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk MDMA_CISR_BTIF_Pos (3U) FDCAN_PSR_EW FDCAN_PSR_EW_Msk HRTIM_MDIER_MCMP3IE_Pos (2U) UART8 ((USART_TypeDef *) UART8_BASE) RCC_CSI_ON RCC_CR_CSION __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOGEN) != 0U) SAI_xFRCR_FSPO SAI_xFRCR_FSPOL ADC_CLOCK_ASYNC_DIV8 (LL_ADC_CLOCK_ASYNC_DIV8) COMP_OR_AFOPI1_Msk (0x1UL << COMP_OR_AFOPI1_Pos) HRTIM_EECR2_EE7SNS_Pos (9U) __pure2 __attribute__((__const__)) USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk SCnSCB_ACTLR_DISCRITAXIRUR_Msk (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos) __weak_symbol __attribute__((__weak__)) __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET RCC_APB1LLPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART5LPEN_Pos) SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos) TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE __FLT32X_MIN_EXP__ (-1021) __HAL_RCC_DTCM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM1LPEN) == 0U) ETH_MACLCSR_LPITXA_Msk (0x1UL << ETH_MACLCSR_LPITXA_Pos) ClockFilter ADC_JSQR_JSQ2_Pos (15U) SPDIFRX_DR1_C_Msk (0x1UL << SPDIFRX_DR1_C_Pos) EXTI_D3PMR1_MR20 EXTI_D3PMR1_MR20_Msk __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE RCC_CFGR_SW_Pos (0U) EXTI_D3PMR1_MR14_Pos (14U) TIM8_AF2_BK2CMP2E_Pos (2U) TIM_EGR_CC4G_Pos (4U) ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk __UINT64_MAX__ 0xffffffffffffffffULL HRTIM_TIMDIER_RSTDE HRTIM_TIMDIER_RSTDE_Msk USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk RTC_ALRMBSSR_MASKSS_Pos (24U) ETH_DMACSR_RPS ETH_DMACSR_RPS_Msk __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET MDMA_GISR0_GIF15_Msk (0x1UL << MDMA_GISR0_GIF15_Pos) EXTI_D3PCR2H_PCS48 EXTI_D3PCR2H_PCS48_Msk SPI_CFG2_MIDI_2 (0x4UL << SPI_CFG2_MIDI_Pos) RCC_CRS_SYNC_SOURCE_USB1 CRS_CFGR_SYNCSRC_1 HRTIM_RSTR_MSTCMP3_Msk (0x1UL << HRTIM_RSTR_MSTCMP3_Pos) HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT FLASH_CR_SNECCERRIE_Pos (25U) ETH_MACA2LR_ADDRLO ETH_MACA2LR_ADDRLO_Msk FDCAN_NDAT1_ND9_Msk (0x1UL << FDCAN_NDAT1_ND9_Pos) HRTIM_MISR_MCMP2_Pos (1U) DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) ETH_MACHWF1R_ADVTHWORD_Msk (0x1UL << ETH_MACHWF1R_ADVTHWORD_Pos) GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) GPIO_AF11_LTDC ((uint8_t)0x0B) EXTI_CONFIG (0x02UL << EXTI_PROPERTY_SHIFT) JPEG_CR_EOCIE_Pos (5U) TPI_TRIGGER_TRIGGER_Pos 0U RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) __FP_FAST_FMAF32 1 PWR_WKUPFR_WKUPF6 PWR_WKUPFR_WKUPF6_Msk __HAL_RCC_LPTIM2_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM2RST) FLASH_SR_STRBERR FLASH_SR_STRBERR_Msk TIM16_AF1_BKCMP2P_Pos (11U) __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM13LPEN) IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || ((SIZE) == I2C_MEMADD_SIZE_16BIT)) LTDC_LxCR_COLKEN_Pos (1U) GPIO_AF11_COMP1 ((uint8_t)0x0B) LPTIM_CFGR_WAVPOL_Pos (21U) RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) ADC_JSQR_JEXTSEL_1 (0x02UL << ADC_JSQR_JEXTSEL_Pos) SCnSCB_ACTLR_DISISSCH1_Msk (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos) __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE ETH_MACTSCR_TSENMACADDR_Pos (18U) RCC_MCO2SOURCE_PLL2PCLK RCC_CFGR_MCO2_0 DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk HRTIM_EEFR2_EE7FLTR_Pos (7U) RCC_CFGR_SW_HSI (0x00000000UL) ADC_AWD3CR_AWD3CH_Msk (0xFFFFFUL << ADC_AWD3CR_AWD3CH_Pos) RCC_D2CCIP1R_SAI23SEL_Pos (6U) FLASH_CRCDATA_CRC_DATA_Msk (0xFFFFFFFFUL << FLASH_CRCDATA_CRC_DATA_Pos) RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE DFSDM_FLTAWHTR_AWHT_Pos (8U) LTDC_BCCR_BCRED LTDC_BCCR_BCRED_Msk HAL_ADC_STATE_REG_EOSMP (0x00000800UL) RCC_APB1_DIV16 RCC_D2CFGR_D2PPRE1_DIV16 ARM_MPU_CACHEP_NOCACHE 0U USART_ISR_RXNE_RXFNE_Pos (5U) RCC_APB1LRSTR_UART7RST_Pos (30U) SPI_IFCR_TSERFC SPI_IFCR_TSERFC_Msk __HAL_RCC_SAI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); UNUSED(tmpreg); } while(0) HRTIM_FLTINR1_FLT1E HRTIM_FLTINR1_FLT1E_Msk RCC_D3AMR_RTCAMEN RCC_D3AMR_RTCAMEN_Msk __int_fast32_t_defined 1 DFSDM_FLTCR2_CKABIE_Pos (6U) SDMMC_MASK_CMDSENTIE_Pos (7U) MPU ((MPU_Type *) MPU_BASE ) DFSDM_CHAWSCDR_SCDT_Pos (0U) USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) DBGMCU_APB1HFZ1_DBG_FDCAN_Pos (8U) DFSDM_FLTCR2_JOVRIE_Pos (2U) DMA_SxCR_PBURST_Pos (21U) EXTI_SWIER1_SWIER2 EXTI_SWIER1_SWIER2_Msk LL_ADC_FLAG_JEOC_SLV ADC_CSR_JEOC_SLV BDMA_IFCR_CGIF1_Pos (4U) PWR_PVDLEVEL_7 PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Pos (5U) SPI_CFG2_MSSI SPI_CFG2_MSSI_Msk TIM_TS_ITR9 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) RTC_CR_REFCKON RTC_CR_REFCKON_Msk __HAL_RCC_LSECSS_EXTI_GET_FLAG() (READ_BIT(EXTI->PR1, RCC_EXTI_LINE_LSECSS) == RCC_EXTI_LINE_LSECSS) HRTIM_ADC4R_AD4TERST_Msk (0x1UL << HRTIM_ADC4R_AD4TERST_Pos) I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 HRTIM_DTR_DTF_7 (0x080UL << HRTIM_DTR_DTF_Pos) FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk FDCAN_NDAT2_ND48_Pos (16U) GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk FDCAN_TEST_LBCK FDCAN_TEST_LBCK_Msk ETH_MACIER_LPIIE ETH_MACIER_LPIIE_Msk RTC_ISR_ALRAWF_Pos (0U) RCC_SPI1CLKSOURCE_PLL3 RCC_SPI123CLKSOURCE_PLL3 TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER LL_ADC_REG_RANK_2 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS) _INTMAX_T_DECLARED  ETH_MACMDIOAR_CR_Msk (0xFUL << ETH_MACMDIOAR_CR_Pos) FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos) ETH_MTLISR_QIS ETH_MTLISR_QIS_Msk SYSCFG_CCCSR_HSLV SYSCFG_CCCSR_HSLV_Msk ADC_CCR_PRESC_Pos (18U) TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) ETH_MACAHR_MBC ETH_MACAHR_MBC_Msk DBGMCU_APB1LFZ1_DBG_TIM14_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM14_Pos) __NULLABILITY_PRAGMA_PUSH  ETH_DMAISR_MACIS_Msk (0x1UL << ETH_DMAISR_MACIS_Pos) SYSCLKSource __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE HRTIM_TIMDIER_CMP4IE_Msk (0x1UL << HRTIM_TIMDIER_CMP4IE_Pos) TIM8_AF1_BKINE_Pos (0U) FLASH_FLAG_RDPERR FLASH_SR_RDPERR USART_ISR_RXNE_RXFNE USART_ISR_RXNE_RXFNE_Msk IS_MDMA_TRANSFER_TRIGGER_MODE(__MODE__) (((__MODE__) == MDMA_BUFFER_TRANSFER ) || ((__MODE__) == MDMA_BLOCK_TRANSFER ) || ((__MODE__) == MDMA_REPEAT_BLOCK_TRANSFER ) || ((__MODE__) == MDMA_FULL_TRANSFER)) EXTI_DIRECT (0x01UL << EXTI_PROPERTY_SHIFT) EXTI_PR1_PR15_Msk (0x1UL << EXTI_PR1_PR15_Pos) FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS EXTI_SWIER1_SWIER14_Pos (14U) ETH_MACMDIOAR_MOC_WR_Pos (2U) __UINT32_C(c) c ## UL SCB_ABFSR_ITCM_Pos 0U OffsetSignedSaturation ETH_MTLTQOMR_TTC_256BITS (0x00000050U) USB_OTG_DIEPDMA_DMAADDR_Pos (0U) ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk hi2c DMA2D_BGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos) RCC_D3AMR_LPTIM2AMEN_Pos (9U) RCC_AHB1RSTR_USB1OTGHSRST_Pos (25U) USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) FDCANCCU_IE_CWEE_Msk (0x1UL << FDCANCCU_IE_CWEE_Pos) TIM2_AF1_ETRSEL_3 (0x8UL << TIM2_AF1_ETRSEL_Pos) LTDC_SRCR_IMR_Msk (0x1UL << LTDC_SRCR_IMR_Pos) ADC_CHANNEL_17 (LL_ADC_CHANNEL_17) FLASH_CR_BER_Msk (0x1UL << FLASH_CR_BER_Pos) ADC2_BASE (D2_AHB1PERIPH_BASE + 0x2100UL) GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos) ETH_MACPFR_PCF_Pos (6U) __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) __HAL_RCC_GET_SAI4A_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_SAI4ASEL))) DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos) EXTI_SWIER1_SWIER5_Pos (5U) MDMA_IT_CTC ((uint32_t)MDMA_CCR_CTCIE) USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) HSEM_CR_KEY_Pos (16U) RCC_CIFR_PLL3RDYF RCC_CIFR_PLL3RDYF_Msk HAL_I2C_ERROR_SIZE (0x00000040U) RCC_AHB2ENR_D2SRAM3EN_Msk RCC_AHB2ENR_SRAM3EN_Msk __builtin_align_up(x,align) ((__typeof__(x))(((__uintptr_t)(x)+((align)-1))&(~((align)-1)))) FDCAN_TTOCF_GEN_Pos (3U) SYSCFG_EXTICR3_EXTI8_PJ (0x00000009U) DMAMUX_CSR_SOF0_Pos (0U) DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos) ADC_CSR_AWD2_SLV_Pos (24U) NVIC_STIR_INTID_Msk (0x1FFUL ) USB_OTG_DCTL_GONSTS_Pos (3U) GPIO_LCKR_LCK13_Pos (13U) RCC_APB1HENR_CRSEN_Pos (1U) SDMMC_CLKCR_DDR SDMMC_CLKCR_DDR_Msk HRTIM_BMTRGR_TDRST HRTIM_BMTRGR_TDRST_Msk RCC_D2CFGR_D2PPRE1_DIV4_Pos (4U) SPI_CFG1_FTHLV_2 (0x4UL << SPI_CFG1_FTHLV_Pos) ADC_IER_EOCIE ADC_IER_EOCIE_Msk RCC_APB1LLPENR_HDMICECEN RCC_APB1LLPENR_CECLPEN FLASH_PSIZE_HALF_WORD FLASH_CR_PSIZE_0 __USACCUM_MIN__ 0.0UHK RCC_FMCCLKSOURCE_CLKP RCC_D1CCIPR_FMCSEL HRTIM_RST2R_EXTVNT8_Msk (0x1UL << HRTIM_RST2R_EXTVNT8_Pos) ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) LTDC_ICR_CTERRIF LTDC_ICR_CTERRIF_Msk HSEM_C1ISR_ISF10 HSEM_C1ISR_ISF10_Msk DFSDM1_FLT0_IRQn USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk DMA_FLAG_TCIF3_7 ((uint32_t)0x08000000U) LTDC_LxWHPCR_WHSTPOS LTDC_LxWHPCR_WHSTPOS_Msk FMC_BCRx_CBURSTRW_Pos (19U) RCC_APB1LENR_UART5EN_Pos (20U) HRTIM_ODSR_TE2ODS_Pos (9U) SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos) CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG1) TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos) FDCAN_IR_TEFF_Pos (14U) HRTIM_CR1_ADC3USRC_Pos (22U) EXTI_D3PCR1L_PCS3 EXTI_D3PCR1L_PCS3_Msk INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1) ADC_CCR_VBATEN_Pos (24U) FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk __HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM5EN) OB_BOOTADDR_SRAM2 0x8013U USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) __ATTRIBUTE_IMPURE_PTR__  FMC_BWTRx_BUSTURN_1 (0x2UL << FMC_BWTRx_BUSTURN_Pos) DWT_CTRL_POSTPRESET_Pos 1U FDCAN_ILE_EINT1_Msk (0x1UL << FDCAN_ILE_EINT1_Pos) HRTIM_TIMCR_TCU_Msk (0x1UL << HRTIM_TIMCR_TCU_Pos) OPAMP1_CSR_CALON_Msk (0x1UL << OPAMP1_CSR_CALON_Pos) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT ADC_CR_ADCAL_Pos (31U) MDMA_CTCR_DSIZE_Pos (6U) ETH_BASE (D2_AHB1PERIPH_BASE + 0x8000UL) __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk BDMA_CM0AR_MA_Pos (0U) RCC_USART16CLKSOURCE_PCLK2 RCC_USART16CLKSOURCE_D2PCLK2 DMAMUX_RGSR_OF6_Msk (0x1UL << DMAMUX_RGSR_OF6_Pos) USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos) HRTIM_OENR_TA2OEN HRTIM_OENR_TA2OEN_Msk HRTIM_SET1R_TIMEVNT7 HRTIM_SET1R_TIMEVNT7_Msk ETH_MACVTR_EDVLP_Pos (26U) _INT16_T_DECLARED  MDMA_CESR_TED_Msk (0x1UL << MDMA_CESR_TED_Pos) EXTI_EMR1_EM16_Msk (0x1UL << EXTI_EMR1_EM16_Pos) __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk OB_STDBY_NO_RST 0x80U USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk __HAL_RCC_SWPMI1_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_SWPMIEN) != 0U) VREFBUF_CSR_VRR_Pos (3U) __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC->APB3LPENR) &= ~ (RCC_APB3LPENR_LTDCLPEN) USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos) __HAL_RCC_WWDG_FORCE_RESET ((void)0U) MDMA_CCR_BRTIE_Pos (3U) __HAL_RCC_D2SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM2LPEN)) HRTIM_ADC4R_AD4TDC3_Msk (0x1UL << HRTIM_ADC4R_AD4TDC3_Pos) DFSDM_FLTCR2_JEOCIE_Pos (0U) MDMA_CTCR_DBURST_2 (0x4UL << MDMA_CTCR_DBURST_Pos) USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk DMA_REQUEST_SAI3_B 114U HRTIM_EECR1_EE2SNS HRTIM_EECR1_EE2SNS_Msk RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) RCC_AHB4RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOCRST_Pos) __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE HRTIM_MICR_MCMP1_Msk (0x1UL << HRTIM_MICR_MCMP1_Pos) __INTPTR_WIDTH__ 32 SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 FLASH_ACR_LATENCY_2WS (0x00000002UL) ADC_CFGR_DISCEN_Pos (16U) HRTIM_CMP1R_CMP1R_Pos (0U) __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE PWR_AVDLEVEL_2 PWR_CR1_ALS_LEV2 RAMECC_CR_ECCSEIE_Msk (0x1UL << RAMECC_CR_ECCSEIE_Pos) ETH_DMASBMR_AAL_Msk (0x1UL << ETH_DMASBMR_AAL_Pos) TIM_EGR_COMG TIM_EGR_COMG_Msk FDCAN_RXF1S_RF1L FDCAN_RXF1S_RF1L_Msk SPI_CR1_CRC33_17 SPI_CR1_CRC33_17_Msk ETH_DMADSR_TPS_TIMESTAMP_WR_Pos (14U) __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE ETH_MMCTIMR_TXLPITRCIM_Msk (0x1UL << ETH_MMCTIMR_TXLPITRCIM_Pos) HRTIM_ODSR_TC2ODS HRTIM_ODSR_TC2ODS_Msk ETH_MTLTQOMR_FTQ_Pos (0U) SWPMI_ISR_RXOVRF_Msk (0x1UL << SWPMI_ISR_RXOVRF_Pos) RCC_CR_PLLRDY_Pos (25U) FMC_SWAPBMAP_DISABLE (0x00000000U) SAI1_BASE (D2_APB2PERIPH_BASE + 0x5800UL) STM32H7xx_HAL_GPIO_H  ETH_DMAISR_MTLIS_Msk (0x1UL << ETH_DMAISR_MTLIS_Pos) HRTIM_ODSR_TC1ODS HRTIM_ODSR_TC1ODS_Msk FDCAN_TTOST_GFI FDCAN_TTOST_GFI_Msk HRTIM_ADC1R_AD1TAC3 HRTIM_ADC1R_AD1TAC3_Msk QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk SPI1_IRQn IS_FLASH_TYPEPROGRAM(VALUE) ((VALUE) == FLASH_TYPEPROGRAM_FLASHWORD) EXTI_EMR3_EM65_Pos (1U) MDMA_Channel13_BASE (MDMA_BASE + 0x00000380UL) FDCANCCU_CCFG_TQBT FDCANCCU_CCFG_TQBT_Msk EXTI_EMR3_EM85 EXTI_EMR3_EM85_Msk TRIGGER_LEVEL (0x4uL << TRIGGER_MODE_Pos) USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos) ADC_EXTERNALTRIGCONVEDGE_FALLING (LL_ADC_REG_TRIG_EXT_FALLING) RTC_CR_TSE_Pos (11U) USART_ISR_REACK_Pos (22U) FDCAN_TTOCN_SWS FDCAN_TTOCN_SWS_Msk USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk DAC_DOR2_DACC2DOR_Pos (0U) SYSCFG_EXTICR4_EXTI13_PB (0x00000010U) __ATOMIC_CONSUME 1 __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos) NAND_AddressTypedef NAND_AddressTypeDef FDCAN_NDAT1_ND27_Pos (27U) RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos) __GCC_IEC_559_COMPLEX 2 HRTIM_MPER_MPER_Pos (0U) ETH_MTLTQDR_TXSTSFSTS_Pos (5U) HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC EXTI_EMR1_EM_Pos (0U) IS_RCC_SRDPCLK1(SRDPCLK1) (((SRDPCLK1) == RCC_APB4_DIV1) || ((SRDPCLK1) == RCC_APB4_DIV2) || ((SRDPCLK1) == RCC_APB4_DIV4) || ((SRDPCLK1) == RCC_APB4_DIV8) || ((SRDPCLK1) == RCC_APB4_DIV16)) FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE RCC_AHB4LPENR_D3SRAM1LPEN_Msk RCC_AHB4LPENR_SRAM4LPEN_Msk FDCAN_NDAT1_ND5 FDCAN_NDAT1_ND5_Msk HRTIM_ADC4R_AD4MC3_Msk (0x1UL << HRTIM_ADC4R_AD4MC3_Pos) __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos) EXTI_EMR3_EM76_Msk (0x1UL << EXTI_EMR3_EM76_Pos) EXTI_RTSR1_TR7_Pos (7U) __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) OPAMP_CSR_FORCEVP OPAMP_CSR_FORCEVP_Msk FDCAN_ILS_TFEL_Msk (0x1UL << FDCAN_ILS_TFEL_Pos) DMA2D_BGPFCCR_CM_3 (0x8UL << DMA2D_BGPFCCR_CM_Pos) ETH_MACCR_IPG_Pos (24U) HRTIM_ADC3R_AD3TBPER_Msk (0x1UL << HRTIM_ADC3R_AD3TBPER_Pos) GPIO_BSRR_BS11_Pos (11U) SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) TIM_TIM2_TI4_COMP2 TIM_TISEL_TI4SEL_1 ADC_TWOSAMPLINGDELAY_3CYCLES (LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES_5) __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE DMA2D_OPFCCR_RBS_Pos (21U) BDMA_ISR_GIF2_Msk (0x1UL << BDMA_ISR_GIF2_Pos) LL_ADC_FLAG_AWD2_SLV ADC_CSR_AWD2_SLV CAN_IT_RQCP0 CAN_IT_TME DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE EXTI_D3PCR2L_PCS41 EXTI_D3PCR2L_PCS41_Msk FDCAN_HPMS_BIDX FDCAN_HPMS_BIDX_Msk HRTIM_FLTINR1_FLT3F HRTIM_FLTINR1_FLT3F_Msk SAI_PDMDLY_DLYM3R_2 (0x4UL << SAI_PDMDLY_DLYM3R_Pos) USART_ISR_TXFE_Pos (23U) RCC_AHB3RSTR_DMA2DRST RCC_AHB3RSTR_DMA2DRST_Msk JPEG_CONFR5_HSF_3 (0x8UL << JPEG_CONFR5_HSF_Pos) FMC_ECCR3_ECC3 FMC_ECCR3_ECC3_Msk DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) __HAL_RCC_I2C4_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_I2C4EN) == 0U) ETH_MACISR_PMTIS_Msk (0x1UL << ETH_MACISR_PMTIS_Pos) RCC_APB2RSTR_SAI3RST_Pos (24U) EXTI_EMR2_EM52_Pos (20U) ETH_DMACCATDR_CURTDESAPTR_Pos (0U) D1_ITCMRAM_BASE (0x00000000UL) TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk __HAL_RCC_CEC_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_CECEN) == 0U) FMC_SDSR_MODES2_0 (0x1UL << FMC_SDSR_MODES2_Pos) __SEV() __ASM volatile ("sev") __HAL_RCC_HRTIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_HRTIMLPEN)) == 0U) ADC_JDR4_JDATA_19 (0x00080000UL << ADC_JDR4_JDATA_Pos) TIM_CHANNEL_ALL 0x0000003CU DMA2D_BGPFCCR_AM_Msk (0x3UL << DMA2D_BGPFCCR_AM_Pos) ETH_MACHWF1R_PTOEN_Msk (0x1UL << ETH_MACHWF1R_PTOEN_Pos) EXTI_FTSR1_TR11_Pos (11U) LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS HSEM_C1ISR_ISF3 HSEM_C1ISR_ISF3_Msk RCC_APB1LLPENR_TIM12LPEN_Pos (6U) DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) DMAMUX2_Channel5_BASE (DMAMUX2_BASE + 0x0014UL) DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos) HAL_TIMEx_MasterConfigSynchronization SDMMC_STA_TXFIFOF_Pos (16U) DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk HRTIM_CPT2CR_TA1SET HRTIM_CPT2CR_TA1SET_Msk ETH_MACCR_ARP_Msk (0x1UL << ETH_MACCR_ARP_Pos) __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSION) FDCAN_IR_RF1N_Msk (0x1UL << FDCAN_IR_RF1N_Pos) RCC_AHB2ENR_D2SRAM3EN_Pos RCC_AHB2ENR_SRAM3EN_Pos FLASH_ACR_LATENCY_4WS (0x00000004UL) FLASH_SECTOR_1 1U DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) RCC_PLLCFGR_DIVP2EN RCC_PLLCFGR_DIVP2EN_Msk EXTI_RTSR1_TR13_Pos (13U) LL_ADC_CHANNEL_18 (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | ADC_CHANNEL_18_BITFIELD) USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) SDMMC_STA_CKSTOP_Pos (26U) SCnSCB_ACTLR_DISFOLD_Pos 2U TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) RCC_HSICFGR_HSITRIM RCC_HSICFGR_HSITRIM_Msk DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos) HRTIM_CMP2R_CMP2R_Msk (0xFFFFUL << HRTIM_CMP2R_CMP2R_Pos) HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA MDMA_CTCR_DBURST_0 (0x1UL << MDMA_CTCR_DBURST_Pos) HRTIM_CPT2CR_TE1RST_Msk (0x1UL << HRTIM_CPT2CR_TE1RST_Pos) RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk EXTI_PR1_PR3_Msk (0x1UL << EXTI_PR1_PR3_Pos) RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI DMA2D_CR_MODE_1 (0x2UL << DMA2D_CR_MODE_Pos) HRTIM_SET1R_MSTCMP4_Pos (11U) FDCAN_NDAT1_ND15 FDCAN_NDAT1_ND15_Msk IS_RCC_TIMPRES(VALUE) (((VALUE) == RCC_TIMPRES_DESACTIVATED) || ((VALUE) == RCC_TIMPRES_ACTIVATED)) I2C_OAR2_OA2MSK_Pos (8U) ADC_IT_OVR ADC_IER_OVRIE ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) ADC_JDR1_JDATA_15 (0x00008000UL << ADC_JDR1_JDATA_Pos) EXTI_D3PCR1H_PCS19_Msk (0x3UL << EXTI_D3PCR1H_PCS19_Pos) ADC_OFR1_OFFSET1_11 (0x0000800UL << ADC_OFR1_OFFSET1_Pos) __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,__ADC_DATA__,__ADC_RESOLUTION__) ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__) / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) ) ARM_MPU_CACHEP_WT_NWA 2U CEC_TXDR_TXD CEC_TXDR_TXD_Msk ETH_MACDR_RFCFCSTS_Pos (1U) HRTIM_RST2R_MSTPER_Pos (7U) SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) OPAMP_CSR_VMSEL OPAMP_CSR_VMSEL_Msk USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos) IS_RCC_CRS_SYNC_POLARITY(__POLARITY__) (((__POLARITY__) == RCC_CRS_SYNC_POLARITY_RISING) || ((__POLARITY__) == RCC_CRS_SYNC_POLARITY_FALLING)) RCC_AHB1LPENR_USB1OTGHSLPEN_Pos (25U) RCC_APB4RSTR_COMP12RST RCC_APB4RSTR_COMP12RST_Msk ETH_MACTSCR_TSENA ETH_MACTSCR_TSENA_Msk RCC_PERIPHCLK_FDCAN ((uint64_t)(0x00008000U)) USB_OTG_HCINTMSK_BBERRM_Pos (8U) TIM_TIM8_ETR_ADC2_AWD3 (TIM8_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_0) RCC_APB1LENR_SPI3EN_Msk (0x1UL << RCC_APB1LENR_SPI3EN_Pos) RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk ADC_CCR_PRESC ADC_CCR_PRESC_Msk __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG ETH_MACA3LR_ADDRLO_Pos (0U) IS_RCC_CSICALIBRATION_VALUE(VALUE) ((VALUE) <= 0x3FU) SDMMC_RESP0_CARDSTATUS0_Pos (0U) ETH_MACTSICNR_TSIC_Msk (0xFFFFFFFFUL << ETH_MACTSICNR_TSIC_Pos) FDCAN_CCCR_CSA_Msk (0x1UL << FDCAN_CCCR_CSA_Pos) RCC_PLL3DIVR_P3_Pos (9U) USART_CR2_ADDM7 USART_CR2_ADDM7_Msk CM_ARGB8888 DMA2D_INPUT_ARGB8888 RCC_CFGR_STOPKERWUCK RCC_CFGR_STOPKERWUCK_Msk RCC_USBCLKSOURCE_PLL3 RCC_D2CCIP2R_USBSEL_1 FDCAN_TXBC_TFQS_Pos (24U) SYSCFG_PMCR_BOOSTEN SYSCFG_PMCR_BOOSTEN_Msk __HAL_RCC_SWPMI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_SWPMILPEN)) != 0U) ETH_MACHWF0R_SAVLANINS_Pos (27U) FLASH_CCR_CLR_CRCEND FLASH_CCR_CLR_CRCEND_Msk FLASH_OPTSR_RDP_Msk (0xFFUL << FLASH_OPTSR_RDP_Pos) DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos) FLASH_IT_INCERR_BANK2 (FLASH_CR_INCERRIE | 0x80000000U) HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 DMA_LISR_HTIF3_Pos (26U) __HAL_RCC_SPI4_CONFIG __HAL_RCC_SPI45_CONFIG EXTI_SWIER1_SWIER17 EXTI_SWIER1_SWIER17_Msk ADC_CSR_EOSMP_MST_Msk (0x1UL << ADC_CSR_EOSMP_MST_Pos) __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk __HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_ADC3LPEN)) == 0U) TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS CRS_CR_SWSYNC CRS_CR_SWSYNC_Msk ADC_CDR_RDATA_MST_Pos (0U) RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) LD2_Pin GPIO_PIN_1 ADC_CLEAR_COMMON_CONTROL_REGISTER(__HANDLE__) CLEAR_BIT(__LL_ADC_COMMON_INSTANCE((__HANDLE__)->Instance)->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC | ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_DAMDF | ADC_CCR_DELAY | ADC_CCR_DUAL ) FDCANCCU_CSTAT_OCPC FDCANCCU_CSTAT_OCPC_Msk DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) DMA2D_CR_CTCIE_Pos (12U) SCB_AIRCR_VECTKEY_Pos 16U RCC_PERIPHCLK_PLL2_DIVP ((uint64_t)(0x0000000100000000U)) SWPMI_IER_RDYIE_Pos (11U) VLAN_TAG ETH_VLAN_TAG __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED HRTIM_OENR_TB1OEN HRTIM_OENR_TB1OEN_Msk ETH_MTLRQOMR_FUP_Pos (3U) HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) DMA_REQUEST_SPDIF_RX_CS 94U HRTIM_SET2R_SST_Msk (0x1UL << HRTIM_SET2R_SST_Pos) HRTIM_EECR1_EE1SRC_0 (0x1UL << HRTIM_EECR1_EE1SRC_Pos) HRTIM_RSTDR_TIMACMP1_Msk (0x1UL << HRTIM_RSTDR_TIMACMP1_Pos) TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) RCC_APB1LRSTR_TIM14RST_Pos (8U) RCC_D3CFGR_D3PPRE_Msk (0x7UL << RCC_D3CFGR_D3PPRE_Pos) SWPMI_ICR_CRXBERF_Msk (0x1UL << SWPMI_ICR_CRXBERF_Pos) ETH_MACRXTXSR_NCARR ETH_MACRXTXSR_NCARR_Msk _NANO_FORMATTED_IO 1 RTC_TAMPCR_TAMP2IE_Pos (19U) __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM13)) RCC_D2CCIP1R_SPI123SEL_1 (0x2UL << RCC_D2CCIP1R_SPI123SEL_Pos) RCC_CFGR_MCO2PRE_Msk (0xFUL << RCC_CFGR_MCO2PRE_Pos) CRC_CR_RESET CRC_CR_RESET_Msk DBGMCU_APB1LFZ1_DBG_TIM3_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM3_Pos) RCC_QSPICLKSOURCE_PLL RCC_D1CCIPR_QSPISEL_0 FMC_PATT_ATTHOLD FMC_PATT_ATTHOLD_Msk RCC_CR_HSIDIVF_Msk (0x1UL << RCC_CR_HSIDIVF_Pos) HRTIM_CMP1CR_CMP1CR HRTIM_CMP1CR_CMP1CR_Msk SAI_xSR_AFSDET_Pos (5U) USART_CR1_RXNEIE_RXFNEIE_Msk (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) SDMMC_STA_RXFIFOE_Pos (19U) RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) ETH_MTLTQDR_TXQPAUSED_Pos (0U) HRTIM_EEFR2_EE9FLTR_0 (0x1UL << HRTIM_EEFR2_EE9FLTR_Pos) HSEM_C1IER_ISE1 HSEM_C1IER_ISE1_Msk DMA_LISR_HTIF2_Pos (20U) __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) == 0U) __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0) DMA_REQUEST_USART6_TX 72U HRTIM_CPT1CR_EXEV5CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV5CPT_Pos) D1CCIPR DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) HRTIM_MCR_RETRIG_Pos (4U) TIM8_AF2_BK2CMP2P TIM8_AF2_BK2CMP2P_Msk HRTIM_CPT1CR_TA1SET_Msk (0x1UL << HRTIM_CPT1CR_TA1SET_Pos) SPI_CFG1_CRCEN_Pos (22U) DMA_REQUEST_SAI3_A 113U USB_OTG_HPRT_POCA_Pos (4U) SYSCFG_PMCR_I2C4_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C4_FMP_Pos) ETH_MTLRQDR_RXQSTS_EMPTY (0U) UINTMAX_MAX (__UINTMAX_MAX__) CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE_Msk I2C_ISR_TXE I2C_ISR_TXE_Msk ETH_MACCR_SARC_INSADDR0_Msk (0x1UL << ETH_MACCR_SARC_INSADDR0_Pos) __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM14EN) != 0U) SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) ETH_MACDR_TFCSTS_WAIT_Msk (0x1UL << ETH_MACDR_TFCSTS_WAIT_Pos) TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) USART_CR1_WAKE_Pos (11U) RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) __HAL_RCC_GET_SPI4_SOURCE __HAL_RCC_GET_SPI45_SOURCE DMA_REQUEST_HRTIM_TIMER_E 100U USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET _STDDEF_H_  USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk HRTIM_ODISR_TC2ODIS HRTIM_ODISR_TC2ODIS_Msk SYSCLKDivider FLASH_CCR_CLR_SNECCERR_Pos (25U) RAMECC_CR_ECCDEBWIE_Pos (4U) __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM6LPEN)) == 0U) GPIO_IDR_ID7 GPIO_IDR_ID7_Msk GPIO_PULLDOWN (0x00000002U) ETH_MACVTR_VL_UP ETH_MACVTR_VL_UP_Msk RCC_LSE_ON RCC_BDCR_LSEON __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE SPI_CFG1_UDRCFG_0 (0x1UL << SPI_CFG1_UDRCFG_Pos) __HAL_RCC_DFSDM1_CONFIG(__DFSDM1CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_DFSDM1SEL, (uint32_t)(__DFSDM1CLKSource__)) IS_HSEM_PROCESSID(__PROCESSID__) ((__PROCESSID__) <= HSEM_PROCESSID_MAX ) EXTI_FTSR2_TR49_Pos (17U) RCC_D1CCIPR_FMCSEL_Msk (0x3UL << RCC_D1CCIPR_FMCSEL_Pos) RCC_CRS_SYNC_POLARITY_RISING (0x00000000U) HRTIM_EECR1_EE4FAST HRTIM_EECR1_EE4FAST_Msk RCC_AHB1LPENR_ETH1TXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETH1TXLPEN_Pos) __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE NonMaskableInt_IRQn RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) I2C_TIMINGR_PRESC_Pos (28U) TIM_DMABase_CCR6 TIM_DMABASE_CCR6 DMA_FIFOMODE_ENABLE ((uint32_t)DMA_SxFCR_DMDIS) __HAL_RCC_ITCM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_ITCMLPEN) != 0U) USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) ETH_MTLRQDR_PRXQ_Pos (16U) HRTIM_RST1R_MSTCMP2 HRTIM_RST1R_MSTCMP2_Msk HSEM_C1ICR_ISC0 HSEM_C1ICR_ISC0_Msk GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12 HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY SYSCFG_EXTICR2_EXTI7_PB (0x00001000U) HSEM_C1ISR_ISF23 HSEM_C1ISR_ISF23_Msk EXTI_LINE_5 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x05U) IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS RCC_D3CCIPR_ADCSEL_Msk (0x3UL << RCC_D3CCIPR_ADCSEL_Pos) __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos) __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK USB_OTG_DIEPCTL_NAKSTS_Pos (17U) ETH_MACMDIOAR_CR_DIV10AR_Msk (0xBUL << ETH_MACMDIOAR_CR_DIV10AR_Pos) RCC_AHB2LPENR_SRAM3LPEN_Pos (31U) GPIO_AF0_D2PWREN ((uint8_t)0x00) CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS_Msk HRTIM_ADC4R_AD4TCC3 HRTIM_ADC4R_AD4TCC3_Msk _REENT_STRTOK_LAST(ptr) ((ptr)->_misc->_strtok_last) DFSDM_FLTISR_JOVRF_Pos (2U) HRTIM_EECR1_EE3SNS_Msk (0x3UL << HRTIM_EECR1_EE3SNS_Pos) RCC_APB4RSTR_LPTIM4RST RCC_APB4RSTR_LPTIM4RST_Msk FDCANCCU_CREL_MON_Msk (0xFFUL << FDCANCCU_CREL_MON_Pos) USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk SPDIFRX_DR1_DRNL2_Pos (0U) ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk TIM_CR2_CCUS TIM_CR2_CCUS_Msk TIM8_AF2_BK2DFBK3E_Pos (8U) GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) IS_RCC_SPI4CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI4CLKSOURCE_D2PCLK2) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_HSI) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_CSI) || ((__SOURCE__) == RCC_SPI4CLKSOURCE_HSE)) HUGE_VALL (__builtin_huge_vall()) USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk RCC_RTCCLKSOURCE_HSE_DIV32 (0x00020300U) RCC_IT_HSI48RDY (0x00000020U) DAC_SHRR_TREFRESH1_Pos (0U) IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15)) __HAL_MDMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CCR &= ~(__INTERRUPT__)) COMP_SR_C2VAL COMP_SR_C2VAL_Msk RCC_AHB1LPENR_USB2OTGHSULPILPEN_Msk RCC_AHB1LPENR_USB2OTGFSULPILPEN_Msk SAI_PDMDLY_DLYM1R SAI_PDMDLY_DLYM1R_Msk USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos) ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk RCC_AHB1LPENR_ETH1RXLPEN RCC_AHB1LPENR_ETH1RXLPEN_Msk RCC_CR_HSI48RDY RCC_CR_HSI48RDY_Msk _ATEXIT_DYNAMIC_ALLOC 1 EXTI_D3PMR1_MR9_Msk (0x1UL << EXTI_D3PMR1_MR9_Pos) SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) TIM_EVENTSOURCE_BREAK TIM_EGR_BG RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) GPIO_MODER_MODE3_Pos (6U) ADC_JDR1_JDATA_21 (0x00200000UL << ADC_JDR1_JDATA_Pos) HAL_LOCKED CMP_PD_BitNumber CMP_PD_BIT_NUMBER IS_EXTI_PENDING_EDGE(__EXTI_LINE__) (((__EXTI_LINE__) == EXTI_TRIGGER_RISING) || ((__EXTI_LINE__) == EXTI_TRIGGER_FALLING)|| ((__EXTI_LINE__) == EXTI_TRIGGER_RISING_FALLING)) PWR_WAKEUP_FLAG5 PWR_WKUPFR_WKUPF5 FDCAN_TTCTC_CT_Msk (0xFFFFUL << FDCAN_TTCTC_CT_Pos) PLLCFGR GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) ETH_MACTTSSSR_TXTSSHI_Msk (0xFFFFFFFFUL << ETH_MACTTSSSR_TXTSSHI_Pos) ETH_MACISR_MMCIS_Msk (0x1UL << ETH_MACISR_MMCIS_Pos) PWR_CR1_DBP PWR_CR1_DBP_Msk LL_ADC_REG_RANK_10 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) HSEM_CLEAR_KEY_MIN (0U) IS_MDMA_SOURCE_BURST(__BURST__) (((__BURST__) == MDMA_SOURCE_BURST_SINGLE ) || ((__BURST__) == MDMA_SOURCE_BURST_2BEATS ) || ((__BURST__) == MDMA_SOURCE_BURST_4BEATS ) || ((__BURST__) == MDMA_SOURCE_BURST_8BEATS) || ((__BURST__) == MDMA_SOURCE_BURST_16BEATS) || ((__BURST__) == MDMA_SOURCE_BURST_32BEATS) || ((__BURST__) == MDMA_SOURCE_BURST_64BEATS) || ((__BURST__) == MDMA_SOURCE_BURST_128BEATS)) EXTI_IMR2_IM62_Msk (0x1UL << EXTI_IMR2_IM62_Pos) HAL_SDEx_Read_DMADoubleBuffer0CpltCallback HAL_SDEx_Read_DMADoubleBuf0CpltCallback ADC_JSQR_JEXTSEL_4 (0x10UL << ADC_JSQR_JEXTSEL_Pos) __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE HRTIM_RST2R_EXTVNT7 HRTIM_RST2R_EXTVNT7_Msk HSEM_RLR_PROCID HSEM_RLR_PROCID_Msk __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE I2C_GENERALCALL_ENABLE I2C_CR1_GCEN RCC_PLLCKSELR_DIVM2_Pos (12U) ETH_MMCTIMR_TXMCOLGPIM ETH_MMCTIMR_TXMCOLGPIM_Msk ETH_MACHWF0R_ACTPHYSEL_RMII_Pos (30U) ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) MDMA_CISR_BTIF MDMA_CISR_BTIF_Msk DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk RCC_PLLCFGR_PLL2RGE_Msk (0x3UL << RCC_PLLCFGR_PLL2RGE_Pos) RCC_CICR_PLL3RDYC RCC_CICR_PLL3RDYC_Msk RCC_AHB4ENR_GPIOIEN_Msk (0x1UL << RCC_AHB4ENR_GPIOIEN_Pos) __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET HAL_DMAMUX2_SYNC_LPUART1_TX_WKUP 7U SYSCFG_EXTICR1_EXTI3_PF (0x00005000U) FDCAN_ILS_RF0FL_Msk (0x1UL << FDCAN_ILS_RF0FL_Pos) RCC_D1CFGR_HPRE_DIV4_Msk (0x9UL << RCC_D1CFGR_HPRE_DIV4_Pos) __FLT32_MIN__ 1.1754943508222875e-38F32 IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL0) || ((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3)) JPEG_CONFR1_HDR_Pos (8U) ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) GPIO_PUPDR_PUPD8_Pos (16U) GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) HRTIM_RSTDR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTDR_TIMBCMP2_Pos) GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk HRTIM_BMTRGR_TDREP_Msk (0x1UL << HRTIM_BMTRGR_TDREP_Pos) ADC_CSR_JEOS_SLV ADC_CSR_JEOS_SLV_Msk USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk __HAL_RCC_OPAMP_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_OPAMPRST) MDMA_CESR_TEMD MDMA_CESR_TEMD_Msk __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET SPI_IFCR_TIFREC_Msk (0x1UL << SPI_IFCR_TIFREC_Pos) IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_CSIRDY) || ((FLAG) == RCC_FLAG_HSI48RDY) || ((FLAG) == RCC_FLAG_HSERDY) || ((FLAG) == RCC_FLAG_D1CKRDY) || ((FLAG) == RCC_FLAG_D2CKRDY) || ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_PLL2RDY) || ((FLAG) == RCC_FLAG_PLL3RDY) || ((FLAG) == RCC_FLAG_LSERDY) || ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_CPURST) || ((FLAG) == RCC_FLAG_D1RST) || ((FLAG) == RCC_FLAG_D2RST) || ((FLAG) == RCC_FLAG_BORRST) || ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDG1RST)|| ((FLAG) == RCC_FLAG_WWDG1RST) || ((FLAG) == RCC_FLAG_LPWR1RST)|| ((FLAG) == RCC_FLAG_LPWR2RST) || ((FLAG) == RCC_FLAG_HSIDIV )) HRTIM_EECR2_EE8POL_Pos (14U) SDMMC_DCTRL_DTEN_Msk (0x1UL << SDMMC_DCTRL_DTEN_Pos) ADC_CSR_AWD1_MST ADC_CSR_AWD1_MST_Msk __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk FDCAN_TXBTIE_TIE_Msk (0xFFFFFFFFUL << FDCAN_TXBTIE_TIE_Pos) GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 TIM8_AF1_BKCMP2P_Pos (11U) FDCAN_TTIR_CSM_Msk (0x1UL << FDCAN_TTIR_CSM_Pos) USART_CR2_DIS_NSS_Msk (0x1UL << USART_CR2_DIS_NSS_Pos) FDCAN_CCCR_CSR_Msk (0x1UL << FDCAN_CCCR_CSR_Pos) __DCACHE_PRESENT 1U FMC_PATT_ATTHIZ_2 (0x04UL << FMC_PATT_ATTHIZ_Pos) SAI_xCR2_MUTE_Pos (5U) __INT_FAST8_MAX__ 0x7fffffff HSEM_C1ISR_ISF28_Msk (0x1UL << HSEM_C1ISR_ISF28_Pos) GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) ADC_SAMPLETIME_32CYCLES_5 (LL_ADC_SAMPLINGTIME_32CYCLES_5) HRTIM_RSTER_TIMCCMP1_Msk (0x1UL << HRTIM_RSTER_TIMCCMP1_Pos) MDMA_CDAR_DAR_Pos (0U) __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos) USART_CLOCK_ENABLED USART_CLOCK_ENABLE COMP_OR_AFOPE6_Msk (0x1UL << COMP_OR_AFOPE6_Pos) DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) ADC_ChannelConfTypeDef HRTIM_CPT2CR_TE1SET_Msk (0x1UL << HRTIM_CPT2CR_TE1SET_Pos) OPAMP1_CSR_PGGAIN_2 (0x4UL << OPAMP1_CSR_PGGAIN_Pos) SYSCFG_PMCR_I2C_PB7_FMP SYSCFG_PMCR_I2C_PB7_FMP_Msk EXTI_IMR1_IM21_Pos (21U) SYSCFG_EXTICR2_EXTI5_PA (0U) RNG_SR_SECS RNG_SR_SECS_Msk WWDG_CFR_WDGTB_Msk (0x7UL << WWDG_CFR_WDGTB_Pos) ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk FDCAN_TTTMC_TMSA_Msk (0x3FFFUL << FDCAN_TTTMC_TMSA_Pos) LL_ADC_OVS_SHIFT_RIGHT_7 ( ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE EXTI_D3PCR1H_PCS20 EXTI_D3PCR1H_PCS20_Msk FDCAN_PSR_TDCV_Msk (0x7FUL << FDCAN_PSR_TDCV_Pos) __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3 StreamBaseAddress TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk BDMA_IFCR_CTCIF6_Msk (0x1UL << BDMA_IFCR_CTCIF6_Pos) ETH_MACRFCR_UP ETH_MACRFCR_UP_Msk TIM_DMA_ID_CC4 ((uint16_t) 0x0004) IS_HAL_EXTI_CONFIG_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1)|| ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE85) || ((LINE) == EXTI_LINE86)) HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT TIM_TISEL_TI1SEL_Msk (0xFUL << TIM_TISEL_TI1SEL_Pos) RCC_OSCILLATORTYPE_HSI (0x00000002U) FDCAN_NDAT1_ND30 FDCAN_NDAT1_ND30_Msk RCC_HSICFGR_HSITRIM_Msk (0x7FUL << RCC_HSICFGR_HSITRIM_Pos) FDCAN_TTOST_GSI_Pos (27U) TIM_BREAKINPUTSOURCE_POLARITY_HIGH 0x00000000U __LONG_MAX__ 0x7fffffffL ADC_OFR3_OFFSET3_0 (0x0000001UL << ADC_OFR3_OFFSET3_Pos) HRTIM_CPT2CR_EXEV6CPT_Pos (7U) HSEM_C1ISR_ISF3_Msk (0x1UL << HSEM_C1ISR_ISF3_Pos) DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk TIM1_AF1_BKCMP2P_Msk (0x1UL << TIM1_AF1_BKCMP2P_Pos) GPIO_AF12_TIM8 ((uint8_t)0x0C) QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos) DMA2D_OCOLR_GREEN_2 DMA2D_OCOLR_GREEN_2_Msk HRTIM_ODISR_TB2ODIS_Pos (3U) HRTIM_ADC1R_AD1TAC3_Pos (11U) RCC_EXTI_LINE_LSECSS EXTI_IMR1_IM18 ETH_MACPFR_DAIF_Msk (0x1UL << ETH_MACPFR_DAIF_Pos) CoreDebug_DCRSR_REGSEL_Pos 0U RCC_RTCCLKSOURCE_HSE_DIV28 (0x0001C300U) USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk TIM_TISEL_TI1SEL_2 (0x4UL << TIM_TISEL_TI1SEL_Pos) BDMA_ISR_TEIF7_Pos (31U) IS_RCC_CRS_HSI48CALIBRATION(__VALUE__) (((__VALUE__) <= 0x3FU)) USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) I2C3_ER_IRQn USB_OTG_HCINTMSK_CHHM_Pos (1U) ETH_MACHWF0R_TSSTSSEL_INTERNAL ETH_MACHWF0R_TSSTSSEL_INTERNAL_Msk RCC_D3CCIPR_SAI4BSEL_Pos (24U) TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk QUADSPI_CR_PRESCALER_3 (0x08UL << QUADSPI_CR_PRESCALER_Pos) HRTIM_FLTINR2_FLT5E_Msk (0x1UL << HRTIM_FLTINR2_FLT5E_Pos) HAL_TIMEOUT ADC_JDR2_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR2_JDATA_Pos) ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) DWT_CPICNT_CPICNT_Pos 0U HAL_DMAMUX2_REQUEST_GEN_EXTI0 HAL_DMAMUX2_REQ_GEN_EXTI0 ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk APB1LLPENR EXTI_FTSR1_TR8_Pos (8U) RCC_SAI23CLKSOURCE_PIN (RCC_D2CCIP1R_SAI23SEL_0 | RCC_D2CCIP1R_SAI23SEL_1) ETH_MACLTCR_LST_Msk (0x3FFUL << ETH_MACLTCR_LST_Pos) HRTIM_SET2R_TIMEVNT2_Pos (13U) FDCAN_IE_BEUE_Msk (0x1UL << FDCAN_IE_BEUE_Pos) FMC_PATT_ATTSET_Msk (0xFFUL << FMC_PATT_ATTSET_Pos) TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) DMA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC) ADC_DUALMODE_REGINTERL_INJECSIMULT (LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM) USART_CR3_DEM USART_CR3_DEM_Msk TRIGGER_MODE (0x7uL << TRIGGER_MODE_Pos) ADC_OFR2_OFFSET2_18 (0x0040000UL << ADC_OFR2_OFFSET2_Pos) RCC_AHB2LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB2LPENR_SRAM2LPEN_Pos) LTDC_LxDCCR_DCGREEN_Msk (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos) HSEM_RLR_LOCK_Msk (0x1UL << HSEM_RLR_LOCK_Pos) WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE HRTIM_EEFR1_EE3LTCH_Msk (0x1UL << HRTIM_EEFR1_EE3LTCH_Pos) ADC_CALFACT_CALFACT_S_9 (0x200UL << ADC_CALFACT_CALFACT_S_Pos) PWR_CR2_BREN_Pos (0U) DMAMUX_CSR_SOF2_Pos (2U) RCC_AHB1RSTR_USB2OTGHSRST_Msk RCC_AHB1RSTR_USB2OTGFSRST_Msk SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos) HRTIM_BDTUPR_TIMREP_Pos (5U) FDCAN_NDAT1_ND28 FDCAN_NDAT1_ND28_Msk RCC_PLLCFGR_PLL2RGE_Pos (6U) DMA_FLAG_TCIF1_5 ((uint32_t)0x00000800U) HRTIM_BDTUPR_TIMFLTR_Pos (20U) USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) HSEM_C1MISR_MISF8_Msk (0x1UL << HSEM_C1MISR_MISF8_Pos) FMC_BTRx_ADDHLD_2 (0x4UL << FMC_BTRx_ADDHLD_Pos) GPIO_AF12_TIM1 ((uint8_t)0x0C) GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) FDCAN_TEST_TX_Pos (5U) EXTI_RTSR1_TR4_Msk (0x1UL << EXTI_RTSR1_TR4_Pos) ETH_MACVIR_VLP_Pos (18U) ADC_EXTERNALTRIG_HR1_ADCTRG1 (LL_ADC_REG_TRIG_EXT_HRTIM_TRG1) USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk RCC_APB1LENR_TIM7EN_Msk (0x1UL << RCC_APB1LENR_TIM7EN_Pos) RCC_CFGR_RTCPRE_1 (0x2UL << RCC_CFGR_RTCPRE_Pos) NVIC_PRIORITYGROUP_4 ((uint32_t)0x00000003) CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk RCC_APB4ENR_SAI4EN RCC_APB4ENR_SAI4EN_Msk DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) __FLT64_MIN_10_EXP__ (-307) __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES EXTI_D3PMR1_MR13_Msk (0x1UL << EXTI_D3PMR1_MR13_Pos) SYSCFG_UR2_BORH_0 (0x1UL << SYSCFG_UR2_BORH_Pos) TIM8_AF1_BKINP TIM8_AF1_BKINP_Msk RCC_UART7CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 FMC_SDTRx_TMRD_2 (0x4UL << FMC_SDTRx_TMRD_Pos) EXTI_PR1_PR6_Msk (0x1UL << EXTI_PR1_PR6_Pos) I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_USART2RST) AHB2ENR _REENT_RAND_NEXT(ptr) ((ptr)->_r48->_rand_next) __HAL_RCC_DTCM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM2LPEN) != 0U) RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk RCC_APB2RSTR_TIM8RST_Pos (1U) HRTIM_BMPER_BMPER_Msk (0xFFFFUL << HRTIM_BMPER_BMPER_Pos) FLASH_BANK_BOTH (FLASH_BANK_1 | FLASH_BANK_2) CoreDebug_DHCSR_S_HALT_Pos 17U FDCAN_NDAT2_ND46 FDCAN_NDAT2_ND46_Msk LL_ADC_CHANNEL_TEMPSENSOR (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) HRTIM_RST2R_UPDATE HRTIM_RST2R_UPDATE_Msk _REENT_CHECK_TM(var) _REENT_CHECK(var, _localtime_buf, struct __tm *, sizeof *((var)->_localtime_buf), ) ETH_MACHWF0R_TSSTSSEL_INTERNAL_Msk (0x1UL << ETH_MACHWF0R_TSSTSSEL_INTERNAL_Pos) JPEG_CONFR6_NB_2 (0x4UL << JPEG_CONFR6_NB_Pos) SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) __HAL_RCC_USB_OTG_FS_RELEASE_RESET() __HAL_RCC_USB2_OTG_FS_RELEASE_RESET() TIM_BDTR_BKE TIM_BDTR_BKE_Msk RCC_APB1LLPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C1LPEN_Pos) HRTIM_MCR_TACEN HRTIM_MCR_TACEN_Msk GPIO_OSPEEDR_OSPEED4_Pos (8U) FMC_BTRx_DATLAT_2 (0x4UL << FMC_BTRx_DATLAT_Pos) GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) DAC_SHSR1_TSAMPLE1_Msk (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos) IS_EXTI_ALL_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE22) || ((LINE) == EXTI_LINE23) || ((LINE) == EXTI_LINE24) || ((LINE) == EXTI_LINE25) || ((LINE) == EXTI_LINE26) || ((LINE) == EXTI_LINE27) || ((LINE) == EXTI_LINE28) || ((LINE) == EXTI_LINE29) || ((LINE) == EXTI_LINE30) || ((LINE) == EXTI_LINE31) || ((LINE) == EXTI_LINE32) || ((LINE) == EXTI_LINE33) || ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || ((LINE) == EXTI_LINE36) || ((LINE) == EXTI_LINE37) || ((LINE) == EXTI_LINE38) || ((LINE) == EXTI_LINE39) || ((LINE) == EXTI_LINE40) || ((LINE) == EXTI_LINE41) || ((LINE) == EXTI_LINE42) || ((LINE) == EXTI_LINE43) || ((LINE) == EXTI_LINE44) || ((LINE) == EXTI_LINE47) || ((LINE) == EXTI_LINE48) || ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE54) || ((LINE) == EXTI_LINE55) || ((LINE) == EXTI_LINE56) || ((LINE) == EXTI_LINE57) || ((LINE) == EXTI_LINE58) || ((LINE) == EXTI_LINE59) || ((LINE) == EXTI_LINE60) || ((LINE) == EXTI_LINE61) || ((LINE) == EXTI_LINE62) || ((LINE) == EXTI_LINE63) || ((LINE) == EXTI_LINE64) || ((LINE) == EXTI_LINE65) || ((LINE) == EXTI_LINE66) || ((LINE) == EXTI_LINE67) || ((LINE) == EXTI_LINE68) || ((LINE) == EXTI_LINE69) || ((LINE) == EXTI_LINE70) || ((LINE) == EXTI_LINE71) || ((LINE) == EXTI_LINE72) || ((LINE) == EXTI_LINE73) || ((LINE) == EXTI_LINE74) || ((LINE) == EXTI_LINE75) || ((LINE) == EXTI_LINE76) || ((LINE) == EXTI_LINE85) || ((LINE) == EXTI_LINE86) || ((LINE) == EXTI_LINE87) || ((LINE) == EXTI_LINE88) || ((LINE) == EXTI_LINE89) || ((LINE) == EXTI_LINE90) || ((LINE) == EXTI_LINE91)) LL_ADC_REG_SEQ_DISCONT_7RANKS (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCEN) RCC_APB1LLPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C3LPEN_Pos) HRTIM_EECR1_EE3SRC_0 (0x1UL << HRTIM_EECR1_EE3SRC_Pos) USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) RCC_APB1LRSTR_UART5RST RCC_APB1LRSTR_UART5RST_Msk SAI_PDMDLY_DLYM3L_1 (0x2UL << SAI_PDMDLY_DLYM3L_Pos) __ADC_IS_ENABLED ADC_IS_ENABLE RCC_APB2ENR_TIM16EN_Msk (0x1UL << RCC_APB2ENR_TIM16EN_Pos) I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE HRTIM_RSTR_EXTEVNT6_Msk (0x1UL << HRTIM_RSTR_EXTEVNT6_Pos) SDMMC_CMD_WAITRESP_Msk (0x3UL << SDMMC_CMD_WAITRESP_Pos) USART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_RXFNEIE_Msk FDCAN_TEST_TX_Msk (0x3UL << FDCAN_TEST_TX_Pos) USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos) I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk RCC_LPTIM345CLKSOURCE_PLL2 RCC_D3CCIPR_LPTIM345SEL_0 eMMC_LOW_VOLTAGE_RANGE EMMC_LOW_VOLTAGE_RANGE TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS ADC_ANALOGWATCHDOG_SINGLE_REG (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN) RCC_LSI_ON RCC_CSR_LSION __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT SPDIFRX_CR_PTMSK_Msk (0x1UL << SPDIFRX_CR_PTMSK_Pos) GPIOB_PIN_AVAILABLE GPIO_PIN_All SDMMC_CLKCR_BUSSPEED_Pos (19U) EXTI_SWIER1_SWIER7_Pos (7U) ADC_CSR_JQOVF_SLV_Msk (0x1UL << ADC_CSR_JQOVF_SLV_Pos) FDCAN_NDAT2_ND40_Msk (0x1UL << FDCAN_NDAT2_ND40_Pos) LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY (ADC_CFGR_JQM) __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE TIM_TIM2_TI4_COMP1COMP2_OUT TIM_TIM2_TI4_COMP1_COMP2 FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) __HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN) HRTIM_BDTUPR_TIMCNT_Msk (0x1UL << HRTIM_BDTUPR_TIMCNT_Pos) HRTIM_CPT1CR_TIMBCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMBCMP2_Pos) TIM_TISEL_TI1SEL_0 (0x1UL << TIM_TISEL_TI1SEL_Pos) GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ)) USART_CR1_RXNEIE USART_CR1_RXNEIE_RXFNEIE D3CFGR IS_FLASH_FLAG_BANK1(FLAG) (((FLAG) & FLASH_FLAG_ALL_BANK1) == (FLAG)) HSEM_C1ISR_ISF15_Pos (15U) ARM_MPU_AP_URO 2U LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES (ADC_CCR_DELAY_3 ) __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED FMC_SDCRx_NC FMC_SDCRx_NC_Msk RCC_CFGR_MCO2_Pos (29U) UINT_LEAST8_MAX (__UINT_LEAST8_MAX__) DAC_CR_WAVE1 DAC_CR_WAVE1_Msk DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos) __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) __HAL_RCC_PLL3FRACN_DISABLE() CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOFLPEN)) != 0U) HRTIM_RST1R_MSTPER HRTIM_RST1R_MSTPER_Msk RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) OB_BOOTADDR_DTCM_RAM 0x8000U __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE(); } while(0) USART_CR3_RXFTIE_Pos (28U) FDCAN_TOCV_TOC FDCAN_TOCV_TOC_Msk RCC_APB2ENR_DFSDM1EN_Pos (28U) LL_ADC_MULTI_REG_DMA_EACH_ADC (0x00000000UL) TEMPSENSOR_CAL_VREFANALOG (3300UL) FDCAN_NDAT1_ND4_Msk (0x1UL << FDCAN_NDAT1_ND4_Pos) FDCAN_PSR_DLEC_Msk (0x7UL << FDCAN_PSR_DLEC_Pos) DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos) USART_CR1_EOBIE_Pos (27U) FDCANCCU_IE_CSCE_Msk (0x1UL << FDCANCCU_IE_CSCE_Pos) CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF_Msk SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos) ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) SYSCFG_EXTICR4_EXTI12_Pos (0U) LL_ADC_INJ_TRIG_EXT_TIM24_TRGO (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) RCC_LSE_OFF (0x00000000U) HRTIM_EEFR2_EE6FLTR HRTIM_EEFR2_EE6FLTR_Msk DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos) ETH_MACPFR_PCF_Msk (0x3UL << ETH_MACPFR_PCF_Pos) DMAMUX2_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator2_BASE) VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) HRTIM1_TIME_IRQn ETH_MACPCSR_RWKFILTRST_Pos (31U) GPIOI_PIN_AVAILABLE GPIO_PIN_All BDMA_REQUEST_GENERATOR1 2U LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos) EXTI_EMR2_EM58_Msk (0x1UL << EXTI_EMR2_EM58_Pos) RCC_APB4ENR_COMP12EN RCC_APB4ENR_COMP12EN_Msk TIM_CR1_OPM TIM_CR1_OPM_Msk I2C_FLAG_ALERT I2C_ISR_ALERT IS_RCC_OSCILLATORTYPE(OSCILLATOR) (((OSCILLATOR) == RCC_OSCILLATORTYPE_NONE) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) || (((OSCILLATOR) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)) I2C_FASTMODEPLUS_PB8 SYSCFG_PMCR_I2C_PB8_FMP JPEG_CONFR7_QT JPEG_CONFR7_QT_Msk __UHA_FBIT__ 8 RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE EXTI_IMR3_IM69_Msk (0x1UL << EXTI_IMR3_IM69_Pos) I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) TIM_GROUPCH5_OC3REFC TIM_CCR5_GC5C3 RCC_IT_PLL3RDY (0x00000100U) __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE COMP_CFGRx_EN COMP_CFGRx_EN_Msk OPAMP1_CSR_FORCEVP OPAMP1_CSR_FORCEVP_Msk HRTIM_BMTRGR_EEV7_Pos (29U) DAC_SHSR1_TSAMPLE1_Pos (0U) RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos) ETH_DMACRCR_RBSZ_Pos (1U) HRTIM_EECR3_EEVSD_Pos (30U) DBGMCU_CR_DBG_TRACECKEN_Msk (0x1UL << DBGMCU_CR_DBG_TRACECKEN_Pos) TIM2_AF1_ETRSEL_Pos (14U) LL_ADC_REG_RANK_13 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) MDMA_CESR_ASE MDMA_CESR_ASE_Msk HSEM_C1MISR_MISF31_Pos (31U) HRTIM_SET1R_EXTVNT6_Msk (0x1UL << HRTIM_SET1R_EXTVNT6_Pos) __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE DBGMCU_APB4FZ1_DBG_RTC_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_RTC_Pos) __PACKED_UNION union __attribute__((packed, aligned(1))) __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER ETH_DMASBMR_FB ETH_DMASBMR_FB_Msk MPU_REGION_NUMBER2 ((uint8_t)0x02) __HAL_RCC_GPIOK_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOKRST) char +0 TIM_ICPSC_DIV1 0x00000000U USB_OTG_DSTS_ENUMSPD_Pos (1U) HAL_DMAMUX2_REQ_GEN_EXTI0 20U RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos) RCC_PLLCFGR_DIVR2EN_Pos (21U) SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk RCC_PLL2DIVR_N2 RCC_PLL2DIVR_N2_Msk SYSCFG_CELL_CODE ((uint32_t)0x00000000) EXTI_D3PCR1L_PCS3_Msk (0x3UL << EXTI_D3PCR1L_PCS3_Pos) RCC_HSICFGR_HSICAL_Pos (0U) USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk FDCAN_IR_DRX_Pos (19U) EXTI_EMR1_EM27_Msk (0x1UL << EXTI_EMR1_EM27_Pos) EXTI_IMR1_IM30_Pos (30U) __int_least16_t_defined 1 RTC_TSTR_MNU_Pos (8U) HRTIM_EECR1_EE4SNS_0 (0x1UL << HRTIM_EECR1_EE4SNS_Pos) RCC_RTCCLKSOURCE_HSE_DIV27 (0x0001B300U) __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIODLPEN)) == 0U) USART_TDR_TDR USART_TDR_TDR_Msk DMAMUX_RGCFR_COF0_Pos (0U) JPEG_CONFR4_QT_Msk (0x3UL << JPEG_CONFR4_QT_Pos) FDCAN_SIDFC_FLSSA_Msk (0x3FFFUL << FDCAN_SIDFC_FLSSA_Pos) JPEG_CONFR7_VSF_2 (0x4UL << JPEG_CONFR7_VSF_Pos) IS_RCC_CSI(CSI) (((CSI) == RCC_CSI_OFF) || ((CSI) == RCC_CSI_ON)) ETH_MACPOCR_APDREQEN_Msk (0x1UL << ETH_MACPOCR_APDREQEN_Pos) OB_USER_SECURITY 0x0040U FLASH_FLAG_WBNE FLASH_SR_WBNE DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos) EXTI_EMR3_EM67_Pos (3U) TIM_CCMR1_OC2M_Pos (12U) SCB_CTR_CWG_Pos 24U RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) OPAMP2 ((OPAMP_TypeDef *) OPAMP2_BASE) char FMC_BCRx_WAITPOL_Msk (0x1UL << FMC_BCRx_WAITPOL_Pos) USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk __SNBF 0x0002 __HAL_RCC_SDMMC_CONFIG(__SDMMCCLKSource__) MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_SDMMCSEL, (uint32_t)(__SDMMCCLKSource__)) TIM_CCER_CC3E_Pos (8U) SPI_SR_DXP_Msk (0x1UL << SPI_SR_DXP_Pos) __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) : ((__HANDLE__)->Instance->CCR6 = (__COMPARE__))) GPIO_AF3_LTDC ((uint8_t)0x03) PWR_WAKEUP_PIN4_HIGH PWR_WKUPEPR_WKUPEN4 RCC_USART2CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 EXTI_D3PCR1H_PCS21_Pos (10U) ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk RCC_CFGR_MCO2PRE_Pos (25U) LTDC_SSCR_VSH_Msk (0x7FFUL << LTDC_SSCR_VSH_Pos) HRTIM_RST2R_RESYNC HRTIM_RST2R_RESYNC_Msk HSEM_RLR_PROCID_Msk (0xFFUL << HSEM_RLR_PROCID_Pos) __HAL_PWR_PVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) ADC_IS_CONVERSION_ONGOING_INJECTED(__HANDLE__) (LL_ADC_INJ_IsConversionOngoing((__HANDLE__)->Instance)) FLASH_FLAG_EOP FLASH_SR_EOP ATOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t val; do { val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos) RCC_APB1LRSTR_USART2RST RCC_APB1LRSTR_USART2RST_Msk RCC_D3CFGR_D3PPRE_DIV16_Pos (4U) HSEM_C1ICR_ISC21_Pos (21U) COMP_OR_AFOPA8 COMP_OR_AFOPA8_Msk EXTI_FTSR1_TR7 EXTI_FTSR1_TR7_Msk SAI_xCR1_OSR_Msk (0x1UL << SAI_xCR1_OSR_Pos) FDCAN_ILS_TCFL_Pos (10U) __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART2EN) != 0U) TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) HRTIM_SET2R_CMP2_Msk (0x1UL << HRTIM_SET2R_CMP2_Pos) ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK DFSDM_FLTCR1_JEXTSEL_3 (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos) TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0) DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk CRS_CFGR_SYNCPOL_Msk (0x1UL << CRS_CFGR_SYNCPOL_Pos) ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) RCC_AHB3ENR_DMA2DEN RCC_AHB3ENR_DMA2DEN_Msk __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig BDMA_IFCR_CTEIF7_Pos (31U) RCC_AHB4ENR_GPIOAEN_Pos (0U) ADC_JDR3_JDATA_9 (0x00000200UL << ADC_JDR3_JDATA_Pos) SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk RTC_TSSSR_SS RTC_TSSSR_SS_Msk LL_ADC_INJ_TRIG_EXT_TIM2_CH1 (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ADC_IER_ADRDYIE_Pos (0U) ETH_MACHWF0R_ADDMACADRSEL_Msk (0x1FUL << ETH_MACHWF0R_ADDMACADRSEL_Pos) DCMI_CR_LSM DCMI_CR_LSM_Msk DMA_REQUEST_USART6_RX 71U QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk EXTI_MODE_EVENT 0x00000002U COMP_CFGRx_POLARITY_Pos (3U) RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 LL_ADC_FLAG_OVR ADC_ISR_OVR MDMA_CSAR_SAR_Msk (0xFFFFFFFFUL << MDMA_CSAR_SAR_Pos) USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk __GXX_TYPEINFO_EQUALITY_INLINE 0 QUADSPI_CR_FTHRES_Msk (0x1FUL << QUADSPI_CR_FTHRES_Pos) RCC_APB1HRSTR_MDIOSRST RCC_APB1HRSTR_MDIOSRST_Msk __UINT_LEAST64_MAX__ 0xffffffffffffffffULL RCC_PLL1FRACR_FRACN1_Pos (3U) SWPMI_IER_RXOVRIE SWPMI_IER_RXOVRIE_Msk __DQ_FBIT__ 63 RCC_UART4CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk SDMMC_ICR_CMDSENTC_Msk (0x1UL << SDMMC_ICR_CMDSENTC_Pos) FLASH_OPTCR_MER_Pos (4U) ETH_DMACTCR_ST_Pos (0U) SPI_FRLVL_HALF_FULL SPI_RX_FIFO_2PACKET PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Msk HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL __UINTMAX_MAX__ 0xffffffffffffffffULL LTDC_ICR_CTERRIF_Pos (2U) EXTI_RTSR2_TR49 EXTI_RTSR2_TR49_Msk USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UnFreeze_WWDG1 COMP_CFGRx_INMSEL_Msk (0x7UL << COMP_CFGRx_INMSEL_Pos) ADC_CALFACT2_LINCALFACT_11 (0x00000800UL << ADC_CALFACT2_LINCALFACT_Pos) __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH SYSCFG_EXTICR4_EXTI15_PF (0x00005000U) EXTI_EMR3_EM87_Msk (0x1UL << EXTI_EMR3_EM87_Pos) HRTIM_ADC4R_AD4TAC2_Msk (0x1UL << HRTIM_ADC4R_AD4TAC2_Pos) EXTI_EMR2_EM57_Msk (0x1UL << EXTI_EMR2_EM57_Pos) HRTIM_ADC4R_AD4TDRST_Msk (0x1UL << HRTIM_ADC4R_AD4TDRST_Pos) __UFRACT_EPSILON__ 0x1P-16UR HRTIM_TIMISR_CMP3 HRTIM_TIMISR_CMP3_Msk __HAL_RCC_SPDIFRX_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_SPDIFRXRST) __ARM_FP16_FORMAT_IEEE HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP RCC_APB1LLPENR_TIM6LPEN RCC_APB1LLPENR_TIM6LPEN_Msk HRTIM_CR2_MRST HRTIM_CR2_MRST_Msk SDMMC_POWER_PWRCTRL_Pos (0U) DMAmuxChannel SCB_DFSR_DWTTRAP_Pos 2U FLASH_CR_DBECCERRIE_Pos (26U) TIM_EGR_COMG_Pos (5U) ADC_CLOCK_ASYNC_DIV256 (LL_ADC_CLOCK_ASYNC_DIV256) __NEWLIB_H__ 1 DFSDM_FLTCR2_AWDCH_Pos (16U) CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) RCC_D3AMR_ADC3AMEN_Pos (24U) RCC_RTCCLKSOURCE_HSE_DIV48 (0x00030300U) USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) I2c1235ClockSelection I2c123ClockSelection SDMMC2_IRQn QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk HAL_DMA_STATE_READY SYSCFG_BOOT_ADDR1 ((uint32_t)0x00000001) RCC_CRS_IT_TRIMOVF CRS_CR_ERRIE EXTI_D3PMR1_MR11_Pos (11U) ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U) TIM_EGR_CC1G_Pos (1U) ADC_CSR_ADRDY_SLV_Pos (16U) USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) TIM_EGR_CC2G TIM_EGR_CC2G_Msk IS_BDMA_CHANNEL_DMAMUX_INSTANCE(INSTANCE) (((INSTANCE) == BDMA_Channel0) || ((INSTANCE) == BDMA_Channel1) || ((INSTANCE) == BDMA_Channel2) || ((INSTANCE) == BDMA_Channel3) || ((INSTANCE) == BDMA_Channel4) || ((INSTANCE) == BDMA_Channel5) || ((INSTANCE) == BDMA_Channel6) || ((INSTANCE) == BDMA_Channel7)) HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback SPDIFRX_CR_NBTR_Msk (0x3UL << SPDIFRX_CR_NBTR_Pos) EXTI_RTSR1_TR10 EXTI_RTSR1_TR10_Msk ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) HSEM_C1IER_ISE22_Pos (22U) BDMA_CM0AR_MA BDMA_CM0AR_MA_Msk HRTIM_CR1_TDUDIS_Pos (4U) ETH_MACLCSR_TLPIST ETH_MACLCSR_TLPIST_Msk HSEM_C1IER_ISE31_Pos (31U) ETH_MACPFR_DBF_Pos (5U) EXTI_SWIER3_SWIER82 EXTI_SWIER3_SWIER82_Msk __FLT64_EPSILON__ 2.2204460492503131e-16F64 LL_ADC_AWD_CHANNEL_7_INJ ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) FLASH_TYPEERASE_SECTORS 0x00U FDCAN_NDAT2_ND61 FDCAN_NDAT2_ND61_Msk RCC_AHB1ENR_USB2OTGHSULPIEN RCC_AHB1ENR_USB2OTGFSULPIEN JPEG_CONFR6_VSF_0 (0x1UL << JPEG_CONFR6_VSF_Pos) DMA_SxCR_PL DMA_SxCR_PL_Msk EXTI_FTSR1_TR7_Pos (7U) ETH_MACDR_RPESTS ETH_MACDR_RPESTS_Msk RCC_USART234578CLKSOURCE_PLL3 RCC_D2CCIP2R_USART28SEL_1 EXTI0_IRQn RCC_MCO1SOURCE_PLL1QCLK ((uint32_t)RCC_CFGR_MCO1_0 | RCC_CFGR_MCO1_1) GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C2LPEN)) != 0U) USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk SYSCFG_EXTICR1_EXTI2_Pos (8U) JPEG_SR_OFTF_Msk (0x1UL << JPEG_SR_OFTF_Pos) I2C_OTHER_AND_LAST_FRAME (0x0000AA00U) TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos) IS_DCMI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DCMI) SYSCFG_EXTICR3_EXTI9_PB (0x00000010U) DMA2D_CR_CAEIE_Msk (0x1UL << DMA2D_CR_CAEIE_Pos) OB_RDP_LEVEL0 OB_RDP_LEVEL_0 __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_SYSCFGLPEN) DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk SPI_CFG1_FTHLV_Pos (5U) DMA2D_OOR_LO DMA2D_OOR_LO_Msk FDCAN_NDAT2_ND62_Msk (0x1UL << FDCAN_NDAT2_ND62_Pos) HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 JPEG_CONFR1_NF_0 (0x1UL << JPEG_CONFR1_NF_Pos) ETH_DMACTCR_ST_Msk (0x1UL << ETH_DMACTCR_ST_Pos) ETH_MACVIR_VLC_VLANTAGDELETE ETH_MACVIR_VLC_VLANTAGDELETE_Msk RCC_D3CFGR_D3PPRE_DIV4 RCC_D3CFGR_D3PPRE_DIV4_Msk IWDG_SR_WVU IWDG_SR_WVU_Msk PWR_WKUPEPR_WKUPEN6 PWR_WKUPEPR_WKUPEN6_Msk USB_OTG_GINTSTS_WKUINT_Pos (31U) HRTIM_BMTRGR_TECMP2 HRTIM_BMTRGR_TECMP2_Msk MDMA_CTCR_DSIZE_0 (0x1UL << MDMA_CTCR_DSIZE_Pos) IS_SDMMC_ALL_INSTANCE(_INSTANCE_) (((_INSTANCE_) == SDMMC1) || ((_INSTANCE_) == SDMMC2)) SDMMC_NSpeed_CLK_DIV SDMMC_NSPEED_CLK_DIV HRTIM_ADC1R_AD1EEV2_Msk (0x1UL << HRTIM_ADC1R_AD1EEV2_Pos) SYSCFG_PMCR_PA1SO SYSCFG_PMCR_PA1SO_Msk HRTIM_BDTUPR_TIMPER HRTIM_BDTUPR_TIMPER_Msk GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk RCC_D3CCIPR_ADCSEL_1 (0x2UL << RCC_D3CCIPR_ADCSEL_Pos) IS_RCC_CLKPSOURCE(SOURCE) (((SOURCE) == RCC_CLKPSOURCE_HSI) || ((SOURCE) == RCC_CLKPSOURCE_CSI) || ((SOURCE) == RCC_CLKPSOURCE_HSE)) __HAL_RCC_CRS_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(CRS->CR, (__INTERRUPT__)) __HAL_RCC_SPI6_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_SPI6RST) ETH_MACDR_TFCSTS_GENERATEPCP_Msk (0x1UL << ETH_MACDR_TFCSTS_GENERATEPCP_Pos) LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos) SYSCFG_PMCR_PC3SO_Msk (0x1UL << SYSCFG_PMCR_PC3SO_Pos) LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING HRTIM_BDMUPR_MCMP2_Msk (0x1UL << HRTIM_BDMUPR_MCMP2_Pos) HRTIM_FLTINR1_FLT1SRC_Pos (2U) __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART5LPEN) SDMMC_CMD_WAITRESP_1 (0x2UL << SDMMC_CMD_WAITRESP_Pos) FDCAN_NDAT2_ND59 FDCAN_NDAT2_ND59_Msk FLASH_FLAG_WBNE_BANK1 FLASH_SR_WBNE FMC_PMEM_MEMHOLD_Pos (16U) DAC2_CHANNEL_1 DAC_CHANNEL_1 __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE ADC_CSR_AWD1_SLV_Msk (0x1UL << ADC_CSR_AWD1_SLV_Pos) DMA1_Stream5_BASE (DMA1_BASE + 0x088UL) FDCAN_PSR_PXE FDCAN_PSR_PXE_Msk SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk FDCAN_NDAT2_ND45_Pos (13U) __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT SWPMI1_BASE (D2_APB1PERIPH_BASE + 0x8800UL) FDCAN1 ((FDCAN_GlobalTypeDef *) FDCAN1_BASE) USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U) IPSR_ISR_Pos 0U ETH_MMCRGUFCR 0x000001C4U HRTIM_MCR_TBCEN_Pos (18U) HRTIM_RST1R_EXTVNT4 HRTIM_RST1R_EXTVNT4_Msk HRTIM1_TIMD_IRQn FLASH_FLAG_RDSERR_BANK2 (FLASH_SR_RDSERR | 0x80000000U) FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) SWPMI_IER_RIE SWPMI_IER_RIE_Msk USB_OTG_DOEPCTL_NAKSTS_Pos (17U) RCC_PERIPHCLK_FMC ((uint64_t)(0x01000000U)) __HAL_RCC_LSI_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_LSION) ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) DMA2D_CR_CTCIE DMA2D_CR_CTCIE_Msk BDMA_IFCR_CTCIF1 BDMA_IFCR_CTCIF1_Msk FMC_SDCRx_RPIPE FMC_SDCRx_RPIPE_Msk TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) HRTIM_ADC2R_AD2TDC3_Pos (24U) FPU_MVFR1_FtZ_mode_Pos 0U ETH_DMADSR_RPS_TRANSFERRING_Pos (12U) EXTI_SWIER1_SWIER11_Pos (11U) ADC_CLOCK_ASYNC_DIV32 (LL_ADC_CLOCK_ASYNC_DIV32) HRTIM_TIMISR_O2STAT HRTIM_TIMISR_O2STAT_Msk EXTI_D3PCR2L_PCS41_Pos (18U) DFSDM1_BASE (D2_APB2PERIPH_BASE + 0x7000UL) TIM_CCR5_GC5C3_Pos (31U) DMA2D_OPFCCR_AI DMA2D_OPFCCR_AI_Msk HRTIM_ODISR_TE2ODIS_Pos (9U) RCC_CRRCR_HSI48CAL_8 (0x100UL << RCC_CRRCR_HSI48CAL_Pos) DCMI_CR_CM DCMI_CR_CM_Msk DMAMUX_RGSR_OF4_Msk (0x1UL << DMAMUX_RGSR_OF4_Pos) __LDBL_DENORM_MIN__ 4.9406564584124654e-324L SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk __STATIC_INLINE static inline RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI RCC_APB1LRSTR_TIM13RST_Msk (0x1UL << RCC_APB1LRSTR_TIM13RST_Pos) I2C_OAR2_OA2MASK06_Pos (9U) __lock_close(lock) __retarget_lock_close(lock) __UINT_FAST64_TYPE__ long long unsigned int I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOCEN); UNUSED(tmpreg); } while(0) DFSDM_FLTCR1_JEXTEN_Pos (13U) INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1) ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos) SYSCFG_EXTICR3_EXTI8_PD (0x00000003U) USB_OTG_CID_PRODUCT_ID_Pos (0U) HRTIM_BDMUPR_MCNT HRTIM_BDMUPR_MCNT_Msk TIM_CCR6_CCR6_Pos (0U) RTC_CR_ADD1H RTC_CR_ADD1H_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE() HRTIM_RSTR_TIMECMP1_Pos (28U) ETH_MACLCSR_LPIEN_Pos (16U) DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) ARM_MPU_ARMV7_H  USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) EXTI_EMR2_EM34_Pos (2U) ETH_MACTSCR_TSUPDT ETH_MACTSCR_TSUPDT_Msk ETH_DMACIER_AIE ETH_DMACIER_AIE_Msk RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL) GPIO_LCKR_LCK10_Pos (10U) USB_OTG_GRSTCTL_TXFNUM_Pos (6U) SPI_SR_MODF SPI_SR_MODF_Msk __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOEEN); UNUSED(tmpreg); } while(0) DBGMCU_APB1LFZ1_DBG_TIM13_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM13_Pos) USART_ISR_LBDF USART_ISR_LBDF_Msk FMC_BWTRx_ADDHLD_0 (0x1UL << FMC_BWTRx_ADDHLD_Pos) ADC_OFR4_OFFSET4_5 (0x0000020UL << ADC_OFR4_OFFSET4_Pos) ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) FDCAN_RXESC_RBDS FDCAN_RXESC_RBDS_Msk DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos) FMC_SDTRx_TMRD_Msk (0xFUL << FMC_SDTRx_TMRD_Pos) USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) HSEM_C1MISR_MISF1_Pos (1U) ETH_DMACCARBR_CURRBUFAPTR ETH_DMACCARBR_CURRBUFAPTR_Msk __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE HRTIM_CPT2CR_EXEV10CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV10CPT_Pos) __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET JPEG_CONFR1_COLORSPACE_0 (0x1UL << JPEG_CONFR1_COLORSPACE_Pos) PWR_REGULATOR_SVOS_SCALE3 (PWR_CR1_SVOS_0 | PWR_CR1_SVOS_1) __HAL_ADC_JSQR ADC_JSQR LL_ADC_REG_RANK_1 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS) BDMA_FLAG_TE0 ((uint32_t)0x00000008) I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) LL_ADC_INJ_TRIG_EXT_RISING ( ADC_JSQR_JEXTEN_0) IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE __HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_SDMMC2LPEN)) != 0U) FP_NORMAL 4 HSEM_COMMON ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100UL)) PWR_WKUPFR_WKUPF2 PWR_WKUPFR_WKUPF2_Msk SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos) ETH_MTLTQDR_TXQSTS ETH_MTLTQDR_TXQSTS_Msk EOF (-1) __HAL_RCC_SAI4_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_SAI4RST) RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) == 0U) INTMAX_C(x) __INTMAX_C(x) ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) DAC_SR_BWST1 DAC_SR_BWST1_Msk EXTI_LINE14 ((uint32_t)0x0E) HRTIM_SET1R_PER HRTIM_SET1R_PER_Msk TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0) HRTIM_CR1_ADC1USRC_2 (0x4UL << HRTIM_CR1_ADC1USRC_Pos) QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk __HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART4LPEN) ETH_DMACCATDR_CURTDESAPTR ETH_DMACCATDR_CURTDESAPTR_Msk RCC_AHB4LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOHLPEN_Pos) FDCANCCU_CSTAT_OCPC_Msk (0x3FFFFUL << FDCANCCU_CSTAT_OCPC_Pos) RCC_AHB1ENR_ETH1TXEN_Msk (0x1UL << RCC_AHB1ENR_ETH1TXEN_Pos) TIM_CCxN_ENABLE 0x00000004U RAMECC_FAR_FDATAH_Msk (0xFFFFFFFFUL << RAMECC_FAR_FDATAH_Pos) RCC_APB2LPENR_SPI1LPEN_Pos (12U) OB_STDBY_NO_RST_D1 FLASH_OPTSR_NRST_STBY_D1 RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) __HQ_IBIT__ 0 FMC_SDTRx_TRAS_2 (0x4UL << FMC_SDTRx_TRAS_Pos) DMA2D_ISR_TWIF DMA2D_ISR_TWIF_Msk USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk FDCAN_TTTS_SWTSEL_Msk (0x3UL << FDCAN_TTTS_SWTSEL_Pos) DAC_CR_CEN2_Pos (30U) HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE HRTIM_ADC1R_AD1TCC4 HRTIM_ADC1R_AD1TCC4_Msk DCMI_RIS_VSYNC_RIS_Pos (3U) __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 LL_ADC_CLOCK_ASYNC_DIV32 (ADC_CCR_PRESC_3) ADC_TRIGGEREDMODE_SINGLE_TRIGGER (LL_ADC_OVS_REG_CONT) MDMA_GISR0_GIF2 MDMA_GISR0_GIF2_Msk FDCAN_IE_RF1WE_Pos (5U) __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min)) SWPMI_CR_LPBK SWPMI_CR_LPBK_Msk PWR_WKUPEPR_WKUPPUPD1_Pos (16U) HRTIM_OUTR_IDLES1_Msk (0x1UL << HRTIM_OUTR_IDLES1_Pos) FDCAN_RXF1S_F1F_Pos (24U) HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 HRTIM_ADC3R_AD3TCC3_Pos (21U) SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk FLASH_CR_RDSERRIE_Msk (0x1UL << FLASH_CR_RDSERRIE_Pos) GPIO_BSRR_BS8_Pos (8U) OPAMP_HSOTR_TRIMHSOFFSETN_Pos (0U) DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk TIM_IT_CC2 TIM_DIER_CC2IE HRTIM_RSTBR_TIMECMP4_Pos (30U) RCC_CIFR_LSECSSF_Msk (0x1UL << RCC_CIFR_LSECSSF_Pos) USART_CR1_TXEIE_TXFNFIE_Msk (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos) DBGMCU_APB1LFZ1_DBG_TIM2_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM2_Pos) SYSCFG_CFGR_FLASHL_Msk (0x1UL << SYSCFG_CFGR_FLASHL_Pos) ETH_MACCR_BL_4 (0x2UL << ETH_MACCR_BL_Pos) RCC_APB1_DIV4 RCC_D2CFGR_D2PPRE1_DIV4 ADC_CCR_DUAL ADC_CCR_DUAL_Msk OPAMP2_CSR_VPSEL_Pos (2U) ETH_MACIVIR_VLT_CFIDEI ETH_MACIVIR_VLT_CFIDEI_Msk JPEG_SR_IFTF JPEG_SR_IFTF_Msk TIM_DMABase_CCR3 TIM_DMABASE_CCR3 HRTIM_TIMCR_PREEN HRTIM_TIMCR_PREEN_Msk SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk __HAL_RCC_SAI3_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI3LPEN)) != 0U) DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) __DBL_DIG__ 15 USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos) HRTIM_EECR2_EE10SNS HRTIM_EECR2_EE10SNS_Msk FDCAN_CCU ((FDCAN_ClockCalibrationUnit_TypeDef *) FDCAN_CCU_BASE) DAC_CR_EN1 DAC_CR_EN1_Msk HRTIM_ADC3R_AD3EEV2_Pos (6U) SCB_SHCSR_MEMFAULTACT_Msk (1UL ) RCC_D2CFGR_D2PPRE2_DIV8_Msk (0x3UL << RCC_D2CFGR_D2PPRE2_DIV8_Pos) State SDMMC_STA_ACKTIMEOUT SDMMC_STA_ACKTIMEOUT_Msk SYSCFG_VREFBUF_VOLTAGE_SCALE2 VREFBUF_CSR_VRS_OUT3 USART_CR3_RTSE_Pos (8U) USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) FDCAN_TTOCF_OM_Msk (0x3UL << FDCAN_TTOCF_OM_Pos) USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos) GPIO_AF0_D1PWREN ((uint8_t)0x00) GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) HRTIM_CPT2R_CPT2R_Pos (0U) RCC_PLLCFGR_DIVQ1EN_Msk (0x1UL << RCC_PLLCFGR_DIVQ1EN_Pos) SWPMI_ISR_SUSP SWPMI_ISR_SUSP_Msk FDCAN_TXFQS_TFFL_Pos (0U) ETH_DMACSR_AIS_Msk (0x1UL << ETH_DMACSR_AIS_Pos) SDMMC1_IRQn _T_PTRDIFF_  OwnAddress1 OwnAddress2 HRTIM_ADC4R_AD4MC4 HRTIM_ADC4R_AD4MC4_Msk DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1) SDMMC_STA_DHOLD_Msk (0x1UL << SDMMC_STA_DHOLD_Pos) FDCAN_IR_TC FDCAN_IR_TC_Msk USB_OTG_GINTMSK_HCIM_Pos (25U) DAC1_CHANNEL_1 DAC_CHANNEL_1 TIM_CCMR2_OC3PE_Pos (3U) __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1 FLASH_CRCCR_CRC_BURST_Msk (0x3UL << FLASH_CRCCR_CRC_BURST_Pos) HRTIM_RST2R_CMP2 HRTIM_RST2R_CMP2_Msk TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) SCB_CCR_USERSETMPEND_Pos 1U ADC_CFGR_EXTSEL_4 (0x10UL << ADC_CFGR_EXTSEL_Pos) GPIOK ((GPIO_TypeDef *) GPIOK_BASE) SYSCFG_CFGR_DTCML SYSCFG_CFGR_DTCML_Msk __HAL_RCC_HSI48_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSI48ON); FDCAN_NDAT1_ND24_Pos (24U) PWR_WKUPCR_WKUPC5 PWR_WKUPCR_WKUPC5_Msk BDMA_IFCR_CTCIF7 BDMA_IFCR_CTCIF7_Msk MDMA_GISR0_GIF14_Pos (14U) FDCAN_NDAT1_ND24_Msk (0x1UL << FDCAN_NDAT1_ND24_Pos) TPI_DEVID_NrTraceInput_Pos 0U FDCAN_TTIR_RTMI FDCAN_TTIR_RTMI_Msk I2C_OAR2_OA2MASK04_Pos (10U) SWPMI_ISR_RXOVRF SWPMI_ISR_RXOVRF_Msk FDCAN_IR_PEA_Msk (0x1UL << FDCAN_IR_PEA_Pos) I2C_PECR_PEC_Pos (0U) ADC_SQR3_SQ13_Pos (18U) RCC_RTCCLKSOURCE_HSE_DIV58 (0x0003A300U) RTC_ALRMAR_MSK2_Pos (15U) ADC_OFR4_OFFSET4_2 (0x0000004UL << ADC_OFR4_OFFSET4_Pos) OPAMP1_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP1_OTR_TRIMOFFSETP_Pos) SDMMC_ACKTIME_ACKTIME_Pos (0U) LSI_VALUE (32000UL) USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 HRTIM_RSTCR_TIMBCMP1 HRTIM_RSTCR_TIMBCMP1_Msk RAMECC_IER_GECCDEIE_Msk (0x1UL << RAMECC_IER_GECCDEIE_Pos) RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) ETH_MTLRQDR_RRCSTS_FLUSHING ETH_MTLRQDR_RRCSTS_FLUSHING_Msk __HAL_RCC_LPTIM4_CONFIG __HAL_RCC_LPTIM345_CONFIG __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__,__PLLM1__,__PLLN1__,__PLLP1__,__PLLQ1__,__PLLR1__) do{ MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | RCC_PLLCKSELR_DIVM1) , ((__RCC_PLLSOURCE__) | ( (__PLLM1__) <<4U))); WRITE_REG (RCC->PLL1DIVR , ( (((__PLLN1__) - 1U )& RCC_PLL1DIVR_N1) | ((((__PLLP1__) -1U ) << 9U) & RCC_PLL1DIVR_P1) | ((((__PLLQ1__) -1U) << 16U)& RCC_PLL1DIVR_Q1) | ((((__PLLR1__) - 1U) << 24U)& RCC_PLL1DIVR_R1))); } while(0) RCC_AHB4LPENR_GPIOHLPEN_Pos (7U) __HAL_DBGMCU_UnFreeze_TIM1() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM1)) HRTIM_BDTUPR_TIMSET2R_Pos (13U) LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5_8_BITS ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) LTDC_LxWVPCR_WVSPPOS_Msk (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos) HRTIM_EEFR1_EE4LTCH_Msk (0x1UL << HRTIM_EEFR1_EE4LTCH_Pos) ETH_DMACSR_RI_Msk (0x1UL << ETH_DMACSR_RI_Pos) DMA2D_CR_ABORT_Msk (0x1UL << DMA2D_CR_ABORT_Pos) HRTIM_ADC4R_AD4TDC4 HRTIM_ADC4R_AD4TDC4_Msk GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) BDMA_IFCR_CHTIF0_Msk (0x1UL << BDMA_IFCR_CHTIF0_Pos) __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) RCC_APB1LRSTR_SPDIFRXRST_Msk (0x1UL << RCC_APB1LRSTR_SPDIFRXRST_Pos) ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos) __HAL_RCC_SWPMI1_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_SWPMIRST) TIM_TIM2_ETR_COMP1 (TIM2_AF1_ETRSEL_0) RCC_CR_HSIDIV RCC_CR_HSIDIV_Msk DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE HRTIM_SET1R_SST_Msk (0x1UL << HRTIM_SET1R_SST_Pos) RTC_TSTR_PM_Pos (22U) ADC_RIGHTBITSHIFT_9 (LL_ADC_OVS_SHIFT_RIGHT_9) IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || ((__MODE__) == TIM_ENCODERMODE_TI2) || ((__MODE__) == TIM_ENCODERMODE_TI12)) EXTI_SWIER1_SWIER9_Pos (9U) __HAL_BDMA_CHANNEL_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR |= (DMA_TO_BDMA_IT(__INTERRUPT__))) MDMA_GISR0_GIF0 MDMA_GISR0_GIF0_Msk ADC_ANALOGWATCHDOG_3 (LL_ADC_AWD3) TIM_DCR_DBL_Pos (8U) SYSCFG_UR11_IWDG1M_Pos (16U) RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos) RCC_AHB1LPENR_USB2OTGHSULPILPEN RCC_AHB1LPENR_USB2OTGFSULPILPEN FLASH_TYPEPROGRAM_FLASHWORD 0x01U CEC_ISR_BRE_Pos (3U) DMAMUX_CSR_SOF4_Pos (4U) RCC_AHB4ENR_BDMAEN RCC_AHB4ENR_BDMAEN_Msk DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos) ADC_SQR3_SQ12_Pos (12U) HRTIM_ADC4R_AD4TDC4_Msk (0x1UL << HRTIM_ADC4R_AD4TDC4_Pos) RCC_FMCCLKSOURCE_PLL2 RCC_D1CCIPR_FMCSEL_1 __guarded_by(x) __lock_annotate(guarded_by(x)) ADC_EXTERNALTRIG_T6_TRGO (LL_ADC_REG_TRIG_EXT_TIM6_TRGO) DMA_HIFCR_CDMEIF7_Pos (24U) EXTI_RTSR1_TR10_Pos (10U) FDCAN_IR_TEFW_Msk (0x1UL << FDCAN_IR_TEFW_Pos) __DA_IBIT__ 32 __HAL_DBGMCU_UnFreeze_TIM6() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM6)) LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES_5 ( ADC_CCR_DELAY_1 ) DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos) HRTIM_RST1R_EXTVNT1 HRTIM_RST1R_EXTVNT1_Msk RAMECC3_Monitor2_BASE (RAMECC3_BASE + 0x40UL) USE_HAL_NOR_REGISTER_CALLBACKS 0U __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET RCC_CFGR_MCO1PRE_Msk (0xFUL << RCC_CFGR_MCO1PRE_Pos) HRTIM_MCR_MCEN_Msk (0x1UL << HRTIM_MCR_MCEN_Pos) __HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIODEN) == 0U) LTDC_LxBFCR_BF2_Msk (0x7UL << LTDC_LxBFCR_BF2_Pos) __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 RCC_APB1LRSTR_TIM7RST RCC_APB1LRSTR_TIM7RST_Msk TIM_TRGO2_OC5REF TIM_CR2_MMS2_3 GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) LTDC_LxCLUTWR_CLUTADD LTDC_LxCLUTWR_CLUTADD_Msk OB_IOHSLV_DISABLE 0x00000000U ETH_DMACSR_NIS_Msk (0x1UL << ETH_DMACSR_NIS_Pos) CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos) TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) EXTI_EMR2_EM59 EXTI_EMR2_EM59_Msk TIM_TIM1_TI1_GPIO 0x00000000U FDCAN_TXBC_TBSA_Pos (2U) HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 SYSCFG_EXTICR2_EXTI6_Pos (8U) I2C_AUTOEND_MODE I2C_CR2_AUTOEND ETH_DMACIER_ETIE_Msk (0x1UL << ETH_DMACIER_ETIE_Pos) HRTIM_FLTINR1_FLT2P HRTIM_FLTINR1_FLT2P_Msk USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk ETH_MACRFCR_RFE_Pos (0U) FDCAN_IR_WDI FDCAN_IR_WDI_Msk USB_OTG_DOEPMSK_EPDM_Pos (1U) DMA_REQUEST_TIM16_UP 110U RCC_APB4LPENR_RTCAPBLPEN_Msk (0x1UL << RCC_APB4LPENR_RTCAPBLPEN_Pos) HRTIM_RSTCR_TIMDCMP1 HRTIM_RSTCR_TIMDCMP1_Msk __HAL_RCC_SWPMI1_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_SWPMIRST) DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) RNG_CR_CED RNG_CR_CED_Msk GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_AHB4LPENR_D3SRAM1LPEN_Pos RCC_AHB4LPENR_SRAM4LPEN_Pos CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk CEC_ISR_RXEND CEC_ISR_RXEND_Msk MDMA_CBRUR_DUV_Pos (16U) RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 COMP_SR_C2IF_Msk (0x1UL << COMP_SR_C2IF_Pos) ETH_DMACSR_FBE_Pos (12U) ETH_MACISR_TXSTSIS_Msk (0x1UL << ETH_MACISR_TXSTSIS_Pos) HRTIM_MDIER_MCMP4DE_Msk (0x1UL << HRTIM_MDIER_MCMP4DE_Pos) HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo __HAL_RCC_CRS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_CRSEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_CRSEN); UNUSED(tmpreg); } while(0) FDCANCCU_CSTAT_TQC_Pos (18U) TIM_CCMR1_OC1FE_Pos (2U) __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL DMA_LIFCR_CDMEIF3_Pos (24U) IS_RCC_PLL2M_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 63U)) QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) JPEG_CR_JCEN_Pos (0U) HRTIM_ADC1R_AD1TDC4_Pos (26U) FDCAN_IE_WDIE_Pos (26U) EXTI_GPIOK 0x0000000AU DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF RCC_MCODIV_2 RCC_CFGR_MCO1PRE_1 TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U ADC_JDR1_JDATA_29 (0x20000000UL << ADC_JDR1_JDATA_Pos) HRTIM_TIMISR_REP_Msk (0x1UL << HRTIM_TIMISR_REP_Pos) MDMA_REQUEST_QUADSPI_TC ((uint32_t)0x00000017U) GPIO_AF10_OTG1_FS GPIO_AF10_OTG1_HS LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE _ATEXIT_INIT {_NULL, 0, {_NULL}, _NULL} HRTIM_FLTINR2_FLT5F_Msk (0xFUL << HRTIM_FLTINR2_FLT5F_Pos) LTDC_LxDCCR_DCGREEN_Pos (8U) SYSCFG_UR4_MEPAD_BANK1_Msk (0x1UL << SYSCFG_UR4_MEPAD_BANK1_Pos) PWR_WKUPCR_WKUPC5_Msk (0x1UL << PWR_WKUPCR_WKUPC5_Pos) RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) ETH_DMADSR_RPS_FETCHING_Msk (0x1UL << ETH_DMADSR_RPS_FETCHING_Pos) MPU_REGION_DISABLE ((uint8_t)0x00) RCC_APB1LLPENR_USART3LPEN_Pos (18U) __HAL_RCC_GET_LPTIM345_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM345SEL))) INT_LEAST32_MAX (__INT_LEAST32_MAX__) ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) TXDR EXTI_LINE_21 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x15U) RCC_APB4RSTR_I2C4RST_Msk (0x1UL << RCC_APB4RSTR_I2C4RST_Pos) ETH_DMACCATDR_CURTDESAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCATDR_CURTDESAPTR_Pos) USART_ISR_RXFT USART_ISR_RXFT_Msk LL_ADC_CHANNEL_5 (ADC_CHANNEL_5_NUMBER | ADC_CHANNEL_5_SMP | ADC_CHANNEL_5_BITFIELD ) __HAL_RCC_APB3_RELEASE_RESET() (RCC->APB3RSTR = 0x00U) ETH_DMADSR_RPS_FETCHING_Pos (12U) DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) FMC_SDCMR_NRFS_0 (0x1UL << FMC_SDCMR_NRFS_Pos) DMA2D_OCOLR_ALPHA_3_Msk (0x1UL << DMA2D_OCOLR_ALPHA_3_Pos) FDCAN_NDAT1_ND15_Msk (0x1UL << FDCAN_NDAT1_ND15_Pos) HRTIM_BMCR_BMCLK HRTIM_BMCR_BMCLK_Msk FDCAN_XIDAM_EIDM_Pos (0U) ADC_JSQR_JSQ1_Pos (9U) ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) BDMA_IFCR_CTEIF7_Msk (0x1UL << BDMA_IFCR_CTEIF7_Pos) JPEG_CONFR5_HD JPEG_CONFR5_HD_Msk SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) GPIO_ODR_OD8 GPIO_ODR_OD8_Msk QUADSPI_SR_FLEVEL_4 (0x10UL << QUADSPI_SR_FLEVEL_Pos) SPDIFRX_CSR_USR_Msk (0xFFFFUL << SPDIFRX_CSR_USR_Pos) FPU_MVFR0_Short_vectors_Pos 24U __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 PWR_CR1_PLS_LEV1_Pos (5U) RTC_ISR_INITS RTC_ISR_INITS_Msk HRTIM_TIMCR_PSHPLL_Pos (6U) FOPEN_MAX 20 USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U) EXTI_EMR3_EM69_Pos (5U) __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_RNGEN) != 0U) USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos) LTDC_LxDCCR_DCRED_Msk (0xFFUL << LTDC_LxDCCR_DCRED_Pos) __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET FDCAN_TTIE_TXOE_Msk (0x1UL << FDCAN_TTIE_TXOE_Pos) SYSCFG_PMCR_I2C1_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C1_FMP_Pos) CEC_ISR_LBPE CEC_ISR_LBPE_Msk JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD HRTIM1_TIMC_IRQn USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk DCMI_RIS_OVR_RIS_Pos (1U) HRTIM_BMTRGR_MSTRST_Pos (1U) ETH_DMACSR_TI_Pos (0U) FDCANCCU_CSTAT_CALS_Pos (30U) __HAL_RCC_SDMMC1_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_SDMMC1RST)) FMC_PMEM_MEMSET_2 (0x04UL << FMC_PMEM_MEMSET_Pos) ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) RCC_CFGR_STOPKERWUCK_Msk (0x1UL << RCC_CFGR_STOPKERWUCK_Pos) HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET ETH_MACISR_PHYIS_Pos (3U) ETH_MTLRQOMR_RFA ETH_MTLRQOMR_RFA_Msk __HAL_RCC_GPIOG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOGEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOGEN); UNUSED(tmpreg); } while(0) RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk CSR_LSEON_BB RCC_CSR_LSEON_BB ADC_CALFACT_CALFACT_D_3 (0x008UL << ADC_CALFACT_CALFACT_D_Pos) __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE TIM_DMA_CC3 TIM_DIER_CC3DE ETH_MACCR_SARC_REPADDR1_Msk (0x7UL << ETH_MACCR_SARC_REPADDR1_Pos) ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) __NULLABILITY_PRAGMA_POP  HRTIM_CPT1CR_EXEV3CPT HRTIM_CPT1CR_EXEV3CPT_Msk EXTI_PR1_PR1_Msk (0x1UL << EXTI_PR1_PR1_Pos) GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) USB_OTG_GOTGCTL_VBVALOEN_Pos (2U) GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) EXTI_D3PMR1_MR7_Msk (0x1UL << EXTI_D3PMR1_MR7_Pos) USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk FDCAN_HPMS_FIDX_Pos (8U) RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos) USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_USART2LPEN) RCC_CR_PLL3ON_Pos (28U) __alloc_align(x) __attribute__((__alloc_align__(x))) SDMMC_CMD_BOOTMODE_Msk (0x1UL << SDMMC_CMD_BOOTMODE_Pos) FDCAN_ILS_TOOE_Pos (18U) FLASH_ACR_LATENCY_6WS (0x00000006UL) DMA_REQUEST_TIM8_UP 51U PWR_CR3_BYPASS_Msk (0x1UL << PWR_CR3_BYPASS_Pos) IS_RCC_FDCANCLK(__SOURCE__) (((__SOURCE__) == RCC_FDCANCLKSOURCE_HSE) || ((__SOURCE__) == RCC_FDCANCLKSOURCE_PLL) || ((__SOURCE__) == RCC_FDCANCLKSOURCE_PLL2)) HRTIM_BDMUPR_MCMP4 HRTIM_BDMUPR_MCMP4_Msk TIM_CLOCKSOURCE_ITR6 TIM_TS_ITR6 ITM_TCR_SYNCENA_Pos 2U EXTI_LINE_84 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x14U) SYSCFG_EXTICR3_EXTI10_PE (0x00000400U) RCC_AHB2RSTR_SDMMC2RST_Pos (9U) RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_0) HRTIM_BDTUPR_TIMOUTR_Pos (19U) DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos) ETH_MACTSCR_TSENALL_Msk (0x1UL << ETH_MACTSCR_TSENALL_Pos) HRTIM_EECR3_EE6F HRTIM_EECR3_EE6F_Msk RTC_ISR_ITSF RTC_ISR_ITSF_Msk ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos) BDCR ETH_MMCTMCGPR_TXMULTCOLG_msk (0xFFFFFFFFUL << ETH_MMCTMCGPR_TXMULTCOLG_Pos) IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16)) USART_CR2_DATAINV_Pos (18U) EXTI_PR1_PR20_Msk (0x1UL << EXTI_PR1_PR20_Pos) HRTIM_MCR_SYNC_IN_Msk (0x3UL << HRTIM_MCR_SYNC_IN_Pos) BDMA_IFCR_CTCIF4_Pos (17U) ADC_CSR_OVR_MST ADC_CSR_OVR_MST_Msk HAL_ADC_STATE_INJ_JQOVF (0x00004000UL) ADC_REG_RANK_5_SQRX_BITOFFSET_POS ( 0UL) FLASH_SCAR_SEC_AREA_START_Msk (0xFFFUL << FLASH_SCAR_SEC_AREA_START_Pos) GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3 DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk RTC_BKP26R RTC_BKP26R_Msk RCC_IRQn REGULAR_CHANNELS ADC_REGULAR_CHANNELS FDCAN_TTILS_CSMS_Msk (0x1UL << FDCAN_TTILS_CSMS_Pos) IS_RCC_PLLP_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET FDCAN_TTCPT_CCV_Msk (0x3FUL << FDCAN_TTCPT_CCV_Pos) ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk I2C_OAR2_OA2NOMASK 0x00000000UL BDMA_ISR_TCIF4_Pos (17U) DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos) RCC_APB4RSTR_LPTIM3RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM3RST_Pos) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT DAC_CR_DMAEN1_Pos (12U) SWPMI_IER_TIE SWPMI_IER_TIE_Msk FMC_BTRx_DATLAT_Msk (0xFUL << FMC_BTRx_DATLAT_Pos) SYSCFG_EXTICR1_EXTI1_Pos (4U) SWPMI_CR_RXMODE_Msk (0x1UL << SWPMI_CR_RXMODE_Pos) DAC_SR_BWST2 DAC_SR_BWST2_Msk USE_HAL_DFSDM_REGISTER_CALLBACKS 0U HRTIM_BMTRGR_TBREP_Msk (0x1UL << HRTIM_BMTRGR_TBREP_Pos) FDCAN_IR_DRX FDCAN_IR_DRX_Msk FDCAN_IE_TEFWE FDCAN_IE_TEFWE_Msk SYSCFG_UR7_SABEG_BANK1_Msk (0xFFFUL << SYSCFG_UR7_SABEG_BANK1_Pos) SCB_DFSR_HALTED_Pos 0U TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) FDCAN_TXEFC_EFWM_Pos (24U) __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE ETH_MACHWF2R_AUXSNAPNUM ETH_MACHWF2R_AUXSNAPNUM_Msk RCC_PLL2DIVR_N2_Msk (0x1FFUL << RCC_PLL2DIVR_N2_Pos) FMC_BCRx_CPSIZE_2 (0x4UL << FMC_BCRx_CPSIZE_Pos) SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos) JPEG_CONFR1_YSIZE JPEG_CONFR1_YSIZE_Msk GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) RCC_PLLCFGR_PLL3RGE RCC_PLLCFGR_PLL3RGE_Msk DMA2D_OCOLR_BLUE_2_Pos (0U) __UTA_FBIT__ 64 DMA_FIFO_THRESHOLD_3QUARTERSFULL ((uint32_t)DMA_SxFCR_FTH_1) RCC_AHB1LPENR_USB2OTGFSULPILPEN_Pos (28U) LSIState RCC_CICR_PLL3RDYC_Msk (0x1UL << RCC_CICR_PLL3RDYC_Pos) ETH_MACPPSCR_PPSEN0_Pos (4U) FDCAN_TXBCF_CF FDCAN_TXBCF_CF_Msk GPIO_MODE (0x3uL << GPIO_MODE_Pos) I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk EXTI_PR1_PR_Msk (0x3FFFFFUL << EXTI_PR1_PR_Pos) HRTIM_BMTRGR_MSTRST HRTIM_BMTRGR_MSTRST_Msk QUADSPI_FCR_CTCF_Pos (1U) SYSCFG_UR2_BOOT_ADD0 SYSCFG_UR2_BOOT_ADD0_Msk RCC_PERIPHCLK_SPI6 ((uint64_t)(0x00004000U)) ETH_MACHWF1R_DBGMEMA ETH_MACHWF1R_DBGMEMA_Msk USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos) HRTIM_SET2R_UPDATE_Pos (31U) HRTIM_ADC4R_AD4TEC4 HRTIM_ADC4R_AD4TEC4_Msk ADC_JDR4_JDATA_5 (0x00000020UL << ADC_JDR4_JDATA_Pos) EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) EXTI_IMR3_IM87 EXTI_IMR3_IM87_Msk USB_OTG_GRSTCTL_CSRST_Pos (0U) HRTIM_RSTR_MSTCMP2_Msk (0x1UL << HRTIM_RSTR_MSTCMP2_Pos) SPI_CFG1_TXDMAEN_Msk (0x1UL << SPI_CFG1_TXDMAEN_Pos) SPI_SR_TIFRE_Pos (8U) HRTIM_BMPER_BMPER HRTIM_BMPER_BMPER_Msk ETH_MACVTR_EVLS_STRIPIFPASS_Msk (0x1UL << ETH_MACVTR_EVLS_STRIPIFPASS_Pos) HAL_DMAMUX1_REQ_GEN_EXTI0 6U HRTIM_EECR2_EE9POL_Pos (20U) __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE PWR_FLAG_SB_D2 (0x03U) RAMECC_FAR_FDATAL_Pos (0U) HAL_MDMA_ERROR_MASK_DATA ((uint32_t)0x00000004U) SPI_IER_UDRIE SPI_IER_UDRIE_Msk OPAMP1_CSR_VMSEL_Pos (5U) HRTIM_RSTER_TIMACMP4 HRTIM_RSTER_TIMACMP4_Msk CF_CYLINDER_HIGH ATA_CYLINDER_HIGH WWDG_CFR_W WWDG_CFR_W_Msk __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) ETH_MACCR_ACS ETH_MACCR_ACS_Msk TIM_CCMR1_IC2PSC_Pos (10U) GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) FDCAN_TURCF_NCL_Pos (0U) __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET JPEG_SR_OFTF_Pos (3U) __ARM_FP 14 HRTIM_BDMUPR_MCNT_Pos (3U) USART3_BASE (D2_APB1PERIPH_BASE + 0x4800UL) HRTIM_RSTDR_TIMCCMP1_Pos (25U) SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) SPI_I2SCFGR_DATFMT_Msk (0x1UL << SPI_I2SCFGR_DATFMT_Pos) RCC_APB4LPENR_I2C4LPEN_Msk (0x1UL << RCC_APB4LPENR_I2C4LPEN_Pos) HRTIM_BDTUPR_TIMDIER HRTIM_BDTUPR_TIMDIER_Msk __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 FLASH_FLAG_STRBERR_BANK1 FLASH_SR_STRBERR HRTIM_BMTRGR_TDRST_Pos (19U) LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 ) SPDIFRX_CR_CKSBKPEN_Msk (0x1UL << SPDIFRX_CR_CKSBKPEN_Pos) FMC_SDTRx_TWR_Msk (0xFUL << FMC_SDTRx_TWR_Pos) EXTI_IMR1_IM29_Pos (29U) ETH_MACL3L4CR_L3DAM_Pos (4U) HSEM_C1ISR_ISF1_Msk (0x1UL << HSEM_C1ISR_ISF1_Pos) IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6) || ((__CHANNEL__) == TIM_CHANNEL_ALL)) __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM ETH_MACHWF1R_AVSEL ETH_MACHWF1R_AVSEL_Msk PWR_WAKEUP_PIN4_LOW (PWR_WKUPEPR_WKUPP4 | PWR_WKUPEPR_WKUPEN4) QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos) __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE HRTIM_TIMISR_CMP3_Msk (0x1UL << HRTIM_TIMISR_CMP3_Pos) RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk HRTIM_CR2_MSWU HRTIM_CR2_MSWU_Msk FDCAN_TTOST_WECS_Msk (0x1UL << FDCAN_TTOST_WECS_Pos) QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos) IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7) || ((NUMBER) == MPU_REGION_NUMBER8) || ((NUMBER) == MPU_REGION_NUMBER9) || ((NUMBER) == MPU_REGION_NUMBER10) || ((NUMBER) == MPU_REGION_NUMBER11) || ((NUMBER) == MPU_REGION_NUMBER12) || ((NUMBER) == MPU_REGION_NUMBER13) || ((NUMBER) == MPU_REGION_NUMBER14) || ((NUMBER) == MPU_REGION_NUMBER15)) JPEG_CONFR1_NF JPEG_CONFR1_NF_Msk HSEM_C1ISR_ISF23_Msk (0x1UL << HSEM_C1ISR_ISF23_Pos) EXTI_D3PCR1L_PCS7 EXTI_D3PCR1L_PCS7_Msk DEBUG 1 FMC_IRQn ADC_OVR_DATA_PRESERVED (LL_ADC_REG_OVR_DATA_PRESERVED) __FLT32X_IS_IEC_60559__ 2 TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1 FDCAN_ECR_REC_Msk (0x7FUL << FDCAN_ECR_REC_Pos) FLASH_OPTSR_FZ_IWDG_STOP_Pos (17U) FDCAN2_BASE (D2_APB1PERIPH_BASE + 0xA400UL) RCC_D3AMR_VREFAMEN RCC_D3AMR_VREFAMEN_Msk FDCAN_TTGTP_TP_Msk (0xFFFFUL << FDCAN_TTGTP_TP_Pos) RCC_APB1LLPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM4LPEN_Pos) HRTIM_CR2_TBSWU HRTIM_CR2_TBSWU_Msk RCC_CICR_LSECSSC_Pos (9U) ETH_DMACCR_DSL_Pos (18U) SPI_CFG1_DSIZE_3 (0x08UL << SPI_CFG1_DSIZE_Pos) ETH_MACPFR_HMC_Pos (2U) MDMA_CTBR_DBUS MDMA_CTBR_DBUS_Msk OPAMP2_CSR_VMSEL_1 (0x2UL << OPAMP2_CSR_VMSEL_Pos) FMC_PMEM_MEMHIZ_4 (0x10UL << FMC_PMEM_MEMHIZ_Pos) CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos) FMC_BTRx_DATLAT_0 (0x1UL << FMC_BTRx_DATLAT_Pos) RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk EXTI_LINE4 ((uint32_t)0x04) RCC_D2CFGR_D2PPRE1_DIV2_Msk (0x1UL << RCC_D2CFGR_D2PPRE1_DIV2_Pos) SYSCFG_UR7_SAEND_BANK1 SYSCFG_UR7_SAEND_BANK1_Msk USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk DBGMCU_APB1LFZ1_DBG_I2C1_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C1_Pos) DMA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1) DMA_REQUEST_TIM8_CH4 50U DCMI_SR_HSYNC_Pos (0U) HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT RCC_CFGR_SWS_2 (0x4UL << RCC_CFGR_SWS_Pos) __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE ETH_MACPCSR_MGKPRCVD_Msk (0x1UL << ETH_MACPCSR_MGKPRCVD_Pos) EXTI_EMR3_EM79 EXTI_EMR3_EM79_Msk HAL_MODULE_ENABLED  INT16_MAX (__INT16_MAX__) RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE ETH_MACVTR_VTIM_Pos (17U) RCC_APB1LRSTR_I2C1RST_Msk (0x1UL << RCC_APB1LRSTR_I2C1RST_Pos) MDMA_CIFCR_CTEIF_Msk (0x1UL << MDMA_CIFCR_CTEIF_Pos) __FLT32X_DECIMAL_DIG__ 17 HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER TIM_CCER_CC2NE_Pos (6U) HRTIM_ADC4R_AD4TCC2_Pos (18U) RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos) HRTIM_RSTER_TIMCCMP4 HRTIM_RSTER_TIMCCMP4_Msk ETH_MACCR_SARC_INSADDR1_Pos (29U) __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) DAC_CR_TSEL2 DAC_CR_TSEL2_Msk ETH_MACTSSR_TSTRGTERR0_Pos (3U) FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos) HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg IS_EXTI_LINE(__EXTI_LINE__) ((((__EXTI_LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_EVENT_PRESENCE_MASK | EXTI_REG_MASK | EXTI_PIN_MASK | EXTI_TARGET_MASK)) == 0x00UL) && IS_EXTI_PROPERTY(__EXTI_LINE__) && IS_EXTI_TARGET(__EXTI_LINE__) && (((__EXTI_LINE__) & (EXTI_REG_MASK | EXTI_PIN_MASK)) < (((EXTI_LINE_NB / 32UL) << EXTI_REG_SHIFT) | (EXTI_LINE_NB % 32UL)))) DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk COMP_CFGRx_SCALEN_Msk (0x1UL << COMP_CFGRx_SCALEN_Pos) ETH_MMCRIR_RXALGNERPIS_Msk (0x1UL << ETH_MMCRIR_RXALGNERPIS_Pos) RTC_TR_SU RTC_TR_SU_Msk __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET HRTIM_RST1R_TIMEVNT6 HRTIM_RST1R_TIMEVNT6_Msk FDCAN_XIDAM_EIDM_Msk (0x1FFFFFFFUL << FDCAN_XIDAM_EIDM_Pos) RCC_APB2RSTR_TIM15RST RCC_APB2RSTR_TIM15RST_Msk RCC_CRS_FREQERRORDIR_UP (0x00000000U) TIM_CCER_CC3E TIM_CCER_CC3E_Msk ETH_MACVTR_EIVLS_ALWAYSSTRIP_Pos (28U) __FLT_MIN_EXP__ (-125) RTC_TSTR_MNU RTC_TSTR_MNU_Msk USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) TIM_RCR_REP_Pos (0U) HRTIM_ADC2R_AD2TAC4 HRTIM_ADC2R_AD2TAC4_Msk SYSCFG_UR6_PABEG_BANK1_Pos (0U) GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk FDCAN_TTILS_GTDS FDCAN_TTILS_GTDS_Msk USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos) SCB_CPUID_ARCHITECTURE_Pos 16U HAL_FLASH_ERROR_SNECC_BANK1 FLASH_FLAG_SNECCERR_BANK1 APB3RSTR RCC_RTCCLKSOURCE_HSE_DIV56 (0x00038300U) ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) HRTIM_RST2R_TIMEVNT7_Pos (18U) HSEM_C1IER_ISE17 HSEM_C1IER_ISE17_Msk EXTI_RTSR2_TR51 EXTI_RTSR2_TR51_Msk ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) SYSCFG_CFGR_ITCML_Pos (14U) TIM_SR_CC3OF_Pos (11U) HRTIM_CPT1CR_TIMACMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMACMP1_Pos) HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST)) __HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__,__CCDMA__) MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__)) OB_RDP_LEVEL2 OB_RDP_LEVEL_2 HRTIM_BMTRGR_TCRST_Pos (15U) MDMA_SOURCE_BURST_128BEATS ((uint32_t)MDMA_CTCR_SBURST) Memaddress DFSDM_FLTISR_REOCF_Pos (1U) __HAL_RCC_WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG1_IS_CLK_DISABLED RCC_UART7CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI FDCAN_TTOST_WFE FDCAN_TTOST_WFE_Msk DAC_CR_CEN2 DAC_CR_CEN2_Msk DLYB_CFGR_UNIT_6 (0x40UL << DLYB_CFGR_UNIT_Pos) JPEG_CONFR5_HA_Pos (1U) FDCAN_ILS_BECE_Pos (20U) FMC_SDTRx_TWR_1 (0x2UL << FMC_SDTRx_TWR_Pos) RCC_SPI4CLKSOURCE_PLL2 RCC_SPI45CLKSOURCE_PLL2 HSEM_C1MISR_MISF3_Pos (3U) RCC_D1CCIPR_QSPISEL_0 (0x1UL << RCC_D1CCIPR_QSPISEL_Pos) TIM_TRGO2_OC6REF (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0) ETH_MACHWF0R_TSSTSSEL ETH_MACHWF0R_TSSTSSEL_Msk HRTIM1_TIMB_IRQn HRTIM_SET1R_MSTCMP3 HRTIM_SET1R_MSTCMP3_Msk HSEM_C1IER_ISE1_Pos (1U) __HAL_RCC_GET_LPTIM3_SOURCE __HAL_RCC_GET_LPTIM345_SOURCE ADC_ISR_ADRDY_Pos (0U) HRTIM_RSTCR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTCR_TIMBCMP1_Pos) __HAL_RCC_BKPRAM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BKPRAMLPEN)) != 0U) CRRCR RCC_APB1LENR_TIM13EN_Msk (0x1UL << RCC_APB1LENR_TIM13EN_Pos) IS_ADC_RESOLUTION(__RESOLUTION__) (((__RESOLUTION__) == ADC_RESOLUTION_16B) || ((__RESOLUTION__) == ADC_RESOLUTION_14B) || ((__RESOLUTION__) == ADC_RESOLUTION_14B_OPT) || ((__RESOLUTION__) == ADC_RESOLUTION_12B) || ((__RESOLUTION__) == ADC_RESOLUTION_12B_OPT) || ((__RESOLUTION__) == ADC_RESOLUTION_10B) || ((__RESOLUTION__) == ADC_RESOLUTION_8B) ) ETH_MACTSCR_TSADDREG ETH_MACTSCR_TSADDREG_Msk USART_ISR_TCBGT_Pos (25U) __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE HRTIM_SET1R_CMP2 HRTIM_SET1R_CMP2_Msk HSEM_R_COREID_Msk (0xFFUL << HSEM_R_COREID_Pos) CEC_BASE (D2_APB1PERIPH_BASE + 0x6C00UL) I2C2_EV_IRQn __HAL_RCC_D2SRAM2_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM2EN)) HRTIM_ADC3R_AD3TBC2_Msk (0x1UL << HRTIM_ADC3R_AD3TBC2_Pos) __HAL_RCC_GPIOJ_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOJEN) != 0U) ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE HRTIM_RSTER_TIMACMP1 HRTIM_RSTER_TIMACMP1_Msk HSEM_C1ICR_ISC16 HSEM_C1ICR_ISC16_Msk TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk JPEG_CONFR4_NB_3 (0x8UL << JPEG_CONFR4_NB_Pos) FDCAN_TTOST_MS_Msk (0x3UL << FDCAN_TTOST_MS_Pos) HRTIM_TIMICR_CMP1C HRTIM_TIMICR_CMP1C_Msk TIM_CLOCKSOURCE_ITR8 TIM_TS_ITR8 DCMI_IER_OVR_IE_Pos (1U) SPI_I2SCFGR_ODD SPI_I2SCFGR_ODD_Msk USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) ETH_MACTSCR_CSC_Pos (19U) RCC_D3CCIPR_SAI4ASEL_Msk (0x7UL << RCC_D3CCIPR_SAI4ASEL_Pos) ADC_CALIB_FACTOR_LINEARITY_REGOFFSET (0x00000001UL) DMA2D_OCOLR_ALPHA_1_Pos (24U) ETH_MTLTQDR_TXQPAUSED_Msk (0x1UL << ETH_MTLTQDR_TXQPAUSED_Pos) HRTIM_RST2R_EXTVNT4_Msk (0x1UL << HRTIM_RST2R_EXTVNT4_Pos) FDCAN_NDAT1_ND2_Msk (0x1UL << FDCAN_NDAT1_ND2_Pos) HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT 5U __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED TPI_DEVID_MinBufSz_Pos 6U VREFINT_CAL_VREF (3300UL) __HAL_SYSCFG_BREAK_FLASH_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_FLASHL) FMC_PATT_ATTWAIT_2 (0x04UL << FMC_PATT_ATTWAIT_Pos) HRTIM_RST1R_TIMEVNT9_Pos (20U) SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1) GPIO_OSPEEDR_OSPEED14_Pos (28U) DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos) SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos) SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos) USB_OTG_FIFO_SIZE (0x1000UL) LTDC_LxCR_CLUTEN_Pos (4U) TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) CEC_CR_TXEOM_Pos (2U) HSEM_C1ISR_ISF14_Msk (0x1UL << HSEM_C1ISR_ISF14_Pos) HRTIM_TIMISR_CMP1_Pos (0U) CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos ) LPTIM_CR_SNGSTRT_Msk (0x40001UL << LPTIM_CR_SNGSTRT_Pos) DMA_LIFCR_CFEIF2_Pos (16U) RTC_BKP19R_Pos (0U) RTC_TAMPCR_TAMP3E_Pos (5U) FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos) PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) FDCAN_TTTMC_TMSA FDCAN_TTTMC_TMSA_Msk MDMA_Channel11_BASE (MDMA_BASE + 0x00000300UL) HAL_DMAMUX2_SYNC_LPTIM2_OUT 8U RTC_BKP20R_Pos (0U) ADC_LEFTBITSHIFT_9 (LL_ADC_LEFT_BIT_SHIFT_9) FDCAN_TEST_LBCK_Msk (0x1UL << FDCAN_TEST_LBCK_Pos) __PMT(args) args USART_CR1_UESM_Pos (1U) ADC_PCSEL_PCSEL_12 (0x01000UL << ADC_PCSEL_PCSEL_Pos) USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk FMC_BTRx_CLKDIV_3 (0x8UL << FMC_BTRx_CLKDIV_Pos) USART6 ((USART_TypeDef *) USART6_BASE) HRTIM_SET2R_EXTVNT8 HRTIM_SET2R_EXTVNT8_Msk ETH_MACMDIOAR_NTC ETH_MACMDIOAR_NTC_Msk RCC_CR_PLL1ON RCC_CR_PLL1ON_Msk SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) USART_ISR_ABRE_Pos (14U) RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) BDMA_ISR_TEIF5_Msk (0x1UL << BDMA_ISR_TEIF5_Pos) HRTIM_ADC3R_AD3EEV4_Pos (8U) SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk FLASH_CR_SNECCERRIE FLASH_CR_SNECCERRIE_Msk DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE SPI_CFG2_LSBFRST SPI_CFG2_LSBFRST_Msk CEC_CR_TXEOM CEC_CR_TXEOM_Msk LTDC_LxCFBLNR_CFBLNBR_Msk (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos) RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB3ENR) &= ~ (RCC_APB3ENR_LTDCEN) ETH_MACMDIOAR_CR_DIV102 ETH_MACMDIOAR_CR_DIV102_Msk HSEM_C1ISR_ISF12_Pos (12U) IS_TAMPER IS_RTC_TAMPER HSEM_C1IER_ISE26_Msk (0x1UL << HSEM_C1IER_ISE26_Pos) RCC_FLAG_CPURST ((uint8_t)0x91) RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos) ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk DFSDM1_Channel7_BASE (DFSDM1_BASE + 0xE0UL) HRTIM_EECR1_EE3SNS_0 (0x1UL << HRTIM_EECR1_EE3SNS_Pos) EXTI_LINE_NB 88UL SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) DWT_CTRL_SLEEPEVTENA_Pos 19U _POSIX_C_SOURCE 200809L ETH_MACCR_SARC ETH_MACCR_SARC_Msk LPTIM5_BASE (D3_APB1PERIPH_BASE + 0x3000UL) RCC_AHB3LPENR_QSPILPEN_Pos (14U) STM32H7xx_HAL_ADC_EX_H  __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPUART1LPEN)) == 0U) ADC_RESOLUTION_12B_OPT (LL_ADC_RESOLUTION_12B_OPT) ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE __HAL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,__ADC_RESOLUTION__) __LL_ADC_CALC_VREFANALOG_VOLTAGE((__VREFINT_ADC_DATA__), (__ADC_RESOLUTION__)) APB1HLPENR __WCHAR_T__  FLASH_OPTSR_OPTCHANGEERR_Pos (30U) IS_DMA_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || ((INSTANCE) == DMAMUX1_RequestGenerator1) || ((INSTANCE) == DMAMUX1_RequestGenerator2) || ((INSTANCE) == DMAMUX1_RequestGenerator3) || ((INSTANCE) == DMAMUX1_RequestGenerator4) || ((INSTANCE) == DMAMUX1_RequestGenerator5) || ((INSTANCE) == DMAMUX1_RequestGenerator6) || ((INSTANCE) == DMAMUX1_RequestGenerator7) || ((INSTANCE) == DMAMUX2_RequestGenerator0) || ((INSTANCE) == DMAMUX2_RequestGenerator1) || ((INSTANCE) == DMAMUX2_RequestGenerator2) || ((INSTANCE) == DMAMUX2_RequestGenerator3) || ((INSTANCE) == DMAMUX2_RequestGenerator4) || ((INSTANCE) == DMAMUX2_RequestGenerator5) || ((INSTANCE) == DMAMUX2_RequestGenerator6) || ((INSTANCE) == DMAMUX2_RequestGenerator7)) DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) RCC_APB2ENR_SAI1EN_Pos (22U) RCC_D2CCIP1R_SPDIFSEL_Pos (20U) MPU_CTRL_PRIVDEFENA_Pos 2U USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT ADC_CALIB_FACTOR_OFFSET_REGOFFSET (0x00000000UL) USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk HRTIM_RSTR_MSTCMP1 HRTIM_RSTR_MSTCMP1_Msk COMP_ICFR_C2IF COMP_ICFR_C2IF_Msk USB_OTG_DIEPINT_INEPNE_Pos (6U) USART_ISR_TXE_TXFNF_Pos (7U) DMAMUX_CSR_SOF14_Pos (14U) OPAMP1_CSR_CALON_Pos (11U) __IRDA_ENABLE __HAL_IRDA_ENABLE GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) RNG_BASE (D2_AHB2PERIPH_BASE + 0x1800UL) ETH_MACCR_PRELEN_Pos (2U) __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock) ETH_MACA2LR_ADDRLO_Pos (0U) MDMA_REQUEST_DMA2D_TC ((uint32_t)0x00000019U) HRTIM_EEFR2_EE10LTCH_Msk (0x1UL << HRTIM_EEFR2_EE10LTCH_Pos) GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) ETH_DMADSR_RPS_Pos (8U) FDCAN_ECR_RP_Msk (0x1UL << FDCAN_ECR_RP_Pos) LTDC_LxCFBLR_CFBLL_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos) HRTIM_ADC4R_AD4MC2_Msk (0x1UL << HRTIM_ADC4R_AD4MC2_Pos) __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback HAL_MMCEx_Read_DMADoubleBuf0CpltCallback RCC_D1CFGR_HPRE_DIV16_Msk (0xBUL << RCC_D1CFGR_HPRE_DIV16_Pos) BDMA_Channel6_BASE (BDMA_BASE + 0x0080UL) __HAL_RCC_GPIOI_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOIEN) DFSDM_CHCFGR1_CHEN_Pos (7U) TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos) USE_HAL_LPTIM_REGISTER_CALLBACKS 0U __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED SYSCFG_ETH_RMII SYSCFG_PMCR_EPIS_SEL_2 RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk EXTI_EMR2_EM42_Msk (0x1UL << EXTI_EMR2_EM42_Pos) __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOELPEN)) == 0U) __HAL_RCC_LPTIM2_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM2AMEN) RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk __FBSDID(s) struct __hack HRTIM_ADC3R_AD3TAPER_Pos (13U) FDCAN_IR_RF0N_Pos (0U) ETH_MACRXTXSR_TJT_Pos (0U) __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS)) BDMA_IFCR_CTEIF1_Pos (7U) __need_NULL  SAI_xCR2_FTH_Pos (0U) RCC_AHB4ENR_GPIOKEN RCC_AHB4ENR_GPIOKEN_Msk EXTI_D3PMR1_MR13_Pos (13U) ADC_RIGHTBITSHIFT_4 (LL_ADC_OVS_SHIFT_RIGHT_4) SWPMI_IER_TCIE SWPMI_IER_TCIE_Msk HRTIM_TIMCR_DACSYNC_0 (0x1UL << HRTIM_TIMCR_DACSYNC_Pos) HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 FLASH_PROGRAMMING_DELAY_2 FLASH_ACR_WRHIGHFREQ_1 EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) JPEG_CONFR1_COLORSPACE JPEG_CONFR1_COLORSPACE_Msk HRTIM_RST2R_TIMEVNT6 HRTIM_RST2R_TIMEVNT6_Msk VDD_VALUE (3300UL) USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk LL_ADC_REG_OVR_DATA_OVERWRITTEN (ADC_CFGR_OVRMOD) USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT PWR_CR3_LDOEN_Pos (1U) ETH_MACMDIOAR_RDA ETH_MACMDIOAR_RDA_Msk TPI_FIFO1_ITM0_Msk (0xFFUL ) PLL_FRAC_TIMEOUT_VALUE (1U) RCC_WWDG1 RCC_GCR_WW1RSC DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk ETH_MTLTQDR_TXQSTS_Msk (0x1UL << ETH_MTLTQDR_TXQSTS_Pos) I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk ADC_CSR_AWD2_MST_Msk (0x1UL << ADC_CSR_AWD2_MST_Pos) RCC_HSICFGR_HSITRIM_1 (0x02UL << RCC_HSICFGR_HSITRIM_Pos) LL_ADC_SAMPLINGTIME_1CYCLE_5 (0x00000000UL) __UFRACT_FBIT__ 16 HSEM_C1ISR_ISF7 HSEM_C1ISR_ISF7_Msk JPEG_CONFR6_QT_1 (0x2UL << JPEG_CONFR6_QT_Pos) SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos) __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE ATOMIC_CLEARH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) FDCAN_TXEFS_EFPI FDCAN_TXEFS_EFPI_Msk LTR1 LTR2 LTR3 __LLACCUM_EPSILON__ 0x1P-31LLK unsigned signed USART_CR3_WUFIE USART_CR3_WUFIE_Msk DMA_HISR_DMEIF6_Pos (18U) ETH_MAC_RXFIFO_EMPTY 0x00000000U HRTIM_BMTRGR_TBRST_Pos (11U) ADC_SQR2_REGOFFSET (0x00000100UL) HRTIM_ODISR_TE2ODIS HRTIM_ODISR_TE2ODIS_Msk MDIOS_BASE (D2_APB1PERIPH_BASE + 0x9400UL) TIM16_AF1_BKCMP1P_Msk (0x1UL << TIM16_AF1_BKCMP1P_Pos) FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk __HAL_RCC_GET_RNG_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_RNGSEL))) USART_ISR_RXFF USART_ISR_RXFF_Msk TIM_CR2_CCUS_Pos (2U) LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos) ETH_MACHWF2R_RXCHCNT_Pos (13U) _CLOCKID_T_ unsigned long ADC_JDR2_JDATA_23 (0x00800000UL << ADC_JDR2_JDATA_Pos) ADC_CSR_AWD3_SLV ADC_CSR_AWD3_SLV_Msk HSEM_C1IER_ISE5 HSEM_C1IER_ISE5_Msk GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6 DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x0004UL) RCC_PERIPHCLK_SWPMI1 ((uint64_t)(0x00100000U)) FLASH_CR_DBECCERRIE_Msk (0x1UL << FLASH_CR_DBECCERRIE_Pos) ADC_SAMPLETIME_16CYCLES_5 (LL_ADC_SAMPLINGTIME_16CYCLES_5) RCC_AHB4ENR_GPIODEN_Pos (3U) TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U RCC_APB1LLPENR_TIM3LPEN RCC_APB1LLPENR_TIM3LPEN_Msk HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback SPI_CFG2_LSBFRST_Pos (23U) ETH_MACPPSCR_PPSEN0 ETH_MACPPSCR_PPSEN0_Msk DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00UL) ADC_EOSMP_EVENT (ADC_FLAG_EOSMP) HRTIM_CPT2CR_EXEV8CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV8CPT_Pos) RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos) RCC_D3CCIPR_SAI4ASEL_2 (0x4UL << RCC_D3CCIPR_SAI4ASEL_Pos) ADC_EXTERNALTRIGINJEC_HR1_ADCTRG2 (LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2) RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) SWPMI_CR_TXDMA_Pos (1U) TIM_CR1_CKD TIM_CR1_CKD_Msk SYSCFG_EXTICR2_EXTI5_PC (0x00000020U) DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) MPU_REGION_PRIV_RO ((uint8_t)0x05) FDCAN_IE_RF0WE_Msk (0x1UL << FDCAN_IE_RF0WE_Pos) SCB_DTCMCR_EN_Pos 0U HRTIM_BMTRGR_OCHPEV HRTIM_BMTRGR_OCHPEV_Msk BDMA_ISR_HTIF0 BDMA_ISR_HTIF0_Msk DMA_REQUEST_ADC3 115U MDMA_CTCR_SINC_1 (0x2UL << MDMA_CTCR_SINC_Pos) RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE BDMA_IFCR_CHTIF1_Pos (6U) TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) D3CR RCC_D2CFGR_D2PPRE1_DIV16_Pos (4U) ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Pos (6U) DMA2D_IFCR_CAECIF_Pos (3U) HSEM_C1IER_ISE17_Msk (0x1UL << HSEM_C1IER_ISE17_Pos) __HAL_I2C_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT()) HRTIM_ADC3R_AD3TCC2 HRTIM_ADC3R_AD3TCC2_Msk LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk OPAMP1_CSR_USERTRIM OPAMP1_CSR_USERTRIM_Msk ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) RCC_PERIPHCLK_PLL2_DIVQ ((uint64_t)(0x0000000200000000U)) BDMA_IFCR_CHTIF3_Pos (14U) SPI_CFG2_MSSI_0 (0x1UL << SPI_CFG2_MSSI_Pos) RCC_AHB4ENR_GPIOEEN_Msk (0x1UL << RCC_AHB4ENR_GPIOEEN_Pos) EXTI_EMR3_EM72_Msk (0x1UL << EXTI_EMR3_EM72_Pos) RCC_APB1LLPENR_UART7LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART7LPEN_Pos) FDCAN_IE_TCE_Msk (0x1UL << FDCAN_IE_TCE_Pos) RCC_D2CCIP1R_SAI23SEL RCC_D2CCIP1R_SAI23SEL_Msk __HAL_RCC_SAI1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI1EN) == 0U) JPEG_CONFR7_HA_Pos (1U) ADC_CALFACT_CALFACT_D_0 (0x001UL << ADC_CALFACT_CALFACT_D_Pos) HRTIM_RSTR_MSTCMP2_Pos (6U) RTC_ISR_ALRBWF_Pos (1U) IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U)) DMA_REQUEST_I2C1_RX 33U RCC_APB3LPENR_WWDG1LPEN RCC_APB3LPENR_WWDG1LPEN_Msk IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) FPU_MVFR0_FP_rounding_modes_Pos 28U ADC_IT_EOC ADC_IER_EOCIE TIM_FLAG_CC4 TIM_SR_CC4IF __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 HRTIM_BDTUPR_TIMRSTR_Pos (17U) TIM_TS_ITR6 (TIM_SMCR_TS_1 | TIM_SMCR_TS_3) SYSCFG_EXTICR3_EXTI10_PI (0x00000800U) JPEG_CONFR5_NB_Msk (0xFUL << JPEG_CONFR5_NB_Pos) LL_ADC_AWD_CHANNEL_1_REG_INJ ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) EXTI_IMR3_IM68_Msk (0x1UL << EXTI_IMR3_IM68_Pos) GPIOK_BASE (D3_AHB1PERIPH_BASE + 0x2800UL) HRTIM_BMTRGR_TACMP1_Msk (0x1UL << HRTIM_BMTRGR_TACMP1_Pos) HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT RNG_SR_DRDY_Pos (0U) SWPMI_RDR_RD_Pos (0U) SWPMI_IER_TXUNRIE_Msk (0x1UL << SWPMI_IER_TXUNRIE_Pos) USE_RTOS 0 ADC_REG_TRIG_EXTSEL_BITOFFSET_POS ( 6UL) USART_CR3_DMAT_Pos (7U) BDTR GPIO_SPEED_FREQ_LOW (0x00000000U) CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE_Msk ADC_EXTERNALTRIG_T8_TRGO (LL_ADC_REG_TRIG_EXT_TIM8_TRGO) MAXFLOAT 3.40282347e+38F HRTIM_SET1R_EXTVNT8_Pos (28U) FDCAN_TXEFS_TEFL_Msk (0x1UL << FDCAN_TXEFS_TEFL_Pos) ADC_JDR4_JDATA_15 (0x00008000UL << ADC_JDR4_JDATA_Pos) ETH_DMADSR_TPS_CLOSING ETH_DMADSR_TPS_CLOSING_Msk HRTIM_EECR2_EE7SRC_Pos (6U) USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) USART_ICR_NECF_Msk (0x1UL << USART_ICR_NECF_Pos) DMA2D_OCOLR_RED_3_Pos (10U) RCC_AHB4RSTR_GPIOFRST_Pos (5U) ATOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) do { uint16_t val; do { val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) __SMBF 0x0080 TIM6 ((TIM_TypeDef *) TIM6_BASE) GPIO_BSRR_BS2_Pos (2U) EXTI_LINE29 ((uint32_t)0x1D) __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos) I2C_ISR_PECERR I2C_ISR_PECERR_Msk FMC_PATT_ATTHIZ_7 (0x80UL << FMC_PATT_ATTHIZ_Pos) DAC_SR_CAL_FLAG1 DAC_SR_CAL_FLAG1_Msk __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_JPGDECLPEN)) DAC_CR_TSEL1_Pos (2U) EXTI_LINE34 ((uint32_t)0x22) HRTIM_CMP1CR_CMP1CR_Msk (0xFFFFFFFFUL << HRTIM_CMP1CR_CMP1CR_Pos) PWR_STOPENTRY_WFI (0x01U) EXTI_EMR3_EM86 EXTI_EMR3_EM86_Msk FDCAN_IE_RF1LE_Msk (0x1UL << FDCAN_IE_RF1LE_Pos) LL_ADC_AWD_CHANNEL_5_REG_INJ ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) IS_RCC_PLL3RGE_VALUE(VALUE) (((VALUE) == RCC_PLL3VCIRANGE_0) || ((VALUE) == RCC_PLL3VCIRANGE_1) || ((VALUE) == RCC_PLL3VCIRANGE_2) || ((VALUE) == RCC_PLL3VCIRANGE_3)) MDMA_REQUEST_SW ((uint32_t)0x40000000U) __HAL_RCC_FLASH_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_FLASHLPEN)) HRTIM_BMCR_TEBM_Msk (0x1UL << HRTIM_BMCR_TEBM_Pos) DiscontinuousConvMode I2C_CR2_NBYTES_Pos (16U) HSEM_C1ICR_ISC31 HSEM_C1ICR_ISC31_Msk RCC_D3AMR_LPUART1AMEN RCC_D3AMR_LPUART1AMEN_Msk __HAL_RCC_LPTIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_LPTIM1EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_LPTIM1EN); UNUSED(tmpreg); } while(0) __MPU_PRESENT 1U HRTIM_ODSR_TC2ODS_Msk (0x1UL << HRTIM_ODSR_TC2ODS_Pos) USB_OTG_GLPMCFG_LPMRSP_Pos (13U) TIM_BREAKINPUTSOURCE_BKIN 0x00000001U DMA_HIFCR_CHTIF7_Pos (26U) LTDC_LxCACR_CONSTA_Msk (0xFFUL << LTDC_LxCACR_CONSTA_Pos) DMA2D_CR_TCIE_Pos (9U) USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) ETH_MACTSSR_TSTARGT0_Msk (0x1UL << ETH_MACTSSR_TSTARGT0_Pos) GPIO_PUPDR_PUPD12_Pos (24U) SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk ETH_DMAMR_PR ETH_DMAMR_PR_Msk TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP ADC_CR_BITS_PROPERTY_RS (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk RCC_APB1LRSTR_SPI3RST_Pos (15U) ETH_MACTFCR_PLT_MINUS144_Pos (4U) TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) hdmatx HRTIM_FLTINR1_FLT1E_Msk (0x1UL << HRTIM_FLTINR1_FLT1E_Pos) TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING USART_CR1_MME USART_CR1_MME_Msk ETH_MMCTIR_TXGPKTIS ETH_MMCTIR_TXGPKTIS_Msk EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk QUADSPI_CCR_ABMODE_Pos (14U) ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk IS_PWR_SUPPLY(PWR_SOURCE) (((PWR_SOURCE) == PWR_LDO_SUPPLY) || ((PWR_SOURCE) == PWR_EXTERNAL_SOURCE_SUPPLY)) IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING) || ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL)) EXTI_EMR2_EM48_Pos (16U) ADC_CSR_OVR_SLV ADC_CSR_OVR_SLV_Msk __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE TIM_TIM8_ETR_ADC2_AWD1 (TIM8_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) IS_SYSCFG_ETHERNET_CONFIG(CONFIG) (((CONFIG) == SYSCFG_ETH_MII) || ((CONFIG) == SYSCFG_ETH_RMII)) ETH_DMACTCR_TPBL_4PBL (0x00040000U) EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) FLASH_FLAG_SNECCE_BANK2RR FLASH_FLAG_SNECCERR_BANK2 LL_ADC_AWD_CHANNEL_9_REG_INJ ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) OPAMP1_CSR_PGGAIN_3 (0x8UL << OPAMP1_CSR_PGGAIN_Pos) RCC_APB4RSTR_SAI4RST_Msk (0x1UL << RCC_APB4RSTR_SAI4RST_Pos) ETH_MTLRQOMR_FUP_Msk (0x1UL << ETH_MTLRQOMR_FUP_Pos) FDCAN_SIDFC_LSS_Msk (0xFFUL << FDCAN_SIDFC_LSS_Pos) DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) RCC_LPTIM345CLKSOURCE_LSE (RCC_D3CCIPR_LPTIM345SEL_0 | RCC_D3CCIPR_LPTIM345SEL_1) _GCC_SIZE_T  RTC_TAMPER3_INTERRUPT RTC_IT_TAMP3 DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos) QUADSPI_CCR_INSTRUCTION_1 (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos) EXTI_LINE_73 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x09U) I2S_FLAG_RXNE I2S_FLAG_RXP ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) HRTIM_RSTER_TIMACMP2_Msk (0x1UL << HRTIM_RSTER_TIMACMP2_Pos) FPU_MVFR1_FtZ_mode_Msk (0xFUL ) TIM8_AF1_ETRSEL_Pos (14U) __ARM_FP HAL_OPAMP_MSP_INIT_CB_ID HAL_OPAMP_MSPINIT_CB_ID DMA_HIFCR_CHTIF6_Pos (20U) HSEM_C1MISR_MISF17 HSEM_C1MISR_MISF17_Msk BDMA_IFCR_CGIF6 BDMA_IFCR_CGIF6_Msk GPIO_AF14_UART5 ((uint8_t)0x0E) HSEM_C1ICR_ISC29 HSEM_C1ICR_ISC29_Msk __HAL_DBGMCU_UnFreeze_LPTIM2() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM2)) HRTIM_SET2R_TIMEVNT8_Pos (19U) TIM_DMA_ID_UPDATE ((uint16_t) 0x0000) FDCAN_TTIR_GTD_Msk (0x1UL << FDCAN_TTIR_GTD_Pos) DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT TIM_FLAG_BREAK TIM_SR_BIF __ARM_FEATURE_NUMERIC_MAXMIN __LDBL_EPSILON__ 2.2204460492503131e-16L USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos) HRTIM_ADC2R_AD2EEV6_Pos (5U) __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos) FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) USART_CR1_PEIE USART_CR1_PEIE_Msk TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1 DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) RCC_AHB4LPENR_GPIOILPEN RCC_AHB4LPENR_GPIOILPEN_Msk ETH_MACHWF2R_AUXSNAPNUM_Msk (0x7UL << ETH_MACHWF2R_AUXSNAPNUM_Pos) I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk EXTI_RTSR1_TR21 EXTI_RTSR1_TR21_Msk HRTIM_ADC4R_AD4TAC3_Msk (0x1UL << HRTIM_ADC4R_AD4TAC3_Pos) HRTIM_TIMICR_RST2C_Msk (0x1UL << HRTIM_TIMICR_RST2C_Pos) QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk RCC_D2CFGR_D2PPRE1_DIV1 (0U) HRTIM_ADC3R_AD3TEC4_Msk (0x1UL << HRTIM_ADC3R_AD3TEC4_Pos) HSEM_CR_COREID HSEM_CR_COREID_Msk DAC_MCR_MODE1 DAC_MCR_MODE1_Msk USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) HRTIM_EECR2_EE9SRC_Pos (18U) IS_PWR_DOMAIN(DOMAIN) (((DOMAIN) == PWR_D1_DOMAIN) || ((DOMAIN) == PWR_D2_DOMAIN) || ((DOMAIN) == PWR_D3_DOMAIN)) TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos) EXTI_FTSR3_TR_Msk (0x1DUL << EXTI_FTSR3_TR_Pos) CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER ADC_CSR_OVR_MST_Pos (4U) ADC_CFGR2_LSHIFT ADC_CFGR2_LSHIFT_Msk HRTIM_TIMCR_UPDGAT_Pos (28U) RCC_PLLCFGR_PLL2RGE_0 (0x0UL << RCC_PLLCFGR_PLL2RGE_Pos) HAL_ADC_ERROR_INTERNAL (0x01U) __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM2LPEN) RTC_CR_COE_Pos (23U) USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) RCC_D3CCIPR_LPTIM2SEL_0 (0x1UL << RCC_D3CCIPR_LPTIM2SEL_Pos) FLASH_FLAG_SNECCERR_BANK1 FLASH_SR_SNECCERR FLASH_VOLTAGE_RANGE_2 FLASH_CR_PSIZE_0 LD1_GPIO_Port GPIOB HSEM_C1MISR_MISF7_Msk (0x1UL << HSEM_C1MISR_MISF7_Pos) ETH_DMADSR_RPS_WAITING_Msk (0x3UL << ETH_DMADSR_RPS_WAITING_Pos) ADC_ANALOGWATCHDOG_ALL_INJEC (ADC_CFGR_JAWD1EN) SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos) RCC_CR_PLL3ON RCC_CR_PLL3ON_Msk HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI2EN) != 0U) FDCAN_IR_EP_Pos (23U) RCC_D3AMR_LPTIM4AMEN RCC_D3AMR_LPTIM4AMEN_Msk TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) DCMI_DR_BYTE1_Pos (8U) RTC_CR_WUTIE RTC_CR_WUTIE_Msk DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk OPAMP_OTR_TRIMOFFSETP OPAMP_OTR_TRIMOFFSETP_Msk USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos) I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk LL_ADC_REG_TRIG_EXT_TIM8_TRGO2 (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) HRTIM_EECR2_EE10POL_Msk (0x1UL << HRTIM_EECR2_EE10POL_Pos) TIM1_AF2_BK2INP_Pos (9U) __TQ_IBIT__ 0 RCC_AHB3LPENR_FLASHLPEN_Msk (0x1UL << RCC_AHB3LPENR_FLASHLPEN_Pos) __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM2LPEN) TIM_CCMR3_OC6FE_Pos (10U) SYSCFG_CFGR_FLASHL SYSCFG_CFGR_FLASHL_Msk ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos) RCC_D3CCIPR_SPI6SEL_1 (0x2UL << RCC_D3CCIPR_SPI6SEL_Pos) __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIODRST) RCC_CIFR_CSIRDYF_Pos (4U) RCC_OSCILLATORTYPE_NONE (0x00000000U) __HAL_RCC_COMP12_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_COMP12EN) SAI_PDMDLY_DLYM2R SAI_PDMDLY_DLYM2R_Msk HRTIM_SET2R_MSTPER_Pos (7U) SPDIFRX_IDR_ID_Msk (0xFFFFFFFFUL << SPDIFRX_IDR_ID_Pos) HRTIM_FLTINR1_FLT3F_Pos (19U) TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) FMC_BWTRx_DATAST_1 (0x02UL << FMC_BWTRx_DATAST_Pos) FMC_BCRx_MWID_0 (0x1UL << FMC_BCRx_MWID_Pos) FDCAN_TTTS_SWTSEL_Pos (0U) HSIState LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk ETH_DMACSR_TBU_Msk (0x1UL << ETH_DMACSR_TBU_Pos) LL_ADC_CLOCK_ASYNC_DIV16 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) FMC_PMEM_MEMHOLD_3 (0x08UL << FMC_PMEM_MEMHOLD_Pos) USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk HRTIM_EEFR1_EE2LTCH HRTIM_EEFR1_EE2LTCH_Msk SPI_CRCPOLY_CRCPOLY_Pos (0U) ETH_MACCR_DM ETH_MACCR_DM_Msk LPTIM1_BASE (D2_APB1PERIPH_BASE + 0x2400UL) HRTIM_ICR_BMPERC_Pos (17U) WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA HAL_DMA_StateTypeDef __HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_I2C4LPEN)) != 0U) ETH_MACPCSR_RWKPFE_Pos (10U) RCC_ADCCLKSOURCE_PLL3 RCC_D3CCIPR_ADCSEL_0 TIM1_AF1_BKCMP1E_Pos (1U) ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk HRTIM_ADC2R_AD2TAC2_Pos (10U) CoreDebug_DEMCR_MON_STEP_Pos 18U ADC_PCSEL_PCSEL_1 (0x00002UL << ADC_PCSEL_PCSEL_Pos) HRTIM_FLTINR1_FLT1F_2 (0x4UL << HRTIM_FLTINR1_FLT1F_Pos) __HAL_RCC_USB_OTG_FS_FORCE_RESET() __HAL_RCC_USB2_OTG_FS_FORCE_RESET() __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_DMEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_DMEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_DMEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_DMEIF3_7 : (uint32_t)0x00000000) __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET TPI_FIFO1_ETM_bytecount_Pos 24U LTDC_LxCFBLNR_CFBLNBR LTDC_LxCFBLNR_CFBLNBR_Msk HRTIM_CPT1CR_TB1RST_Msk (0x1UL << HRTIM_CPT1CR_TB1RST_Pos) ETH_MACIVIR_VLC_VLANTAGDELETE_Msk (0x1UL << ETH_MACIVIR_VLC_VLANTAGDELETE_Pos) __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_QSPILPEN) == 0U) ADC_CFGR_EXTSEL_Pos (5U) DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) DBGMCU_APB2FZ1_DBG_TIM17_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM17_Pos) __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0) __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C3LPEN)) == 0U) CM_AL88 DMA2D_INPUT_AL88 __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 __HAL_RCC_D2SRAM3_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM3LPEN)) != 0U) FLASH_FLAG_RDPERR_BANK2 (FLASH_SR_RDPERR | 0x80000000U) ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk FDCAN_CCCR_CCE_Pos (1U) DBGMCU_APB4FZ1_DBG_LPTIM3 DBGMCU_APB4FZ1_DBG_LPTIM3_Msk DMAMUX2_ChannelStatus_BASE (DMAMUX2_BASE + 0x0080UL) EXTI_EMR1_EM_Msk (0xFFFFFFFFUL << EXTI_EMR1_EM_Pos) USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos) __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE I2C_CR1_DNF_Pos (8U) RTC_TAMPCR_TAMPFREQ_Pos (8U) ETH_MTLRQOMR_RTC ETH_MTLRQOMR_RTC_Msk SDMMC_MASK_DTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos) __HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM12EN); UNUSED(tmpreg); } while(0) ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ADC_JDR1_JDATA_7 (0x00000080UL << ADC_JDR1_JDATA_Pos) __HAL_RCC_SAI4_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_SAI4EN) == 0U) RCC_APB2ENR_SPI4EN_Pos (13U) RCC_APB1LENR_LPTIM1EN_Pos (9U) HRTIM_SET1R_EXTVNT5 HRTIM_SET1R_EXTVNT5_Msk HRTIM_MISR_MUPD_Pos (6U) RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) RCC_APB4LPENR_SYSCFGLPEN RCC_APB4LPENR_SYSCFGLPEN_Msk HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT 27U GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) __Vendor_SysTickConfig 0U LL_ADC_OFFSET_1 ADC_OFR1_REGOFFSET I2C_CHECK_FLAG(__ISR__,__FLAG__) ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET) DBGMCU_APB1LFZ1_DBG_TIM12_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM12_Pos) USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk TIM_PSC_PSC TIM_PSC_PSC_Msk FLASH_SR_RDPERR_Msk (0x1UL << FLASH_SR_RDPERR_Pos) HRTIM_MCMP1R_MCMP4R HRTIM_MCMP1R_MCMP4R_Msk FDCAN_ILS_TEFNL_Msk (0x1UL << FDCAN_ILS_TEFNL_Pos) DMA2D_OPFCCR_AI_Msk (0x1UL << DMA2D_OPFCCR_AI_Pos) __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE LPTIM_CFGR2_IN2SEL_Pos (4U) ETH_MACPPSCR_PPSCTRL ETH_MACPPSCR_PPSCTRL_Msk MDMA_CESR_TEMD_Msk (0x1UL << MDMA_CESR_TEMD_Pos) RCC_PERIPHCLK_SAI4A ((uint64_t)(0x00000400U)) USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) FLASH_IT_PGSERR_BANK1 FLASH_CR_PGSERRIE EXTI_EMR1_EM27_Pos (27U) __COMPILER_BARRIER() __ASM volatile("":::"memory") USART_ISR_TXFT_Pos (27U) RCC_APB1LRSTR_I2C2RST_Pos (22U) DLYB_CFGR_LNG_11 (0x800UL << DLYB_CFGR_LNG_Pos) GPIO_LCKR_LCK0_Pos (0U) HRTIM_TIMCR_SYNCSTRT HRTIM_TIMCR_SYNCSTRT_Msk USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U) LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 ) __LONG_WIDTH__ 32 MDMA_CCR_HEX_Pos (13U) PWR_CPUCR_PDDS_D3_Msk (0x1UL << PWR_CPUCR_PDDS_D3_Pos) SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) JPEG_DIR_DATAIN_Msk (0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos) PWR_WKUPEPR_WKUPP1 PWR_WKUPEPR_WKUPP1_Msk COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 ETH_MACVTR_DOVLTC_Pos (20U) QUADSPI_CCR_DCYC_2 (0x04UL << QUADSPI_CCR_DCYC_Pos) DAC_SR_DMAUDR1_Pos (13U) __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE ADC_JDR2_JDATA_6 (0x00000040UL << ADC_JDR2_JDATA_Pos) GPIO_AF12_COMP1 ((uint8_t)0x0C) __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED HSEM_C1MISR_MISF5_Pos (5U) GPIO_ODR_OD15 GPIO_ODR_OD15_Msk RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk SDMMC_CMD_CMDSTOP_Msk (0x1UL << SDMMC_CMD_CMDSTOP_Pos) HSEM_C1IER_ISE3_Pos (3U) FLASH_FLAG_ALL_ERRORS_BANK2 (FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | FLASH_FLAG_STRBERR_BANK2 | FLASH_FLAG_INCERR_BANK2 | FLASH_FLAG_OPERR_BANK2 | FLASH_FLAG_RDPERR_BANK2 | FLASH_FLAG_RDSERR_BANK2 | FLASH_FLAG_SNECCERR_BANK2 | FLASH_FLAG_DBECCERR_BANK2 | FLASH_FLAG_CRCRDERR_BANK2) I2C_CR1_ALERTEN_Pos (22U) HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA ETH_MACISR_MMCTXIS_Msk (0x1UL << ETH_MACISR_MMCTXIS_Pos) GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk SAI1_Block_A_BASE (SAI1_BASE + 0x004UL) GPIO_ODR_OD13 GPIO_ODR_OD13_Msk I2C_ADDRESSINGMODE_10BIT (0x00000002U) SPI_I2SCFGR_DATFMT SPI_I2SCFGR_DATFMT_Msk HRTIM_RSTBR_TIMCCMP2_Pos (23U) EXTI_RTSR1_TR0_Msk (0x1UL << EXTI_RTSR1_TR0_Pos) __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12 __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE ETH_MACAHR_MACAH_Pos (0U) MDIOS_CR_PORT_ADDRESS MDIOS_CR_PORT_ADDRESS_Msk RCC_APB1LENR_TIM4EN_Pos (2U) VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 OPAMP_CSR_OPAMPxEN OPAMP_CSR_OPAMPxEN_Msk ETH_MACPFR_PM ETH_MACPFR_PM_Msk __QQ_FBIT__ 7 FDCAN_NDAT1_ND21_Pos (21U) RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk QUADSPI_CCR_IMODE_Pos (8U) GPIO_ODR_OD11 GPIO_ODR_OD11_Msk I2C_CR1_RXIE I2C_CR1_RXIE_Msk __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE HRTIM_FLTINR1_FLT3LCK HRTIM_FLTINR1_FLT3LCK_Msk ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk SYSCFG_UR15_FZIWDGSTB SYSCFG_UR15_FZIWDGSTB_Msk HRTIM_RST2R_RESYNC_Msk (0x1UL << HRTIM_RST2R_RESYNC_Pos) LTDC_LxWHPCR_WHSPPOS LTDC_LxWHPCR_WHSPPOS_Msk GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) DBGMCU_CR_DBG_TRGOEN_Pos (28U) __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) ADC_LEFTBITSHIFT_1 (LL_ADC_LEFT_BIT_SHIFT_1) RCC_USART234578CLKSOURCE_LSE (RCC_D2CCIP2R_USART28SEL_0 | RCC_D2CCIP2R_USART28SEL_2) HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT()) TIM_CR2_CCDS TIM_CR2_CCDS_Msk __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_SDMMC2LPEN)) I2C_CR1_TCIE I2C_CR1_TCIE_Msk _REENT_MBRLEN_STATE(ptr) ((ptr)->_misc->_mbrlen_state) PWR_WKUPEPR_WKUPP5_Pos (12U) __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE HRTIM_TIMISR_CMP3_Pos (2U) QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos) SAI_xCR1_MCKDIV_3 (0x08UL << SAI_xCR1_MCKDIV_Pos) __FLT32X_EPSILON__ 2.2204460492503131e-16F32x OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) CRS_CR_CEN CRS_CR_CEN_Msk SWPMI_IER_RXBERIE SWPMI_IER_RXBERIE_Msk DCMI_CR_CAPTURE_Pos (0U) ETH_MACVR_USERVER_Pos (8U) TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) HRTIM_SET1R_MSTCMP2_Msk (0x1UL << HRTIM_SET1R_MSTCMP2_Pos) RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 USB_OTG_GUSBCFG_PHYSEL_Pos (6U) HRTIM_RSTCR_TIMECMP4_Msk (0x1UL << HRTIM_RSTCR_TIMECMP4_Pos) RCC_LPUART1CLKSOURCE_D3PCLK1 (0x00000000U) DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) EXTI_IMR1_IM0_Pos (0U) HRTIM_ISR_BMPER_Pos (17U) ETH_MMCCR_CNTPRST_Msk (0x1UL << ETH_MMCCR_CNTPRST_Pos) HRTIM_TIMICR_UPDC_Pos (6U) HRTIM_EECR2_EE6SNS_Pos (3U) __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE TIM8_AF2_BK2INE_Pos (0U) BDMA_CCR_MSIZE_0 (0x1UL << BDMA_CCR_MSIZE_Pos) LTDC_BASE (D1_APB1PERIPH_BASE + 0x1000UL) RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) LL_ADC_AWD_CHANNEL_11_REG ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) RCC_APB1LENR_DAC12EN RCC_APB1LENR_DAC12EN_Msk MDMA_CBNDTR_BNDT_Pos (0U) USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) DMAMUX_RGxCR_SIG_ID_Pos (0U) DMA2D_BGPFCCR_CCM_Pos (4U) __INT_LEAST32_TYPE__ long int __INT_FAST32_MAX__ 0x7fffffff PWR_REGULATOR_SVOS_SCALE4 (PWR_CR1_SVOS_1) TPI_DEVID_AsynClkIn_Pos 5U RCC_D3CFGR_D3PPRE_DIV16_Msk (0x7UL << RCC_D3CFGR_D3PPRE_DIV16_Pos) RCC_PLL2VCIRANGE_0 RCC_PLLCFGR_PLL2RGE_0 USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos) SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) USB_OTG_HCSPLT_XACTPOS_Pos (14U) GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 FDCAN_HPMS_BIDX_Msk (0x3FUL << FDCAN_HPMS_BIDX_Pos) USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk SPI_IFCR_EOTC_Msk (0x1UL << SPI_IFCR_EOTC_Pos) FDCAN_IR_TFE_Pos (11U) RCC_AHB1LPENR_ETH1MACLPEN_Pos (15U) DMA2D_FGPFCCR_CM_3 (0x8UL << DMA2D_FGPFCCR_CM_Pos) EXTI_LINE_0 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x00U) ADC_CALFACT2_LINCALFACT_5 (0x00000020UL << ADC_CALFACT2_LINCALFACT_Pos) __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE SPI_CR1_CSUSP_Msk (0x1UL << SPI_CR1_CSUSP_Pos) SDMMC_ICR_CMDRENDC_Pos (6U) FDCAN_IE_PEDE_Msk (0x1UL << FDCAN_IE_PEDE_Pos) EXTI_PR1_PR3 EXTI_PR1_PR3_Msk FLASH_CRCCR_CRC_SECT_Pos (0U) LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER __FLT_MAX_EXP__ 128 SYSCFG_EXTICR2_EXTI4_PB (0x00000001U) __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT) TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) TIM17_AF1_BKCMP1P_Pos (10U) __HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM3EN) DMA_HISR_HTIF4_Pos (4U) __HAL_RCC_LPTIM2_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM2EN) != 0U) RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) ETH_MACLCSR_LPITE_Msk (0x1UL << ETH_MACLCSR_LPITE_Pos) RCC_AHB2LPENR_SRAM3LPEN RCC_AHB2LPENR_SRAM3LPEN_Msk IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16)) GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk HSEM_C1MISR_MISF22 HSEM_C1MISR_MISF22_Msk RCC_CIER_HSI48RDYIE_Pos (5U) SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk xPSR_Q_Msk (1UL << xPSR_Q_Pos) USART_ICR_TCBGTCF_Pos (7U) __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED TIM_DMABASE_BDTR 0x00000011U RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) FMC_BTRx_DATAST_5 (0x20UL << FMC_BTRx_DATAST_Pos) DAC_CR_WAVE2_Pos (22U) FMC_PATT_ATTSET_7 (0x80UL << FMC_PATT_ATTSET_Pos) COMP_CFGRx_LOCK COMP_CFGRx_LOCK_Msk FMC_PCR_PWID_Pos (4U) IWDG_SR_WVU_Pos (2U) __HAL_RCC_CRS_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_CRSLPEN) SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED RCC_QSPICLKSOURCE_PLL2 RCC_D1CCIPR_QSPISEL_1 ADC_OFR4_OFFSET4_CH_Pos (26U) __HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM7EN); UNUSED(tmpreg); } while(0) RCC_SAI2CLKSOURCE_CLKP RCC_SAI23CLKSOURCE_CLKP CONTROL_SPSEL_Pos 1U FDCAN_ILS_RF0WL_Pos (1U) COMP_SR_C1IF COMP_SR_C1IF_Msk EXTI_GPIOG 0x00000006U SDMMC_IDMABASE1_IDMABASE1 (0xFFFFFFFFU) FMC_SDCMR_CTB1_Msk (0x1UL << FMC_SDCMR_CTB1_Pos) ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos) FLASH_OPTSR_SWAP_BANK_OPT_Msk (0x1UL << FLASH_OPTSR_SWAP_BANK_OPT_Pos) HRTIM_MDIER_MUPDDE_Msk (0x1UL << HRTIM_MDIER_MUPDDE_Pos) ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) FDCAN_TTOCF_EGTF_Msk (0x1UL << FDCAN_TTOCF_EGTF_Pos) IS_RCC_UART8CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART8CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_UART8CLKSOURCE_PLL2) || ((SOURCE) == RCC_UART8CLKSOURCE_PLL3) || ((SOURCE) == RCC_UART8CLKSOURCE_CSI) || ((SOURCE) == RCC_UART8CLKSOURCE_LSE) || ((SOURCE) == RCC_UART8CLKSOURCE_HSI)) OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 LTDC_Layer2_BASE (LTDC_BASE + 0x104UL) SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos) DMAMUX2_RequestGenerator0_BASE (DMAMUX2_BASE + 0x0100UL) __ARM_NEON_FP ADC_TWOSAMPLINGDELAY_6CYCLES (LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5) SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) RCC_AHB3RSTR_SDMMC1RST RCC_AHB3RSTR_SDMMC1RST_Msk HRTIM_EEFR1_EE3LTCH_Pos (12U) CPUCR RTC_BKP16R RTC_BKP16R_Msk SYSCFG_EXTICR4_EXTI12_PC (0x00000002U) ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk FDCAN_RWD_WDC_Msk (0xFFUL << FDCAN_RWD_WDC_Pos) __FLT64_HAS_DENORM__ 1 USE_HAL_LTDC_REGISTER_CALLBACKS 0U DCMI_DR_BYTE0_Pos (0U) __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_USART1LPEN) RCC_D2CFGR_D2PPRE2_0 (0x1UL << RCC_D2CFGR_D2PPRE2_Pos) RTC_BKP5R_Pos (0U) DWT_FUNCTION_LNK1ENA_Pos 9U RCC_APB4RSTR_LPUART1RST_Msk (0x1UL << RCC_APB4RSTR_LPUART1RST_Pos) HRTIM_ODSR_TE2ODS_Msk (0x1UL << HRTIM_ODSR_TE2ODS_Pos) FMC_BWTRx_BUSTURN_2 (0x4UL << FMC_BWTRx_BUSTURN_Pos) RCC_SPI2CLKSOURCE_PLL RCC_SPI123CLKSOURCE_PLL DMAMUX_CSR_SOF8_Pos (8U) M_SQRTPI 1.77245385090551602792981 USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE TIM_CCER_CC4NP_Pos (15U) RCC_PLLCKSELR_DIVM3 RCC_PLLCKSELR_DIVM3_Msk HRTIM_BMTRGR_TCCMP2_Msk (0x1UL << HRTIM_BMTRGR_TCCMP2_Pos) __HAL_RCC_TIM16_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM16EN) != 0U) SDMMC_STA_CCRCFAIL_Pos (0U) HRTIM_RSTR_TIMDCMP2 HRTIM_RSTR_TIMDCMP2_Msk HRTIM_MREP_MREP HRTIM_MREP_MREP_Msk I2C_FLAG_AF I2C_ISR_NACKF FMC_BCRx_MBKEN_Msk (0x1UL << FMC_BCRx_MBKEN_Pos) BDMA_ISR_GIF6_Pos (24U) ETH_MACLCSR_LPITE_Pos (20U) RCC_CFGR_RTCPRE_2 (0x4UL << RCC_CFGR_RTCPRE_Pos) HRTIM_ADC3R_AD3TDPER_Pos (27U) I2C_ICR_STOPCF_Pos (5U) TIM16_AF1_BKCMP2E_Pos (2U) MX_GPIO_Init __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5 ( ADC_CCR_DELAY_2 ) EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos) IS_FLASH_BANK_EXCLUSIVE(BANK) (((BANK) == FLASH_BANK_1) || ((BANK) == FLASH_BANK_2)) _TIMER_T_ unsigned long __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C1LPEN)) != 0U) ETH_MACECR_DCRCC_Msk (0x1UL << ETH_MACECR_DCRCC_Pos) HRTIM_DTR_DTFLK HRTIM_DTR_DTFLK_Msk DMA2D_CR_START_Msk (0x1UL << DMA2D_CR_START_Pos) I2C_FLAG_OVR I2C_ISR_OVR I2C_CR2_START_Pos (13U) ADC_JDR1_JDATA_22 (0x00400000UL << ADC_JDR1_JDATA_Pos) FPU_MVFR1_FP_HPFP_Pos 24U GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) ETH_DMAMR_TXPR ETH_DMAMR_TXPR_Msk HRTIM_OUTR_POL1 HRTIM_OUTR_POL1_Msk HRTIM_SET1R_EXTVNT7_Msk (0x1UL << HRTIM_SET1R_EXTVNT7_Pos) EXTI_EMR3_EM EXTI_EMR3_EM_Msk TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) HRTIM_DTR_DTR_4 (0x010UL << HRTIM_DTR_DTR_Pos) EXTI_EMR2_EM47_Pos (15U) HRTIM_BMTRGR_TBREP HRTIM_BMTRGR_TBREP_Msk __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__) (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL) HRTIM_EECR2_EE8POL_Msk (0x1UL << HRTIM_EECR2_EE8POL_Pos) GPIO_AF7_USART1 ((uint8_t)0x07) IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1) I2C3_BASE (D2_APB1PERIPH_BASE + 0x5C00UL) EXTI_D3PMR1_MR14 EXTI_D3PMR1_MR14_Msk QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos) DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk IS_RCC_SDMMC(__SOURCE__) (((__SOURCE__) == RCC_SDMMCCLKSOURCE_PLL) || ((__SOURCE__) == RCC_SDMMCCLKSOURCE_PLL2)) RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) FMC_SDTRx_TMRD_Pos (0U) DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk __ACCUM_IBIT__ 16 MDMA_CTCR_TLEN MDMA_CTCR_TLEN_Msk ADC_SQR1_SQ3_Pos (18U) ETH_MTLTQOMR_TTC ETH_MTLTQOMR_TTC_Msk ETH_MACHWF0R_VLHASH_Pos (4U) LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 ) __HAL_RCC_PLL_VCIRANGE(__RCC_PLL1VCIRange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1RGE, (__RCC_PLL1VCIRange__)) USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk RCC_CSICFGR_CSITRIM RCC_CSICFGR_CSITRIM_Msk BDMA_Channel0 ((BDMA_Channel_TypeDef *) BDMA_Channel0_BASE) MDMA_CTCR_DINCOS_Pos (10U) RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) HRTIM_ADC2R_AD2TCC2_Msk (0x1UL << HRTIM_ADC2R_AD2TCC2_Pos) EXTI_FTSR1_TR7_Msk (0x1UL << EXTI_FTSR1_TR7_Pos) __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM14)) ETH_DMADSR_RPS_CLOSING ETH_DMADSR_RPS_CLOSING_Msk RCC_APB1LRSTR_UART5RST_Msk (0x1UL << RCC_APB1LRSTR_UART5RST_Pos) __RCSID(s) struct __hack DMA1_Stream5_IRQn HRTIM_MCR_BRSTDMA_Msk (0x3UL << HRTIM_MCR_BRSTDMA_Pos) I2C_CR1_WUPEN_Pos (18U) ETH_MACLCSR_TLPIEN_Pos (0U) __HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_USART3EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_USART3EN); UNUSED(tmpreg); } while(0) FLASH_IT_INCERR_BANK1 FLASH_CR_INCERRIE SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk SPI6 ((SPI_TypeDef *) SPI6_BASE) TIM_BREAK2POLARITY_HIGH TIM_BDTR_BK2P TIM_BREAK_SYSTEM_PVD SYSCFG_CFGR2_PVDL PWR_CR1_ALS_LEV3_Pos (17U) USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk SYSCFG_EXTICR4_EXTI15_PI (0x00008000U) USB_OTG_GRSTCTL_DMAREQ_Pos (30U) EXTI_FTSR1_TR19_Msk (0x1UL << EXTI_FTSR1_TR19_Pos) HRTIM_RSTR_MSTCMP4_Pos (8U) BDMA_FLAG_GL7 ((uint32_t)0x10000000) TIM_SMCR_ETP TIM_SMCR_ETP_Msk BDMA_CCR_TCIE_Pos (1U) __HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0) SAI_xCR1_MCKDIV_1 (0x02UL << SAI_xCR1_MCKDIV_Pos) SAI_PDMDLY_DLYM3R SAI_PDMDLY_DLYM3R_Msk ARM_MPU_CACHEP_WB_WRA 1U IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCNPOLARITY_LOW)) TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G FDCAN_NDAT2_ND50_Msk (0x1UL << FDCAN_NDAT2_ND50_Pos) DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk HRTIM_CR1_TDUDIS_Msk (0x1UL << HRTIM_CR1_TDUDIS_Pos) __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT ETH_MACL4AR_L4SP_Pos (0U) SPI_CFG1_DSIZE_Pos (0U) RCC_APB1HENR_SWPMIEN RCC_APB1HENR_SWPMIEN_Msk DLYB_CR_SEN_Msk (0x1UL << DLYB_CR_SEN_Pos) LL_ADC_AWD_CHANNEL_14_REG ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) RCC_AHB4ENR_GPIOHEN RCC_AHB4ENR_GPIOHEN_Msk ADC_SQR1_SQ2_Pos (12U) LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos) LL_ADC_CLOCK_ASYNC_DIV4 (ADC_CCR_PRESC_1 ) EXTI_D3PCR1L_PCS4_Pos (8U) IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE SDMMC_IDMA_IDMABMODE_Msk (0x1UL << SDMMC_IDMA_IDMABMODE_Pos) FPU_FPCCR_LSPEN_Pos 30U EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) ADC_CALFACT2_LINCALFACT_12 (0x00001000UL << ADC_CALFACT2_LINCALFACT_Pos) HRTIM_BDMUPR_MCMP1_Msk (0x1UL << HRTIM_BDMUPR_MCMP1_Pos) TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos) MDMA_Channel12 ((MDMA_Channel_TypeDef *)MDMA_Channel12_BASE) FDCAN_NDAT1_ND0_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIV19 (0x00013300U) ADC_CALFACT2_LINCALFACT_29 (0x20000000UL << ADC_CALFACT2_LINCALFACT_Pos) FDCAN_NDAT2_ND32 FDCAN_NDAT2_ND32_Msk TIM_DIER_TIE_Pos (6U) EXTI_EMR2_EM53_Msk (0x1UL << EXTI_EMR2_EM53_Pos) TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos) OPTIONBYTE_SECURE_AREA 0x20U EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) USB_OTG_DOEPINT_BERR_Pos (12U) HRTIM_RST1R_EXTVNT4_Pos (24U) __HAL_RCC_CRS_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_CRSEN) DMA_LIFCR_CTEIF2_Pos (19U) GPIO_BSRR_BS4_Pos (4U) RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE RCC_D2CFGR_D2PPRE1_DIV2 RCC_D2CFGR_D2PPRE1_DIV2_Msk __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE MemDataAlignment RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) PWR_CR1_PLS_LEV4_Msk (0x1UL << PWR_CR1_PLS_LEV4_Pos) ADC_CSR_AWD2_MST ADC_CSR_AWD2_MST_Msk EXTI_IMR2_IM49_Msk (0x1UL << EXTI_IMR2_IM49_Pos) DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ VREFBUF_CCR_TRIM_Pos (0U) MPU_TYPE_IREGION_Pos 16U __asserts_exclusive(...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__)) RCC_D2CCIP2R_USART28SEL_0 (0x1UL << RCC_D2CCIP2R_USART28SEL_Pos) HRTIM_ADC1R_AD1MC1_Pos (0U) RCC_PERIPHCLK_SPI45 ((uint64_t)(0x00002000U)) ADC_MASTER_REGISTER(__HANDLE__) ( ( ((((__HANDLE__)->Instance) == ADC1) || (((__HANDLE__)->Instance) == ADC3)) )? ((__HANDLE__)->Instance) : (ADC1) ) RCC_RTCCLKSOURCE_HSE_DIV16 (0x00010300U) ETH_MACCR_ECRSFD_Msk (0x1UL << ETH_MACCR_ECRSFD_Pos) IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) EXTI_RTSR1_TR14 EXTI_RTSR1_TR14_Msk ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) USB1_OTG_HS ((USB_OTG_GlobalTypeDef *) USB1_OTG_HS_PERIPH_BASE) LL_ADC_AWD_DISABLE (0x00000000UL) HRTIM1_BASE (D2_APB2PERIPH_BASE + 0x7400UL) USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk SYSCFG_EXTICR3_EXTI11_PC (0x00002000U) RCC_APB2RSTR_USART6RST_Pos (5U) ETH_MACTSCR_TSCFUPDT_Msk (0x1UL << ETH_MACTSCR_TSCFUPDT_Pos) LPTIM_CFGR2_IN2SEL LPTIM_CFGR2_IN2SEL_Msk RCC_APB1LENR_TIM4EN_Msk (0x1UL << RCC_APB1LENR_TIM4EN_Pos) __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 HSEM_C1MISR_MISF27_Pos (27U) USB_OTG_GINTMSK_DISCINT_Pos (29U) USB_OTG_GUSBCFG_CTXPKT_Pos (31U) HAL_OPAMP_MSP_DEINIT_CB_ID HAL_OPAMP_MSPDEINIT_CB_ID RCC_I2C4CLKSOURCE_D3PCLK1 (0x00000000U) __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8 HRTIM_RSTCR_TIMBCMP2_Pos (23U) HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 DMA_LISR_DMEIF2_Pos (18U) FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) HRTIM_RSTBR_TIMACMP4_Msk (0x1UL << HRTIM_RSTBR_TIMACMP4_Pos) SDMMC_CMD_CMDSUSPEND_Msk (0x1UL << SDMMC_CMD_CMDSUSPEND_Pos) DAC_CR_EN1_Pos (0U) HRTIM_BMTRGR_SW_Msk (0x1UL << HRTIM_BMTRGR_SW_Pos) HRTIM_EEFR1_EE5FLTR_3 (0x8UL << HRTIM_EEFR1_EE5FLTR_Pos) ETH_MACPCSR_GLBLUCAST_Pos (9U) IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR MDIOS_CR_PORT_ADDRESS_1 (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos) HRTIM_TIMDIER_CMP2IE_Msk (0x1UL << HRTIM_TIMDIER_CMP2IE_Pos) EXTI_IMR1_IM26_Pos (26U) RNG_SR_SEIS_Pos (6U) EXTI_IMR2_IM35 EXTI_IMR2_IM35_Msk TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) HSEM_C1ICR_ISC10_Msk (0x1UL << HSEM_C1ICR_ISC10_Pos) HRTIM_ODISR_TB2ODIS_Msk (0x1UL << HRTIM_ODISR_TB2ODIS_Pos) PWR_WKUPFR_WKUPF4_Msk (0x1UL << PWR_WKUPFR_WKUPF4_Pos) RCC_AHB3LPENR_ITCMLPEN RCC_AHB3LPENR_ITCMLPEN_Msk RCC_CSR_LSION RCC_CSR_LSION_Msk DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos) FDCAN_TXESC_TBDS_Pos (0U) PWR_CR2_BRRDY PWR_CR2_BRRDY_Msk USART_ISR_CMF_Pos (17U) LD1_Pin GPIO_PIN_0 FDCAN_IE_EWE FDCAN_IE_EWE_Msk GPIO_AF2_SAI1 ((uint8_t)0x02) USB_OTG_GCCFG_DCDEN USB_OTG_GCCFG_DCDEN_Msk ETH_MACACR_ATSEN3_Msk (0x1UL << ETH_MACACR_ATSEN3_Pos) __GCC_ATOMIC_INT_LOCK_FREE 2 HRTIM_ADC2R_AD2EEV8_Pos (7U) ADC_JDR4_JDATA_8 (0x00000100UL << ADC_JDR4_JDATA_Pos) SDMMC_STA_DATAEND_Msk (0x1UL << SDMMC_STA_DATAEND_Pos) FDCAN_XIDFC_FLESA FDCAN_XIDFC_FLESA_Msk DMA_TO_BDMA_IT(__DMA_IT__) ((((__DMA_IT__) & (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)) == (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)) ? (BDMA_CCR_TCIE | BDMA_CCR_HTIE |BDMA_CCR_TEIE) : (((__DMA_IT__) & (DMA_IT_TC | DMA_IT_HT)) == (DMA_IT_TC | DMA_IT_HT)) ? (BDMA_CCR_TCIE | BDMA_CCR_HTIE) : (((__DMA_IT__) & (DMA_IT_HT | DMA_IT_TE)) == (DMA_IT_HT | DMA_IT_TE)) ? (BDMA_CCR_HTIE |BDMA_CCR_TEIE) : (((__DMA_IT__) & (DMA_IT_TC | DMA_IT_TE)) == (DMA_IT_TC | DMA_IT_TE)) ? (BDMA_CCR_TCIE |BDMA_CCR_TEIE) : ((__DMA_IT__) == DMA_IT_TC) ? BDMA_CCR_TCIE : ((__DMA_IT__) == DMA_IT_HT) ? BDMA_CCR_HTIE : ((__DMA_IT__) == DMA_IT_TE) ? BDMA_CCR_TEIE : (uint32_t)0x00000000) CM_RGB565 DMA2D_INPUT_RGB565 FDCAN_TTRMC_RMPS_Msk (0x1UL << FDCAN_TTRMC_RMPS_Pos) __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0x00015031U) EXTI_LINE50 ((uint32_t)0x32) ADC_CONVERSIONDATA_DMA_CIRCULAR ((uint32_t)(ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1)) JPEG_CONFR7_HSF_Msk (0xFUL << JPEG_CONFR7_HSF_Pos) SPDIFRX_IMR_PERRIE_Msk (0x1UL << SPDIFRX_IMR_PERRIE_Pos) RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) HRTIM_ADC3R_AD3TCPER_Pos (23U) ADC_SMPR2_SMP16_Pos (18U) HAL_ADC_STATE_RESET (0x00000000UL) __HAL_DBGMCU_UnFreeze_TIM12() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM12)) ETH_MACPCSR_RWKPTR_Pos (24U) __FRACT_FBIT__ 15 HSEM_C1ICR_ISC17_Pos (17U) FLASH_ACR_LATENCY_7WS (0x00000007UL) DMA_REQUEST_TIM3_TRIG 28U IS_NBSECTORS IS_FLASH_NBSECTORS DAC_MCR_MODE2_Msk (0x7UL << DAC_MCR_MODE2_Pos) OB_STDBY_RST 0x00U LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk EXTI_IMR3_IM79_Msk (0x1UL << EXTI_IMR3_IM79_Pos) USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk GPIO_AF13_COMP2 ((uint8_t)0x0D) OB_BOR_LEVEL0 0x00000000U DMA_PFCTRL ((uint32_t)DMA_SxCR_PFCTRL) MPU_REGION_SIZE_4MB ((uint8_t)0x15) __ATOMIC_ACQ_REL 4 __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) FDCAN_NDAT2_ND41_Msk (0x1UL << FDCAN_NDAT2_ND41_Pos) DMAMUX2_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX2_RequestGenStatus_BASE) TIM_DMABase_EGR TIM_DMABASE_EGR HRTIM_EECR3_EE6F_3 (0x8UL << HRTIM_EECR3_EE6F_Pos) JPEG_CR_OFTIE_Msk (0x1UL << JPEG_CR_OFTIE_Pos) ADC_CSR_EOS_SLV_Msk (0x1UL << ADC_CSR_EOS_SLV_Pos) EXTI_D3PCR1L_PCS13_Msk (0x3UL << EXTI_D3PCR1L_PCS13_Pos) EXTI_LINE_86 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x16U) TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos) CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS LTDC_GCR_DGW_Pos (8U) LL_ADC_AWD_CH_DAC1CH2_ADC2_REG ((LL_ADC_CHANNEL_DAC1CH2_ADC2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) IS_TIM_TRGO2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) DMA2D_FGCOLR_BLUE_Msk (0xFFUL << DMA2D_FGCOLR_BLUE_Pos) __ARM_FEATURE_FP16_SCALAR_ARITHMETIC HRTIM_CPT2CR_UPDCPT_Msk (0x1UL << HRTIM_CPT2CR_UPDCPT_Pos) FDCAN_CREL_MON_Pos (8U) FDCAN_TTIR_AW_Msk (0x1UL << FDCAN_TTIR_AW_Pos) ADC_RIGHTBITSHIFT_NONE (LL_ADC_OVS_SHIFT_NONE) ADC_LEFTBITSHIFT_12 (LL_ADC_LEFT_BIT_SHIFT_12) DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) FDCAN_NDAT1_ND11 FDCAN_NDAT1_ND11_Msk RCC_CRS_FLAG_SYNCERR CRS_ISR_SYNCERR USART_CR1_M0_Pos (12U) ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) HRTIM_CPT1CR_EXEV3CPT_Pos (4U) TIM_CR2_OIS2 TIM_CR2_OIS2_Msk GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) LL_ADC_RESOLUTION_10B ( ADC_CFGR_RES_1 | ADC_CFGR_RES_0) FDCAN_IR_EP FDCAN_IR_EP_Msk __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE MemBurst DFSDM_FLTICR_CLRJOVRF_Pos (2U) TIM_CCMR2_OC4M_Pos (12U) BSRR BDMA_ISR_TEIF0_Pos (3U) LL_ADC_DMA_REG_REGULAR_DATA_MULTI (0x00000001UL) LL_ADC_OVS_GRP_REGULAR_RESUMED (ADC_CFGR2_ROVSM | ADC_CFGR2_ROVSE) RCC_APB2LPENR_TIM16LPEN_Pos (17U) SPDIFRX_SR_SBD_Msk (0x1UL << SPDIFRX_SR_SBD_Pos) I2C_CR1_ADDRIE_Pos (3U) HRTIM_FLTINR1_FLT4E_Pos (24U) DMA2D_OCOLR_ALPHA_4_Pos (12U) TIM_FLAG_CC1OF TIM_SR_CC1OF ADC_CFGR_RES_Msk (0x7UL << ADC_CFGR_RES_Pos) ETH_MACSTSR_TSS_Msk (0xFFFFFFFFUL << ETH_MACSTSR_TSS_Pos) HRTIM_CPT2CR_TIMBCMP1_Pos (18U) TIM_DMABASE_CNT 0x00000009U RCC_D2CCIP2R_USBSEL RCC_D2CCIP2R_USBSEL_Msk TIM_CCER_CC2P_Pos (5U) DMA_HISR_TEIF4_Pos (3U) TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1) COMP_SR_C1VAL COMP_SR_C1VAL_Msk TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) SCB_DTCMCR_RETEN_Pos 2U QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos) TIM_EGR_CC1G TIM_EGR_CC1G_Msk SDMMC_CLKCR_WIDBUS_0 (0x1UL << SDMMC_CLKCR_WIDBUS_Pos) _NEWLIB_VERSION "4.2.0" ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk OPAMP1_CSR_OPAEN OPAMP1_CSR_OPAEN_Msk __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED ETH_MACL3L4CR_L3SAM ETH_MACL3L4CR_L3SAM_Msk HRTIM_EECR1_EE2SNS_0 (0x1UL << HRTIM_EECR1_EE2SNS_Pos) __HAL_RCC_PLLFRACN_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) DLYB_CFGR_SEL_3 (0x8UL << DLYB_CFGR_SEL_Pos) __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER FMC_BWTRx_DATAST_6 (0x40UL << FMC_BWTRx_DATAST_Pos) __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART4LPEN) HAL_TIM_StateTypeDef HSEM_C1IER_ISE18_Pos (18U) __HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_OFF) { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0) EXTI_D3PCR2H_PCS52_Pos (8U) RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) __HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM2LPEN)) == 0U) FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE HRTIM_RST1R_CMP4_Msk (0x1UL << HRTIM_RST1R_CMP4_Pos) QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk FDCANCCU_CCFG_CDIV_Pos (16U) USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) DMAMUX_CxCR_SOIE_Pos (8U) ITM_TPR_PRIVMASK_Pos 0U BDMA_CCR_PINC BDMA_CCR_PINC_Msk ADC_SMPR1_SMP7_Pos (21U) IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE ADC_CFGR_JAUTO_Pos (25U) FDCAN_TTOCF_EECS FDCAN_TTOCF_EECS_Msk FDCAN_TDCR_TDCF_Msk (0x7FUL << FDCAN_TDCR_TDCF_Pos) GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) RCC_RTCCLKSOURCE_HSE_DIV30 (0x0001E300U) INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1) RCC_PERIPHCLK_CEC ((uint64_t)(0x00800000U)) __HAL_RCC_MDIOS_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_MDIOSEN) == 0U) TIM_CR1_ARPE TIM_CR1_ARPE_Msk FLASH_OPTSR_OPT_BUSY_Pos (0U) FLASH_OPTSR_SECURITY_Msk (0x1UL << FLASH_OPTSR_SECURITY_Pos) SPI_CFG1_FTHLV_Msk (0xFUL << SPI_CFG1_FTHLV_Pos) TIM_CR1_UDIS_Pos (1U) JPEG_CONFR6_VSF_Msk (0xFUL << JPEG_CONFR6_VSF_Pos) ETH_MACCR_WD_Pos (19U) HAL_ADC_STATE_INJ_BUSY (0x00001000UL) LL_ADC_AWD_CH_DAC1CH1_ADC2_REG ((LL_ADC_CHANNEL_DAC1CH1_ADC2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) USB_OTG_GCCFG_SDEN_Pos (20U) FDCAN_RXF0C_F0SA FDCAN_RXF0C_F0SA_Msk HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk HRTIM_CPT2R_CPT2R_Msk (0xFFFFUL << HRTIM_CPT2R_CPT2R_Pos) __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 ETH_MTLISR_MACIS_Msk (0x1UL << ETH_MTLISR_MACIS_Pos) __HAL_RCC_PLLFRACN_DISABLE() CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) RCC_D3CCIPR_SAI4ASEL_Pos (21U) ETH_MACHWF0R_TSSTSSEL_Pos (25U) ETH_MACSTNR_TSSS ETH_MACSTNR_TSSS_Msk __ARM_FEATURE_CDE_COPROC HRTIM_CPT1CR_TIMACMP2_Pos (15U) __HAL_RCC_DAC12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_DAC12EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_DAC12EN); UNUSED(tmpreg); } while(0) MDMA_CTCR_DBURST MDMA_CTCR_DBURST_Msk HRTIM_FLTINR1_FLT1F_Msk (0xFUL << HRTIM_FLTINR1_FLT1F_Pos) QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos) ADC_CLOCK_SYNC_PCLK_DIV4 (LL_ADC_CLOCK_SYNC_PCLK_DIV4) RCC_AHB4ENR_BDMAEN_Msk (0x1UL << RCC_AHB4ENR_BDMAEN_Pos) __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE HRTIM_FLTINR2_FLTSD_1 (0x2UL << HRTIM_FLTINR2_FLTSD_Pos) HRTIM_ADC3R_AD3TAC4_Pos (12U) OPAMP2_BASE (D2_APB1PERIPH_BASE + 0x9010UL) MPU_REGION_SIZE_512B ((uint8_t)0x08) GPIOF ((GPIO_TypeDef *) GPIOF_BASE) __HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM13EN) == 0U) GPIO_LCKR_LCK2_Pos (2U) SWPMI_IER_TCIE_Pos (7U) HRTIM_TIMDIER_UPDDE_Pos (22U) GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM2LPEN) USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) DCMI_ESUR_FSU_Pos (0U) GPIO_AFRL_AFSEL3_Pos (12U) __HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C3EN); UNUSED(tmpreg); } while(0) __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOCRST) MDMA_GISR0_GIF4 MDMA_GISR0_GIF4_Msk SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk HSEM_C1MISR_MISF7_Pos (7U) RTC_BKP23R_Msk (0xFFFFFFFFUL << RTC_BKP23R_Pos) LL_ADC_REG_TRIG_EXT_RISINGFALLING (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0) _MATH_ERRHANDLING_ERREXCEPT MATH_ERREXCEPT HRTIM_BMTRGR_MSTCMP3 HRTIM_BMTRGR_MSTCMP3_Msk ETH_DMASBMR_MB_Msk (0x1UL << ETH_DMASBMR_MB_Pos) SDMMC_STA_ACKFAIL SDMMC_STA_ACKFAIL_Msk SDMMC_DCTRL_DBLOCKSIZE_3 (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos) HSEM_C1IER_ISE5_Pos (5U) RCC_PERIPHCLK_USART3 RCC_PERIPHCLK_USART234578 PLL1DIVR FDCAN_ILS_TCL_Msk (0x1UL << FDCAN_ILS_TCL_Pos) __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM6LPEN)) != 0U) I2C_CR2_ADD10_Pos (11U) CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk RCC_USART16CLKSOURCE_D2PCLK2 (0x00000000U) SDMMC_ICR_IDMABTCC_Msk (0x1UL << SDMMC_ICR_IDMABTCC_Pos) DMA2D_FGPFCCR_CM_2 (0x4UL << DMA2D_FGPFCCR_CM_Pos) FLASH_OPTSR_OPT_BUSY FLASH_OPTSR_OPT_BUSY_Msk HAL_ADC_STATE_REG_BUSY (0x00000100UL) HAL_RCC_OscConfig DCMI_CR_JPEG DCMI_CR_JPEG_Msk SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos) SYSCFG_EXTICR1_EXTI1_PD (0x00000030U) LL_ADC_LEFT_BIT_SHIFT_15 (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0) RCC_IT_LSERDY (0x00000002U) RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos) GPIO_SPEED_FREQ_MEDIUM (0x00000001U) __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA1LPEN)) BDMA_FLAG_TE1 ((uint32_t)0x00000080) ETH_MMCRIMR_RXUCGPIM ETH_MMCRIMR_RXUCGPIM_Msk __DOTS , ... HSEM_C1MISR_MISF5 HSEM_C1MISR_MISF5_Msk USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) __FLT_HAS_QUIET_NAN__ 1 SPDIFRX_IMR_OVRIE_Msk (0x1UL << SPDIFRX_IMR_OVRIE_Pos) __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos) ADC_JDR2_JDATA_25 (0x02000000UL << ADC_JDR2_JDATA_Pos) RCC_USART1CLKSOURCE_PLL2 RCC_USART16CLKSOURCE_PLL2 HRTIM_ADC3R_AD3MC4 HRTIM_ADC3R_AD3MC4_Msk FDCAN_TURCF_NCL_Msk (0xFFFFUL << FDCAN_TURCF_NCL_Pos) ETH_MACTSCR_TSCTRLSSR_Pos (9U) CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos) DMAMUX_CSR_SOF11_Pos (11U) TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING HAL_GPIO_Init FMC_PATT_ATTSET_6 (0x40UL << FMC_PATT_ATTSET_Pos) HRTIM_CPT2CR_EXEV10CPT_Pos (11U) QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos) DMA_REQUEST_TIM1_COM 17U RCC_CIER_LSECSSIE_Msk (0x1UL << RCC_CIER_LSECSSIE_Pos) HRTIM_ADC2R_AD2EEV8 HRTIM_ADC2R_AD2EEV8_Msk DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) HRTIM_ADC3R_AD3TBC3_Msk (0x1UL << HRTIM_ADC3R_AD3TBC3_Pos) HAL_FLASH_ERROR_PGS_BANK1 FLASH_FLAG_PGSERR_BANK1 RTC_ALRMBR_MNT_Pos (12U) _REENT_LOCALE(_ptr) ((_ptr)->_locale) I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk FPU_FPDSCR_DN_Pos 25U TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD USE_HAL_SMBUS_REGISTER_CALLBACKS 0U RCC_HRTIM1CLK_TIMCLK (0x00000000U) LL_ADC_CLOCK_ASYNC_DIV128 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1) HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) RCC_APB1LLPENR_SPI2LPEN_Pos (14U) LL_ADC_AWD_CHANNEL_19_INJ ((LL_ADC_CHANNEL_19 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) CR_HSION_BB RCC_CR_HSION_BB USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk RCC_AHB1RSTR_USB1OTGHSRST_Msk (0x1UL << RCC_AHB1RSTR_USB1OTGHSRST_Pos) LTDC_GCR_PCPOL LTDC_GCR_PCPOL_Msk OPAMP_BASE (D2_APB1PERIPH_BASE + 0x9000UL) ETH_MMCRIMR_RXALGNERPIM_Msk (0x1UL << ETH_MMCRIMR_RXALGNERPIM_Pos) FMC_PMEM_MEMHOLD_5 (0x20UL << FMC_PMEM_MEMHOLD_Pos) I2C_ISR_ARLO_Pos (9U) EXTI_IMR1_IM2_Pos (2U) Init HRTIM_RST2R_EXTVNT5_Msk (0x1UL << HRTIM_RST2R_EXTVNT5_Pos) _BSD_SIZE_T_  TIM_CCER_CC1P TIM_CCER_CC1P_Msk MPU_REGION_SIZE_64MB ((uint8_t)0x19) ETH_MACLCSR_RLPIST_Msk (0x1UL << ETH_MACLCSR_RLPIST_Pos) CM_A8 DMA2D_INPUT_A8 USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos) DAC1_BASE (D2_APB1PERIPH_BASE + 0x7400UL) RCC_D3CCIPR_I2C4SEL_0 (0x1UL << RCC_D3CCIPR_I2C4SEL_Pos) DMA_FLAG_DMEIF2_6 ((uint32_t)0x00040000U) __HAL_RCC_SWPMI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_SWPMILPEN)) == 0U) ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT ETH_DMACRCR_RPF_Msk (0x1UL << ETH_DMACRCR_RPF_Pos) FPU_BASE (SCS_BASE + 0x0F30UL) DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos) ETH_MACIVIR_VLT_Msk (0xFFFFUL << ETH_MACIVIR_VLT_Pos) SDMMC_ICR_ACKFAILC_Msk (0x1UL << SDMMC_ICR_ACKFAILC_Pos) HRTIM_SET2R_EXTVNT10_Msk (0x1UL << HRTIM_SET2R_EXTVNT10_Pos) RCC_SDMMCCLKSOURCE_PLL2 RCC_D1CCIPR_SDMMCSEL HRTIM_CPT2CR_TD1RST HRTIM_CPT2CR_TD1RST_Msk ADC_CHANNEL_16 (LL_ADC_CHANNEL_16) FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS ETH_MACHWF0R_TSSEL_Msk (0x1UL << ETH_MACHWF0R_TSSEL_Pos) SPI_I2SCFGR_PCMSYNC_Pos (7U) I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x0108UL) ETH_MACMDIOAR_CR_DIV62_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV62_Pos) RCC_AHB4LPENR_BDMALPEN_Msk (0x1UL << RCC_AHB4LPENR_BDMALPEN_Pos) __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ FDCAN_TTOCN_GCS FDCAN_TTOCN_GCS_Msk FMC_BWTRx_DATAST FMC_BWTRx_DATAST_Msk EXTI_LINE_23 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x17U) COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_DFSDM1LPEN) I2C1 ((I2C_TypeDef *) I2C1_BASE) SDMMC_CLKCR_SELCLKRX_0 (0x1UL << SDMMC_CLKCR_SELCLKRX_Pos) __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET RCC_APB1LENR_LPTIM1EN_Msk (0x1UL << RCC_APB1LENR_LPTIM1EN_Pos) OPAMP_CSR_OPAHSM_Msk (0x1UL << OPAMP_CSR_OPAHSM_Pos) USB_OTG_HPRT_PRES_Pos (6U) ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Msk (0x1UL << ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Pos) DMA_LISR_FEIF2_Pos (16U) LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos) DMA_REQUEST_USART1_RX 41U RCC_APB1LENR_UART8EN RCC_APB1LENR_UART8EN_Msk __HAL_RCC_DMA2D_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_DMA2DEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_DMA2DEN); UNUSED(tmpreg); } while(0) ETH_MACIVIR_VLC_Pos (16U) ADC_JDR2_JDATA_10 (0x00000400UL << ADC_JDR2_JDATA_Pos) GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk __HAL_RCC_UART8_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART8EN) HRTIM_ADC4R_AD4TBC4_Pos (16U) USB_OTG_GOTGCTL_BVALOEN_Pos (6U) GPIO_ODR_OD1_Pos (1U) PWR_FLAG_SB_D1 (0x02U) IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE RTC_CR_ALRBE_Pos (9U) SPDIFRX_SR_SERR_Pos (7U) __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE RCC_D3AMR_SRAM4AMEN_Msk (0x1UL << RCC_D3AMR_SRAM4AMEN_Pos) ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos) RCC_CRS_SYNCOK (0x00000002U) SPDIFRX_CSR_SOB_Msk (0x1UL << SPDIFRX_CSR_SOB_Pos) DMA_REQUEST_I2C2_TX 36U FMC_BCRx_MUXEN FMC_BCRx_MUXEN_Msk FDCAN_TTCPT_SWV_Pos (16U) HRTIM_MCR_SYNC_OUT_Msk (0x3UL << HRTIM_MCR_SYNC_OUT_Pos) ETH_MACMDIOAR_CR_DIV8AR ETH_MACMDIOAR_CR_DIV8AR_Msk RCC_CSICFGR_CSITRIM_1 (0x02UL << RCC_CSICFGR_CSITRIM_Pos) DMA_REQUEST_TIM8_CH3 49U EXTI_PR2_PR49_Pos (17U) ADC_IER_EOSIE ADC_IER_EOSIE_Msk USART_CR3_IREN USART_CR3_IREN_Msk CRC ((CRC_TypeDef *) CRC_BASE) RCC_CRS_ERRORLIMIT_DEFAULT (0x00000022U) SCB_CACR_FORCEWT_Pos 2U DMA2D_OCOLR_ALPHA_4_Msk (0xFUL << DMA2D_OCOLR_ALPHA_4_Pos) SPDIFRX_IMR_SYNCDIE_Msk (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos) FMC_BTRx_ADDSET_2 (0x4UL << FMC_BTRx_ADDSET_Pos) __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE DMA2D_FGPFCCR_CM_0 (0x1UL << DMA2D_FGPFCCR_CM_Pos) ETH_MACL3L4CR_L4PEN_Pos (16U) BDMA_ISR_TCIF0 BDMA_ISR_TCIF0_Msk LL_ADC_AWD_CHANNEL_6_REG_INJ ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) RCC_D2CCIP1R_SPI123SEL_Msk (0x7UL << RCC_D2CCIP1R_SPI123SEL_Pos) HRTIM_CPT2CR_UPDCPT_Pos (1U) WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) RCC_AHB4ENR_BKPRAMEN_Msk (0x1UL << RCC_AHB4ENR_BKPRAMEN_Pos) __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C2RST) __HAL_RCC_D2SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM2LPEN)) ADC_TRX_HIGHTHRESHOLD(__THRESHOLD__) ((__THRESHOLD__) << 16UL) RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) RCC_PLL2DIVR_P2 RCC_PLL2DIVR_P2_Msk DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos) USART_ICR_RTOCF USART_ICR_RTOCF_Msk SPI_CFG1_DSIZE_2 (0x04UL << SPI_CFG1_DSIZE_Pos) DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk __unbounded  DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos) RCC_SAI4ACLKSOURCE_PIN (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1) ADC_EXTERNALTRIGINJEC_T6_TRGO (LL_ADC_INJ_TRIG_EXT_TIM6_TRGO) DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk __HAL_RCC_PLL2_VCIRANGE(__RCC_PLL2VCIRange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2RGE, (__RCC_PLL2VCIRange__)) SWPMI_IER_TXBEIE SWPMI_IER_TXBEIE_Msk ETH_MACL3L4CR_L3HSBM_Msk (0x1FUL << ETH_MACL3L4CR_L3HSBM_Pos) islessgreater(__x,__y) (__builtin_islessgreater (__x, __y)) I2C2_ER_IRQn SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos) SCB_SCR_SLEEPONEXIT_Pos 1U DAC_CR_EN2 DAC_CR_EN2_Msk FMC_PATT_ATTSET_4 (0x10UL << FMC_PATT_ATTSET_Pos) HRTIM_RSTER_TIMACMP2_Pos (20U) __SIZEOF_INT__ 4 JPEG_CONFR5_NB_0 (0x1UL << JPEG_CONFR5_NB_Pos) ADC_CHANNEL_19_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0) MDMA_DEST_BURST_SINGLE ((uint32_t)0x00000000U) PWR_CSR1_ACTVOS_Msk (0x3UL << PWR_CSR1_ACTVOS_Pos) HSEM_C1ISR_ISF17 HSEM_C1ISR_ISF17_Msk PWR_CPUCR_SBF PWR_CPUCR_SBF_Msk __HAL_RCC_PLL3CLKOUT_ENABLE(__RCC_PLL3ClockOut__) SET_BIT(RCC->PLLCFGR, (__RCC_PLL3ClockOut__)) FDCAN_ILS_ELOE FDCAN_ILS_ELOE_Msk DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) FLASH_OPTCR_OPTSTART_Pos (1U) MDMA_LITTLE_WORD_ENDIANNESS_EXCHANGE ((uint32_t)MDMA_CCR_WEX) __HAL_RCC_RTC_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_RTCAMEN) RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) ADC_CDR_RDATA_MST_Msk (0xFFFFUL << ADC_CDR_RDATA_MST_Pos) OPAMP2_CSR_OPAHSM OPAMP2_CSR_OPAHSM_Msk SPDIFRX_SR_FERR_Pos (6U) RCC_AHB4LPENR_GPIOCLPEN_Pos (2U) DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USBSEL))) RCC_SAI2CLKSOURCE_PLL2 RCC_SAI23CLKSOURCE_PLL2 LPTIM_CR_COUNTRST_Pos (3U) ADC_CFGR_DMNGT ADC_CFGR_DMNGT_Msk LPTIM_ICR_ARRMCF_Pos (1U) AWD2_EVENT ADC_AWD2_EVENT HRTIM_SET1R_EXTVNT5_Pos (25U) _PTRDIFF_T_  ETH_MMCCR_CNTRST_Msk (0x1UL << ETH_MMCCR_CNTRST_Pos) __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM7LPEN)) != 0U) ADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE) IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8)) HRTIM_RST1R_CMP3_Msk (0x1UL << HRTIM_RST1R_CMP3_Pos) SPI3 ((SPI_TypeDef *) SPI3_BASE) RCC_APB1LLPENR_TIM14LPEN_Pos (8U) ETH_DMACRCR_RBSZ_Msk (0x3FFFUL << ETH_DMACRCR_RBSZ_Pos) ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) SDMMC_STA_CMDSENT_Pos (7U) SAI_PDMDLY_DLYM3L_2 (0x4UL << SAI_PDMDLY_DLYM3L_Pos) EXTI_D3PCR1H_PCS20_Pos (8U) IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED ETH_MACISR_MMCTXIS ETH_MACISR_MMCTXIS_Msk CEC_RXDR_RXD_Msk (0xFFUL << CEC_RXDR_RXD_Pos) TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk FDCAN_IR_PED FDCAN_IR_PED_Msk HRTIM_RSTR_EXTEVNT8_Msk (0x1UL << HRTIM_RSTR_EXTEVNT8_Pos) LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos) SWPMI_ISR_RXNE SWPMI_ISR_RXNE_Msk FDCAN_IE_DRXE_Pos (19U) DMA_HISR_DMEIF4_Pos (2U) __DBL_HAS_DENORM__ 1 ETH_MACCR_CST_Msk (0x1UL << ETH_MACCR_CST_Pos) EXTI_EMR3_EM_Msk (0x00F5FFFFUL << EXTI_EMR3_EM_Pos) ETH_MACHWF0R_PCSSEL_Msk (0x1UL << ETH_MACHWF0R_PCSSEL_Pos) RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL RCC_APB1LENR_TIM12EN RCC_APB1LENR_TIM12EN_Msk HRTIM_SET1R_UPDATE_Pos (31U) __HAL_RCC_ETH1MAC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1MACLPEN)) == 0U) EXTI_PR2_PR EXTI_PR2_PR_Msk ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO JPEG_CONFR1_COLORSPACE_1 (0x2UL << JPEG_CONFR1_COLORSPACE_Pos) SWPMI_ICR_CSRF SWPMI_ICR_CSRF_Msk RCC_AHB1ENR_USB2OTGFSEN_Pos (27U) RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) HRTIM_RSTR_MSTCMP1_Msk (0x1UL << HRTIM_RSTR_MSTCMP1_Pos) FLASH_SR_INCERR_Pos (21U) SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos) TIM_TIM23_ETR_COMP2 (TIM2_AF1_ETRSEL_1) HSEM_C1MISR_MISF17_Pos (17U) RCC_AHB4LPENR_GPIOFLPEN RCC_AHB4LPENR_GPIOFLPEN_Msk assert(__e) ((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e)) __HAL_RCC_FDCAN_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_FDCANLPEN) FLASH_CCR_CLR_OPERR FLASH_CCR_CLR_OPERR_Msk ADC_JDR4_JDATA_29 (0x20000000UL << ADC_JDR4_JDATA_Pos) TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) ETH_MACTSEACR_OSTEAC ETH_MACTSEACR_OSTEAC_Msk HAL_DMA_MODULE_ENABLED  LL_ADC_FLAG_AWD1_MST ADC_CSR_AWD1_MST HRTIM_SET1R_TIMEVNT6_Msk (0x1UL << HRTIM_SET1R_TIMEVNT6_Pos) FLASH_CCR_CLR_PGSERR_Msk (0x1UL << FLASH_CCR_CLR_PGSERR_Pos) __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER MDMA_CTCR_SINCOS_1 (0x2UL << MDMA_CTCR_SINCOS_Pos) HRTIM_BMTRGR_TBCMP1 HRTIM_BMTRGR_TBCMP1_Msk GPIO_LCKR_LCK6_Pos (6U) PWR_CR2_TEMPH_Pos (23U) SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE ADC_JDR1_JDATA_31 (0x80000000UL << ADC_JDR1_JDATA_Pos) HAL_DMA_ERROR_REQGEN (0x00000400U) SDMMC_STA_CPSMACT_Msk (0x1UL << SDMMC_STA_CPSMACT_Pos) MDMA_Channel7_BASE (MDMA_BASE + 0x00000200UL) FDCAN_CCCR_PXHD FDCAN_CCCR_PXHD_Msk RAMECC_FECR_FEC_Pos (0U) RCC_D2CFGR_D2PPRE2_Pos (8U) USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) IS_MDMA_TRANSFER_LENGTH(SIZE) (((SIZE) > 0U) && ((SIZE) <= 65536U)) HRTIM_ICR_BMPERC HRTIM_ICR_BMPERC_Msk MDMA_CIFCR_CBTIF_Pos (3U) GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) FDCAN_NDAT2_ND42 FDCAN_NDAT2_ND42_Msk RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT ETH_MACDR_TFCSTS ETH_MACDR_TFCSTS_Msk __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine HRTIM_BDMUPR_MCMP2_Pos (7U) RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) ETH_DMACIER_TIE_Pos (0U) TIM_CCMR3_OC5PE_Pos (3U) FDCAN_CREL_DAY FDCAN_CREL_DAY_Msk USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_IRQHandler SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk D3CCIPR ETH_MACVIR_VLP_Msk (0x1UL << ETH_MACVIR_VLP_Pos) USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) DMA_HIFCR_CFEIF5_Pos (6U) HRTIM_SET2R_TIMEVNT5_Pos (16U) UART7_IRQn SPDIFRX_CR_SPDIFEN_Msk (0x3UL << SPDIFRX_CR_SPDIFEN_Pos) HRTIM_MCR_DACSYNC_Msk (0x3UL << HRTIM_MCR_DACSYNC_Pos) FDCAN_NDAT1_ND2_Pos (2U) USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 USART_CR1_RTOIE USART_CR1_RTOIE_Msk ADC_JDR2_JDATA_Pos (0U) ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) HRTIM_MCR_CK_PSC_Pos (0U) SWPMI_IER_TXUNRIE_Pos (4U) IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) SAI_PDMCR_CKEN4 SAI_PDMCR_CKEN4_Msk HRTIM_ADC4R_AD4EEV9_Msk (0x1UL << HRTIM_ADC4R_AD4EEV9_Pos) LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) FDCAN_CREL_STEP FDCAN_CREL_STEP_Msk GPIO_BSRR_BS6_Pos (6U) ETH_MACISR_RXSTSIS_Msk (0x1UL << ETH_MACISR_RXSTSIS_Pos) __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE __HAL_RCC_SAI3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI3EN); UNUSED(tmpreg); } while(0) MDMA_GISR0_GIF13 MDMA_GISR0_GIF13_Msk TIM8_CC_IRQn FDCAN_TTOST_TMP FDCAN_TTOST_TMP_Msk EXTI_D3PCR1L_PCS15_Msk (0x3UL << EXTI_D3PCR1L_PCS15_Pos) __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE TIM_FLAG_SYSTEM_BREAK TIM_SR_SBIF DMAMUX2_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX2_ChannelStatus_BASE) ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) FDCAN_RXF0S_F0PI_Msk (0x3FUL << FDCAN_RXF0S_F0PI_Pos) SPDIFRX_CR_CBDMAEN_Pos (10U) RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk EXTI_D3PCR2H_PCS51_Pos (6U) RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) QUADSPI_SR_FLEVEL_3 (0x08UL << QUADSPI_SR_FLEVEL_Pos) MDMA_CESR_TELD_Pos (8U) HRTIM_ADC1R_AD1MC3_Pos (2U) ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos) DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos) HRTIM_RSTBR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTBR_TIMCCMP1_Pos) RCC_CFGR_RTCPRE_Pos (8U) CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos) DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos) __align_up(x,y) __builtin_align_up(x, y) ___int8_t_defined 1 ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) EXTI_LINE_76 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x0CU) __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE FDCAN_NDAT1_ND24 FDCAN_NDAT1_ND24_Msk RCC_RSR_RMVF_Pos (16U) SDMMC_CLKCR_WIDBUS_Msk (0x3UL << SDMMC_CLKCR_WIDBUS_Pos) DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk HAL_I2C_ERROR_OVR (0x00000008U) FDCAN_TTOCN_SGT FDCAN_TTOCN_SGT_Msk RCC_I2C3CLKSOURCE_D2PCLK1 RCC_I2C123CLKSOURCE_D2PCLK1 __HAL_FLASH_DISABLE_IT_BANK1(__INTERRUPT__) (FLASH->CR1 &= ~(uint32_t)(__INTERRUPT__)) QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos) USART_ICR_TCCF USART_ICR_TCCF_Msk HRTIM_BDMUPR_MICR_Msk (0x1UL << HRTIM_BDMUPR_MICR_Pos) USART_CR2_MSBFIRST_Pos (19U) RCC_APB4ENR_LPUART1EN_Msk (0x1UL << RCC_APB4ENR_LPUART1EN_Pos) __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED SPDIFRX_SR_SYNCD_Msk (0x1UL << SPDIFRX_SR_SYNCD_Pos) RCC_AHB4ENR_GPIOBEN_Msk (0x1UL << RCC_AHB4ENR_GPIOBEN_Pos) RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk JPEG_CONFR5_HSF_Msk (0xFUL << JPEG_CONFR5_HSF_Pos) FDCAN_CCCR_MON FDCAN_CCCR_MON_Msk SCB_CCR_NONBASETHRDENA_Pos 0U __ULLACCUM_MIN__ 0.0ULLK __ULFRACT_MIN__ 0.0ULR UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE CRS_ISR_SYNCOKF_Msk (0x1UL << CRS_ISR_SYNCOKF_Pos) RCC_LPTIM2CLKSOURCE_D3PCLK1 (0x00000000U) HRTIM_TIMDIER_RSTIE HRTIM_TIMDIER_RSTIE_Msk ETH_MACCR_PRELEN_Msk (0x3UL << ETH_MACCR_PRELEN_Pos) CEC_ISR_LBPE_Pos (5U) LSI_TIMEOUT_VALUE (2U) MDMA_CIFCR_CTEIF MDMA_CIFCR_CTEIF_Msk DMA_IT_DME ((uint32_t)DMA_SxCR_DMEIE) __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET HRTIM_CPT2CR_TD1SET_Msk (0x1UL << HRTIM_CPT2CR_TD1SET_Pos) ETH_MACCR_IPG_40BIT (0x07000000U) ETH_MACVTR_ERIVLT_Pos (27U) EXTI_D3PCR1L_PCS2 EXTI_D3PCR1L_PCS2_Msk ADC_OFFSET_SHIFT_RESOLUTION(__HANDLE__,__OFFSET__) (((DBGMCU->IDCODE & 0xF0000000UL) == 0x10000000UL) ? ((__OFFSET__)<<(((((__HANDLE__)->Instance->CFGR) & ADC_CFGR_RES)>> 2UL)*2UL)) : ((((__HANDLE__)->Instance->CFGR) & ADC_CFGR_RES_2) == 0UL) ? ((__OFFSET__)<<(((((__HANDLE__)->Instance->CFGR) & ADC_CFGR_RES)>> 2UL)*2UL)) : ((__OFFSET__)<<(((((__HANDLE__)->Instance->CFGR) & (ADC_CFGR_RES & 0xFFFFFFF3UL))>> 2UL )*2UL)) ) GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) STM32H7xx_HAL_GPIO_EX_H  HRTIM_EECR3_EE6F_0 (0x1UL << HRTIM_EECR3_EE6F_Pos) RCC_D2CCIP2R_USART28SEL RCC_D2CCIP2R_USART28SEL_Msk RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) EXTI4_IRQn JPEG_CONFR4_VSF_Msk (0xFUL << JPEG_CONFR4_VSF_Pos) HSICalibrationValue USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) GPIO_AF10_SAI4 ((uint8_t)0x0A) __UHQ_FBIT__ 16 __HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SPI6LPEN)) != 0U) RCC_APB1LENR_TIM7EN_Pos (5U) FDCAN_TTOST_QCS_Msk (0x1UL << FDCAN_TTOST_QCS_Pos) ETH_MACCR_PRELEN_5 (0x1UL << ETH_MACCR_PRELEN_Pos) DMA2D_CR_TCIE_Msk (0x1UL << DMA2D_CR_TCIE_Pos) RCC_AHB4ENR_GPIOEEN RCC_AHB4ENR_GPIOEEN_Msk TIM5_BASE (D2_APB1PERIPH_BASE + 0x0C00UL) USB_OTG_HOST_BASE (0x400UL) DWT_LSUCNT_LSUCNT_Msk (0xFFUL ) SDMMC_CLKCR_SELCLKRX_Pos (20U) HAL_I2C_StateTypeDef __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 GPIO_ODR_OD13_Pos (13U) ETH_MACECR_GPSL_Pos (0U) ETH_MACL3L4CR_L3SAM_Msk (0x1UL << ETH_MACL3L4CR_L3SAM_Pos) COMP_CFGRx_HYST_Msk (0x3UL << COMP_CFGRx_HYST_Pos) ConversionDataManagement __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_QSPILPEN) != 0U) ETH_MACMDIOAR_PA ETH_MACMDIOAR_PA_Msk USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos) SYSCFG_EXTICR3_EXTI8_PC (0x00000002U) USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U) RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL BDMA_IFCR_CTCIF7_Msk (0x1UL << BDMA_IFCR_CTCIF7_Pos) RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL) BDMA_CCR_MSIZE_Msk (0x3UL << BDMA_CCR_MSIZE_Pos) VREFINT_CAL_ADDR ((uint16_t*) (0x1FF1E860UL)) HRTIM_TIMDIER_CMP4DE_Msk (0x1UL << HRTIM_TIMDIER_CMP4DE_Pos) ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) TIM_CCMR2_OC3FE_Pos (2U) CFGR2 __HAL_DBGMCU_FREEZE_LPTIM4() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM4)) GPIOE_BASE (D3_AHB1PERIPH_BASE + 0x1000UL) FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos) HSEM_C1MISR_MISF19_Msk (0x1UL << HSEM_C1MISR_MISF19_Pos) TPI_ITATBCTR2_ATREADY2_Pos 0U __ARM_ARCH USB_OTG_GOTGCTL_AVALOEN_Pos (4U) TIM17_AF1_BKCMP2E_Msk (0x1UL << TIM17_AF1_BKCMP2E_Pos) RCC_AHB4LPENR_BKPRAMLPEN RCC_AHB4LPENR_BKPRAMLPEN_Msk __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (IS_FLASH_IT_BANK1(__INTERRUPT__) ? __HAL_FLASH_DISABLE_IT_BANK1(__INTERRUPT__) : __HAL_FLASH_DISABLE_IT_BANK2(__INTERRUPT__)) USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos) BDMA_REQUEST_SAI4_A 15U HSEM_C1MISR_MISF27 HSEM_C1MISR_MISF27_Msk TIM15_AF1_BKCMP1E_Msk (0x1UL << TIM15_AF1_BKCMP1E_Pos) ETH_MAC_ADDR4 (0x00UL) HRTIM_TIMDIER_CPT2IE_Pos (8U) IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || ((INSTANCE) == ADC2) || ((INSTANCE) == ADC3)) BDMA_ISR_TCIF4 BDMA_ISR_TCIF4_Msk RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk FLASH_CCR_CLR_OPERR_Msk (0x1UL << FLASH_CCR_CLR_OPERR_Pos) RCC_APB4ENR_LPTIM4EN_Pos (11U) DMA2D_BGOR_LO_Pos (0U) RTC_ALRMBR_MSK1_Pos (7U) HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos) __HAL_RCC_ETH1RX_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1RXEN) != 0U) ETH_MACISR_MMCRXIS_Msk (0x1UL << ETH_MACISR_MMCRXIS_Pos) BUFSIZ 1024 SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk HRTIM_ADC4R_AD4TAC4_Msk (0x1UL << HRTIM_ADC4R_AD4TAC4_Pos) BDMA_IFCR_CHTIF7_Pos (30U) RCC_CR_PLL1RDY RCC_CR_PLL1RDY_Msk ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) LTDC_GCR_VSPOL_Pos (30U) GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk D1_AXISRAM_BASE (0x24000000UL) ETH_DMAMR_PR_7_1 (0x00006000U) RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) __HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM6EN); UNUSED(tmpreg); } while(0) MDMA_Channel4_BASE (MDMA_BASE + 0x00000140UL) DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk USART_CR2_TXINV_Pos (17U) RCC_APB1LLPENR_UART4LPEN RCC_APB1LLPENR_UART4LPEN_Msk ETH_DMACRIWTR_RWT_Pos (0U) ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) HRTIM_BMTRGR_TERST HRTIM_BMTRGR_TERST_Msk DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk _HAVE_INITFINI_ARRAY 1 SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk __USART_ENABLE_IT __HAL_USART_ENABLE_IT EXTI_LINE_53 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x15U) HRTIM_ADC2R_AD2TCC4 HRTIM_ADC2R_AD2TCC4_Msk EXTI_IMR2_IM41_Pos (9U) SAI_xFRCR_FSALL_Pos (8U) BDMA_CCR_CIRC BDMA_CCR_CIRC_Msk FLASH_CRCCR_ADD_SECT_Pos (9U) __UINTMAX_C(c) c ## ULL I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE LTDC_CPSR_CXPOS LTDC_CPSR_CXPOS_Msk __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) EXTI_EMR1_EM24_Pos (24U) PWR_FLAG_PVDO (0x0BU) __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) FMC_SDCMR_MODE_2 (0x3UL << FMC_SDCMR_MODE_Pos) USART_CR3_DMAR_Pos (6U) HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish DMA_LISR_HTIF0_Pos (4U) BDMA_ISR_HTIF4 BDMA_ISR_HTIF4_Msk IS_RCC_USART2CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART2CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_USART2CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART2CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART2CLKSOURCE_CSI) || ((SOURCE) == RCC_USART2CLKSOURCE_LSE) || ((SOURCE) == RCC_USART2CLKSOURCE_HSI)) EXTI_D3PCR2H_PCS52 EXTI_D3PCR2H_PCS52_Msk QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk ETH_MACSTNUR_TSSS_Pos (0U) PWR_CR1_PLS PWR_CR1_PLS_Msk USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) RCC_APB4RSTR_COMP12RST_Msk (0x1UL << RCC_APB4RSTR_COMP12RST_Pos) ADC_OFR2_OFFSET2_5 (0x0000020UL << ADC_OFR2_OFFSET2_Pos) RCC_APB4LPENR_SPI6LPEN_Msk (0x1UL << RCC_APB4LPENR_SPI6LPEN_Pos) HRTIM_EEFR2_EE10LTCH HRTIM_EEFR2_EE10LTCH_Msk HRTIM_SET2R_TIMEVNT9 HRTIM_SET2R_TIMEVNT9_Msk SPI_I2SCFGR_ODD_Pos (24U) TIM_CR2_OIS5_Pos (16U) ETH_MTLTQDR_TXQPAUSED ETH_MTLTQDR_TXQPAUSED_Msk GPIO_AF9_SAI4 ((uint8_t)0x09) HRTIM_MDIER_MCMP1DE_Msk (0x1UL << HRTIM_MDIER_MCMP1DE_Pos) __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__)) PWR_CPUCR_PDDS_D3 PWR_CPUCR_PDDS_D3_Msk FDCAN_TTILS_WTS FDCAN_TTILS_WTS_Msk EXTI_D3PMR1_MR14_Msk (0x1UL << EXTI_D3PMR1_MR14_Pos) ADC_CHANNEL_5_NUMBER ( ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0) __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET DCMI_MIS_OVR_MIS_Pos (1U) EXTI_SWIER1_SWIER12 EXTI_SWIER1_SWIER12_Msk _NEWLIB_VERSION_H__ 1 ADC_OFR1_SSATE ADC_OFR1_SSATE_Msk CRS_ISR_SYNCERR_Pos (8U) TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk RCC_CFGR_SWS_Msk (0x7UL << RCC_CFGR_SWS_Pos) ADC_PCSEL_PCSEL_5 (0x00020UL << ADC_PCSEL_PCSEL_Pos) MDIOS_SR_CSERF MDIOS_SR_CSERF_Msk HRTIM_RSTBR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTBR_TIMDCMP2_Pos) EXTI_RTSR1_TR5 EXTI_RTSR1_TR5_Msk ETH_MACPFR_SAIF_Msk (0x1UL << ETH_MACPFR_SAIF_Pos) HRTIM_BMTRGR_TERST_Msk (0x1UL << HRTIM_BMTRGR_TERST_Pos) ADC_CSR_AWD1_MST_Pos (7U) DCMI_ESUR_LEU_Pos (16U) SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) __QQ_IBIT__ 0 HAL_SDEx_Write_DMADoubleBuffer1CpltCallback HAL_SDEx_Write_DMADoubleBuf1CpltCallback ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) SCB_CCR_UNALIGN_TRP_Pos 3U LL_ADC_AWD_CH_VREFINT_REG ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) HRTIM_CR2_TARST_Pos (9U) TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) __HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0) LTDC_LxWHPCR_WHSTPOS_Pos (0U) HRTIM_EECR1_EE3SNS HRTIM_EECR1_EE3SNS_Msk ETH_MACA1LR_ADDRLO_Pos (0U) SPI_CFG2_AFCNTR_Msk (0x1UL << SPI_CFG2_AFCNTR_Pos) MDMA_Channel1_BASE (MDMA_BASE + 0x00000080UL) HRTIM_ADC1R_AD1MC4_Msk (0x1UL << HRTIM_ADC1R_AD1MC4_Pos) HRTIM_SET2R_TIMEVNT2_Msk (0x1UL << HRTIM_SET2R_TIMEVNT2_Pos) ADC_OFR3_REGOFFSET (0x00000002UL) ADC_RESOLUTION_14B (LL_ADC_RESOLUTION_14B) RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) EXTI_SWIER3_SWIER86 EXTI_SWIER3_SWIER86_Msk __USFRACT_MIN__ 0.0UHR SWPMI_RDR_RD SWPMI_RDR_RD_Msk ADC_REGULAR_RANK_5 (LL_ADC_REG_RANK_5) USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos) DLYB_CFGR_LNG_4 (0x010UL << DLYB_CFGR_LNG_Pos) ARM_MPU_CACHEP_WB_NWA 3U TIM8_AF2_BK2CMP2P_Pos (11U) STM32H7  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) LL_ADC_LEFT_BIT_SHIFT_1 (ADC_CFGR2_LSHIFT_0) RCC_AHB4RSTR_GPIODRST_Msk (0x1UL << RCC_AHB4RSTR_GPIODRST_Pos) RCC_CLKPSOURCE_HSE RCC_D1CCIPR_CKPERSEL_1 SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL HRTIM_ADC4R_AD4MC1_Msk (0x1UL << HRTIM_ADC4R_AD4MC1_Pos) RCC_D1CFGR_HPRE_DIV2 RCC_D1CFGR_HPRE_DIV2_Msk SCB_CTR_IMINLINE_Msk (0xFUL ) SYSCFG_BOOT_ADDR0 ((uint32_t)0x00000000) RCC_APB2_DIV1 RCC_D2CFGR_D2PPRE2_DIV1 HRTIM_TIMDIER_REPIE HRTIM_TIMDIER_REPIE_Msk STM32H7xx_HAL_I2C_H  __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 DMA2D_NLR_PL_Msk (0x3FFFUL << DMA2D_NLR_PL_Pos) EXTI_IMR2_IM51_Pos (19U) SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos) HRTIM_BMCR_BMOM_Pos (1U) QUADSPI_FCR_CSMF_Pos (3U) DCMI_BASE (D2_AHB2PERIPH_BASE + 0x0000UL) EXTI_IMR3_IM72_Msk (0x1UL << EXTI_IMR3_IM72_Pos) __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE RCC_SPDIFRXCLKSOURCE_HSI RCC_D2CCIP1R_SPDIFSEL HRTIM_BDTUPR_TIMCHPR_Msk (0x1UL << HRTIM_BDTUPR_TIMCHPR_Pos) RCC_AHB2ENR_SDMMC2EN RCC_AHB2ENR_SDMMC2EN_Msk __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) GPIO_LCKR_LCK4_Pos (4U) SAI_PDMCR_CKEN2_Pos (9U) HRTIM_ADC4R_AD4TDC4_Pos (25U) EXTI_D3PMR1_MR3_Msk (0x1UL << EXTI_D3PMR1_MR3_Pos) TIM_CNT_UIFCPY_Pos (31U) RTC_SSR_SS RTC_SSR_SS_Msk __ADC_ENABLE __HAL_ADC_ENABLE DBGMCU_APB1LFZ1_DBG_I2C3_Pos (23U) RCC_CFGR_TIMPRE RCC_CFGR_TIMPRE_Msk PWR_CR1_PLS_LEV5_Pos (5U) MDMA_CTCR_SINC_Pos (0U) EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM6EN) != 0U) IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON) || ((HSI) == RCC_HSI_DIV1) || ((HSI) == RCC_HSI_DIV2) || ((HSI) == RCC_HSI_DIV4) || ((HSI) == RCC_HSI_DIV8)) USART_ISR_CTSIF USART_ISR_CTSIF_Msk JPEG_SR_HPDF_Pos (6U) DMA2D_IFCR_CCTCIF DMA2D_IFCR_CCTCIF_Msk ETH_MACA0HR_AE_Pos (31U) ETH_MACA2HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA2HR_ADDRHI_Pos) HRTIM_FLTINR2_FLT5P_Pos (1U) HRTIM_BMTRGR_TCCMP2_Pos (18U) HSEM_C1MISR_MISF9_Pos (9U) SPI_IER_CRCEIE SPI_IER_CRCEIE_Msk __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET HSEM_C1IER_ISE7_Pos (7U) RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK OB_USER_SWAP_BANK 0x0100U __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS) __HAL_RCC_ETH1RX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1RXEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1RXEN); UNUSED(tmpreg); } while(0) COMP_CFGRx_BLANKING_2 (0x4UL << COMP_CFGRx_BLANKING_Pos) __HAL_I2C_RISE_TIME I2C_RISE_TIME DBGMCU_CR_DBG_STANDBYD1 DBGMCU_CR_DBG_STANDBYD1_Msk BDMA_ISR_TCIF7_Msk (0x1UL << BDMA_ISR_TCIF7_Pos) DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos) HRTIM_TIMDIER_CMP1IE_Pos (0U) GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk OPAMP_CSR_CALSEL_0 (0x1UL << OPAMP_CSR_CALSEL_Pos) APB4ENR __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED RCC_UART7CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 HRTIM_RST2R_TIMEVNT9_Pos (20U) BDMA_FLAG_HT0 ((uint32_t)0x00000004) InjectionConfig __ULFRACT_EPSILON__ 0x1P-32ULR HRTIM_TIMDIER_CMP3DE HRTIM_TIMDIER_CMP3DE_Msk EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) I2C_CR1_SBC I2C_CR1_SBC_Msk __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U) RCC_CSICFGR_CSICAL_1 (0x02UL << RCC_CSICFGR_CSICAL_Pos) SPI_SR_SUSP_Msk (0x1UL << SPI_SR_SUSP_Pos) GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos) __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE USART_CR3_RXFTCFG_1 (0x2UL << USART_CR3_RXFTCFG_Pos) PWR_CR1_PLS_LEV3 PWR_CR1_PLS_LEV3_Msk LL_ADC_GROUP_INJECTED (0x00000002UL) ETH_MACRXTXSR_RWT ETH_MACRXTXSR_RWT_Msk TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) VREFBUF_CSR_VRS_OUT3_Pos (5U) SPDIFRX_DR1_PT_Pos (4U) ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos) FLASH_FLAG_STRBER_BANK1R FLASH_FLAG_STRBERR_BANK1 DMAMUX2_Channel1_BASE (DMAMUX2_BASE + 0x0004UL) ADC_SQR2_SQ9_Pos (24U) FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) SPI_IER_OVRIE SPI_IER_OVRIE_Msk TIM_SR_CC1IF_Pos (1U) USB_OTG_GINTMSK_RSTDEM_Pos (23U) DBGMCU_APB2FZ1_DBG_TIM15 DBGMCU_APB2FZ1_DBG_TIM15_Msk USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) SPI3_BASE (D2_APB1PERIPH_BASE + 0x3C00UL) FDCAN_IR_EW FDCAN_IR_EW_Msk RCC_APB4RSTR_I2C4RST RCC_APB4RSTR_I2C4RST_Msk __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk HRTIM_OENR_TD2OEN_Pos (7U) FDCAN_IR_TOO FDCAN_IR_TOO_Msk HRTIM_EECR2_EE6POL_Msk (0x1UL << HRTIM_EECR2_EE6POL_Pos) ETH_MACL3L4CR_L3HSBM_Pos (6U) __HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C3EN) != 0U) GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10 EXTI_IMR1_IM4_Pos (4U) __SAPP 0x0100 EXTI_IMR2_IM44_Pos (12U) FMC_BTRx_DATAST FMC_BTRx_DATAST_Msk MPU_RASR_SRD_Pos 8U FDCAN_TTILS_AWS_Pos (17U) __HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOCRST) DMA_FLAG_HTIF3_7 ((uint32_t)0x04000000U) __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM4LPEN)) != 0U) FDCAN_TOCV_TOC_Pos (0U) GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) HRTIM_ICR_FLT5C HRTIM_ICR_FLT5C_Msk HRTIM_MDIER_MCMP3IE_Msk (0x1UL << HRTIM_MDIER_MCMP3IE_Pos) ETH_MACMDIOAR_CR_DIV4AR_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV4AR_Pos) DMA_REQUEST_I2C2_RX 35U EXTI3_IRQn USB_OTG_HPRT_PENCHNG_Pos (3U) RCC_CIFR_PLL3RDYF_Pos (8U) DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk ADC_OFR3_OFFSET3_2 (0x0000004UL << ADC_OFR3_OFFSET3_Pos) ADC_ISR_EOSMP_Pos (1U) FDCAN_TTILS_ELCS_Msk (0x1UL << FDCAN_TTILS_ELCS_Pos) HRTIM_RSTR_TIMCCMP4 HRTIM_RSTR_TIMCCMP4_Msk __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM8EN) DMA_REQUEST_SPI3_TX 62U ETH_MACPPSIR_PPSINT0_Pos (0U) ETH_MACPCSR_RWKFILTRST ETH_MACPCSR_RWKFILTRST_Msk EXTI_RTSR3_TR84_Msk (0x1UL << EXTI_RTSR3_TR84_Pos) EXTI_FTSR1_TR17_Msk (0x1UL << EXTI_FTSR1_TR17_Pos) HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 ETH_MTLRQDR_RXQSTS_FULL_Msk (0x3UL << ETH_MTLRQDR_RXQSTS_FULL_Pos) DMA2D_FGPFCCR_CCM_Pos (4U) DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk SDMMC_ICR_CCRCFAILC_Msk (0x1UL << SDMMC_ICR_CCRCFAILC_Pos) HSEM_CPU1_COREID (0x00000003U) SDMMC_CMD_BOOTEN SDMMC_CMD_BOOTEN_Msk HRTIM_EEFR2_EE10FLTR_Pos (25U) IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00U) && (((uint32_t)(__PIN__) & ~GPIO_PIN_MASK) == 0x00U)) SPI_IFCR_TXTFC SPI_IFCR_TXTFC_Msk ADC_EXTERNALTRIG_T1_CC2 (LL_ADC_REG_TRIG_EXT_TIM1_CH2) RCC_PLLCKSELR_DIVM2_1 (0x02UL << RCC_PLLCKSELR_DIVM2_Pos) RCC_SPI5CLKSOURCE_D2PCLK2 RCC_SPI45CLKSOURCE_D2PCLK2 ADC_REG_RANK_ID_SQRX_MASK (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0) BDMA_ISR_TEIF1_Msk (0x1UL << BDMA_ISR_TEIF1_Pos) USART_CR1_M0 USART_CR1_M0_Msk MDMA_GISR0_GIF6_Msk (0x1UL << MDMA_GISR0_GIF6_Pos) ETH_DMAMR_TXPR_Msk (0x1UL << ETH_DMAMR_TXPR_Pos) USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk TIM16_AF1_BKCMP1E TIM16_AF1_BKCMP1E_Msk HAL_FLASH_ERROR_OPE_BANK1 FLASH_FLAG_OPERR_BANK1 FDCAN_TTIE_SE1E_Msk (0x1UL << FDCAN_TTIE_SE1E_Pos) RTC_ALRMAR_MSK4_Pos (31U) LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos) PWR_WAKEUP_FLAG3 PWR_WKUPFR_WKUPF3 __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR MDMA_DEST_INC_DISABLE ((uint32_t)0x00000000U) GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) ADC_OFR4_OFFSET4_8 (0x0000100UL << ADC_OFR4_OFFSET4_Pos) GPIO_ODR_OD3_Pos (3U) __CORE_CM7_H_GENERIC  SPI_CFG2_COMM_0 (0x1UL << SPI_CFG2_COMM_Pos) ITM_BASE (0xE0000000UL) USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD USB_OTG_GINTMSK_OEPINT_Pos (19U) BDMA_CCR_PINC_Pos (6U) TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) BDMA_Channel5_IRQn GPIO_PIN_RESET ETH_MACRFCR_UP_Msk (0x1UL << ETH_MACRFCR_UP_Pos) FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos) ETH_MMCTIMR_TXSCOLGPIM_Msk (0x1UL << ETH_MMCTIMR_TXSCOLGPIM_Pos) GPIO_IDR_ID3 GPIO_IDR_ID3_Msk __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE HRTIM_SET2R_EXTVNT10_Pos (30U) ADC_JDR3_JDATA_19 (0x00080000UL << ADC_JDR3_JDATA_Pos) HSEM_C1IER_ISE9 HSEM_C1IER_ISE9_Msk TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) ADC_JDR1_JDATA_11 (0x00000800UL << ADC_JDR1_JDATA_Pos) FDCAN_TXBC_TFQS FDCAN_TXBC_TFQS_Msk __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT SWPMI_ISR_RXNE_Msk (0x1UL << SWPMI_ISR_RXNE_Pos) __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE __HAL_RCC_BDMA_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_BDMALPEN) HRTIM_ADC3R_AD3TBRST_Msk (0x1UL << HRTIM_ADC3R_AD3TBRST_Pos) __LL_ADC_COMMON_INSTANCE(__ADCx__) ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2)) ? ( (ADC12_COMMON) ) : ( (ADC3_COMMON) ) ) HRTIM_FLTINR1_FLT4F_Msk (0xFUL << HRTIM_FLTINR1_FLT4F_Pos) BDMA_FLAG_TE3 ((uint32_t)0x00008000) ETH_MACHWF1R_TSOEN ETH_MACHWF1R_TSOEN_Msk TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE MPU_REGION_NUMBER5 ((uint8_t)0x05) __HAL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,__TEMPSENSOR_ADC_DATA__,__ADC_RESOLUTION__) __LL_ADC_CALC_TEMPERATURE((__VREFANALOG_VOLTAGE__), (__TEMPSENSOR_ADC_DATA__), (__ADC_RESOLUTION__)) __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI1EN) != 0U) FDCAN_NDAT2_ND55 FDCAN_NDAT2_ND55_Msk DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos) MDMA_CIFCR_CLTCIF MDMA_CIFCR_CLTCIF_Msk ETH_DMACTDTPR_TDT_Pos (2U) __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE ADC_EXTERNALTRIGINJECCONV_EDGE_RISINGFALLING (ADC_JSQR_JEXTEN) HRTIM_EECR2_EE10SRC HRTIM_EECR2_EE10SRC_Msk RCC_AHB3LPENR_AXISRAMLPEN RCC_AHB3LPENR_AXISRAMLPEN_Msk __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) : ((__HANDLE__)->Instance->CCR6)) HRTIM_ADC4R_AD4EEV10_Pos (9U) RTC_CR_COE RTC_CR_COE_Msk D2_AHB2PERIPH_BASE (PERIPH_BASE + 0x08020000UL) DMA2D_IFCR_CTEIF_Msk (0x1UL << DMA2D_IFCR_CTEIF_Pos) USB_OTG_HPTXSTS_PTXQSAV_Pos (16U) TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) DAC_CCR_OTRIM1 DAC_CCR_OTRIM1_Msk GPIO_SPEED_FREQ_HIGH (0x00000002U) DMA2D_IFCR_CCTCIF_Pos (4U) RCC_D2CCIP1R_SWPSEL_Msk (0x1UL << RCC_D2CCIP1R_SWPSEL_Pos) JPEG_CONFR4_VSF_3 (0x8UL << JPEG_CONFR4_VSF_Pos) ETH_MACISR_MMCRXIS_Pos (9U) FMC_BWTRx_ADDHLD_2 (0x4UL << FMC_BWTRx_ADDHLD_Pos) RCC_D3CCIPR_LPTIM2SEL_1 (0x2UL << RCC_D3CCIPR_LPTIM2SEL_Pos) ETH_DMACRDRLR_RDRL_Pos (0U) ETH_MACMDIOAR_MOC_RD ETH_MACMDIOAR_MOC_RD_Msk BDMA_CNDTR_NDT_Pos (0U) USB_OTG_EPNUM USB_OTG_EPNUM_Msk __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE HRTIM_ADC4R_AD4MC2_Pos (1U) _UINT8_T_DECLARED  RCC_AHB4RSTR_ADC3RST_Pos (24U) ETH_MTLOMR_CNTCLR_Msk (0x1UL << ETH_MTLOMR_CNTCLR_Pos) HAL_ADC_ConfigChannel RTC_CR_POL RTC_CR_POL_Msk __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection USART_GTPR_GT USART_GTPR_GT_Msk ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) SYSCFG_CFGR_SRAM2L SYSCFG_CFGR_SRAM2L_Msk HRTIM_CR2_TBRST_Msk (0x1UL << HRTIM_CR2_TBRST_Pos) HRTIM_REP_REP_Msk (0xFFUL << HRTIM_REP_REP_Pos) RCC_AHB4ENR_CRCEN RCC_AHB4ENR_CRCEN_Msk ETH_MACLCSR_LPIEN ETH_MACLCSR_LPIEN_Msk HRTIM_CPT1CR_EXEV6CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV6CPT_Pos) FDCAN_IR_RF0W_Pos (1U) LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE_5 (0x00000000UL) RCC_APB1LENR_UART7EN_Pos (30U) HRTIM_ADC4R_AD4TEC2_Msk (0x1UL << HRTIM_ADC4R_AD4TEC2_Pos) HSEM_C1ICR_ISC8 HSEM_C1ICR_ISC8_Msk ADC_OFR1_OFFSET1_3 (0x0000008UL << ADC_OFR1_OFFSET1_Pos) GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) COMP_OR_AFOPG4_Msk (0x1UL << COMP_OR_AFOPG4_Pos) EXTI_IMR3_IM64_Msk (0x1UL << EXTI_IMR3_IM64_Pos) EXTI_IMR2_IM34_Msk (0x1UL << EXTI_IMR2_IM34_Pos) CLEAR_REG(REG) ((REG) = (0x0)) SPI_SR_RXP_Msk (0x1UL << SPI_SR_RXP_Pos) HRTIM_RST1R_EXTVNT1_Pos (21U) USB_OTG_HCCHAR_MC_Pos (20U) FDCAN_ILS_EWE_Pos (24U) HRTIM_RSTDR_TIMACMP4_Msk (0x1UL << HRTIM_RSTDR_TIMACMP4_Pos) HRTIM_ADC2R_AD2TDRST HRTIM_ADC2R_AD2TDRST_Msk HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 ADC_INJ_RANK_1_JSQR_BITOFFSET_POS (ADC_JSQR_JSQ1_Pos) USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U) HRTIM_EECR3_EE8F_Pos (12U) PWR_WKUPEPR_WKUPEN1_Pos (0U) ETH_MTLRQCR_RQW_Pos (0U) APSR_GE_Pos 16U FLASH_FLAG_INCERR_BANK2 (FLASH_SR_INCERR | 0x80000000U) __HAL_RCC_TIM15_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM15LPEN) RCC_APB4LPENR_SAI4LPEN_Msk (0x1UL << RCC_APB4LPENR_SAI4LPEN_Pos) RCC_LPTIM5CLKSOURCE_PLL2 RCC_LPTIM345CLKSOURCE_PLL2 IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CRS_IRQn DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC)) FDCAN_TTIE_IWTE_Pos (15U) TIM_TRGO2_OC2REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE HRTIM_ADC3R_AD3TBPER_Pos (18U) sClockSourceConfig LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos) ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk EXTI_SWIER1_SWIER20 EXTI_SWIER1_SWIER20_Msk CRS_ISR_FEDIR_Msk (0x1UL << CRS_ISR_FEDIR_Pos) __LDBL_MAX_EXP__ 1024 GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk TPI_SPPR_TXMODE_Msk (0x3UL ) RCC_AHB1LPENR_ETH1RXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETH1RXLPEN_Pos) SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk LL_ADC_CHANNEL_7 (ADC_CHANNEL_7_NUMBER | ADC_CHANNEL_7_SMP | ADC_CHANNEL_7_BITFIELD ) __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_CRCLPEN) HRTIM_TIMDIER_CMP1DE_Msk (0x1UL << HRTIM_TIMDIER_CMP1DE_Pos) DCMI_CWSIZE_VLINE_Pos (16U) __HAL_RCC_PLL2FRACN_DISABLE() CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) HSEM_C1MISR_MISF24_Pos (24U) RCC_APB1LLPENR_HDMICECEN_Msk RCC_APB1LLPENR_CECLPEN_Msk HRTIM_ADC2R_AD2TERST_Msk (0x1UL << HRTIM_ADC2R_AD2TERST_Pos) SAI2 ((SAI_TypeDef *) SAI2_BASE) FDCAN_HPMS_FLST FDCAN_HPMS_FLST_Msk __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOEEN) != 0U) IS_RCC_LPTIM4CLK(SOURCE) (((SOURCE) == RCC_LPTIM4CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_LPTIM4CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM4CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM4CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM4CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM4CLKSOURCE_CLKP)) FDCAN_ILS_TEFNL FDCAN_ILS_TEFNL_Msk GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk ETH_MACPFR_VTFE_Pos (16U) HRTIM_SET1R_TIMEVNT9_Msk (0x1UL << HRTIM_SET1R_TIMEVNT9_Pos) PWR_CPUCR_PDDS_D2_Pos (1U) IS_MDMA_BUFFER_TRANSFER_LENGTH(__LENGTH__) (((__LENGTH__) >= 0x00000001U) && ((__LENGTH__) < 0x000000FFU)) FPU_FPDSCR_RMode_Pos 22U GPIO_AF9_SDMMC2 ((uint8_t)0x09) HRTIM_MCR_CK_PSC_Msk (0x7UL << HRTIM_MCR_CK_PSC_Pos) SAI_PDMDLY_DLYM3L_0 (0x1UL << SAI_PDMDLY_DLYM3L_Pos) AES_FLAG_CCF CRYP_FLAG_CCF RCC_APB4LPENR_I2C4LPEN RCC_APB4LPENR_I2C4LPEN_Msk HRTIM_TIMCR_PREEN_Pos (27U) BDMA_IFCR_CTCIF3 BDMA_IFCR_CTCIF3_Msk LTDC_BPCR_AVBP LTDC_BPCR_AVBP_Msk EXTI_IMR1_IM23_Pos (23U) HRTIM_ADC2R_AD2TCC3_Msk (0x1UL << HRTIM_ADC2R_AD2TCC3_Pos) RCC_HSI48_ON ((uint8_t)0x01) PWR_WKUPEPR_WKUPP2_Pos (9U) FDCAN_CCU_BASE (D2_APB1PERIPH_BASE + 0xA800UL) USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE HRTIM_CR2_MRST_Pos (8U) TICK_INT_PRIORITY (0UL) RCC_APB2RSTR_TIM15RST_Msk (0x1UL << RCC_APB2RSTR_TIM15RST_Pos) COMP12 ((COMPOPT_TypeDef *) COMP12_BASE) EXTI_D3PCR2L_PCS35_Pos (6U) I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk __FLT32X_MIN__ 2.2250738585072014e-308F32x FLASH_IRQn __FLT_MAX_10_EXP__ 38 EXTI_IMR2_IM32 EXTI_IMR2_IM32_Msk PWR_CR1_PLS_LEV2 PWR_CR1_PLS_LEV2_Msk UINT8_MAX (__UINT8_MAX__) FDCAN_NDAT1_ND4_Pos (4U) DMA_REQUEST_ADC1 9U RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) FLASH_ECC_FA_FAIL_ECC_ADDR_Pos (0U) __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE ETH_MTLTQOMR_TTC_64BITS (0x00000010U) RTC_BKP14R_Pos (0U) USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) DCMI_CR_CROP DCMI_CR_CROP_Msk FDCAN_NDAT2_ND43 FDCAN_NDAT2_ND43_Msk LL_ADC_CALIB_LINEARITY_WORD4 (ADC_CR_LINCALRDYW4) FLASH_SR_CRCRDERR FLASH_SR_CRCRDERR_Msk RCC_D2CFGR_D2PPRE2 RCC_D2CFGR_D2PPRE2_Msk LL_ADC_AWD_CHANNEL_10_REG ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) OUTPUT_TYPE_Pos 4u RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) RCC_HSI_DIV4 (RCC_CR_HSIDIV_4 | RCC_CR_HSION) HRTIM_CPT2CR_EXEV7CPT HRTIM_CPT2CR_EXEV7CPT_Msk I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos) ETH_MACPFR_HMC_Msk (0x1UL << ETH_MACPFR_HMC_Pos) FMC_Bank5_6_R ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE) __attribute_format_strfmon__(a,b)  RCC_AHB3LPENR_FMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos) TIM16_AF1_BKINP_Msk (0x1UL << TIM16_AF1_BKINP_Pos) __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_SDMMC1LPEN) != 0U) RCC_PLL3DIVR_R3 RCC_PLL3DIVR_R3_Msk CRS_CFGR_SYNCSRC_Pos (28U) PWR_FLAG_USB33RDY (0x13U) HRTIM_RSTR_TIMBCMP2_Pos (20U) FDCAN_RXF0S_F0F FDCAN_RXF0S_F0F_Msk DMA_REQUEST_SPI4_TX 84U __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART3LPEN)) == 0U) USART_ICR_UDRCF_Msk (0x1UL << USART_ICR_UDRCF_Pos) __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C2LPEN) EXTI_D3PMR1_MR4 EXTI_D3PMR1_MR4_Msk LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos) RCC_USART3CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 RCC_APB1LRSTR_SPI3RST RCC_APB1LRSTR_SPI3RST_Msk ETH_MACVTR_EIVLS_STRIPIFPASS ETH_MACVTR_EIVLS_STRIPIFPASS_Msk GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk EXTI_EMR2_EM EXTI_EMR2_EM_Msk MDIOS_CR_RDIE_Msk (0x1UL << MDIOS_CR_RDIE_Pos) FLASHSIZE_BASE (0x1FF1E880UL) OB_IWDG_HW OB_IWDG1_HW RAMECC2_Monitor1_BASE (RAMECC2_BASE + 0x20UL) LL_ADC_SAMPLINGTIME_8CYCLES_5 ( ADC_SMPR2_SMP10_1 ) USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) HRTIM_CPT2CR_TIMCCMP2_Pos (23U) HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode LPTIM_ISR_CMPM_Pos (0U) BDMA_Channel0_BASE (BDMA_BASE + 0x0008UL) DMA2D_OPFCCR_CM_0 (0x1UL << DMA2D_OPFCCR_CM_Pos) _RAND48_MULT_1 (0xdeec) SYSCFG_EXTICR4_EXTI15_PD (0x00003000U) LL_ADC_LEFT_BIT_SHIFT_11 (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0) USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk EXTI_D3PCR1L_PCS3_Pos (6U) IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) JPEG_CONFR5_NB JPEG_CONFR5_NB_Msk RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) LL_ADC_OVS_GRP_REGULAR_CONTINUED ( ADC_CFGR2_ROVSE) BDMA_ISR_HTIF1 BDMA_ISR_HTIF1_Msk DLYB_CFGR_LNG DLYB_CFGR_LNG_Msk IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || ((STATE) == MPU_ACCESS_NOT_CACHEABLE)) ADC_CALFACT_CALFACT_D_5 (0x020UL << ADC_CALFACT_CALFACT_D_Pos) RCC_BDCR_LSEBYP_Pos (2U) __arm__ 1 __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOGEN) __HAL_RCC_PLL2FRACN_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) _T_SIZE_  HRTIM_RST2R_TIMEVNT1_Pos (12U) HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 DMAMUX_CxCR_DMAREQ_ID_Pos (0U) ADC_IER_EOSMPIE_Pos (1U) LL_ADC_SINGLE_ENDED ( ADC_CALFACT_CALFACT_S) ETH_MTLTQUR_UFCNTOVF_Pos (11U) HRTIM_CR1_TCUDIS_Pos (3U) USB_OTG_DOEPCTL_CNAK_Pos (26U) SPDIFRX_IMR_OVRIE_Pos (3U) DMA_LISR_TEIF0_Pos (3U) CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos) DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2 TIM16_AF1_BKINE TIM16_AF1_BKINE_Msk SYSCFG_CFGR_BKRAML_Msk (0x1UL << SYSCFG_CFGR_BKRAML_Pos) RTC_ISR_TSF_Pos (11U) GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos) ETH_MACLCSR_TLPIEN_Msk (0x1UL << ETH_MACLCSR_TLPIEN_Pos) ETH_MACIVIR_VLT_UP_Pos (13U) TIM_BREAK_DISABLE 0x00000000U MDMA_DEST_DATASIZE_DOUBLEWORD ((uint32_t)MDMA_CTCR_DSIZE) CoreDebug_DHCSR_S_SLEEP_Pos 18U FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos) EXTI_SWIER3_SWIER82_Msk (0x1UL << EXTI_SWIER3_SWIER82_Pos) ETH_MACL3L4CR_L3PEN_Pos (0U) __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE HRTIM_ICR_FLT5C_Msk (0x1UL << HRTIM_ICR_FLT5C_Pos) TPI_FFCR_TrigIn_Pos 8U RCC_APB1LRSTR_DAC12RST RCC_APB1LRSTR_DAC12RST_Msk DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos) RCC_AHB2ENR_SDMMC2EN_Msk (0x1UL << RCC_AHB2ENR_SDMMC2EN_Pos) _REENT_ASCTIME_SIZE 26 __HAL_DBGMCU_UnFreeze_TIM3() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM3)) RTC_DR_MU_Pos (8U) RTC_BKP_NUMBER_Msk (0x1UL << RTC_BKP_NUMBER_Pos) MDMA_CESR_ASE_Msk (0x1UL << MDMA_CESR_ASE_Pos) ETH_MACHWF0R_RWKSEL_Msk (0x1UL << ETH_MACHWF0R_RWKSEL_Pos) HRTIM_TIMDIER_DLYPRTIE_Msk (0x1UL << HRTIM_TIMDIER_DLYPRTIE_Pos) MDMA_CTCR_SINC_Msk (0x3UL << MDMA_CTCR_SINC_Pos) HRTIM_RST2R_SRT HRTIM_RST2R_SRT_Msk SPI_FLAG_TXE SPI_FLAG_TXP HSEM_C1IER_ISE15_Pos (15U) TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) RCC_CFGR_SW_HSE (0x00000002UL) __HAL_RCC_LPUART1_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPUART1EN) TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE ETH_MACL3L4CR_L4SPIM ETH_MACL3L4CR_L4SPIM_Msk I2C_ICR_BERRCF_Pos (8U) ADC_JDR4_JDATA_Pos (0U) IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_ITR4) || ((__SELECTION__) == TIM_TS_ITR5) || ((__SELECTION__) == TIM_TS_ITR6) || ((__SELECTION__) == TIM_TS_ITR7) || ((__SELECTION__) == TIM_TS_ITR8) || ((__SELECTION__) == TIM_TS_ITR12) || ((__SELECTION__) == TIM_TS_ITR13) || ((__SELECTION__) == TIM_TS_NONE)) RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCO1_2 __HAL_RCC_LPTIM3_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM3EN) == 0U) FDCAN_TTOCN_LCKC FDCAN_TTOCN_LCKC_Msk SYSCFG_EXTICR1_EXTI0_PE (0x00000004U) HRTIM_EEFR2_EE6FLTR_3 (0x8UL << HRTIM_EEFR2_EE6FLTR_Pos) ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk RTC_TAMPCR_TAMP1MF_Pos (18U) RCC_CR_CSIRDY_Pos (8U) EXTI_EMR3_EM87 EXTI_EMR3_EM87_Msk ETH_MACAHR_MBC_HBITS15_8 (0x20000000U) HRTIM_CR2_TBRST_Pos (10U) __HAL_RCC_GET_SAI3_SOURCE __HAL_RCC_GET_SAI23_SOURCE TIM_CCDMAREQUEST_CC 0x00000000U SPDIFRX_VERR_MINREV_Msk (0xFUL << SPDIFRX_VERR_MINREV_Pos) ETH_MTLRQOMR_EHFC ETH_MTLRQOMR_EHFC_Msk HRTIM_ADC3R_AD3MPER_Pos (4U) __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) ETH_MACTSSR_ATSSTM_Pos (24U) ADC_OFR2_OFFSET2_9 (0x0000200UL << ADC_OFR2_OFFSET2_Pos) I2C_FLAG_ARLO I2C_ISR_ARLO FMC_SR_IREN_Pos (3U) DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI __FINITE_MATH_ONLY__ 0 WINT_MAX (__WINT_MAX__) __SOPT 0x0400 HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos) EXTI_EMR3_EM75_Msk (0x1UL << EXTI_EMR3_EM75_Pos) QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk RCC_AHB4LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOGLPEN_Pos) DMA2D_OCOLR_GREEN_4 DMA2D_OCOLR_GREEN_4_Msk OB_STOP_RST 0x00U __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_DFSDM1EN) PWR_CPU_FLAGS (0x00000000U) EXTI2_IRQn SYSCFG_UR14_D1STPRST_Pos (0U) TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS LPTIM4 ((LPTIM_TypeDef *) LPTIM4_BASE) ETH_MACHWF0R_TSSTSSEL_BOTH_Pos (25U) EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk LL_ADC_FLAG_EOC_SLV ADC_CSR_EOC_SLV TIM13 ((TIM_TypeDef *) TIM13_BASE) GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) LTDC_LxCKCR_CKBLUE LTDC_LxCKCR_CKBLUE_Msk CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) RCC_CRS_IT_SYNCERR CRS_CR_ERRIE RCC_AHB4ENR_GPIOJEN_Pos (9U) IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU) HRTIM_RSTBR_TIMCCMP4_Pos (24U) __HAL_RCC_WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG1_IS_CLK_ENABLED HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT 4U _Null_unspecified  HAL_DMAMUX2_REQ_GEN_EXTI2 21U SYSCFG_UR9_PABEG_BANK2 SYSCFG_UR9_PABEG_BANK2_Msk __HAL_RCC_TIM16_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM16LPEN) GPIO_PULLUP (0x00000001U) USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) EXTI_FTSR1_TR_Msk (0x3FFFFFUL << EXTI_FTSR1_TR_Pos) EXTI_FTSR1_TR20_Msk (0x1UL << EXTI_FTSR1_TR20_Pos) RCC_D2CCIP2R_CECSEL RCC_D2CCIP2R_CECSEL_Msk FLASH_BOOT_ADD0 FLASH_BOOT_ADD0_Msk IS_RCC_PCLK2(PCLK2) (((PCLK2) == RCC_APB2_DIV1) || ((PCLK2) == RCC_APB2_DIV2) || ((PCLK2) == RCC_APB2_DIV4) || ((PCLK2) == RCC_APB2_DIV8) || ((PCLK2) == RCC_APB2_DIV16)) HRTIM_MICR_MCMP2 HRTIM_MICR_MCMP2_Msk IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || ((CALL) == I2C_GENERALCALL_ENABLE)) FMC_SDCMR_NRFS_1 (0x2UL << FMC_SDCMR_NRFS_Pos) __need___va_list  ETH_MACPCSR_MGKPRCVD_Pos (5U) __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C1EN) != 0U) __HAL_RCC_PLL3_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON) OPAMP1_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP1_OTR_TRIMOFFSETN_Pos) ADC_OFR4_OFFSET4_21 (0x0200000UL << ADC_OFR4_OFFSET4_Pos) ADC_CR_ADCALLIN ADC_CR_ADCALLIN_Msk SPI_I2SCFGR_MCKOE_Pos (25U) ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) __HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_USART6RST) LL_ADC_FLAG_JQOVF_MST ADC_CSR_JQOVF_MST SAI_xIMR_AFSDETIE_Pos (5U) __HAL_RCC_LPTIM4_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM4RST) FDCAN_TXFQS_TFQF_Pos (21U) __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE __DBL_MAX__ ((double)1.7976931348623157e+308L) HAL_FLASH_ERROR_CRCRD_BANK1 FLASH_FLAG_CRCRDERR_BANK1 RCC_AHB4ENR_GPIOBEN RCC_AHB4ENR_GPIOBEN_Msk USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos) HRTIM_MDIER_MREPIE_Pos (4U) ETH_MACMDIOAR_RDA_Pos (16U) NoStretchMode TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 D2CFGR IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX) TRIGGER_RISING (0x1uL << TRIGGER_MODE_Pos) RTC_TSDR_WDU RTC_TSDR_WDU_Msk GPIO_AF11_SDIO2 GPIO_AF11_SDMMC2 CEC_ISR_ARBLST_Pos (7U) __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET HRTIM_EECR1_EE4POL_Pos (20U) TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP __INT_LEAST64_WIDTH__ 64 ETH_MACECR_USP_Pos (18U) IS_FLASH_TYPECRC(VALUE) (((VALUE) == FLASH_CRC_ADDR) || ((VALUE) == FLASH_CRC_SECTORS) || ((VALUE) == FLASH_CRC_BANK)) RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk COMP_CFGRx_ITEN_Msk (0x1UL << COMP_CFGRx_ITEN_Pos) HRTIM_BMTRGR_TBCMP1_Msk (0x1UL << HRTIM_BMTRGR_TBCMP1_Pos) __FLT32_HAS_DENORM__ 1 HAL_DMA2D_DisableCLUT HAL_DMA2D_CLUTLoading_Abort HRTIM_ADC3R_AD3EEV5 HRTIM_ADC3R_AD3EEV5_Msk HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 __HAL_RCC_ETH1MAC_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1MACEN) == 0U) EXTI_EMR1_EM28_Msk (0x1UL << EXTI_EMR1_EM28_Pos) GPIO_IDR_ID12_Pos (12U) __HAL_HSEM_SEMID_TO_MASK(__SEMID__) (1 << (__SEMID__)) CR_OFFSET_BB PWR_CR_OFFSET_BB SWPMI_ICR_CTCF_Pos (7U) EXTI_D3PCR1L_PCS8_Msk (0x3UL << EXTI_D3PCR1L_PCS8_Pos) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT HRTIM_TIMCR_RETRIG_Msk (0x1UL << HRTIM_TIMCR_RETRIG_Pos) GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0UL : ((__GPIOx__) == (GPIOB))? 1UL : ((__GPIOx__) == (GPIOC))? 2UL : ((__GPIOx__) == (GPIOD))? 3UL : ((__GPIOx__) == (GPIOE))? 4UL : ((__GPIOx__) == (GPIOF))? 5UL : ((__GPIOx__) == (GPIOG))? 6UL : ((__GPIOx__) == (GPIOH))? 7UL : ((__GPIOx__) == (GPIOI))? 8UL : ((__GPIOx__) == (GPIOJ))? 9UL : 10UL) SAI_PDMDLY_DLYM1R_1 (0x2UL << SAI_PDMDLY_DLYM1R_Pos) IS_WRPAREA IS_OB_WRPAREA DMAMUX1_BASE (D2_AHB1PERIPH_BASE + 0x0800UL) LTDC_LxCFBAR_CFBADD_Msk (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos) __ULACCUM_IBIT__ 32 RCC_APB1LLPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LLPENR_USART2LPEN_Pos) BDMA_IFCR_CHTIF1_Msk (0x1UL << BDMA_IFCR_CHTIF1_Pos) HRTIM_RSTDR_TIMACMP4_Pos (21U) USB_OTG_GCCFG_PWRDWN_Pos (16U) USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk __HAL_RCC_TIM17_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM17LPEN) __HAL_DBGMCU_FREEZE_TIM17() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM17)) HRTIM_FLTINR2_FLT5F_1 (0x2UL << HRTIM_FLTINR2_FLT5F_Pos) LL_ADC_AWD_CHANNEL_15_INJ ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) __HAL_RCC_LPUART1_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPUART1EN) != 0U) ADC_REG_RANK_1_SQRX_BITOFFSET_POS ( 6UL) RCC_APB1LLPENR_UART5LPEN RCC_APB1LLPENR_UART5LPEN_Msk LTDC_ISR_TERRIF_Pos (2U) TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk ADC_LEFTBITSHIFT_NONE (LL_ADC_LEFT_BIT_SHIFT_NONE) DLYB_CR_DEN DLYB_CR_DEN_Msk FLASH_CR_STRBERRIE_Msk (0x1UL << FLASH_CR_STRBERRIE_Pos) RCC_PLLCFGR_PLL3RGE_3 (0x3UL << RCC_PLLCFGR_PLL3RGE_Pos) ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) USART_PRESC_PRESCALER_0 (0x1UL << USART_PRESC_PRESCALER_Pos) USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk USB_OTG_DOEPMSK_STUPM_Pos (3U) BDMA_IFCR_CTEIF6 BDMA_IFCR_CTEIF6_Msk FMC_BTRx_ADDHLD_Msk (0xFUL << FMC_BTRx_ADDHLD_Pos) HAL_DBG_LowPowerConfig(Periph,cmd) (((cmd )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph)) ADC12_NONMULTIMODE_OR_MULTIMODEMASTER(__HANDLE__) ( ( ((__HANDLE__)->Instance == ADC1) || ((__HANDLE__)->Instance == ADC2) )? SET : ((ADC12_COMMON->CCR & ADC_CCR_DUAL) == RESET) ) MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) ADC_PCSEL_PCSEL_17 (0x20000UL << ADC_PCSEL_PCSEL_Pos) TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) EXTI_D3PCR1L_PCS9_Pos (18U) HRTIM_RSTR_EXTEVNT2_Pos (10U) GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk DFSDM_CHAWSCDR_AWFOSR_Pos (16U) USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos) PWR_CR3_USB33DEN_Pos (24U) USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U) RAMECC_FAR_FDATAL RAMECC_FAR_FDATAL_Msk HardFault_IRQn HRTIM_BDTUPR_TIMICR HRTIM_BDTUPR_TIMICR_Msk IS_UART_FIFO_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) HRTIM_ADC2R_AD2TCPER_Msk (0x1UL << HRTIM_ADC2R_AD2TCPER_Pos) IS_RCC_CRS_FREQERRORDIR(__DIR__) (((__DIR__) == RCC_CRS_FREQERRORDIR_UP) || ((__DIR__) == RCC_CRS_FREQERRORDIR_DOWN)) ETH_MACMDIOAR_BTB ETH_MACMDIOAR_BTB_Msk SPI_CFG1_UDRCFG_Msk (0x3UL << SPI_CFG1_UDRCFG_Pos) ETH_MACCR_SARC_REPADDR0 ETH_MACCR_SARC_REPADDR0_Msk __HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM12EN) == 0U) USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U) USB_OTG_GLPMCFG_REMWAKE_Pos (6U) RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) TIM_BREAKINPUTSOURCE_DFSDM1 0x00000008U EXTI_SWIER1_SWIER13 EXTI_SWIER1_SWIER13_Msk __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET RAMECC_IER_GECCDEBWIE_Msk (0x1UL << RAMECC_IER_GECCDEBWIE_Pos) DAC_SHRR_TREFRESH2_Pos (16U) FMC_SDRTR_CRE_Msk (0x1UL << FMC_SDRTR_CRE_Pos) TIM1_AF2_BK2CMP1P_Msk (0x1UL << TIM1_AF2_BK2CMP1P_Pos) RCC_D3CCIPR_LPUART1SEL RCC_D3CCIPR_LPUART1SEL_Msk RCC_D1CFGR_D1CPRE_DIV8_Msk (0x5UL << RCC_D1CFGR_D1CPRE_DIV8_Pos) TIM16_BASE (D2_APB2PERIPH_BASE + 0x4400UL) ADC_PCSEL_PCSEL_13 (0x02000UL << ADC_PCSEL_PCSEL_Pos) USB_OTG_EP_REG_SIZE (0x20UL) _SYS_FEATURES_H  LL_ADC_DELAY_VREFINT_STAB_US (5UL) MDMA_CIFCR_CCTCIF_Pos (1U) ETH_MACSTNR_TSSS_Msk (0x7FFFFFFFUL << ETH_MACSTNR_TSSS_Pos) SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) ADC_CHANNEL_19_BITFIELD (ADC_AWD2CR_AWD2CH_19) SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE)) HRTIM_ADC4R_AD4MC2 HRTIM_ADC4R_AD4MC2_Msk HRTIM_BMTRGR_TACMP2_Pos (10U) USART_ISR_TXFE_Msk (0x1UL << USART_ISR_TXFE_Pos) fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0)) USB_OTG_GCCFG_SDEN_Msk (0x1UL << USB_OTG_GCCFG_SDEN_Pos) __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE LL_ADC_OVS_SHIFT_RIGHT_5 ( ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_0) FMC_PMEM_MEMWAIT_Pos (8U) DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk TIM1_AF2_BK2CMP2E_Pos (2U) HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk GPIO_AF11_TIM1 ((uint8_t)0x0B) ___int_ptrdiff_t_h  __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET ADC_CSR_JEOS_MST_Msk (0x1UL << ADC_CSR_JEOS_MST_Pos) ETH_DMACTCR_TPBL_2PBL (0x00020000U) SYSTICK_CLKSOURCE_HCLK_DIV8 ((uint32_t)0x00000000) __UACCUM_FBIT__ 16 ITM_TCR_DWTENA_Pos 3U SPI_SR_MODF_Pos (9U) DMA_REQUEST_TIM1_TRIG 16U DFSDM_CHDATINR_INDAT0_Pos (0U) DMA2D_BGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos) EXTI_EMR2_EM42_Pos (10U) FMC_BWTRx_BUSTURN_3 (0x8UL << FMC_BWTRx_BUSTURN_Pos) LTDC_LxCR_CLUTEN LTDC_LxCR_CLUTEN_Msk FMC_SDTRx_TRC_0 (0x1UL << FMC_SDTRx_TRC_Pos) HSEM_C1IER_ISE16_Pos (16U) ETH_MACHWF1R_PTOEN_Pos (12U) EXTI_IMR1_IM6_Pos (6U) ADC_SMPR1_SMP4_Pos (12U) ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos) JPEG_CONFR2_NMCU_Pos (0U) JPEG_CFR_CHPDF_Pos (5U) RCC_CRS_FREQERRORDIR_DOWN (CRS_ISR_FEDIR) ADC_IT_JEOC ADC_IER_JEOCIE RCC_AHB2RSTR_SDMMC2RST_Msk (0x1UL << RCC_AHB2RSTR_SDMMC2RST_Pos) DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk HRTIM_ADC3R_AD3TBC4_Msk (0x1UL << HRTIM_ADC3R_AD3TBC4_Pos) TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) FDCAN_NDAT1_ND16_Msk (0x1UL << FDCAN_NDAT1_ND16_Pos) RCC_CR_HSIRDY_Pos (2U) FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) EXTI_RTSR2_TR49_Pos (17U) GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos) HRTIM_TIMISR_CPPSTAT_Pos (16U) JPEG_SR_HPDF JPEG_SR_HPDF_Msk RCC_APB2RSTR_SAI2RST_Msk (0x1UL << RCC_APB2RSTR_SAI2RST_Pos) HRTIM_OUTR_CHP1 HRTIM_OUTR_CHP1_Msk DMA_SxM0AR_M0A_Pos (0U) ADC_JDR4_JDATA_22 (0x00400000UL << ADC_JDR4_JDATA_Pos) DBGMCU_APB1LFZ1_DBG_TIM7_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM7_Pos) EXTI_D3PCR2L_PCS34_Pos (4U) RCC_SPI4CLKSOURCE_HSE RCC_SPI45CLKSOURCE_HSE HRTIM_RST2R_EXTVNT6_Msk (0x1UL << HRTIM_RST2R_EXTVNT6_Pos) APSR_N_Pos 31U RTC_DR_DT_Pos (4U) HSEM_C1IER_ISE9_Pos (9U) HAL_DMA_STATE_RESET IS_ADC_EVENT_TYPE(__EVENT__) (((__EVENT__) == ADC_EOSMP_EVENT) || ((__EVENT__) == ADC_AWD_EVENT) || ((__EVENT__) == ADC_AWD2_EVENT) || ((__EVENT__) == ADC_AWD3_EVENT) || ((__EVENT__) == ADC_OVR_EVENT) || ((__EVENT__) == ADC_JQOVF_EVENT) ) EXTI_FTSR1_TR0_Msk (0x1UL << EXTI_FTSR1_TR0_Pos) FLASH_FLAG_INCERR FLASH_SR_INCERR HRTIM_SET1R_EXTVNT2_Pos (22U) SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk IS_RCC_I2C2CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C2CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C2CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C2CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_I2C2CLKSOURCE_CSI)) HRTIM_RSTER_TIMBCMP2 HRTIM_RSTER_TIMBCMP2_Msk __HAL_RCC_BKPRAM_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_BKPRAMAMEN) GPIO_PUPDR_PUPD4_Pos (8U) MPU_RASR_ENABLE_Pos 0U SYSCFG_PMCR_EPIS_SEL SYSCFG_PMCR_EPIS_SEL_Msk INT16_MIN (-__INT16_MAX__ - 1) HSEM_C1ISR_ISF31_Pos (31U) __CMSIS_GCC_H  RCC_CRS_SYNC_DIV8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) USB_OTG_HCCHAR_LSDEV_Pos (17U) GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 ADC_CALFACT_CALFACT_D_Msk (0x7FFUL << ADC_CALFACT_CALFACT_D_Pos) RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk FDCAN_NDAT1_ND17_Pos (17U) ETH_MACA2HR_AE_Pos (31U) ETH_DMACRDTPR_RDT ETH_DMACRDTPR_RDT_Msk USB_OTG_HCFG_FSLSS_Pos (2U) TIM_OCPOLARITY_LOW TIM_CCER_CC1P EXTI_LINE_61 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1DU) ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) NbrOfConversion SPI_CR2_TSER_Pos (16U) HSEM_C1IER_ISE13 HSEM_C1IER_ISE13_Msk PWR_CR1_SVOS_1 (0x2UL << PWR_CR1_SVOS_Pos) QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk OAR2 HRTIM_BDTUPR_TIMEEFR2 HRTIM_BDTUPR_TIMEEFR2_Msk TIM1_BRK_IRQn ADC_ISR_JEOS ADC_ISR_JEOS_Msk RTC_BKP22R_Msk (0xFFFFFFFFUL << RTC_BKP22R_Pos) DMA_HIFCR_CDMEIF6_Pos (18U) USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) FLASH_OPTSR_BOR_LEV_Pos (2U) RTC_BKP26R_Msk (0xFFFFFFFFUL << RTC_BKP26R_Pos) HRTIM_CPT2CR_EXEV4CPT HRTIM_CPT2CR_EXEV4CPT_Msk HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP 14U I2C1_EV_IRQn HRTIM_SET2R_MSTCMP3_Pos (10U) RCC_D1CFGR_HPRE_Pos (0U) __HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_CRSLPEN)) == 0U) __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 LTDC_IER_FUIE LTDC_IER_FUIE_Msk EXTI_RTSR1_TR18 EXTI_RTSR1_TR18_Msk HRTIM_EECR2_EE9SNS HRTIM_EECR2_EE9SNS_Msk IS_EXTI_D3_PENDCLR_SRC(__SRC__) (((__SRC__) == EXTI_D3_PENDCLR_SRC_NONE) || ((__SRC__) == EXTI_D3_PENDCLR_SRC_DMACH6) || ((__SRC__) == EXTI_D3_PENDCLR_SRC_DMACH7) || ((__SRC__) == EXTI_D3_PENDCLR_SRC_LPTIM4) || ((__SRC__) == EXTI_D3_PENDCLR_SRC_LPTIM5)) GPIO_AF9_SDIO2 GPIO_AF9_SDMMC2 IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NOMASK) || ((MASK) == I2C_OA2_MASK01) || ((MASK) == I2C_OA2_MASK02) || ((MASK) == I2C_OA2_MASK03) || ((MASK) == I2C_OA2_MASK04) || ((MASK) == I2C_OA2_MASK05) || ((MASK) == I2C_OA2_MASK06) || ((MASK) == I2C_OA2_MASK07)) EXTI1_IRQn RCC_PLL1_DIVR RCC_PLLCFGR_DIVR1EN SPI_IFCR_SUSPC_Msk (0x1UL << SPI_IFCR_SUSPC_Pos) SYSCFG_CCCR_PCC_Pos (4U) DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk TIM_TISEL_TI4SEL_2 (0x4UL << TIM_TISEL_TI4SEL_Pos) __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE TIM_CR2_OIS6_Pos (18U) LL_ADC_AWD_ALL_CHANNELS_INJ (ADC_AWD_CR23_CHANNEL_MASK | ADC_CFGR_JAWD1EN ) TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U EXTI_FTSR1_TR3_Msk (0x1UL << EXTI_FTSR1_TR3_Pos) __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE HRTIM_ADC2R_AD2EEV10 HRTIM_ADC2R_AD2EEV10_Msk __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE ETH_DMADSR_TPS_READING_Msk (0x3UL << ETH_DMADSR_TPS_READING_Pos) RCC_CRS_TRIMOVF (0x00000020U) HRTIM_OUTR_FAULT1_Pos (4U) RCC_D1CFGR_HPRE_DIV16_Pos (0U) HAL_FLASH_ERROR_DBECC_BANK2 FLASH_FLAG_DBECCERR_BANK2 HRTIM_FLTINR1_FLT2E HRTIM_FLTINR1_FLT2E_Msk COMP12_COMMON ((COMP_Common_TypeDef *) COMP2_BASE) MDMA_CCR_EN MDMA_CCR_EN_Msk RCC_PLLCKSELR_PLLSRC_HSE_Pos (1U) DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk HSEM_C1ISR_ISF24_Msk (0x1UL << HSEM_C1ISR_ISF24_Pos) __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE() SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) RCC_AHB4LPENR_GPIOCLPEN RCC_AHB4LPENR_GPIOCLPEN_Msk FDCAN_IE_TOOE FDCAN_IE_TOOE_Msk HRTIM_TIMICR_UPDC HRTIM_TIMICR_UPDC_Msk HAL_FLASH_ERROR_STRB_BANK1 FLASH_FLAG_STRBERR_BANK1 SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos) RCC_RTCCLKSOURCE_HSE_DIV40 (0x00028300U) __LEAST64 "ll" I2C_ISR_OVR_Pos (10U) RCC_AHB4LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOCLPEN_Pos) HRTIM_RSTER_TIMDCMP2 HRTIM_RSTER_TIMDCMP2_Msk DMA_LIFCR_CDMEIF2_Pos (18U) ETH_MACHWF2R_RXQCNT_Msk (0xFUL << ETH_MACHWF2R_RXQCNT_Pos) HRTIM_DTR_DTR_Msk (0x1FFUL << HRTIM_DTR_DTR_Pos) QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos) HRTIM_RST2R_EXTVNT3 HRTIM_RST2R_EXTVNT3_Msk __HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) APSR_Z_Pos 30U TIM_TRGO2_OC1 (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) HRTIM_EECR2_EE10SNS_Msk (0x3UL << HRTIM_EECR2_EE10SNS_Pos) __FLT32_MAX__ 3.4028234663852886e+38F32 BDMA_FLAG_TC0 ((uint32_t)0x00000002) PTRDIFF_MIN (-PTRDIFF_MAX - 1) FLASH_CCR_CLR_CRCRDERR_Msk (0x1UL << FLASH_CCR_CLR_CRCRDERR_Pos) EXTI_FTSR1_TR12 EXTI_FTSR1_TR12_Msk _REENT_MP_RESULT(ptr) ((ptr)->_mp->_result) ETH_MMCRIMR 0x0000010CU EXTI_SWIER3_SWIER84_Pos (20U) TIM7_BASE (D2_APB1PERIPH_BASE + 0x1400UL) DWT_CTRL_CPIEVTENA_Pos 17U ETH_MACLETR_LPIET_Pos (0U) __HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOBEN) == 0U) __INT_WIDTH__ 32 __HAL_RCC_DAC12_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_DAC12EN) != 0U) HRTIM_BMTRGR_MSTREP_Pos (2U) ADC_ISR_LDORDY_Pos (12U) PWR_WKUPEPR_WKUPEN3_Pos (2U) USB_OTG_DOEPMSK_OPEM_Pos (8U) __HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) DMA2D_OCOLR_BLUE_2 DMA2D_OCOLR_BLUE_2_Msk GPIO_PUPDR_PUPD15_Pos (30U) SDMMC_STA_CCRCFAIL_Msk (0x1UL << SDMMC_STA_CCRCFAIL_Pos) DLYB_QSPI_BASE (D1_AHB1PERIPH_BASE + 0x6000UL) MDMA_REQUEST_DMA1_Stream0_TC ((uint32_t)0x00000000U) FDCAN_RXF1S_F1F_Msk (0x1UL << FDCAN_RXF1S_F1F_Pos) ETH_MACVTR_EIVLS_STRIPIFPASS_Pos (28U) PWR_CR1_PVDEN_Pos (4U) HRTIM_MCR_SYNC_IN_0 (0x1UL << HRTIM_MCR_SYNC_IN_Pos) SWPMI_ICR_CSRF_Msk (0x1UL << SWPMI_ICR_CSRF_Pos) MPU_RASR_AP_Pos 24U ETH_MACCR_DO_Msk (0x1UL << ETH_MACCR_DO_Pos) HRTIM_ADC4R_AD4TBC3 HRTIM_ADC4R_AD4TBC3_Msk MDMA_CESR_TED MDMA_CESR_TED_Msk USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) ADC_MULTI_SLAVE(__HANDLE_MASTER__,__HANDLE_SLAVE__) ( (((__HANDLE_MASTER__)->Instance == ADC1)) ? ((__HANDLE_SLAVE__)->Instance = ADC2) : ((__HANDLE_SLAVE__)->Instance = NULL) ) USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos) GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) ADC_JSQR_JEXTEN_Pos (7U) USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) __HAL_RCC_QSPI_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_QSPIEN)) BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) GPIO_AFRH_AFSEL15_Pos (28U) JPEG_CONFR4_HA_Msk (0x1UL << JPEG_CONFR4_HA_Pos) ETH_MACVTR_VTHM ETH_MACVTR_VTHM_Msk RCC_BDCR_LSERDY_Pos (1U) RCC_CFGR_SW_PLL1 (0x00000003UL) RCC_MCODIV_10 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_3) EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) ETH_MTLTQOMR_TTC_96BITS (0x00000020U) RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE HRTIM_RSTR_EXTEVNT9_Msk (0x1UL << HRTIM_RSTR_EXTEVNT9_Pos) ETH_DMADSR_TPS_TIMESTAMP_WR_Msk (0x1UL << ETH_DMADSR_TPS_TIMESTAMP_WR_Pos) BDMA_ISR_GIF0_Pos (0U) RCC_PLLCFGR_PLL3VCOSEL RCC_PLLCFGR_PLL3VCOSEL_Msk ADC_REGULAR_RANK_13 (LL_ADC_REG_RANK_13) SYSCFG_EXTICR3_EXTI10_PC (0x00000200U) __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM2LPEN)) != 0U) FLASH_OPTSR_NRST_STOP_D1_Pos (6U) __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS FDCAN_IE_RF1FE_Pos (6U) HRTIM_OUTR_DLYPRT_Msk (0x7UL << HRTIM_OUTR_DLYPRT_Pos) __APCS_32__ 1 SYSCFG_EXTICR1_EXTI2_PB (0x00000100U) CRC_BASE (D3_AHB1PERIPH_BASE + 0x4C00UL) RCC_OSCILLATORTYPE_HSE (0x00000001U) RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) ETH_MACVTR_EVLS_STRIPIFFAILS ETH_MACVTR_EVLS_STRIPIFFAILS_Msk HRTIM_BMCR_BMSTAT_Msk (0x1UL << HRTIM_BMCR_BMSTAT_Pos) HSEM_C1ICR_ISC12 HSEM_C1ICR_ISC12_Msk TIM1 ((TIM_TypeDef *) TIM1_BASE) DMAMUX1_OVR_IRQn __malloc_like __attribute__((__malloc__)) __HAL_RCC_SAI3_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI3LPEN)) == 0U) __HAL_RCC_LPTIM4_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM4LPEN)) != 0U) RCC_OscInitStruct HRTIM_EEFR2_EE8FLTR_3 (0x8UL << HRTIM_EEFR2_EE8FLTR_Pos) IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD )) HRTIM_OUTR_IDLES1 HRTIM_OUTR_IDLES1_Msk HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 MDMA_Channel6 ((MDMA_Channel_TypeDef *)MDMA_Channel6_BASE) RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) DMA2D_CR_MODE_Msk (0x7UL << DMA2D_CR_MODE_Pos) ADC_CALFACT2_LINCALFACT_6 (0x00000040UL << ADC_CALFACT2_LINCALFACT_Pos) HRTIM_RST1R_CMP2_Pos (4U) TIM2_AF1_ETRSEL_1 (0x2UL << TIM2_AF1_ETRSEL_Pos) FLASH_OPTCCR_CLR_OPTCHANGEERR FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) FDCAN_GFC_RRFS FDCAN_GFC_RRFS_Msk __HAL_RCC_USB2_OTG_FS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSLPEN)) != 0U) GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk RCC_PLL2VCOWIDE (0x00000000U) FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLE MDMA_BASE (D1_AHB1PERIPH_BASE + 0x0000UL) FDCAN_IE_RF0NE_Pos (0U) TIM_TISEL_TI4SEL_0 (0x1UL << TIM_TISEL_TI4SEL_Pos) HRTIM_ODSR_TD2ODS_Pos (7U) TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS HRTIM_CPT1R_CPT1R_Pos (0U) CEC_CFGR_OAR_Pos (16U) FDCAN_IR_RF0F_Msk (0x1UL << FDCAN_IR_RF0F_Pos) ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) TIM8_AF1_BKCMP1P TIM8_AF1_BKCMP1P_Msk JPEG_CONFR5_VSF_1 (0x2UL << JPEG_CONFR5_VSF_Pos) __ACCUM_MAX__ 0X7FFFFFFFP-15K RCC_CFGR_RTCPRE_5 (0x20UL << RCC_CFGR_RTCPRE_Pos) APB4LPENR DMAMUX2_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel5_BASE) HRTIM_TIMISR_DLYPRT_Pos (14U) SIZE_MAX (__SIZE_MAX__) ETH_MACSPI2R_SPI2_Pos (0U) SYSCFG_EXTICR4_EXTI14_PD (0x00000300U) __HAL_RCC_SAI4_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_SAI4AMEN) RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos) EXTI_SWIER1_SWIER7 EXTI_SWIER1_SWIER7_Msk SWPMI_ISR_TXUNRF SWPMI_ISR_TXUNRF_Msk SDMMC_ICR_CMDRENDC_Msk (0x1UL << SDMMC_ICR_CMDRENDC_Pos) USB_OTG_HCDMA_DMAADDR_Pos (0U) RCC_PLL3VCIRANGE_2 RCC_PLLCFGR_PLL3RGE_2 DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE) __WCHAR_MAX__ 0xffffffffU ETH_MTLTQUR_UFCNTOVF_Msk (0x1UL << ETH_MTLTQUR_UFCNTOVF_Pos) HRTIM_CHPR_CARDTY_0 (0x1UL << HRTIM_CHPR_CARDTY_Pos) DMAMUX_CSR_SOF1_Pos (1U) TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE HRTIM_ODSR_TD1ODS HRTIM_ODSR_TD1ODS_Msk HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 HRTIM_TIMCR_HALF_Pos (5U) FMC_BCRx_CPSIZE_Pos (16U) FDCAN_RXF0C_F0WM FDCAN_RXF0C_F0WM_Msk HRTIM_TIMCR_TBU_Pos (20U) IWDG_WINR_WIN_Pos (0U) RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) __HAL_RCC_JPEG_FORCE_RESET __HAL_RCC_JPGDECRST_FORCE_RESET FLASH_CR_INCERRIE_Pos (21U) FDCAN_NDAT2_ND47 FDCAN_NDAT2_ND47_Msk HRTIM_BMTRGR_TCRST_Msk (0x1UL << HRTIM_BMTRGR_TCRST_Pos) HRTIM_SET1R_EXTVNT9_Msk (0x1UL << HRTIM_SET1R_EXTVNT9_Pos) GPIO_PUPDR_PUPD0_Pos (0U) RCC_APB1LLPENR_SPDIFRXLPEN_Msk (0x1UL << RCC_APB1LLPENR_SPDIFRXLPEN_Pos) USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk HRTIM_ADC2R_AD2TCPER HRTIM_ADC2R_AD2TCPER_Msk LTDC_GCR_DEN_Pos (16U) CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG DMA_MBURST_INC16 ((uint32_t)DMA_SxCR_MBURST) DMAMUX1_Channel8_BASE (DMAMUX1_BASE + 0x0020UL) __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB) ADC_SQR2_SQ6_Pos (6U) NVIC_EnableIRQ __NVIC_EnableIRQ USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk DAC_CR_MAMP1 DAC_CR_MAMP1_Msk RCC_APB1LRSTR_TIM12RST_Msk (0x1UL << RCC_APB1LRSTR_TIM12RST_Pos) EXTI_D3PCR1L_PCS7_Msk (0x3UL << EXTI_D3PCR1L_PCS7_Pos) __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM4EN) == 0U) EXTI_EMR1_EM21_Pos (21U) __HAL_RCC_PLL3FRACN_CONFIG(__RCC_PLL3FRACN__) MODIFY_REG(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3, (uint32_t)(__RCC_PLL3FRACN__) << RCC_PLL3FRACR_FRACN3_Pos) __INT_LEAST16_MAX__ 0x7fff HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg SDMMC_ICR_SDIOITC_Pos (22U) ETH_DMADSR_RPS_STOPPED (0U) FDCAN_IE_ARAE FDCAN_IE_ARAE_Msk HRTIM_TIMDIER_CMP4IE_Pos (3U) HRTIM_FLTINR1_FLT4F HRTIM_FLTINR1_FLT4F_Msk ETH_MACL3L4CR_L4DPIM_Msk (0x1UL << ETH_MACL3L4CR_L4DPIM_Pos) RCC_AHB2ENR_SRAM2EN_Pos (30U) __FLT32X_MAX_EXP__ 1024 IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || ((ADDRESS) == I2C_DUALADDRESS_ENABLE)) RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk EXTI_LINE90 ((uint32_t)0x5A) __STACK_LIMIT __StackLimit ETH_MACCR_ACS_Pos (20U) ADC_CR_ADDIS_Pos (1U) IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM13) || ((INSTANCE) == TIM14) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) RCC_CLKPSOURCE_HSI (0x00000000U) FMC_SDCRx_CAS_0 (0x1UL << FMC_SDCRx_CAS_Pos) EXTI_D3PMR1_MR1_Msk (0x1UL << EXTI_D3PMR1_MR1_Pos) RCC_AHB4RSTR_CRCRST_Pos (19U) RCC_AHB4LPENR_BDMALPEN_Pos (21U) ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(__HANDLE__) (( (((__HANDLE__)->Instance->CR) & (ADC_CR_ADSTART | ADC_CR_JADSTART)) == 0UL ) ? RESET : SET) HRTIM_BDTUPR_TIMCMP1 HRTIM_BDTUPR_TIMCMP1_Msk RCC_CECCLKSOURCE_CSI RCC_D2CCIP2R_CECSEL_1 ADC_CFGR_JAWD1EN_BITOFFSET_POS (ADC_CFGR_JAWD1EN_Pos) FDCAN_TTOCF_EGTF_Pos (24U) FDCAN_PSR_LEC_Pos (0U) PERIPH_BASE (0x40000000UL) __HAL_RCC_APB4_RELEASE_RESET() (RCC->APB4RSTR = 0x00U) RCC_AHB4RSTR_ADC3RST_Msk (0x1UL << RCC_AHB4RSTR_ADC3RST_Pos) HRTIM_RSTR_EXTEVNT4 HRTIM_RSTR_EXTEVNT4_Msk RCC_CRS_RELOADVALUE_DEFAULT (0x0000BB7FU) EXTI_D3PCR2H_PCS49_Pos (2U) JPEG_CONFR7_QT_Msk (0x3UL << JPEG_CONFR7_QT_Pos) HRTIM_CR1_ADC4USRC_Msk (0x7UL << HRTIM_CR1_ADC4USRC_Pos) DMA_REQUEST_TIM6_UP 69U TIM_SR_CC4IF_Pos (4U) JPEG_CONFR7_HSF_3 (0x8UL << JPEG_CONFR7_HSF_Pos) DMA2D_BGPFCCR_START_Pos (5U) RCC_CRS_SYNC_DIV32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) ETH_MMCTIMR_TXSCOLGPIM ETH_MMCTIMR_TXSCOLGPIM_Msk INT32_MIN (-__INT32_MAX__ - 1) GET_GPIO_INDEX GPIO_GET_INDEX DFSDM_FLTEXMAX_EXMAXCH_Pos (0U) __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE USB_OTG_GRXFSIZ_RXFD_Pos (0U) ADC_InjectionConfigTypeDef HRTIM_ADC4R_AD4TAPER HRTIM_ADC4R_AD4TAPER_Msk _stdout_r(x) _REENT_STDOUT(x) HRTIM_ADC4R_AD4TBPER_Msk (0x1UL << HRTIM_ADC4R_AD4TBPER_Pos) EXTI_PR1_PR21_Msk (0x1UL << EXTI_PR1_PR21_Pos) SWPMI_CR_TXMODE SWPMI_CR_TXMODE_Msk __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE long int GPIOA ((GPIO_TypeDef *) GPIOA_BASE) ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk RTC_TR_PM_Pos (22U) I2C_ISR_TC I2C_ISR_TC_Msk HRTIM_RSTR_EXTEVNT9_Pos (17U) __HAL_RCC_GET_SWPMI1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SWPSEL))) HRTIM_DTR_DTRLK_Pos (15U) APSR_Z_Msk (1UL << APSR_Z_Pos) FDCAN_TTIR_CER_Msk (0x1UL << FDCAN_TTIR_CER_Pos) __signgam_r(ptr) _REENT_SIGNGAM(ptr) FDCAN_DBTP_DSJW_Msk (0xFUL << FDCAN_DBTP_DSJW_Pos) MDMA_DEST_BURST_2BEATS ((uint32_t)MDMA_CTCR_DBURST_0) HSEM_C1ISR_ISF15_Msk (0x1UL << HSEM_C1ISR_ISF15_Pos) __PRAGMA_REDEFINE_EXTNAME 1 __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET USB_OTG_HFNUM_FRNUM_Pos (0U) RTC_TAMPCR_TAMPFLT_Pos (11U) DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos) HRTIM_EECR3_EEVSD_Msk (0x3UL << HRTIM_EECR3_EEVSD_Pos) IS_RCC_PLL2Q_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) TRIGGER_FALLING (0x2uL << TRIGGER_MODE_Pos) FLASH_CRCCR_ALL_BANK_Msk (0x1UL << FLASH_CRCCR_ALL_BANK_Pos) FLASH_IT_WRPERR_BANK1 FLASH_CR_WRPERRIE LTDC_CDSR_HSYNCS LTDC_CDSR_HSYNCS_Msk __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL) GPIO_AFRH_AFSEL9_Pos (4U) DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos) __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIODLPEN) __UART_MASK_COMPUTATION UART_MASK_COMPUTATION DMA2D_FGPFCCR_AM_Pos (16U) EXTI_IMR3_IM87_Pos (23U) HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End __ADDR_2nd_CYCLE ADDR_2ND_CYCLE WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB tmpreg __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE TIM_DIER_COMDE_Pos (13U) HRTIM_CPT1CR_EXEV8CPT HRTIM_CPT1CR_EXEV8CPT_Msk RTC_ISR_INITF_Pos (6U) IS_RCC_PLLVCO_VALUE(VALUE) (((VALUE) == RCC_PLL1VCOWIDE) || ((VALUE) == RCC_PLL1VCOMEDIUM)) ETH_MACVIR_VLC_VLANTAGINSERT_Pos (17U) __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi) TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk RTC_CALR_CALW16 RTC_CALR_CALW16_Msk SDMMC_MASK_RXFIFOHFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos) RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE DMAMUX1_Channel15_BASE (DMAMUX1_BASE + 0x003CUL) RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) HRTIM_CPT1CR_TIMECMP1_Pos (30U) HRTIM_BDTUPR_TIMRST2R_Pos (14U) HRTIM_MCR_BRSTDMA HRTIM_MCR_BRSTDMA_Msk HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop HRTIM_EECR2_EE6SRC_Pos (0U) HSEM_C1IER_ISE27_Msk (0x1UL << HSEM_C1IER_ISE27_Pos) DMA_HIFCR_CTCIF5_Pos (11U) RCC_UART4CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 __USQ_FBIT__ 32 __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM6LPEN) I2C_ISR_ALERT_Pos (13U) FLASH_CRCCR_ALL_BANK_Pos (22U) RCC_PERIPHCLK_SDMMC ((uint64_t)(0x00010000U)) HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 USART_CLOCK_DISABLED USART_CLOCK_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOALPEN) CAN_FilterFIFO1 CAN_FILTER_FIFO1 _REENT_STDIN(_ptr) ((_ptr)->_stdin) JPEG_CONFR5_HSF_1 (0x2UL << JPEG_CONFR5_HSF_Pos) RCC_APB4LPENR_LPTIM2LPEN_Pos (9U) HSEM_C1IER_ISE26 HSEM_C1IER_ISE26_Msk EXTI_LINE37 ((uint32_t)0x25) __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET HRTIM_TIMICR_CMP4C_Msk (0x1UL << HRTIM_TIMICR_CMP4C_Pos) HAL_FLASH_ERROR_RDP_BANK1 FLASH_FLAG_RDPERR_BANK1 HSEM_C1MISR_MISF0 HSEM_C1MISR_MISF0_Msk USB_OTG_GINTMSK_ISOODRPM_Pos (14U) __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x)) BDMA_IFCR_CGIF7_Msk (0x1UL << BDMA_IFCR_CGIF7_Pos) MDMA_GISR0_GIF8 MDMA_GISR0_GIF8_Msk HRTIM_ADC1R_AD1TDC3_Msk (0x1UL << HRTIM_ADC1R_AD1TDC3_Pos) SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) EXTI_RTSR3_TR82_Msk (0x1UL << EXTI_RTSR3_TR82_Pos) EXTI_FTSR1_TR15_Msk (0x1UL << EXTI_FTSR1_TR15_Pos) USART_RTOR_BLEN USART_RTOR_BLEN_Msk ETH_DMACRDLAR_RDESLA_Pos (2U) eMMC_HIGH_VOLTAGE_RANGE EMMC_HIGH_VOLTAGE_RANGE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM8LPEN) DMA_REQUEST_TIM15_UP 106U MDIOS_SR_PERF_Msk (0x1UL << MDIOS_SR_PERF_Pos) HAL_HRTIM_WaveformCounterStop_DMA HAL_HRTIM_WaveformCountStop_DMA __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED ETH_MACPFR_IPFE ETH_MACPFR_IPFE_Msk HRTIM_CPT1CR_TIMCCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMCCMP1_Pos) GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) RTC_BKP0R_Pos (0U) RTC_BKP23R RTC_BKP23R_Msk USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) HRTIM_FLTR_FLT3EN_Pos (2U) USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) I2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU)))) ADC_SQR4_SQ16_Pos (6U) FDCAN_TTILS_TXOS_Msk (0x1UL << FDCAN_TTILS_TXOS_Pos) __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk RCC_APB4RSTR_SYSCFGRST_Pos (1U) DLYB_SDMMC2_BASE (D2_AHB2PERIPH_BASE + 0x2800UL) LL_ADC_RESOLUTION_8B (ADC_CFGR_RES_2 ) HRTIM_SET1R_EXTVNT4_Msk (0x1UL << HRTIM_SET1R_EXTVNT4_Pos) BDMA_CCR_MSIZE BDMA_CCR_MSIZE_Msk OB_STOP_NO_RST 0x40U HRTIM_ADC4R_AD4TAC3_Pos (11U) HRTIM_CHPR_CARFRQ HRTIM_CHPR_CARFRQ_Msk DFSDM_FLTCR1_RSYNC_Pos (19U) FMC_SDTRx_TRP_Msk (0xFUL << FMC_SDTRx_TRP_Pos) HRTIM_ADC3R_AD3TEC4_Pos (30U) TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) HRTIM_EEFR2_EE9FLTR_3 (0x8UL << HRTIM_EEFR2_EE9FLTR_Pos) __HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FMCLPEN) == 0U) RCC_IT_LSIRDY (0x00000001U) ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk BDMA_Channel4_BASE (BDMA_BASE + 0x0058UL) HRTIM_RST1R_PER_Pos (2U) EXTI_FTSR1_TR18_Pos (18U) LTDC_GCR_DGW_Msk (0x7UL << LTDC_GCR_DGW_Pos) FDCAN_CCCR_DAR_Pos (6U) ADC_CHANNEL_7_NUMBER ( ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0) HRTIM_CPT1CR_TE1RST HRTIM_CPT1CR_TE1RST_Msk EXTI_FTSR1_TR9 EXTI_FTSR1_TR9_Msk FDCAN_IR_EP_Msk (0x1UL << FDCAN_IR_EP_Pos) HAL_I2C_STATE_RESET GPIO_AF11_COMP2 ((uint8_t)0x0B) HRTIM_EECR1_EE3SNS_Pos (15U) USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk HRTIM_CPT2CR_EXEV1CPT HRTIM_CPT2CR_EXEV1CPT_Msk RCC_IT_HSIRDY (0x00000004U) INT_LEAST8_MAX (__INT_LEAST8_MAX__) M_LN2LO 1.9082149292705877000E-10 DMA2D_OCOLR_BLUE_3 DMA2D_OCOLR_BLUE_3_Msk SAI_xCLRFR_CWCKCFG_Pos (2U) USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk D3AMR FDCAN_TTIR_SE2_Msk (0x1UL << FDCAN_TTIR_SE2_Pos) SYSCFG_UR11_IWDG1M_Msk (0x1UL << SYSCFG_UR11_IWDG1M_Pos) DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk ETH_DMACSR_CDE_Pos (13U) __HAL_RCC_D2SRAM3_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM3LPEN)) == 0U) HRTIM_TIMDIER_SET2DE_Msk (0x1UL << HRTIM_TIMDIER_SET2DE_Pos) ADC_CFGR_EXTSEL_3 (0x08UL << ADC_CFGR_EXTSEL_Pos) GPIO_ODR_OD4 GPIO_ODR_OD4_Msk __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE ETH_MACLCSR_RLPIST_Pos (9U) __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE() HRTIM_ADC3R_AD3TEC2_Msk (0x1UL << HRTIM_ADC3R_AD3TEC2_Pos) ADC_JDR1_JDATA_4 (0x00000010UL << ADC_JDR1_JDATA_Pos) HRTIM_ICR_SYSFLTC HRTIM_ICR_SYSFLTC_Msk __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE HRTIM_ADC4R_AD4MC1 HRTIM_ADC4R_AD4MC1_Msk USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) EXTI_RESERVED (0x08UL << EXTI_PROPERTY_SHIFT) CEC_RXDR_RXD_Pos (0U) HRTIM_RSTER_TIMBCMP4_Pos (24U) ___int64_t_defined 1 LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ ((LL_ADC_CHANNEL_DAC1CH1_ADC2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos) WWDG_CR_WDGA_Pos (7U) DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk TIM1_AF1_BKCMP2P_Pos (11U) IS_HRTIM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == HRTIM1)) TIM1_AF1_BKDF1BK0E_Msk (0x1UL << TIM1_AF1_BKDF1BK0E_Pos) SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) ETH_MACWTR_WTO_14KB (0x0000000CU) __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET FLASH_SCAR_DMES_Pos (31U) ADC_CCR_TSEN_Pos (23U) ADC_OFR3_OFFSET3_21 (0x0200000UL << ADC_OFR3_OFFSET3_Pos) HRTIM_MDIER_SYNCDE_Pos (21U) IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10UL) ADC_RIGHTBITSHIFT_8 (LL_ADC_OVS_SHIFT_RIGHT_8) HRTIM_SET1R_MSTCMP4_Msk (0x1UL << HRTIM_SET1R_MSTCMP4_Pos) HRTIM_BMTRGR_MSTREP HRTIM_BMTRGR_MSTREP_Msk RCC_PERIPHCLK_I2C1 RCC_PERIPHCLK_I2C123 JPEG_CONFR1_NS_0 (0x1UL << JPEG_CONFR1_NS_Pos) LTDC ((LTDC_TypeDef *)LTDC_BASE) LL_ADC_INJ_QUEUE_DISABLE (ADC_CFGR_JQDIS) _SIZE_T  USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) GPIO_AF12_OTG1_FS ((uint8_t)0x0C) ADC_DUALMODE_REGSIMULT (LL_ADC_MULTI_DUAL_REG_SIMULT) __HAL_RCC_GET_USART16_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USART16SEL))) ADC_DR_RDATA_Msk (0xFFFFFFFFUL << ADC_DR_RDATA_Pos) SDMMC_ACKTIME_ACKTIME SDMMC_ACKTIME_ACKTIME_Msk FPU_MVFR0_A_SIMD_registers_Msk (0xFUL ) FMC_SDTRx_TRCD_0 (0x1UL << FMC_SDTRx_TRCD_Pos) FDCAN_TTRMC_RID_Pos (0U) PLLON_BitNumber RCC_PLLON_BIT_NUMBER ETH_MACTSCR_TSENALL ETH_MACTSCR_TSENALL_Msk HRTIM_RST1R_EXTVNT2_Pos (22U) HRTIM_CPT2CR_TIMCCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMCCMP2_Pos) RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk HRTIM_DTR_DTF_Pos (16U) __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET REV_ID_Y ((uint32_t)0x1003) HSEM_C1ICR_ISC5_Msk (0x1UL << HSEM_C1ICR_ISC5_Pos) HSEM_C1IER_ISE18_Msk (0x1UL << HSEM_C1IER_ISE18_Pos) LL_ADC_OVS_SHIFT_RIGHT_11 (ADC_CFGR2_OVSS_3 | ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) TIM_TIM3_TI1_COMP1_COMP2 (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) ETH_MAC_BASE (ETH_BASE) GNU C11 11.3.1 20220712 -mcpu=cortex-m7 -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -march=armv7e-m+fp.dp -g3 -O0 -std=gnu11 -ffunction-sections -fdata-sections -fstack-usage -fcyclomatic-complexity RTC_ALRMAR_HT_Pos (20U) QUADSPI_FCR_CTEF_Pos (0U) USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) RCC_AHB3RSTR_JPGDECRST_Msk (0x1UL << RCC_AHB3RSTR_JPGDECRST_Pos) HRTIM_CPT2CR_EXEV1CPT_Pos (2U) TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) SYSCFG_UR2_BORH_Pos (0U) SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) __ARM_BF16_FORMAT_ALTERNATIVE __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C2EN) == 0U) ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 __HAL_RCC_SPI6_CONFIG(__RCC_SPI6CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_SPI6SEL, (__RCC_SPI6CLKSource__)) HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End RTC_CALR_CALW8_Pos (14U) EXTI_D3_PENDCLR_SRC_LPTIM5 0x00000004U USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos) ETH_MACMDIOAR_CR_DIV14AR_Pos (8U) FMC_PATT_ATTSET FMC_PATT_ATTSET_Msk RAMECC_CR_ECCDEIE_Pos (3U) data FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) TPI_ACPR_PRESCALER_Msk (0x1FFFUL ) __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG DAC_SHSR1_TSAMPLE1 DAC_SHSR1_TSAMPLE1_Msk SPI_CR1_RCRCINI_Pos (14U) DMA_SxCR_TCIE_Pos (4U) DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos) GPIO_LCKR_LCK8_Pos (8U) __need_wint_t  USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U) RCC_CRRCR_HSI48CAL_Pos (0U) RCC_CR_HSEON RCC_CR_HSEON_Msk TIM_TIM2_ETR_SAI1_FSB (TIM2_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_0) ADC1 ((ADC_TypeDef *) ADC1_BASE) SYSCFG_EXTICR2_EXTI7_PH (0x00007000U) ADC_CHANNEL_15_SMP (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) HRTIM_SET1R_TIMEVNT1_Msk (0x1UL << HRTIM_SET1R_TIMEVNT1_Pos) HAL_DAC_MSP_DEINIT_CB_ID HAL_DAC_MSPDEINIT_CB_ID RCC_AHB4RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOIRST_Pos) SYSCFG_EXTICR1_EXTI2_PF (0x00000500U) SPI_SR_TXTF_Pos (4U) HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos) HRTIM_CPT1CR_EXEV9CPT_Pos (10U) FDCAN_ILS_DRXE FDCAN_ILS_DRXE_Msk GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) RCC_FMCCLKSOURCE_HCLK RCC_FMCCLKSOURCE_D1HCLK EXTI_LINE_38 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x06U) ADC_OFR1_OFFSET1_2 (0x0000004UL << ADC_OFR1_OFFSET1_Pos) RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk LTDC_IER_RRIE_Msk (0x1UL << LTDC_IER_RRIE_Pos) RNG_SR_DRDY RNG_SR_DRDY_Msk __HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART4LPEN)) == 0U) RCC_CIFR_HSI48RDYF_Msk (0x1UL << RCC_CIFR_HSI48RDYF_Pos) HRTIM_OUTR_DLYPRT_1 (0x2UL << HRTIM_OUTR_DLYPRT_Pos) SPDIFRX_CR_PMSK_Msk (0x1UL << SPDIFRX_CR_PMSK_Pos) USB2_OTG_FS ((USB_OTG_GlobalTypeDef *) USB2_OTG_FS_PERIPH_BASE) HRTIM_TIMCR_SYNCRST_Msk (0x1UL << HRTIM_TIMCR_SYNCRST_Pos) HRTIM_FLTINR2_FLT5P HRTIM_FLTINR2_FLT5P_Msk RCC_CRRCR_HSI48CAL_1 (0x002UL << RCC_CRRCR_HSI48CAL_Pos) USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos) GPIO_BSRR_BR12_Pos (28U) RCC_PLLCFGR_DIVP3EN_Pos (22U) TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE LPTIM_ISR_EXTTRIG_Pos (2U) TIM8_AF1_ETRSEL_1 (0x2UL << TIM8_AF1_ETRSEL_Pos) RCC_SPI1CLKSOURCE_PIN RCC_SPI123CLKSOURCE_PIN ETH_MACMDIOAR_SKAP_Msk (0x1UL << ETH_MACMDIOAR_SKAP_Pos) RCC_APB1LLPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LLPENR_SPI2LPEN_Pos) __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) ( ( ((__ADCx__) == ADC2) )? (ADC1) : (__ADCx__) ) RCC_PLL1DIVR_P1_Msk (0x7FUL << RCC_PLL1DIVR_P1_Pos) OPAMP2_CSR_VMSEL_Pos (5U) ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos) HRTIM_RSTER_TIMCCMP4_Pos (27U) GPIO_ODR_OD7_Pos (7U) DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk __ULLFRACT_MIN__ 0.0ULLR DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos) __HAL_ADC_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__)) FMC_SDCRx_NR_1 (0x2UL << FMC_SDCRx_NR_Pos) __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET EXTI_D3PCR1L_PCS14_Msk (0x3UL << EXTI_D3PCR1L_PCS14_Pos) RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk USB_OTG_GINTMSK_EPMISM_Pos (17U) CEC_CR_CECEN_Pos (0U) FMC_PATT_ATTHIZ_5 (0x20UL << FMC_PATT_ATTHIZ_Pos) __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM8RST) SDMMC_ICR_BUSYD0ENDC_Pos (21U) PWR_WKUPEPR_WKUPEN2 PWR_WKUPEPR_WKUPEN2_Msk FDCANCCU_CREL_YEAR_Msk (0xFUL << FDCANCCU_CREL_YEAR_Pos) USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos) TIM_DMABase_OR3 TIM_DMABASE_OR3 CoreDebug_DEMCR_VC_CORERESET_Msk (1UL ) EXTI_EMR3_EM74 EXTI_EMR3_EM74_Msk MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) SYSCFG_EXTICR2_EXTI4_PF (0x00000005U) SDMMC_MASK_TXUNDERRIE_Msk (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos) RCC_D3CFGR_D3PPRE_DIV1 (0U) __HAL_RCC_DFSDM1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_DFSDM1EN) != 0U) USB_OTG_GINTMSK_ENUMDNEM_Pos (13U) CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk SPI_RXCRC_RXCRC SPI_RXCRC_RXCRC_Msk ETH_MACVTR_ETV_Msk (0x1UL << ETH_MACVTR_ETV_Pos) LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET EXTI_LINE18 ((uint32_t)0x12) HRTIM_ADC2R_AD2TBC4_Pos (16U) SYSCFG_EXTICR4_EXTI14_PH (0x00000700U) ETH_MACRXTXSR_LCARR ETH_MACRXTXSR_LCARR_Msk TIM_CR1_OPM_Pos (3U) PWR_PIN_POLARITY_HIGH (0x00000000U) GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) SCB_CCR_DIV_0_TRP_Pos 4U __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR RCC_HSICFGR_HSICAL_7 (0x080UL << RCC_HSICFGR_HSICAL_Pos) HRTIM_ADC3R_AD3TDC4 HRTIM_ADC3R_AD3TDC4_Msk RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) USB_OTG_GINTSTS_NPTXFE_Pos (5U) __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOBEN) DMAMUX_CxCR_SE_Pos (16U) EXTI_IMR1_IM8_Pos (8U) OPAMP1_HSOTR_TRIMHSOFFSETN_Msk (0x1FUL << OPAMP1_HSOTR_TRIMHSOFFSETN_Pos) TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) BDMA_ISR_TCIF1 BDMA_ISR_TCIF1_Msk GPIO_AF1_TIM17 ((uint8_t)0x01) RCC_APB1HLPENR_MDIOSLPEN_Msk (0x1UL << RCC_APB1HLPENR_MDIOSLPEN_Pos) EXTI_D3PCR1L_PCS13_Pos (26U) HRTIM_EECR1_EE5POL_Msk (0x1UL << HRTIM_EECR1_EE5POL_Pos) OPTIONBYTE_PCROP 0x08U ADC_JDR4_JDATA_21 (0x00200000UL << ADC_JDR4_JDATA_Pos) RCC_D3AMR_ADC3AMEN RCC_D3AMR_ADC3AMEN_Msk DMA2D_FGOR_LO_Msk (0xFFFFUL << DMA2D_FGOR_LO_Pos) xPSR_ISR_Msk (0x1FFUL ) ADC_CSR_AWD3_MST ADC_CSR_AWD3_MST_Msk EXTI_IMR1_IM20_Pos (20U) HRTIM_BDMADR_BDMADR_Msk (0xFFFFFFFFUL << HRTIM_BDMADR_BDMADR_Pos) HRTIM_ADC4R_AD4MPER HRTIM_ADC4R_AD4MPER_Msk HRTIM_CPT2CR_EXEV8CPT_Pos (9U) __HAL_RCC_HSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON) TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_USART3RST) BDMA_FLAG_TC7 ((uint32_t)0x20000000) SPI_IFCR_SUSPC_Pos (11U) SWPMI_ICR_CTCF_Msk (0x1UL << SWPMI_ICR_CTCF_Pos) __HAL_RCC_QSPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); UNUSED(tmpreg); } while(0) __CC_SUPPORTS_WARNING 1 APB1HRSTR FDCAN_DBTP_DTSEG1_Pos (8U) TIM_FLAG_TRIGGER TIM_SR_TIF IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1) || ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3) || ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5) || ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7)) TIM_TIM8_ETR_COMP2 TIM8_AF1_ETRSEL_1 RCC_D1CFGR_HPRE_DIV8_Msk (0x5UL << RCC_D1CFGR_HPRE_DIV8_Pos) __need_ptrdiff_t USB_OTG_GINTSTS_PTXFE_Pos (26U) DMA2D_FGOR_LO_Pos (0U) FLASH_FLAG_PGSERR_BANK2 (FLASH_SR_PGSERR | 0x80000000U) __HAL_RCC_D2SRAM3_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM3EN) != 0U) HRTIM_ADC3R_AD3TDC2_Pos (24U) __CM_CMSIS_VERSION_SUB ( 3U) TIM_SR_COMIF_Pos (5U) HRTIM_RSTCR_TIMBCMP4 HRTIM_RSTCR_TIMBCMP4_Msk ETH_MACTSCR_TSADDREG_Pos (5U) ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos) LL_ADC_IT_JEOC ADC_IER_JEOCIE RCC_APB4RSTR_LPTIM2RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM2RST_Pos) __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET RAMECC_FAR_FADD_Pos (0U) DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) ADC_CFGR_EXTSEL_1 (0x02UL << ADC_CFGR_EXTSEL_Pos) TIM_CLEARINPUTSOURCE_ETR 0x00000001U ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) FDCAN_ILE_EINT0_Pos (0U) HRTIM_TIMCR_SYNCSTRT_Msk (0x1UL << HRTIM_TIMCR_SYNCSTRT_Pos) LL_ADC_IT_AWD1 ADC_IER_AWD1IE RCC_D1CCIPR_CKPERSEL RCC_D1CCIPR_CKPERSEL_Msk SPI_IER_OVRIE_Pos (6U) RCC_D3CFGR_D3PPRE_DIV8_Pos (5U) TIM_CCMR2_IC4PSC_Pos (10U) RCC_RTCCLKSOURCE_HSE_DIV38 (0x00026300U) GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_CRCRST) PWR_WKUPEPR_WKUPEN5_Pos (4U) USART_ISR_CTS_Pos (10U) HRTIM_TIMDIER_CPT1DE HRTIM_TIMDIER_CPT1DE_Msk HSEM_C1ICR_ISC11_Pos (11U) OPAMP_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP_OTR_TRIMOFFSETP_Pos) PWR_CR2_TEMPH_Msk (0x1UL << PWR_CR2_TEMPH_Pos) RCC_FLAG_BORRST ((uint8_t)0x95) __int_fast64_t_defined 1 ETH_DMAMR_INTM_Msk (0x3UL << ETH_DMAMR_INTM_Pos) RCC_CICR_HSECSSC_Pos (10U) USART_CR1_TCIE USART_CR1_TCIE_Msk APB3LPENR EXTI_D3PCR1H_PCS25 EXTI_D3PCR1H_PCS25_Msk HRTIM_RST2R_TIMEVNT4 HRTIM_RST2R_TIMEVNT4_Msk IS_OB_IWDG_STOP_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STOP_FREEZE) || ((FREEZE) == OB_IWDG_STOP_ACTIVE)) ETH_DMACIER_CDEE_Pos (13U) FLASH_NB_32BITWORD_IN_FLASHWORD 8U SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) FDCAN_NDAT1_ND22_Pos (22U) RTC_BKP27R_Pos (0U) __VECTOR_TABLE __Vectors __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET SWPMI_BRR_BR SWPMI_BRR_BR_Msk IS_TYPEERASE IS_FLASH_TYPEERASE SCB_CCR_BFHFNMIGN_Pos 8U RCC_CFGR_MCO2_Msk (0x7UL << RCC_CFGR_MCO2_Pos) SYSCFG_PMCR_PA1SO_Msk (0x1UL << SYSCFG_PMCR_PA1SO_Pos) QUADSPI_CR_TEIE_Pos (16U) USB_OTG_GOTGCTL_SRQSCS_Pos (0U) ADC_JDR4_JDATA_31 (0x80000000UL << ADC_JDR4_JDATA_Pos) IS_RCC_SYSCLK(SYSCLK) (((SYSCLK) == RCC_SYSCLK_DIV1) || ((SYSCLK) == RCC_SYSCLK_DIV2) || ((SYSCLK) == RCC_SYSCLK_DIV4) || ((SYSCLK) == RCC_SYSCLK_DIV8) || ((SYSCLK) == RCC_SYSCLK_DIV16) || ((SYSCLK) == RCC_SYSCLK_DIV64) || ((SYSCLK) == RCC_SYSCLK_DIV128) || ((SYSCLK) == RCC_SYSCLK_DIV256) || ((SYSCLK) == RCC_SYSCLK_DIV512)) __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR : ((((__FLAG__) >> 5U) == 3U)? RCC->CSR : ((((__FLAG__) >> 5U) == 4U)? RCC->RSR :RCC->CIFR)))) & (1UL << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U) RCC_APB4LPENR_RTCAPBLPEN_Pos (16U) SYSTEM_STM32H7XX_H  TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk MDMA_DEST_INC_BYTE ((uint32_t)MDMA_CTCR_DINC_1) HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos) ETH_MACVR_SNPSVER ETH_MACVR_SNPSVER_Msk GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) __SIZEOF_FLOAT__ 4 EXTI_EMR2_EM33_Pos (1U) HRTIM_BDTUPR_TIMCMP3_Pos (8U) HRTIM_SET2R_TIMEVNT2 HRTIM_SET2R_TIMEVNT2_Msk FDCAN_TTILS_RTMIS FDCAN_TTILS_RTMIS_Msk HRTIM_TIMISR_CMP4_Pos (3U) __HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOBRST) FDCAN_TXEFA_EFAI FDCAN_TXEFA_EFAI_Msk FMC_SDTRx_TXSR_Pos (4U) ADC_REGULAR_RANK_16 (LL_ADC_REG_RANK_16) __HAL_ADC_SQR1_RK ADC_SQR1_RK SYSCFG_EXTICR2_EXTI6_PE (0x00000400U) SPI_CFG1_MBR_1 (0x2UL << SPI_CFG1_MBR_Pos) IS_OB_USER_ST_RAM_SIZE(VALUE) (((VALUE) == OB_ST_RAM_SIZE_2KB) || ((VALUE) == OB_ST_RAM_SIZE_4KB) || ((VALUE) == OB_ST_RAM_SIZE_8KB) || ((VALUE) == OB_ST_RAM_SIZE_16KB)) SPDIFRX_CR_CKSBKPEN SPDIFRX_CR_CKSBKPEN_Msk __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI3LPEN) RCC_D3AMR_LPTIM5AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM5AMEN_Pos) USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos) RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) HAL_I2C_ERROR_INVALID_PARAM (0x00000200U) HRTIM_RST1R_TIMEVNT2_Msk (0x1UL << HRTIM_RST1R_TIMEVNT2_Pos) JPEG_CONFR1_YSIZE_Pos (16U) HRTIM_RSTCR_TIMDCMP4 HRTIM_RSTCR_TIMDCMP4_Msk CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos) FDCAN_TTOST_GSI FDCAN_TTOST_GSI_Msk HRTIM_RST1R_CMP4_Pos (6U) __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_SYSCFGEN) != 0U) HRTIM_CMP4R_CMP4R HRTIM_CMP4R_CMP4R_Msk FDCAN_TTIE_IWTE FDCAN_TTIE_IWTE_Msk FDCAN_NDAT1_ND8_Pos (8U) GPIO_AF10_OTG1_HS ((uint8_t)0x0A) RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) ADC_DR_RDATA ADC_DR_RDATA_Msk SDMMC_STA_BUSYD0END_Pos (21U) SYSCFG_EXTICR4_EXTI12_PG (0x00000006U) HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 RCC_APB1LRSTR_DAC12RST_Msk (0x1UL << RCC_APB1LRSTR_DAC12RST_Pos) DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos) MDMA_CESR_BSE_Pos (11U) FLASH_CCR_CLR_RDPERR_Msk (0x1UL << FLASH_CCR_CLR_RDPERR_Pos) __HAL_RCC_BKPRAM_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BKPRAMLPEN) DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos) ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) HRTIM_ADC2R_AD2TCC4_Msk (0x1UL << HRTIM_ADC2R_AD2TCC4_Pos) SCB_SHCSR_BUSFAULTPENDED_Pos 14U RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) HRTIM_RST2R_TIMEVNT8 HRTIM_RST2R_TIMEVNT8_Msk BDMA_FLAG_HT3 ((uint32_t)0x00004000) FDCAN_ILS_TFEL_Pos (11U) RCC_HSICFGR_HSICAL_10 (0x400UL << RCC_HSICFGR_HSICAL_Pos) USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) PWR_CR1_DBP_Pos (8U) SCB_ICSR_PENDSTCLR_Pos 25U GPIO_PUPDR_PUPD2_Pos (4U) TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0 TIM1_AF2_BK2DFBK1E_Msk (0x1UL << TIM1_AF2_BK2DFBK1E_Pos) EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) RAMECC_FECR_FEC RAMECC_FECR_FEC_Msk HSEM_C1IER_ISE12_Pos (12U) RCC_D1CFGR_HPRE_DIV256_Pos (1U) RCC_AHB4LPENR_GPIOJLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOJLPEN_Pos) ETH_MACLCSR_LPITCSE_Msk (0x1UL << ETH_MACLCSR_LPITCSE_Pos) FMC_SDCMR_MODE_1 (0x2UL << FMC_SDCMR_MODE_Pos) TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) MDMA_CTCR_TRGM_Pos (28U) SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) LTDC_AWCR_AAW_Msk (0xFFFUL << LTDC_AWCR_AAW_Pos) I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) TIM_CR2_CCDS_Pos (3U) __HAL_FLASH_GET_FLAG(__FLAG__) (IS_FLASH_FLAG_BANK1(__FLAG__) ? __HAL_FLASH_GET_FLAG_BANK1(__FLAG__) : __HAL_FLASH_GET_FLAG_BANK2(__FLAG__)) __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED ETH_MACVTR_VL_VID_Msk (0xFFFUL << ETH_MACVTR_VL_VID_Pos) __ARM_SIZEOF_WCHAR_T 4 __packed __attribute__((__packed__)) ETH_MACWTR_WTO_10KB (0x00000008U) FLASH_CCR_CLR_STRBERR_Msk (0x1UL << FLASH_CCR_CLR_STRBERR_Pos) ETH_MACA0LR_ADDRLO_Pos (0U) ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) VREFBUF_CSR_HIZ_Pos (1U) HRTIM_MCR_SYNCRSTM HRTIM_MCR_SYNCRSTM_Msk HAL_LTDC_Relaod HAL_LTDC_Reload ADC_CHANNEL_6 (LL_ADC_CHANNEL_6) ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) FMC_BWTRx_DATAST_Msk (0xFFUL << FMC_BWTRx_DATAST_Pos) FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos) DWT_FUNCTION_CYCMATCH_Pos 7U GPIO_PIN_6 ((uint16_t)0x0040) TIM_CCER_CC2E_Pos (4U) CM_A4 DMA2D_INPUT_A4 USART_ISR_RXFT_Msk (0x1UL << USART_ISR_RXFT_Pos) ADC_DFSDM_MODE_DISABLE (0x00000000UL) HRTIM_DTR_DTR_7 (0x080UL << HRTIM_DTR_DTR_Pos) RCC_I2C123CLKSOURCE_HSI RCC_D2CCIP2R_I2C123SEL_1 DBGMCU_APB2FZ1_DBG_TIM8 DBGMCU_APB2FZ1_DBG_TIM8_Msk RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) I2C_CR2_STOP I2C_CR2_STOP_Msk DBGMCU_CR_DBG_CKD3EN_Msk (0x1UL << DBGMCU_CR_DBG_CKD3EN_Pos) __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE SPI_SR_DXP SPI_SR_DXP_Msk FMC_SDCRx_RPIPE_1 (0x2UL << FMC_SDCRx_RPIPE_Pos) RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk RAMECC_SR_SEDCF_Msk (0x1UL << RAMECC_SR_SEDCF_Pos) EXTI_LINE_55 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x17U) IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET)) EXTI_EMR2_EM60_Msk (0x1UL << EXTI_EMR2_EM60_Pos) FMC_SDCRx_SDCLK_1 (0x2UL << FMC_SDCRx_SDCLK_Pos) HRTIM_RST2R_RESYNC_Pos (1U) RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) FLASH_FLAG_EOP_BANK1 FLASH_SR_EOP EXTI_D3PMR1_MR10 EXTI_D3PMR1_MR10_Msk SPI_CFG1_CRCSIZE SPI_CFG1_CRCSIZE_Msk FMC_PMEM_MEMHIZ_3 (0x08UL << FMC_PMEM_MEMHIZ_Pos) HRTIM_EECR2_EE8SRC_Msk (0x3UL << HRTIM_EECR2_EE8SRC_Pos) __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET DMA_SxCR_EN DMA_SxCR_EN_Msk USB_OTG_FS_OVCR_GPIO_Port GPIOG CRS_BASE (D2_APB1PERIPH_BASE + 0x8400UL) DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos) TIM16_AF1_BKDF1BK2E TIM16_AF1_BKDF1BK2E_Msk HRTIM_SET2R_MSTCMP2 HRTIM_SET2R_MSTCMP2_Msk EXTI_D3PCR1L_PCS11 EXTI_D3PCR1L_PCS11_Msk ETH_DMACSR_ERI_Msk (0x1UL << ETH_DMACSR_ERI_Pos) FDCAN_TTMLM_ENTT FDCAN_TTMLM_ENTT_Msk TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 PWR_WKUPCR_WKUPC1_Pos (0U) __LDBL_MAX__ 1.7976931348623157e+308L RCC_D3CFGR_D3PPRE_DIV16 RCC_D3CFGR_D3PPRE_DIV16_Msk RCC_APB1LENR_UART7EN_Msk (0x1UL << RCC_APB1LENR_UART7EN_Pos) __HAL_BDMA_CHANNEL_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR &= ~(DMA_TO_BDMA_IT(__INTERRUPT__))) INT8_C(x) __INT8_C(x) DFSDM_FLTFCR_FOSR_Pos (16U) EXTI_IMR1_IM26_Msk (0x1UL << EXTI_IMR1_IM26_Pos) RCC_SPDIFRXCLKSOURCE_PLL2 RCC_D2CCIP1R_SPDIFSEL_0 HRTIM_CPT1CR_TA1RST_Msk (0x1UL << HRTIM_CPT1CR_TA1RST_Pos) COMP_CFGRx_HYST_0 (0x1UL << COMP_CFGRx_HYST_Pos) SPI_CFG2_MASTER_Pos (22U) HRTIM_ADC1R_AD1TEC3_Pos (29U) DMA2D_BGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos) RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_CSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK)) DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) OPAMP_CSR_VPSEL_Msk (0x3UL << OPAMP_CSR_VPSEL_Pos) TPI ((TPI_Type *) TPI_BASE ) QUADSPI_CR_DFM_Pos (6U) ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) TIM_SR_CC2IF TIM_SR_CC2IF_Msk RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos) SAI_PDMDLY_DLYM4R_Msk (0x7UL << SAI_PDMDLY_DLYM4R_Pos) GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk HAL_I2C_STATE_ERROR HRTIM_BMCR_MTBM_Pos (16U) ADC_TWOSAMPLINGDELAY_2CYCLES (LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES_5) __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE RCC_CRS_IT_SYNCOK CRS_CR_SYNCOKIE ETH_MACTFCR_PLT_MINUS256 ETH_MACTFCR_PLT_MINUS256_Msk FDCAN_IR_TCF_Msk (0x1UL << FDCAN_IR_TCF_Pos) LTDC_LxWVPCR_WVSPPOS LTDC_LxWVPCR_WVSPPOS_Msk __HAL_RCC_GPIOK_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOKEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOKEN); UNUSED(tmpreg); } while(0) ETH_MACCR_SARC_Pos (28U) HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOHLPEN) MDMA_CTBR_TSEL MDMA_CTBR_TSEL_Msk SYSCFG_CCCR_NCC_Msk (0xFUL << SYSCFG_CCCR_NCC_Pos) TIM_DIER_BIE TIM_DIER_BIE_Msk RCC_APB1LRSTR_I2C2RST_Msk (0x1UL << RCC_APB1LRSTR_I2C2RST_Pos) RCC_SPI3CLKSOURCE_PIN RCC_SPI123CLKSOURCE_PIN ADC_CR_JADSTP_Pos (5U) __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED __INT_FAST8_WIDTH__ 32 TIM_TIM8_ETR_ADC3_AWD2 (TIM8_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) FDCAN_IE_TSWE FDCAN_IE_TSWE_Msk CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos) ETH_MTLRQCR_RQPA_Pos (3U) _SYS__STDINT_H  LL_ADC_AWD_CHANNEL_13_REG_INJ ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) __HAL_DBGMCU_UnFreeze_TIM7() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM7)) SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_SPI3LPEN) I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) LL_ADC_OFFSET_2 ADC_OFR2_REGOFFSET HRTIM_TIMISR_O1CPY_Msk (0x1UL << HRTIM_TIMISR_O1CPY_Pos) SPI_CFG1_MBR_2 (0x4UL << SPI_CFG1_MBR_Pos) IS_FLASH_IT_BANK1(IT) (((IT) & FLASH_IT_ALL_BANK1) == (IT)) USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_CECSEL))) USE_HAL_MMC_REGISTER_CALLBACKS 0U ETH_DMACIER_NIE_Msk (0x1UL << ETH_DMACIER_NIE_Pos) RCC_CR_PLL2ON_Msk (0x1UL << RCC_CR_PLL2ON_Pos) OB_WRPSTATE_ENABLE 0x00000001U PWR_WAKEUP_PIN1_HIGH PWR_WKUPEPR_WKUPEN1 FLASH_OPTCR_OPTCHANGEERRIE_Pos (30U) TIM_TIM8_ETR_GPIO 0x00000000U GPIO_AF11_UART7 ((uint8_t)0x0B) EXTI_EMR1_EM EXTI_EMR1_EM_Msk FDCAN_RXF0S_RF0L_Pos (25U) RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE MPU_REGION_SIZE_128MB ((uint8_t)0x1A) ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) SPI_IFCR_TXTFC_Pos (4U) HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM2LPEN) DFSDM_FILTER_EXT_TRIG_LPTIM2 DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT MDMA_DEST_BURST_16BEATS ((uint32_t)MDMA_CTCR_DBURST_2) DMA_REQUEST_SAI1_A 87U TIM_CCMR3_OC5M_0 (0x1UL << TIM_CCMR3_OC5M_Pos) __HAL_RCC_APB3_FORCE_RESET() (RCC->APB3RSTR = 0x00000018U) ETH_DMACIER_TBUE ETH_DMACIER_TBUE_Msk ETH_DMAMR_PR_3_1 (0x00002000U) ETH_MACHWF0R_RXCOESEL ETH_MACHWF0R_RXCOESEL_Msk FDCAN_TXBTO_TO FDCAN_TXBTO_TO_Msk IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) ETH_MMCCR_RSTONRD_Pos (2U) ADC_CFGR2_JOVSE_Pos (1U) I2C2 ((I2C_TypeDef *) I2C2_BASE) RCC_CRS_TIMEOUT (0x00000001U) RCC_PERIPHCLK_ADC ((uint64_t)(0x00080000U)) FDCAN_TTIR_ELC FDCAN_TTIR_ELC_Msk __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_USART1EN) GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) RCC_PLLCFGR_PLL1VCOSEL_Msk (0x1UL << RCC_PLLCFGR_PLL1VCOSEL_Pos) RCC_APB1LENR_UART8EN_Pos (31U) RAMECC_SR_DEBWDF_Pos (2U) TIM_ETRPOLARITY_NONINVERTED 0x00000000U SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk EXTI_IMR3_IM86_Msk (0x1UL << EXTI_IMR3_IM86_Pos) ADC_CHANNEL_DAC1CH2_ADC2 (LL_ADC_CHANNEL_DAC1CH2_ADC2) EXTI_IMR2_IM56_Msk (0x1UL << EXTI_IMR2_IM56_Pos) USART_CR2_LBCL USART_CR2_LBCL_Msk __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE() (RCC->APB3LPENR) &= ~ (RCC_APB3LPENR_WWDG1LPEN) HRTIM_MICR_SYNC_Msk (0x1UL << HRTIM_MICR_SYNC_Pos) HSEM_C1MISR_MISF16_Pos (16U) HSEM_CR_KEY HSEM_CR_KEY_Msk I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOGRST) HRTIM_CPT2CR_EXEV10CPT HRTIM_CPT2CR_EXEV10CPT_Msk EXTI_FTSR1_TR1_Pos (1U) __DBL_MANT_DIG__ 53 __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream7)? (BDMA->IFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__))) SYSCFG_EXTICR1_EXTI2_PJ (0x00000900U) PWR_WAKEUP_FLAG2 PWR_WKUPFR_WKUPF2 RCC_CR_PLL2RDY_Msk (0x1UL << RCC_CR_PLL2RDY_Pos) HRTIM_TIMISR_RST2 HRTIM_TIMISR_RST2_Msk RCC_AHB1ENR_USB2OTGFSULPIEN_Pos (28U) FDCAN_NDAT2_ND60_Msk (0x1UL << FDCAN_NDAT2_ND60_Pos) DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk DMA2D_BGMAR_MA_Pos (0U) HRTIM_IER_SYSFLT_Msk (0x1UL << HRTIM_IER_SYSFLT_Pos) APB2LPENR RCC_UART4CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 ETH_MACVTR_EVLS_STRIPIFPASS ETH_MACVTR_EVLS_STRIPIFPASS_Msk USART_RTOR_RTO USART_RTOR_RTO_Msk GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) SCB_ABFSR_AXIMTYPE_Pos 8U FDCAN_IE_BOE FDCAN_IE_BOE_Msk FDCAN_GFC_ANFS FDCAN_GFC_ANFS_Msk GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk DLYB_SDMMC2 ((DLYB_TypeDef *) DLYB_SDMMC2_BASE) TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3 POWER_DOMAINS_NUMBER 3U NVIC_BASE (SCS_BASE + 0x0100UL) __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) DFSDM_FLTJCHGR_JCHG_Pos (0U) __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SPI4RST) ETH_MTLQICSR_RXOIE_Msk (0x1UL << ETH_MTLQICSR_RXOIE_Pos) SCB_AIRCR_ENDIANESS_Pos 15U HRTIM_RSTCR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTCR_TIMBCMP4_Pos) __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED ETH_DMACTCR_TPBL_1PBL (0x00010000U) __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED ETH_MACTSCR_CSC ETH_MACTSCR_CSC_Msk RCC_LPTIM4CLKSOURCE_CLKP RCC_LPTIM345CLKSOURCE_CLKP TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos) __FLT64_MIN_EXP__ (-1021) USART_CR3_RXFTIE_Msk (0x1UL << USART_CR3_RXFTIE_Pos) EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) RCC_APB1LENR_TIM6EN RCC_APB1LENR_TIM6EN_Msk RCC_PLLCKSELR_DIVM3_2 (0x04UL << RCC_PLLCKSELR_DIVM3_Pos) JPEG_CONFR7_NB_1 (0x2UL << JPEG_CONFR7_NB_Pos) QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk RCC_AHB3LPENR_QSPILPEN_Msk (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos) SYSCFG_PMCR_PA0SO_Msk (0x1UL << SYSCFG_PMCR_PA0SO_Pos) HAL_I2C_STATE_LISTEN EXTI_EMR3_EM85_Pos (21U) RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) HRTIM_EECR2_EE6SNS HRTIM_EECR2_EE6SNS_Msk __HAL_DBGMCU_FREEZE_WWDG1() (DBGMCU->APB3FZ1 |= (DBGMCU_APB3FZ1_DBG_WWDG1)) HRTIM_BMTRGR_TBCMP2_Msk (0x1UL << HRTIM_BMTRGR_TBCMP2_Pos) DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) HRTIM_ADC2R_AD2TAC4_Pos (12U) FDCAN_TTIE_SOGE FDCAN_TTIE_SOGE_Msk GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) QUADSPI_CCR_DCYC_4 (0x10UL << QUADSPI_CCR_DCYC_Pos) USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) QUADSPI_CR_EN QUADSPI_CR_EN_Msk RCC_APB1LRSTR_TIM6RST_Pos (4U) MDMA_CIFCR_CBRTIF_Pos (2U) __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE OPAMP_CSR_OPAMPxEN_Msk (0x1UL << OPAMP_CSR_OPAMPxEN_Pos) RCC_APB1HLPENR_FDCANLPEN_Pos (8U) HRTIM_CPT2CR_TC1RST HRTIM_CPT2CR_TC1RST_Msk ARM_MPU_AP_FULL 3U I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk OPAMP_CSR_CALON_Msk (0x1UL << OPAMP_CSR_CALON_Pos) htim4 SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos) FMC_BCRx_MTYP_0 (0x1UL << FMC_BCRx_MTYP_Pos) HRTIM_ADC2R_AD2TBC2 HRTIM_ADC2R_AD2TBC2_Msk RCC_APB2LPENR_SPI5LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos) __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG TIM_CCMR3_OC5FE_Pos (2U) ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) RCC_RTCCLKSOURCE_HSE_DIV5 (0x00005300U) USART_ICR_TXFECF_Pos (5U) EXTI_LINE_66 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x02U) ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) EXTI_LINE_2 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x02U) TPI_FIFO1_ITM2_Pos 16U HRTIM_CR2_TBSWU_Msk (0x1UL << HRTIM_CR2_TBSWU_Pos) __PTRDIFF_MAX__ 0x7fffffff HSI_TIMEOUT_VALUE (2U) FMC_PMEM_MEMHIZ_1 (0x02UL << FMC_PMEM_MEMHIZ_Pos) RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) I2C_InitTypeDef HAL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT 2U SPI_IER_UDRIE_Pos (5U) ADC_JDR4_JDATA_25 (0x02000000UL << ADC_JDR4_JDATA_Pos) HSEM_C1MISR_MISF2_Msk (0x1UL << HSEM_C1MISR_MISF2_Pos) FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL) HRTIM_ADC2R_AD2TEC4 HRTIM_ADC2R_AD2TEC4_Msk SYSCFG_EXTICR4_EXTI13_PF (0x00000050U) SPDIFRX_SIDR_SID_Pos (0U) ETH_DMADSR_TPS_STOPPED (0U) FDCAN_TTTMK_LCKM_Pos (31U) GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) ADC_SINGLEDIFF_CALIB_F_BIT_D_POS (16UL) PWR_CR3_VBE PWR_CR3_VBE_Msk TIM8_AF1_BKINE_Msk (0x1UL << TIM8_AF1_BKINE_Pos) HRTIM_CPT2CR_EXEV9CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV9CPT_Pos) GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) HSEM_C1ICR_ISC20_Msk (0x1UL << HSEM_C1ICR_ISC20_Pos) PWR_CR1_SVOS_Pos (14U) __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA2LPEN)) __HAL_RCC_LPTIM5_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM5LPEN)) == 0U) HRTIM_IER_FLT1_Pos (0U) RTC_BKP_NUMBER_Pos (5U) ETH_MACRXTXSR_TJT ETH_MACRXTXSR_TJT_Msk TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS FDCAN_CCCR_FDOE FDCAN_CCCR_FDOE_Msk __HAL_RCC_DAC12_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_DAC12LPEN)) != 0U) __HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM14EN) USB_OTG_FRMNUM_Pos (21U) SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk __HAL_RCC_ETH1TX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETH1TXLPEN)) BDMA_ISR_TCIF3_Msk (0x1UL << BDMA_ISR_TCIF3_Pos) USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk OPAMP2_CSR_VPSEL_1 (0x2UL << OPAMP2_CSR_VPSEL_Pos) CRS_CFGR_SYNCPOL_Pos (31U) _HAVE_LONG_DOUBLE 1 FDCAN_NBTP_NTSEG2_Pos (0U) RAMECC_SR_DEDF_Msk (0x1UL << RAMECC_SR_DEDF_Pos) RCC_APB3ENR_LTDCEN_Pos (3U) IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) HRTIM_TIMCR_DACSYNC HRTIM_TIMCR_DACSYNC_Msk ETH_MMCRIR_RXUCGPIS ETH_MMCRIR_RXUCGPIS_Msk RCC_RNGCLKSOURCE_HSI48 (0x00000000U) TIM_DMA_ID_CC3 ((uint16_t) 0x0003) USB1_OTG_HS_PERIPH_BASE (0x40040000UL) EXTI_D3PMR2_MR34_Pos (2U) HRTIM_MCMP1R_MCMP1R_Pos (0U) __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART3EN) != 0U) ETH_MACIVIR_VLC_VLANTAGINSERT_Pos (17U) SPDIFRX_CR_RXDMAEN_Pos (2U) __HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0) __HAL_RCC_ADC12_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ADC12LPEN)) == 0U) SYSCFG_SWITCH_PC2 SYSCFG_PMCR_PC2SO __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_USART6LPEN) __HAL_RCC_GET_SAI4B_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_SAI4BSEL))) SDMMC_DCTRL_FIFORST SDMMC_DCTRL_FIFORST_Msk HRTIM_OUTR_FAULT2_Pos (20U) __HAL_RCC_LPTIM4_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM4LPEN) DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos) FMC_PMEM_MEMWAIT_Msk (0xFFUL << FMC_PMEM_MEMWAIT_Pos) DCMI ((DCMI_TypeDef *) DCMI_BASE) MDIOS_SR_CTERF_Pos (2U) EXTI_D3PMR1_MR7_Pos (7U) LL_ADC_LEFT_BIT_SHIFT_2 (ADC_CFGR2_LSHIFT_1) IS_RCC_PLLCLOCKOUT_VALUE(VALUE) (((VALUE) == RCC_PLL1_DIVP) || ((VALUE) == RCC_PLL1_DIVQ) || ((VALUE) == RCC_PLL1_DIVR)) CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos) OPAMP1_CSR_CALSEL_Pos (12U) SWPMI_CR_TXDMA SWPMI_CR_TXDMA_Msk FLASH_BOOT_ADD1_Msk (0xFFFFUL << FLASH_BOOT_ADD1_Pos) FDCAN_NDAT2_ND51_Msk (0x1UL << FDCAN_NDAT2_ND51_Pos) USART_GTPR_GT_Pos (8U) HRTIM_TIMDIER_RSTDE_Msk (0x1UL << HRTIM_TIMDIER_RSTDE_Pos) TIM_CCER_CC4P_Pos (13U) SYSCFG_EXTICR4_EXTI14_PF (0x00000500U) SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE USART_CR1_TCIE_Pos (6U) FDCAN_TSCC_TCP_Pos (16U) HRTIM_BDMUPR_MPER_Msk (0x1UL << HRTIM_BDMUPR_MPER_Pos) HRTIM_TIMISR_O1CPY_Pos (20U) ADC_CHANNEL_15_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0) SPI_I2SCFGR_DATFMT_Pos (14U) EXTI_IMR1_IM11_Pos (11U) QUADSPI_CCR_DCYC_1 (0x02UL << QUADSPI_CCR_DCYC_Pos) ADC_JDR2_JDATA_18 (0x00040000UL << ADC_JDR2_JDATA_Pos) __HAL_RCC_ITCM_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_ITCMLPEN)) __HAL_RCC_GET_CLKP_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_CKPERSEL))) __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1 TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_USART1RST) FLASH_CR_WRPERRIE FLASH_CR_WRPERRIE_Msk HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos) __dead2 __attribute__((__noreturn__)) ADC_CFGR2_LSHIFT_Msk (0xFUL << ADC_CFGR2_LSHIFT_Pos) DMA_HISR_HTIF5_Pos (10U) RNG_SR_CECS_Pos (1U) RCC_D2CCIP1R_SAI23SEL_1 (0x2UL << RCC_D2CCIP1R_SAI23SEL_Pos) EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk HSEM1_IRQn ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) LTDC_ISR_FUIF LTDC_ISR_FUIF_Msk I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk DFSDM_CHCFGR1_CKABEN_Pos (6U) I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS GPIO_ODR_OD9_Pos (9U) FDCAN_IE_MRAFE_Pos (17U) FLASH_SECTOR_TOTAL 8U EXTI_TARGET_MSK_D3SRD (0x01UL << EXTI_TARGET_SHIFT) USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos) ETH_MACTFCR_PLT_MINUS512 ETH_MACTFCR_PLT_MINUS512_Msk IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER CEC_IER_RXBRIE_Pos (0U) RCC_ADCCLKSOURCE_PLL2 (0x00000000U) HRTIM_CPT1CR_TA1SET HRTIM_CPT1CR_TA1SET_Msk FMC_PMEM_MEMHOLD_6 (0x40UL << FMC_PMEM_MEMHOLD_Pos) __FLT_EVAL_METHOD_TS_18661_3__ 0 SWPMI_ISR_RXBFF_Msk (0x1UL << SWPMI_ISR_RXBFF_Pos) HRTIM_BMCR_BMCLK_2 (0x4UL << HRTIM_BMCR_BMCLK_Pos) ADC_OFR2_OFFSET2_21 (0x0200000UL << ADC_OFR2_OFFSET2_Pos) ADC_LINEAR_CALIB_REG_3_ADDR ((uint32_t*) (0x1FF1EC08UL)) DUAL_BANK  ADC_JDR4_JDATA_11 (0x00000800UL << ADC_JDR4_JDATA_Pos) WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) OPAMP2_CSR_TSTREF OPAMP2_CSR_TSTREF_Msk __HAL_RCC_D2SRAM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN); UNUSED(tmpreg); } while(0) RCC_D2CCIP1R_SPI45SEL_0 (0x1UL << RCC_D2CCIP1R_SPI45SEL_Pos) __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk ETH_MTLRQMPOCR_MISCNTOVF_Msk (0x1UL << ETH_MTLRQMPOCR_MISCNTOVF_Pos) __HAL_RCC_PLL_VCORANGE(__RCC_PLL1VCORange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1VCOSEL, (__RCC_PLL1VCORange__)) FDCAN_TEST_RX_Pos (7U) __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE HRTIM_ADC1R_AD1TAC2_Msk (0x1UL << HRTIM_ADC1R_AD1TAC2_Pos) TIM_DCR_DBA TIM_DCR_DBA_Msk TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos) DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos) __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED FDCAN_RXESC_F0DS_Pos (0U) TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || ((GROUP) == NVIC_PRIORITYGROUP_1) || ((GROUP) == NVIC_PRIORITYGROUP_2) || ((GROUP) == NVIC_PRIORITYGROUP_3) || ((GROUP) == NVIC_PRIORITYGROUP_4)) FDCAN_TDCR_TDCO_Pos (8U) ADC_CLOCK_ASYNC_DIV10 (LL_ADC_CLOCK_ASYNC_DIV10) EXTI_D3PMR1_MR8 EXTI_D3PMR1_MR8_Msk TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk USB_OTG_GINTMSK_LPMINTM_Pos (27U) __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED MPU_REGION_SIZE_512MB ((uint8_t)0x1C) SPI1 ((SPI_TypeDef *) SPI1_BASE) FDCAN_IE_RF0LE_Pos (3U) __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOJLPEN) RCC_I2C4CLKSOURCE_CSI (RCC_D3CCIPR_I2C4SEL_0 | RCC_D3CCIPR_I2C4SEL_1) SAI_xCR1_MCKDIV_Pos (20U) SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos) FDCAN_ILS_DRXE_Msk (0x1UL << FDCAN_ILS_DRXE_Pos) GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) USB_OTG_TX0FD USB_OTG_TX0FD_Msk OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 I2C_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) HRTIM_RST1R_RESYNC_Pos (1U) HRTIM_BDTUPR_TIMCMP1_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP1_Pos) RCC_D2CFGR_D2PPRE2_DIV2 RCC_D2CFGR_D2PPRE2_DIV2_Msk FMC_PATT_ATTHOLD_Pos (16U) OffsetNumber __int32_t_defined 1 ETH_DMACCATBR_CURTBUFAPTR_Pos (0U) HRTIM_IER_FLT1 HRTIM_IER_FLT1_Msk HSEM_C1MISR_MISF14 HSEM_C1MISR_MISF14_Msk I2C_CR1_NOSTRETCH_Pos (17U) __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET HSEM_C1ICR_ISC11_Msk (0x1UL << HSEM_C1ICR_ISC11_Pos) MPU_TEX_LEVEL2 ((uint8_t)0x02) ETH_MACPCSR_RWKPRCVD ETH_MACPCSR_RWKPRCVD_Msk SVCall_IRQn USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) PWR_D3CR_VOSRDY_Pos (13U) FLASH_ERROR_RD HAL_FLASH_ERROR_RD DMA_SxFCR_FTH_Pos (0U) RCC_APB4RSTR_LPTIM5RST_Pos (12U) USB_OTG_HOST_PORT_BASE (0x440UL) ETH_DMACIER_CDEE_Msk (0x1UL << ETH_DMACIER_CDEE_Pos) MDMA_CTCR_SBURST MDMA_CTCR_SBURST_Msk HRTIM_BMTRGR_TARST_Msk (0x1UL << HRTIM_BMTRGR_TARST_Pos) TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U EXTI_EMR2_EM_Msk (0xFFFFDFFFUL << EXTI_EMR2_EM_Pos) FLASH_SR_BSY FLASH_SR_BSY_Msk MDIOS_CR_RDIE_Pos (2U) QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) FDCAN_TTOST_EL_Msk (0x3UL << FDCAN_TTOST_EL_Pos) RCC_APB1LLPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM6LPEN_Pos) HRTIM_BDTUPR_TIMOUTR HRTIM_BDTUPR_TIMOUTR_Msk USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk FMC_PCR_TAR_Pos (13U) ETH_MACPFR_PCF_FORWARDALLEXCEPTPA ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Msk __HAL_DBGMCU_UnFreeze_TIM16() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM16)) SDMMC_MASK_RXFIFOHFIE_Pos (15U) SYSCFG_EXTICR2_EXTI6_PI (0x00000800U) RCC_D1CFGR_D1CPRE_Pos (8U) HRTIM_TIMISR_SET1_Msk (0x1UL << HRTIM_TIMISR_SET1_Pos) _WCHAR_T_H  PWR_CR1_AVDEN PWR_CR1_AVDEN_Msk SDMMC_CMD_WAITPEND_Pos (11U) ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) SPI_IER_RXPIE SPI_IER_RXPIE_Msk HRTIM_OUTR_FAULT1 HRTIM_OUTR_FAULT1_Msk FDCAN_TTGTP_CTP_Msk (0xFFFFUL << FDCAN_TTGTP_CTP_Pos) QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3)) __INTMAX_WIDTH__ 64 ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk _RETARGETABLE_LOCKING 1 HRTIM_RST1R_UPDATE HRTIM_RST1R_UPDATE_Msk TIM_SR_CC1OF_Pos (9U) USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk SAI3_Block_B_BASE (SAI3_BASE + 0x024UL) FLASH_OPTSR_FZ_IWDG_SDBY_Msk (0x1UL << FLASH_OPTSR_FZ_IWDG_SDBY_Pos) HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 RCC_APB1LENR_UART4EN_Msk (0x1UL << RCC_APB1LENR_UART4EN_Pos) HRTIM_TIMCR_TEU_Pos (23U) LTDC_LxCLUTWR_GREEN_Pos (8U) LL_ADC_LEFT_BIT_SHIFT_9 (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_0) USART_CR2_SLVEN_Msk (0x1UL << USART_CR2_SLVEN_Pos) RCC_PLLCFGR_PLL1RGE_Msk (0x3UL << RCC_PLLCFGR_PLL1RGE_Pos) DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk LL_ADC_REG_TRIG_EXT_TIM2_TRGO (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) FDCAN_NDAT2_ND42_Msk (0x1UL << FDCAN_NDAT2_ND42_Pos) HSEM_C1IER_ISE24_Msk (0x1UL << HSEM_C1IER_ISE24_Pos) DMA2D_NLR_NL_Pos (0U) ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) FDCAN_CCCR_NISO_Pos (15U) TIM_FLAG_BREAK2 TIM_SR_B2IF TIM_DIER_BIE_Pos (7U) __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET RCC_APB1LRSTR_TIM14RST RCC_APB1LRSTR_TIM14RST_Msk STM32H7xx_HAL_TIM_H  _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_misc->_getdate_err)) FMC_SDTRx_TWR_Pos (16U) SWPMI_ISR_TXBEF_Pos (1U) INT8_MIN (-__INT8_MAX__ - 1) ETH_MTLRQOMR_DISTCPEF_Msk (0x1UL << ETH_MTLRQOMR_DISTCPEF_Pos) USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk RCC_D2CCIP2R_RNGSEL_0 (0x1UL << RCC_D2CCIP2R_RNGSEL_Pos) __FLT64_NORM_MAX__ 1.7976931348623157e+308F64 GPIO_ODR_OD9 GPIO_ODR_OD9_Msk SWPMI_ISR_TXE_Pos (6U) DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos) __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE FDCAN_TXBC_TBSA_Msk (0x3FFFUL << FDCAN_TXBC_TBSA_Pos) __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2 FDCAN_ILS_RF0FL_Pos (2U) HRTIM_RSTR_TIMDCMP4_Pos (27U) EXTI_EMR2_EM35_Pos (3U) FDCAN_ILS_RF0NL_Msk (0x1UL << FDCAN_ILS_RF0NL_Pos) FLASH_SR_RDPERR_Pos (23U) HRTIM_ODISR_TB1ODIS_Msk (0x1UL << HRTIM_ODISR_TB1ODIS_Pos) DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk RCC_APB1LRSTR_USART3RST RCC_APB1LRSTR_USART3RST_Msk GPIO_AF2_TIM5 ((uint8_t)0x02) __HAL_RCC_GPIOI_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOIEN) != 0U) HRTIM_BMCR_BMCLK_0 (0x1UL << HRTIM_BMCR_BMCLK_Pos) TIM_ARR_ARR_Pos (0U) __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE HRTIM_ADC3R_AD3TAC4 HRTIM_ADC3R_AD3TAC4_Msk VREFBUF_CSR_VRS_OUT2_Msk (0x1UL << VREFBUF_CSR_VRS_OUT2_Pos) ETH_MACA1HR_SA_Pos (30U) OB_ST_RAM_SIZE_2KB 0x00000000U EXTI_SWIER2_SWIER51 EXTI_SWIER2_SWIER51_Msk HRTIM_FLTINR1_FLT2P_Msk (0x1UL << HRTIM_FLTINR1_FLT2P_Pos) KR_KEY_ENABLE IWDG_KEY_ENABLE HRTIM_ADC4R_AD4EEV6_Msk (0x1UL << HRTIM_ADC4R_AD4EEV6_Pos) RCC_D3AMR_SPI6AMEN_Pos (5U) __SA_IBIT__ 16 DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk HRTIM_CHPR_CARFRQ_1 (0x2UL << HRTIM_CHPR_CARFRQ_Pos) CoreDebug_DHCSR_S_REGRDY_Pos 16U ETH_DMACSR_ETI ETH_DMACSR_ETI_Msk DAC_CCR_OTRIM2 DAC_CCR_OTRIM2_Msk WWDG_IRQn FDCANCCU_CREL_YEAR_Pos (16U) ETH_MACPPSTTSR_TSTRH0 ETH_MACPPSTTSR_TSTRH0_Msk USE_HAL_DRIVER 1 DMA_LIFCR_CDMEIF0_Pos (2U) TIM_EGR_UG TIM_EGR_UG_Msk FDCAN_TXEFC_EFS_Msk (0x3FUL << FDCAN_TXEFC_EFS_Pos) signgam (*__signgam()) EXTI_D3PMR2_MR41 EXTI_D3PMR2_MR41_Msk DMA2D_FGCOLR_BLUE DMA2D_FGCOLR_BLUE_Msk USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos) COMP_CFGRx_EN_Pos (0U) __HAL_RCC_D2SRAM3_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM3EN)) USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk __NOP() __ASM volatile ("nop") RCC_AHB4RSTR_ADC3RST RCC_AHB4RSTR_ADC3RST_Msk FDCAN_IE_ARAE_Pos (29U) LPTIM_IER_ARROKIE_Pos (4U) TIM_TIM5_TI1_CAN_TMP TIM_TISEL_TI1SEL_0 __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOBLPEN) __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE RCC_APB1LLPENR_UART4LPEN_Pos (19U) __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos) I2C1_ER_IRQn HAL_DMA_ERROR_DME (0x00000004U) DMA_PBURST_INC16 ((uint32_t)DMA_SxCR_PBURST) HRTIM_TIMCR_DELCMP4_Pos (14U) ADC_CHANNEL_10 (LL_ADC_CHANNEL_10) TIM_CCER_CC6P_Pos (21U) RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos) DMA_LIFCR_CFEIF1_Pos (6U) DMA_LIFCR_CTEIF3_Pos (25U) IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || ((__STATE__) == TIM_OCIDLESTATE_RESET)) ETH_MMCCR_CNTSTOPRO_Msk (0x1UL << ETH_MMCCR_CNTSTOPRO_Pos) TIM3_AF1_ETRSEL_Pos (14U) DMA_SxFCR_FS_Pos (3U) FMC_Bank1E_R ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE) RCC_D3AMR_BDMAAMEN RCC_D3AMR_BDMAAMEN_Msk ETH_MACMDIOAR_CR_DIV102_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV102_Pos) TIM_DMABase_SMCR TIM_DMABASE_SMCR IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xFFFFFF00U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) HRTIM_MCR_SYNC_SRC_Msk (0x3UL << HRTIM_MCR_SYNC_SRC_Pos) CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE (0x00000000UL) BDMA_IFCR_CGIF5_Msk (0x1UL << BDMA_IFCR_CGIF5_Pos) FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) HRTIM_SET2R_EXTVNT4 HRTIM_SET2R_EXTVNT4_Msk SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk RCC_D1CCIPR_CKPERSEL_Msk (0x3UL << RCC_D1CCIPR_CKPERSEL_Pos) ETH_MACMDIOAR_C45E_Pos (1U) JPEG_CONFR5_QT_1 (0x2UL << JPEG_CONFR5_QT_Pos) DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk __have_longlong64 1 MDMA_CESR_TEA_Msk (0x7FUL << MDMA_CESR_TEA_Pos) HSEM_C1ISR_ISF13 HSEM_C1ISR_ISF13_Msk OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3 FDCAN_TTIE_CSME_Pos (2U) USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) HRTIM_RSTR_EXTEVNT6_Pos (14U) PWRCR HRTIM_OUTR_IDLM2_Pos (18U) __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) RCC_D3CCIPR_LPTIM345SEL_2 (0x4UL << RCC_D3CCIPR_LPTIM345SEL_Pos) __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) != 0U) HRTIM_FLTR_FLT3EN HRTIM_FLTR_FLT3EN_Msk I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) TAMP_STAMP_IRQn RCC_PLLMUL_8 RCC_PLL_MUL8 SPI_CR1_CSTART SPI_CR1_CSTART_Msk ETH_MACCR_DR ETH_MACCR_DR_Msk FDCAN_TTIR_SE1_Pos (12U) HRTIM_MICR_MCMP3_Msk (0x1UL << HRTIM_MICR_MCMP3_Pos) ETH_DMACIER_FBEE ETH_DMACIER_FBEE_Msk RCC_PERIPHCLK_USART1 RCC_PERIPHCLK_USART16 USART_ISR_NE_Pos (2U) FMC_BCRx_FACCEN_Pos (6U) NOR_ONGOING HAL_NOR_STATUS_ONGOING DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos) USB_OTG_DIEPCTL_EPTYP_Pos (18U) DMAMUX2_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator3_BASE) DMA2D_IFCR_CTCIF DMA2D_IFCR_CTCIF_Msk EXTI_IMR3_IM84_Pos (20U) DMA2D_OPFCCR_CM_Msk (0x7UL << DMA2D_OPFCCR_CM_Pos) GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET ETH_MACTFCR_PLT_MINUS36 ETH_MACTFCR_PLT_MINUS36_Msk RCC_USART6CLKSOURCE_LSE RCC_USART16CLKSOURCE_LSE OwnAddress2Masks EXTI_IMR1_IM19_Pos (19U) SYSCFG_PMCR_EPIS_SEL_Pos (21U) DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk HRTIM_RST1R_EXTVNT7 HRTIM_RST1R_EXTVNT7_Msk DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos) __LLFRACT_EPSILON__ 0x1P-63LLR ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) __alloc_size(x) __attribute__((__alloc_size__(x))) MX_ADC1_Init __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE TIM_UIFREMAP_DISABLE 0x00000000U HRTIM_SET1R_EXTVNT10_Msk (0x1UL << HRTIM_SET1R_EXTVNT10_Pos) PWR_WKUPCR_WKUPC3_Pos (2U) HRTIM_RSTR_CMP2 HRTIM_RSTR_CMP2_Msk TIM16_AF1_BKCMP2E TIM16_AF1_BKCMP2E_Msk CRS_CFGR_RELOAD_Pos (0U) SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) RCC_AHB1RSTR_DMA2RST_Pos (1U) DCMI_CR_BSM_Pos (16U) RCC_APB1LRSTR_HDMICECRST RCC_APB1LRSTR_CECRST HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler ETH_MTLRQOMR_EHFC_Pos (7U) FDCAN_NDAT2_ND33_Msk (0x1UL << FDCAN_NDAT2_ND33_Pos) DFSDM_FLTAWSR_AWHTF_Pos (8U) SWPMI_CR_RXDMA SWPMI_CR_RXDMA_Msk BDMA_CPAR_PA_Msk (0xFFFFFFFFUL << BDMA_CPAR_PA_Pos) DAC_CR_TSEL2_Msk (0xFUL << DAC_CR_TSEL2_Pos) DCMI_RIS_ERR_RIS_Pos (2U) ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Msk (0x1UL << ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Pos) USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) HRTIM_EEFR1_EE5LTCH HRTIM_EEFR1_EE5LTCH_Msk EXTI_LINE63 ((uint32_t)0x3F) HRTIM_BMTRGR_SW_Pos (0U) __HAL_RCC_QSPI_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_QSPIEN) != 0U) BDMA_IFCR_CTCIF3_Pos (13U) DMA2D_OCOLR_ALPHA_4 DMA2D_OCOLR_ALPHA_4_Msk SCnSCB_ACTLR_DISDI_Msk (0x1FUL << SCnSCB_ACTLR_DISDI_Pos) DMA2D_FGPFCCR_CS_Msk (0xFFUL << DMA2D_FGPFCCR_CS_Pos) SPDIFRX_VERR_MAJREV SPDIFRX_VERR_MAJREV_Msk DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos) RCC_APB1HRSTR_SWPMIRST_Msk (0x1UL << RCC_APB1HRSTR_SWPMIRST_Pos) FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS RCC_APB1HLPENR_CRSLPEN_Pos (1U) EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk EXTI_LINE_71 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x07U) HRTIM_RST1R_CMP3 HRTIM_RST1R_CMP3_Msk __HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_DCMIEN) != 0U) USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos) RightBitShift FDCAN_RXF0C_F0S_Pos (16U) SDMMC_STA_ACKFAIL_Msk (0x1UL << SDMMC_STA_ACKFAIL_Pos) FDCAN_TXBC_TFQS_Msk (0x3FUL << FDCAN_TXBC_TFQS_Pos) RTC_BKP13R RTC_BKP13R_Msk FLASH_FLAG_CRCEND FLASH_SR_CRCEND ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) EXTI_D3PCR2H_PCS53_Msk (0x3UL << EXTI_D3PCR2H_PCS53_Pos) MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00) __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET __UACCUM_MAX__ 0XFFFFFFFFP-16UK ADC_PCSEL_PCSEL_2 (0x00004UL << ADC_PCSEL_PCSEL_Pos) HRTIM_CPT2CR_TIMBCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMBCMP1_Pos) USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk ETH_MACRXTXSR_NCARR_Msk (0x1UL << ETH_MACRXTXSR_NCARR_Pos) FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown LTDC_SSCR_VSH_Pos (0U) SYSCFG_EXTICR3_EXTI8_PG (0x00000006U) HRTIM_EECR1_EE4SNS_Pos (21U) TIM_DIER_CC4IE_Pos (4U) LTDC_CPSR_CXPOS_Msk (0xFFFFUL << LTDC_CPSR_CXPOS_Pos) __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos) __CONCAT(x,y) __CONCAT1(x,y) LL_ADC_CLOCK_ASYNC_DIV1 (0x00000000UL) RTC_TR_MNU_Pos (8U) HRTIM_FLTINR2_FLT5E_Pos (0U) RAMECC1_Monitor5 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor5_BASE) GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) FDCAN_NDAT1_ND0 FDCAN_NDAT1_ND0_Msk DMA2D_OCOLR_BLUE_1_Msk (0xFFUL <<DMA2D_OCOLR_BLUE_1_Pos) ADC_EXTERNALTRIGINJEC_T1_TRGO (LL_ADC_INJ_TRIG_EXT_TIM1_TRGO) __GNUCLIKE___TYPEOF 1 ADC_OFR3_SSATE_Pos (31U) __GNUCLIKE___SECTION 1 HRTIM_SET1R_CMP1_Pos (3U) IS_FDCAN_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == FDCAN1) || ((__INSTANCE__) == FDCAN2)) FDCAN_TTIE_SE2E FDCAN_TTIE_SE2E_Msk EXTI_FTSR1_TR15_Pos (15U) __HAL_I2C_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos) DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos) DAC_DHR12L2_DACC2DHR_Pos (4U) TIM_BDTR_MOE_Pos (15U) OB_ST_RAM_SIZE_16KB FLASH_OPTSR_ST_RAM_SIZE FMC_SDTRx_TXSR_0 (0x1UL << FMC_SDTRx_TXSR_Pos) FLASH_SECTOR_3 3U DMA_FLAG_TEIF2_6 ((uint32_t)0x00080000U) ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos) OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET MDMA_CCR_HEX MDMA_CCR_HEX_Msk M_LOG10E 0.43429448190325182765 HRTIM_ISR_FLT2_Msk (0x1UL << HRTIM_ISR_FLT2_Pos) EXTI_LINE_17 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x11U) __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk USE_HAL_USART_REGISTER_CALLBACKS 0U USART_ICR_EOBCF USART_ICR_EOBCF_Msk RCC_D2CCIP1R_SAI1SEL RCC_D2CCIP1R_SAI1SEL_Msk BDMA_ISR_HTIF2 BDMA_ISR_HTIF2_Msk DMAMUX2_RequestGenerator7_BASE (DMAMUX2_BASE + 0x011CUL) __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA1EN) != 0U) ADC_CHANNEL_2_NUMBER ( ADC_CFGR_AWD1CH_1 ) ETH_MTLQICSR_RXOIE_Pos (24U) HAL_RCC_REV_Y_CSITRIM_Msk (0x7C000000U) CCCSR __FLT32_EPSILON__ 1.1920928955078125e-7F32 HRTIM_BMTRGR_TCREP HRTIM_BMTRGR_TCREP_Msk MPU_REGION_NUMBER9 ((uint8_t)0x09) FDCAN_NDAT1_ND20 FDCAN_NDAT1_ND20_Msk __HAL_RCC_HSI_CONFIG(__STATE__) MODIFY_REG(RCC->CR, RCC_CR_HSION | RCC_CR_HSIDIV , (uint32_t)(__STATE__)) RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) LTDC_IER_LIE_Pos (0U) CEC_ISR_TXBR CEC_ISR_TXBR_Msk PWR_CPUCR_SBF_D1_Pos (7U) __ULLFRACT_FBIT__ 64 USB_OTG_PCGCR_GATEHCLK_Pos (1U) USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk ADC_TWOSAMPLINGDELAY_5CYCLES (LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5) __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET ETH_DMACRCR_RPF_Pos (31U) ETH_MACCR_ARP_Pos (31U) IS_ADC_OVERSAMPLING_RATIO(RATIO) (((RATIO) >= 1UL) && ((RATIO) <= 1024UL)) HAL_I2C_MODE_SLAVE DFSDM_CHCFGR1_DATPACK_Pos (14U) TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk RCC_D2CCIP2R_LPTIM1SEL_Msk (0x7UL << RCC_D2CCIP2R_LPTIM1SEL_Pos) SAI4 ((SAI_TypeDef *) SAI4_BASE) EXTI_IMR1_IM20 EXTI_IMR1_IM20_Msk EXTI_FTSR1_TR3_Pos (3U) RAMECC1_Monitor4 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor4_BASE) RCC_CRS_SYNCERR (0x00000008U) HRTIM_TIMCR_SYNCRST_Pos (10U) HRTIM_RST1R_RESYNC HRTIM_RST1R_RESYNC_Msk TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos) RCC_APB4LPENR_SAI4LPEN_Pos (21U) DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH)) HRTIM_EECR2_EE6SRC_Msk (0x3UL << HRTIM_EECR2_EE6SRC_Pos) TIM_BREAKINPUT_BRK2 0x00000002U RCC_PLL1_DIVQ RCC_PLLCFGR_DIVQ1EN HRTIM_FLTINR1_FLT3P HRTIM_FLTINR1_FLT3P_Msk TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS RCC_PLLCKSELR_PLLSRC_CSI RCC_PLLCKSELR_PLLSRC_CSI_Msk RCC_OscInitTypeDef SPI_I2SCFGR_I2SDIV_Pos (16U) FDCAN_CCCR_ASM FDCAN_CCCR_ASM_Msk DFSDM_FLTCR1_JEXTSEL_Pos (8U) BDMA_ISR_TCIF3_Pos (13U) ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED CRS_CR_SYNCOKIE_Pos (0U) DMA_SxCR_PINC_Pos (9U) EXTI_LINE30 ((uint32_t)0x1E) ADC_OFR1_SSATE_Msk (0x1UL << ADC_OFR1_SSATE_Pos) FMC_SDTRx_TWR FMC_SDTRx_TWR_Msk TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__); } while(0) TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) HRTIM_ADC1R_AD1TDC4_Msk (0x1UL << HRTIM_ADC1R_AD1TDC4_Pos) FDCAN_IE_PEDE_Pos (28U) EXTI_PR1_PR17_Msk (0x1UL << EXTI_PR1_PR17_Pos) USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos) LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) FDCAN_NDAT2_ND57_Msk (0x1UL << FDCAN_NDAT2_ND57_Pos) PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL FMC_SDTRx_TRC FMC_SDTRx_TRC_Msk RCC_D2CFGR_D2PPRE2_Msk (0x7UL << RCC_D2CFGR_D2PPRE2_Pos) MDMA_CTCR_SBURST_Msk (0x7UL << MDMA_CTCR_SBURST_Pos) SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk I2C_FASTMODEPLUS_I2C1 SYSCFG_PMCR_I2C1_FMP RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) RCC_HSICFGR_HSICAL_4 (0x010UL << RCC_HSICFGR_HSICAL_Pos) FDCAN_NDAT1_ND18 FDCAN_NDAT1_ND18_Msk __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET IS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == I2C_GENERATE_STOP) || ((REQUEST) == I2C_GENERATE_START_READ) || ((REQUEST) == I2C_GENERATE_START_WRITE) || ((REQUEST) == I2C_NO_STARTSTOP)) FDCAN_TTILS_SBCS_Pos (0U) RCC_USART16CLKSOURCE_PLL3 RCC_D2CCIP2R_USART16SEL_1 FMC_BWTRx_ADDSET_3 (0x8UL << FMC_BWTRx_ADDSET_Pos) AHB4LPENR HRTIM_TIMCR_CK_PSC_2 (0x4UL << HRTIM_TIMCR_CK_PSC_Pos) CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK (0x00010000UL) RCC_PLL1VCIRANGE_3 RCC_PLLCFGR_PLL1RGE_3 ETH_MACSPI0R_SPI0 ETH_MACSPI0R_SPI0_Msk SYSCFG_PWRCR_ODEN SYSCFG_PWRCR_ODEN_Msk BDMA_CCR_CT_Msk (0x1UL << BDMA_CCR_CT_Pos) HRTIM_MDIER_MCMP2DE_Pos (17U) MDMA_CMDR_MDR_Msk (0xFFFFFFFFUL << MDMA_CMDR_MDR_Pos) IS_OB_USER_TYPE(TYPE) ((((TYPE) & OB_USER_ALL) != 0U) && (((TYPE) & ~OB_USER_ALL) == 0U)) SAI_xCR1_MONO_Pos (12U) HRTIM_ADC1R_AD1EEV1_Pos (5U) __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE HRTIM_BMCR_BMCLK_Pos (2U) WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) SPI_CFG1_TXDMAEN_Pos (15U) OB_SECURE_RDP_NOT_ERASE 0x00000000U GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) SPI_SR_RXWNE_Msk (0x1UL << SPI_SR_RXWNE_Pos) LL_ADC_LEFT_BIT_SHIFT_7 (ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0) LTDC_LxCKCR_CKRED LTDC_LxCKCR_CKRED_Msk HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT 0U FDCAN_TTILS_SE2S_Pos (13U) HRTIM_FLTINR1_FLT2F_3 (0x8UL << HRTIM_FLTINR1_FLT2F_Pos) FMC_PMEM_MEMHIZ FMC_PMEM_MEMHIZ_Msk FLASH_FLAG_EOP_BANK2 (FLASH_SR_EOP | 0x80000000U) __HAL_SPI_1LINE_RX SPI_1LINE_RX EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk FLASH_OPTCR_OPTSTART_Msk (0x1UL << FLASH_OPTCR_OPTSTART_Pos) USB_OTG_HCCHAR_EPDIR_Pos (15U) __HAL_RCC_PLL3CLKOUT_DISABLE(__RCC_PLL3ClockOut__) CLEAR_BIT(RCC->PLLCFGR, (__RCC_PLL3ClockOut__)) RCC_APB1LLPENR_TIM3LPEN_Pos (1U) IS_EXTI_EDGE_LINE(EDGE) (((EDGE) == EXTI_RISING_EDGE) || ((EDGE) == EXTI_FALLING_EDGE)) STM32H7xx_H  ETH_MACL3L4CR_L4SPIM_Msk (0x1UL << ETH_MACL3L4CR_L4SPIM_Pos) HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 USB_OTG_HPRT_PSPD_Pos (17U) TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) ETH_MMCTLPIMSTR_TXLPIUSC_Pos (0U) QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos) HRTIM_EECR1_EE3POL_Msk (0x1UL << HRTIM_EECR1_EE3POL_Pos) RCC_RSR_CPURSTF_Msk (0x1UL << RCC_RSR_CPURSTF_Pos) RCC_CIFR_HSI48RDYF_Pos (5U) EXTI_D3PMR2_MR51_Pos (19U) __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET RCC_APB4RSTR_SPI6RST_Msk (0x1UL << RCC_APB4RSTR_SPI6RST_Pos) HRTIM_ADC1R_AD1TARST HRTIM_ADC1R_AD1TARST_Msk ADC_REG_SQRX_REGOFFSET_MASK (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET) SYSCFG_PMCR_I2C4_FMP SYSCFG_PMCR_I2C4_FMP_Msk SDMMC_CMD_CMDTRANS SDMMC_CMD_CMDTRANS_Msk DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos) TIM_IT_UPDATE TIM_DIER_UIE FDCAN_PSR_EP_Pos (5U) BDMA_ISR_HTIF2_Msk (0x1UL << BDMA_ISR_HTIF2_Pos) DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk USB_OTG_GINTSTS_LPMINT_Pos (27U) HRTIM_IER_FLT3_Pos (2U) USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) xPSR_ICI_IT_2_Pos 25U ETH_MACLMIR_LSI_Msk (0xFFUL << ETH_MACLMIR_LSI_Pos) __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET MDMA_REQUEST_QUADSPI_FIFO_TH ((uint32_t)0x00000016U) RCC_APB4_DIV8 RCC_D3CFGR_D3PPRE_DIV8 EXTI_LINE40 ((uint32_t)0x28) HRTIM_MPER_MPER HRTIM_MPER_MPER_Msk GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) __HAL_RCC_ETH1RX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1RXLPEN)) HRTIM_SET1R_EXTVNT10_Pos (30U) HRTIM_TIMDIER_CMP2IE HRTIM_TIMDIER_CMP2IE_Msk ETH_DMACSR_REB_Msk (0x7UL << ETH_DMACSR_REB_Pos) USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk ETH_DMACIER_CDEE ETH_DMACIER_CDEE_Msk SYSCFG_PMCR_I2C2_FMP SYSCFG_PMCR_I2C2_FMP_Msk RAMECC1_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor2_BASE) __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET __EXP(x) __ ##x ##__ __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE BDMA_IFCR_CGIF7_Pos (28U) SDMMC_MASK_TXFIFOEIE_Pos (18U) __STDC_UTF_16__ 1 __HAL_RCC_MDIOS_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_MDIOSLPEN)) == 0U) RCC_AHB4LPENR_D3SRAM1LPEN RCC_AHB4LPENR_SRAM4LPEN DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos) DMAmuxRequestGenStatus SAI4_Block_B ((SAI_Block_TypeDef *)SAI4_Block_B_BASE) __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE HRTIM_RST2R_EXTVNT3_Pos (23U) SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) FDCAN_RXF1C_F1SA_Msk (0x3FFFUL << FDCAN_RXF1C_F1SA_Pos) FDCAN_TXFQS_TFQPI_Msk (0x1FUL << FDCAN_TXFQS_TFQPI_Pos) __HAL_RCC_ADC12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ADC12EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ADC12EN); UNUSED(tmpreg); } while(0) __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE FMC_PATT_ATTHIZ_Msk (0xFFUL << FMC_PATT_ATTHIZ_Pos) RCC_CR_D1CKRDY_Msk (0x1UL << RCC_CR_D1CKRDY_Pos) ADC_CR_LINCALRDYW4_Pos (25U) FLASH_CR_OPERRIE_Pos (22U) DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos) __GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE" RCC_APB1LRSTR_CECRST_Pos (27U) DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos) __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE RCC_APB1LENR_TIM3EN RCC_APB1LENR_TIM3EN_Msk HAL_TIM_CHANNEL_STATE_BUSY RCC_CRS_FLAG_SYNCMISS CRS_ISR_SYNCMISS RCC_AHB4RSTR_GPIOGRST RCC_AHB4RSTR_GPIOGRST_Msk IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO)) TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) ADC_CFGR_OVRMOD_Pos (12U) GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) HRTIM_EECR3_EE10F_1 (0x2UL << HRTIM_EECR3_EE10F_Pos) GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) EXTI_PR1_PR8 EXTI_PR1_PR8_Msk __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE OTG_FS_IRQn ADC_JDR3_JDATA_16 (0x00010000UL << ADC_JDR3_JDATA_Pos) HAL_FLASH_ERROR_OPE_BANK2 FLASH_FLAG_OPERR_BANK2 PWR_EXTERNAL_SOURCE_SUPPLY PWR_CR3_BYPASS USART_CR3_NACK USART_CR3_NACK_Msk __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART8LPEN) ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) QUADSPI_CCR_ADMODE_Pos (10U) LTDC_SRCR_VBR_Pos (1U) ADC_CR_LINCALRDYW5 ADC_CR_LINCALRDYW5_Msk USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) DAC_CR_CEN1 DAC_CR_CEN1_Msk USART_CR3_RXFTCFG_2 (0x4UL << USART_CR3_RXFTCFG_Pos) FLASH_PRAR_DMEP_Msk (0x1UL << FLASH_PRAR_DMEP_Pos) ETH_MACACR_ATSEN2_Pos (6U) RAMECC1_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor1_BASE) TIM_SMCR_SMS_Pos (0U) RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk EXTI_RTSR1_TR9_Msk (0x1UL << EXTI_RTSR1_TR9_Pos) LL_ADC_CHANNEL_12 (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP | ADC_CHANNEL_12_BITFIELD) LL_ADC_CLOCK_ASYNC_DIV8 (ADC_CCR_PRESC_2 ) SCB_AIRCR_VECTRESET_Msk (1UL ) HRTIM_MCR_SYNCRSTM_Msk (0x1UL << HRTIM_MCR_SYNCRSTM_Pos) HRTIM_MCR_BRSTDMA_0 (0x1UL << HRTIM_MCR_BRSTDMA_Pos) USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk __HAL_RCC_ETH1MAC_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1MACEN) != 0U) WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) LTDC_SRCR_VBR LTDC_SRCR_VBR_Msk BDMA_Channel3 ((BDMA_Channel_TypeDef *) BDMA_Channel3_BASE) FDCAN_IE_TEFFE_Msk (0x1UL << FDCAN_IE_TEFFE_Pos) EXTI_RTSR1_TR20 EXTI_RTSR1_TR20_Msk CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk ETH_MACMDIOAR_CR_DIV14AR ETH_MACMDIOAR_CR_DIV14AR_Msk COMP_OR_AFOPI1 COMP_OR_AFOPI1_Msk RCC_AHB3LPENR_DTCM1LPEN_Pos (28U) TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) __HAL_PWR_AVD_EXTI_GET_FLAG() ((READ_BIT(EXTI->PR1, PWR_EXTI_LINE_AVD) == PWR_EXTI_LINE_AVD) ? 1UL : 0UL) I2C_CR2_STOP_Pos (14U) USART_CR1_TXFEIE_Pos (30U) HRTIM_MCR_DACSYNC HRTIM_MCR_DACSYNC_Msk __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE USART_CR1_EOBIE USART_CR1_EOBIE_Msk HRTIM_RSTBR_TIMACMP1 HRTIM_RSTBR_TIMACMP1_Msk PWR_WKUPFR_WKUPF3_Msk (0x1UL << PWR_WKUPFR_WKUPF3_Pos) IWDG_PR_PR_Pos (0U) HRTIM_ADC2R_AD2EEV6_Msk (0x1UL << HRTIM_ADC2R_AD2EEV6_Pos) __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT ADC_SMPR2_SMP11_Pos (3U) TPI_DEVTYPE_MajorType_Pos 0U LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) GPIO_NOPULL (0x00000000U) DLYB_CFGR_LNG_Msk (0xFFFUL << DLYB_CFGR_LNG_Pos) short unsigned int GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) FLASH_CR_WRPERRIE_Msk (0x1UL << FLASH_CR_WRPERRIE_Pos) __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT ETH_MACHWF1R_ADDR64_Pos (14U) __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART4EN) != 0U) ADC_CALFACT2_LINCALFACT_7 (0x00000080UL << ADC_CALFACT2_LINCALFACT_Pos) RCC_RSR_WWDG1RSTF RCC_RSR_WWDG1RSTF_Msk ETH_MTLTQDR_TWCSTS ETH_MTLTQDR_TWCSTS_Msk RCC_AHB4RSTR_HSEMRST_Msk (0x1UL << RCC_AHB4RSTR_HSEMRST_Pos) RCC_CICR_LSECSSC RCC_CICR_LSECSSC_Msk SYSCFG_EXTICR3_EXTI9_PF (0x00000050U) __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT FDCAN_TTOCN_GCS_Msk (0x1UL << FDCAN_TTOCN_GCS_Pos) LL_ADC_LEFT_BIT_SHIFT_8 (ADC_CFGR2_LSHIFT_3) ETH_MACPFR_HPF_Msk (0x1UL << ETH_MACPFR_HPF_Pos) GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED FLASH_OPTSR_IWDG1_SW_Msk (0x1UL << FLASH_OPTSR_IWDG1_SW_Pos) EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk BDMA_ISR_GIF4_Msk (0x1UL << BDMA_ISR_GIF4_Pos) RAMECC_IER_GIE_Pos (0U) SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk USART_CR2_DIS_NSS USART_CR2_DIS_NSS_Msk MDMA_Channel15 ((MDMA_Channel_TypeDef *)MDMA_Channel15_BASE) HAL_FLASH_ERROR_WRP_BANK2 FLASH_FLAG_WRPERR_BANK2 LL_ADC_RESOLUTION_14B ( ADC_CFGR_RES_0) ETH_MTLTQDR_TWCSTS_Pos (3U) __HAL_RCC_CSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_CSION) EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk MDMA_CTCR_DBURST_Pos (15U) DAC_SWTRIGR_SWTRIG1_Pos (0U) ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) __ULFRACT_IBIT__ 0 __HAL_RCC_USART1_CONFIG __HAL_RCC_USART16_CONFIG HRTIM_ADC3R_AD3MPER_Msk (0x1UL << HRTIM_ADC3R_AD3MPER_Pos) TISEL IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB) BDMA_CCR_MEM2MEM_Pos (14U) ADC_INJ_RANK_3_JSQR_BITOFFSET_POS (ADC_JSQR_JSQ3_Pos) __HAL_DBGMCU_FREEZE_TIM16() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM16)) GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos) ADC_OFR4_OFFSET4_4 (0x0000010UL << ADC_OFR4_OFFSET4_Pos) SYSCFG_CFGR_SRAM4L_Msk (0x1UL << SYSCFG_CFGR_SRAM4L_Pos) DMA_SxCR_EN_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIV12 (0x0000C300U) GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk EXTI_LINE_75 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x0BU) EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk __HAL_MDMA_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->CIFCR = (__FLAG__)) DLYB_CFGR_LNG_7 (0x080UL << DLYB_CFGR_LNG_Pos) __HAL_ADC_SMPR1 ADC_SMPR1 ADC_DFSDM_MODE_ENABLE (LL_ADC_REG_DFSDM_TRANSFER_ENABLE) __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE LL_ADC_REG_TRIG_SOFTWARE (0x00000000UL) EXTI_D1_BASE (EXTI_BASE + 0x0080UL) __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET RCC_AHB1ENR_USB1OTGHSULPIEN_Pos (26U) ETH_DMACTCR_TPBL ETH_DMACTCR_TPBL_Msk RCC_CFGR_STOPKERWUCK_Pos (7U) GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk FLASH_CCR_CLR_EOP_Msk (0x1UL << FLASH_CCR_CLR_EOP_Pos) GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk HRTIM_CR2_TBSWU_Pos (2U) EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk EXTI_RISING_EDGE ((uint32_t)0x00100000) GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) ETH_MACHWF1R_AVSEL_Msk (0x1UL << ETH_MACHWF1R_AVSEL_Pos) GPIO_OTYPER_OT14_Pos (14U) OB_WDG_HW OB_IWDG_HW HRTIM_SET1R_EXTVNT1 HRTIM_SET1R_EXTVNT1_Msk EXTI_PR1_PR9_Msk (0x1UL << EXTI_PR1_PR9_Pos) IS_ADC_EXTTRIG_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_NONE) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISING) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING) ) FMC_BTRx_CLKDIV_Pos (20U) HRTIM_MCR_TECEN_Msk (0x1UL << HRTIM_MCR_TECEN_Pos) SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE __lock_init(lock) __retarget_lock_init(&lock) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT ADC_LINEAR_CALIB_REG_6_ADDR ((uint32_t*) (0x1FF1EC14UL)) GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk HSEM_C1ISR_ISF26 HSEM_C1ISR_ISF26_Msk INT_LEAST64_MAX (__INT_LEAST64_MAX__) FDCAN_TTIE_GTDE_Msk (0x1UL << FDCAN_TTIE_GTDE_Pos) ETH_MACLCSR_TLPIST_Msk (0x1UL << ETH_MACLCSR_TLPIST_Pos) DFSDM_FLTICR_CLRSCDF_Msk (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos) ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk I2S_IT_RXNE I2S_IT_RXP BDMA_CM1AR_MA_Pos (0U) GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk FPU_MVFR0_Divide_Pos 16U ADC_LEFTBITSHIFT_10 (LL_ADC_LEFT_BIT_SHIFT_10) USART_CR1_IDLEIE_Pos (4U) USB_OTG_PCGCCTL_GATECLK_Pos (1U) SDMMC_FIFO_FIFODATA_Pos (0U) RCC_SPI1CLKSOURCE_PLL2 RCC_SPI123CLKSOURCE_PLL2 FDCAN_ILS_RF1WL FDCAN_ILS_RF1WL_Msk GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk ADC_OFR1_OFFSET1_21 (0x0200000UL << ADC_OFR1_OFFSET1_Pos) TIM_OCPOLARITY_HIGH 0x00000000U LL_ADC_CHANNEL_17 (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | ADC_CHANNEL_17_BITFIELD) EXTI_LINE3 ((uint32_t)0x03) NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1 RCC_USART234578CLKSOURCE_HSI (RCC_D2CCIP2R_USART28SEL_0 | RCC_D2CCIP2R_USART28SEL_1) ADC_CFGR2_RSHIFT1_Msk (0x1UL << ADC_CFGR2_RSHIFT1_Pos) AHB3LPENR HRTIM_RST2R_EXTVNT7_Msk (0x1UL << HRTIM_RST2R_EXTVNT7_Pos) TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__)) HRTIM_SET1R_TIMEVNT7_Pos (18U) Parent FPU_FPCCR_ASPEN_Pos 31U HRTIM_CPT2CR_TC1SET_Msk (0x1UL << HRTIM_CPT2CR_TC1SET_Pos) __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE SYSCFG_PMCR_I2C2_FMP_Pos (1U) EXTI_EMR2_EM37_Pos (5U) EXTI_SWIER1_SWIER14_Msk (0x1UL << EXTI_SWIER1_SWIER14_Pos) RTC_OR_OUT_RMP_Pos (1U) HRTIM_ADC1R_AD1MC4 HRTIM_ADC1R_AD1MC4_Msk ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk __ARM_FEATURE_FP16_FML USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) TIM_IT_CC4 TIM_DIER_CC4IE EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos) FLASH_SCAR_SEC_AREA_START FLASH_SCAR_SEC_AREA_START_Msk __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART2LPEN)) != 0U) GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD) RCC_SAI4BCLKSOURCE_PLL (0x00000000U) FDCAN_TTOCN_GCS_Pos (9U) HRTIM_RSTBR_TIMECMP4_Msk (0x1UL << HRTIM_RSTBR_TIMECMP4_Pos) ETH_MACPPSCR_TRGTMODSEL0_Msk (0x3UL << ETH_MACPPSCR_TRGTMODSEL0_Pos) __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) EXTI_RTSR3_TR85 EXTI_RTSR3_TR85_Msk RCC_CR_HSEON_Pos (16U) ETH_DMACTCR_OSP ETH_DMACTCR_OSP_Msk HRTIM_BDTUPR_TIMCNT HRTIM_BDTUPR_TIMCNT_Msk __HAL_RCC_GET_SPI2_SOURCE __HAL_RCC_GET_SPI123_SOURCE __HAL_ADC_SQR1 ADC_SQR1 BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX ADC_JDR1_JDATA_26 (0x04000000UL << ADC_JDR1_JDATA_Pos) GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) LL_ADC_AWD_CHANNEL_7_REG ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) USB_OTG_HCSPLT_HUBADDR_Pos (7U) SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) __HAL_RCC_TIM17_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM17LPEN) HRTIM_TIMCR_CK_PSC_Msk (0x7UL << HRTIM_TIMCR_CK_PSC_Pos) SPI_CR1_RCRCINI_Msk (0x1UL << SPI_CR1_RCRCINI_Pos) I2C_IT_STOPI I2C_CR1_STOPIE HAL_DAC_MSP_INIT_CB_ID HAL_DAC_MSPINIT_CB_ID EXTI_D3PMR1_MR15_Msk (0x1UL << EXTI_D3PMR1_MR15_Pos) DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk HRTIM_EECR1_EE2FAST HRTIM_EECR1_EE2FAST_Msk EXTI_EMR2_EM32 EXTI_EMR2_EM32_Msk RCC_RTCCLKSOURCE_HSE_DIV33 (0x00021300U) FDCAN_NDAT2_ND51 FDCAN_NDAT2_ND51_Msk __CHAR16_TYPE__ short unsigned int xPSR_ICI_IT_1_Pos 10U RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos) RCC_CIER_HSERDYIE_Pos (3U) PWR_WKUPFR_WKUPF5 PWR_WKUPFR_WKUPF5_Msk ETH_MACTSSR_ATSSTM_Msk (0x1UL << ETH_MACTSSR_ATSSTM_Pos) BDMA_IFCR_CTCIF0_Pos (1U) DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk FMC_BTRx_CLKDIV_1 (0x2UL << FMC_BTRx_CLKDIV_Pos) SPI_IER_TXTFIE_Pos (4U) RCC_CFGR_RTCPRE_Msk (0x3FUL << RCC_CFGR_RTCPRE_Pos) SDMMC_MASK_DBCKENDIE_Pos (10U) MDMA_REQUEST_DMA2_Stream6_TC ((uint32_t)0x0000000EU) MDMA_CESR_ASE_Pos (10U) USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk ADC_CHANNEL_14_SMP (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS TIM_CLOCKSOURCE_ITR4 TIM_TS_ITR4 GPIO_MODER_MODE7_Pos (14U) __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE DMA_REQUEST_TIM5_CH2 56U SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos) RCC_APB1LRSTR_LPTIM1RST_Pos (9U) USB_OTG_GINTMSK_WUIM_Pos (31U) SAI_PDMDLY_DLYM4R SAI_PDMDLY_DLYM4R_Msk __HAL_RCC_LPUART1_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPUART1AMEN) TIM_GROUPCH5_OC1REFC TIM_CCR5_GC5C1 RCC_D3AMR_SAI4AMEN RCC_D3AMR_SAI4AMEN_Msk RCC_AHB4ENR_HSEMEN_Pos (25U) EXTI_FTSR2_TR_Msk (0x5UL << EXTI_FTSR2_TR_Pos) TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) GPIO_AFRH_AFSEL10_Pos (8U) HRTIM_DTR_SDTF HRTIM_DTR_SDTF_Msk SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos) EXTI_PR3_PR86_Pos (22U) UR10 UR11 UR12 UR13 UR14 ADC_OFR3_OFFSET3_7 (0x0000080UL << ADC_OFR3_OFFSET3_Pos) UR16 UR17 USB_OTG_DOEPMSK_AHBERRM_Pos (2U) FDCAN_RWD_WDV_Msk (0xFFUL << FDCAN_RWD_WDV_Pos) I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk RCC_APB2LPENR_SAI1LPEN_Pos (22U) DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) USB_OTG_GOTGCTL_EHEN_Pos (12U) CSR_OFFSET_BB PWR_CSR_OFFSET_BB HRTIM_OUTR_DIDL1 HRTIM_OUTR_DIDL1_Msk DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos) __HAL_RCC_BDMA_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_BDMARST) RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk __HAL_RCC_LPTIM3_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM3EN) != 0U) PWR_WKUPEPR_WKUPPUPD2_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD2_Pos) TPI_TRIGGER_TRIGGER_Msk (0x1UL ) ETH_MACRXTXSR_LCOL_Msk (0x1UL << ETH_MACRXTXSR_LCOL_Pos) SYSCFG_EXTICR1_EXTI3_PG (0x00006000U) __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_TEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_TEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_TEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_TEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_FLAG_TE0 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_FLAG_TE4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_FLAG_TE5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_FLAG_TE6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_FLAG_TE7 : (uint32_t)0x00000000) I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL TIM_CR2_MMS2_Pos (20U) RCC_AHB3RSTR_JPGDECRST RCC_AHB3RSTR_JPGDECRST_Msk USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk DAC_CR_TSEL2_3 (0x8UL << DAC_CR_TSEL2_Pos) RCC_CIER_PLL1RDYIE_Msk (0x1UL << RCC_CIER_PLL1RDYIE_Pos) TIM_BREAK2_ENABLE TIM_BDTR_BK2E HRTIM_ADC4R_AD4TDC3 HRTIM_ADC4R_AD4TDC3_Msk USART_CR3_RXFTCFG USART_CR3_RXFTCFG_Msk EXTI_IMR3_IM71_Msk (0x1UL << EXTI_IMR3_IM71_Pos) HRTIM_RST2R_CMP2_Msk (0x1UL << HRTIM_RST2R_CMP2_Pos) RCC_APB2ENR_SAI3EN_Pos (24U) RCC_APB4_DIV1 RCC_D3CFGR_D3PPRE_DIV1 PWR_WKUPCR_WKUPC5_Pos (4U) PWR_WKUPEPR_WKUPPUPD6 PWR_WKUPEPR_WKUPPUPD6_Msk RCC_LPTIM345CLKSOURCE_LSI RCC_D3CCIPR_LPTIM345SEL_2 GPIO_AF8_SAI2 ((uint8_t)0x08) RTC_TSTR_HU_Pos (16U) DAC_DHR12RD_DACC1DHR_Pos (0U) FDCAN_TTGTP_TP_Pos (0U) HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reverse HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT HRTIM_RSTBR_TIMACMP2_Msk (0x1UL << HRTIM_RSTBR_TIMACMP2_Pos) FDCAN_ILS_TSWL_Msk (0x1UL << FDCAN_ILS_TSWL_Pos) BDMA_IFCR_CHTIF1 BDMA_IFCR_CHTIF1_Msk BDMA_IFCR_CHTIF2_Pos (10U) HAL_DMAMUX_REQ_GEN_RISING DMAMUX_RGxCR_GPOL_0 ETH_MMCRAEPR_RXALGNERR_msk (0xFFFFFFFFUL << ETH_MMCRAEPR_RXALGNERR_Pos) ETH_MMCCR_CNTSTOPRO_Pos (1U) HRTIM_BDMUPR_MREP_Msk (0x1UL << HRTIM_BDMUPR_MREP_Pos) ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) SYSCFG_CFGR_AXISRAML_Pos (15U) FPU_MVFR0_Double_precision_Pos 8U QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk RCC_UART5CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI RCC_PERIPHCLK_SAI23 ((uint64_t)(0x00000200U)) USART_CR3_TXFTCFG_0 (0x1UL << USART_CR3_TXFTCFG_Pos) HRTIM_ADC3R_AD3MC1 HRTIM_ADC3R_AD3MC1_Msk TIM_TI1SELECTION_CH1 0x00000000U RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) ETH_DMACIER_AIE_Msk (0x1UL << ETH_DMACIER_AIE_Pos) GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk RCC_SAI1CLKSOURCE_PLL3 RCC_D2CCIP1R_SAI1SEL_1 ETH_MACDR_TFCSTS_GENERATEPCP ETH_MACDR_TFCSTS_GENERATEPCP_Msk HRTIM_RST2R_MSTCMP1 HRTIM_RST2R_MSTCMP1_Msk FDCAN_NDAT2_ND57_Pos (25U) RCC_D2CCIP2R_CECSEL_Pos (22U) __BSD_VISIBLE 1 __HAL_RCC_OPAMP_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_OPAMPEN) != 0U) HRTIM_TIMDIER_RST1DE_Pos (26U) HRTIM_CPT2CR_UPDCPT HRTIM_CPT2CR_UPDCPT_Msk HRTIM_BDTUPR_TIMCMP2_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP2_Pos) USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk ADC_MultiModeTypeDef USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos) IS_OB_BOOT_ADD_OPTION(VALUE) (((VALUE) == OB_BOOT_ADD0) || ((VALUE) == OB_BOOT_ADD1) || ((VALUE) == OB_BOOT_ADD_BOTH)) SYSCFG_CFGR_SRAM1L_Pos (12U) SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos) SDMMC_ICR_DCRCFAILC_Pos (1U) RCC_APB1HRSTR_CRSRST_Pos (1U) DMA2D_ISR_CTCIF DMA2D_ISR_CTCIF_Msk Instance GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) SCB_ICSR_VECTPENDING_Pos 12U ADC_OFR2_SSATE_Msk (0x1UL << ADC_OFR2_SSATE_Pos) RCC_APB1LLPENR_USART2LPEN RCC_APB1LLPENR_USART2LPEN_Msk __HAL_RCC_BDMA_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BDMAEN) != 0U) __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 RCC_AHB4RSTR_GPIOARST_Pos (0U) MDMA_CTCR_SINC MDMA_CTCR_SINC_Msk LD3_Pin GPIO_PIN_14 RCC_APB1LENR_TIM13EN_Pos (7U) __GNUCLIKE_MATH_BUILTIN_RELOPS  USB_OTG_HCINT_FRMOR_Pos (9U) DMAMUX_CSR_SOF14_Msk (0x1UL << DMAMUX_CSR_SOF14_Pos) DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos) TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk FLASH_SIZE ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0xFFFFU)) ? 0x200000U : ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x0000U)) ? 0x200000U : (((uint32_t)(*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) << 10U))) __XSI_VISIBLE 0 USART_ICR_TXFECF USART_ICR_TXFECF_Msk HRTIM_TIMICR_DLYPRTC HRTIM_TIMICR_DLYPRTC_Msk __HAL_RCC_HRTIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_HRTIMEN) == 0U) __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED LL_ADC_AWD2 (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR2_REGOFFSET) FDCAN_TTOCN_ECS_Pos (1U) HRTIM_SET1R_CMP3_Pos (5U) TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER CEC ((CEC_TypeDef *) CEC_BASE) USART_CR3_RXFTIE USART_CR3_RXFTIE_Msk ETH_DMACMFCR_MFCO_Pos (15U) SPI_CFG2_SSOM_Pos (30U) USB_OTG_GLPMCFG_ENBESL_Pos (28U) SYSCFG_EXTICR1_EXTI0_PI (0x00000008U) USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk RCC_APB4LPENR_LPTIM3LPEN_Pos (10U) SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk LPTIM3_BASE (D3_APB1PERIPH_BASE + 0x2800UL) ETH_DMACTDLAR_TDESLA_Pos (2U) FLASH_SR_DBECCERR_Pos (26U) EXTI_EMR1_EM17_Pos (17U) FDCAN_NDAT2_ND49 FDCAN_NDAT2_ND49_Msk CR_MSION_BB RCC_CR_MSION_BB RCC_APB1LRSTR_CECRST RCC_APB1LRSTR_CECRST_Msk USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos) HRTIM_ADC1R_AD1TBC2_Pos (15U) FMC_SDTRx_TRAS_Msk (0xFUL << FMC_SDTRx_TRAS_Pos) ETH_MACRXTXSR_EXDEF_Msk (0x1UL << ETH_MACRXTXSR_EXDEF_Pos) LTDC_SSCR_VSH LTDC_SSCR_VSH_Msk RCC_APB1LRSTR_I2C1RST RCC_APB1LRSTR_I2C1RST_Msk GPIOH_BASE (D3_AHB1PERIPH_BASE + 0x1C00UL) HRTIM_ICR_SYSFLTC_Msk (0x1UL << HRTIM_ICR_SYSFLTC_Pos) __HAL_RCC_SPI6_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_SPI6EN) != 0U) BDMA_CCR_EN_Msk (0x1UL << BDMA_CCR_EN_Pos) FLASH_IT_ALL_BANK1 (FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1 | FLASH_IT_OPERR_BANK1 | FLASH_IT_RDPERR_BANK1 | FLASH_IT_RDSERR_BANK1 | FLASH_IT_SNECCERR_BANK1 | FLASH_IT_DBECCERR_BANK1 | FLASH_IT_CRCEND_BANK1 | FLASH_IT_CRCRDERR_BANK1) DBGMCU_APB1LFZ1_DBG_I2C1 DBGMCU_APB1LFZ1_DBG_I2C1_Msk __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos) SWPMI_CR_LPBK_Pos (4U) SPI_CFG2_SSOE_Msk (0x1UL << SPI_CFG2_SSOE_Pos) __HAL_RCC_SPI6_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_SPI6AMEN) RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2_1 DMAMUX1_Channel10 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE) D1_APB1PERIPH_BASE (PERIPH_BASE + 0x10000000UL) __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM4EN) != 0U) LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 TIM2_AF1_ETRSEL_2 (0x4UL << TIM2_AF1_ETRSEL_Pos) RCC_AHB4RSTR_GPIODRST RCC_AHB4RSTR_GPIODRST_Msk DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE BDMA_FLAG_TC5 ((uint32_t)0x00200000) RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER HRTIM_RST1R_EXTVNT9_Msk (0x1UL << HRTIM_RST1R_EXTVNT9_Pos) USB_OTG_GCCFG_SDET_Pos (2U) __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE MDMA_DEST_BURST_64BEATS ((uint32_t)MDMA_CTCR_DBURST_1 | (uint32_t)MDMA_CTCR_DBURST_2) ETH_MACTTSSNR_TXTSSLO_Msk (0x7FFFFFFFUL << ETH_MACTTSSNR_TXTSSLO_Pos) ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) ETH_MACA3HR_SA_Pos (30U) DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk I2C_ISR_TC_Pos (6U) RCC_APB1LLPENR_UART8LPEN RCC_APB1LLPENR_UART8LPEN_Msk MDMA_LITTLE_HALFWORD_ENDIANNESS_EXCHANGE ((uint32_t)MDMA_CCR_HEX) HRTIM_TIMCR_UPDGAT_3 (0x8UL << HRTIM_TIMCR_UPDGAT_Pos) HRTIM_RSTR_EXTEVNT7 HRTIM_RSTR_EXTEVNT7_Msk SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE FLASH_OPTSR_IO_HSLV_Pos (29U) PreviousState RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk LL_ADC_INJ_TRIG_EXT_FALLING (ADC_JSQR_JEXTEN_1 ) GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk ADC_CALFACT_CALFACT_S_7 (0x080UL << ADC_CALFACT_CALFACT_S_Pos) FDCAN_NDAT1_ND11_Pos (11U) ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) RCC_D1CFGR_D1PPRE_0 (0x1UL << RCC_D1CFGR_D1PPRE_Pos) FMC_PATT_ATTHOLD_Msk (0xFFUL << FMC_PATT_ATTHOLD_Pos) ETH_MACCR_GPSLCE_Pos (23U) GPIO_MODER_MODE12_Pos (24U) M_SQRT2 1.41421356237309504880 TIM_TIM5_ETR_SAI4_FSA TIM5_AF1_ETRSEL_0 ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) USB_OTG_HCINTMSK_AHBERR_Pos (2U) OPAMP1_HSOTR_TRIMHSOFFSETP OPAMP1_HSOTR_TRIMHSOFFSETP_Msk HRTIM_ADC2R_AD2TDC3 HRTIM_ADC2R_AD2TDC3_Msk DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk SPI_SR_TXP_Pos (1U) FMC_BCR1_FMCEN_Pos (31U) _IOFBF 0 TIM_CCER_CC5E_Pos (16U) DWT_CTRL_NUMCOMP_Pos 28U HRTIM_FLTINR2_FLT5SRC_Pos (2U) IS_TIM_REMAP(__RREMAP__) (((__RREMAP__) == TIM_TIM1_ETR_GPIO) || ((__RREMAP__) == TIM_TIM1_ETR_ADC1_AWD1) || ((__RREMAP__) == TIM_TIM1_ETR_ADC1_AWD2) || ((__RREMAP__) == TIM_TIM1_ETR_ADC1_AWD3) || ((__RREMAP__) == TIM_TIM1_ETR_ADC3_AWD1) || ((__RREMAP__) == TIM_TIM1_ETR_ADC3_AWD2) || ((__RREMAP__) == TIM_TIM1_ETR_ADC3_AWD3) || ((__RREMAP__) == TIM_TIM1_ETR_COMP1) || ((__RREMAP__) == TIM_TIM1_ETR_COMP2) || ((__RREMAP__) == TIM_TIM8_ETR_GPIO) || ((__RREMAP__) == TIM_TIM8_ETR_ADC2_AWD1) || ((__RREMAP__) == TIM_TIM8_ETR_ADC2_AWD2) || ((__RREMAP__) == TIM_TIM8_ETR_ADC2_AWD3) || ((__RREMAP__) == TIM_TIM8_ETR_ADC3_AWD1) || ((__RREMAP__) == TIM_TIM8_ETR_ADC3_AWD2) || ((__RREMAP__) == TIM_TIM8_ETR_ADC3_AWD3) || ((__RREMAP__) == TIM_TIM8_ETR_COMP1) || ((__RREMAP__) == TIM_TIM8_ETR_COMP2) || ((__RREMAP__) == TIM_TIM2_ETR_GPIO) || ((__RREMAP__) == TIM_TIM2_ETR_COMP1) || ((__RREMAP__) == TIM_TIM2_ETR_COMP2) || ((__RREMAP__) == TIM_TIM2_ETR_RCC_LSE) || ((__RREMAP__) == TIM_TIM2_ETR_SAI1_FSA) || ((__RREMAP__) == TIM_TIM2_ETR_SAI1_FSB) || ((__RREMAP__) == TIM_TIM3_ETR_GPIO) || ((__RREMAP__) == TIM_TIM3_ETR_COMP1) || ((__RREMAP__) == TIM_TIM5_ETR_GPIO) || ((__RREMAP__) == TIM_TIM5_ETR_SAI2_FSA) || ((__RREMAP__) == TIM_TIM5_ETR_SAI2_FSB) || ((__RREMAP__) == TIM_TIM23_ETR_GPIO) || ((__RREMAP__) == TIM_TIM23_ETR_COMP1) || ((__RREMAP__) == TIM_TIM23_ETR_COMP2) || ((__RREMAP__) == TIM_TIM24_ETR_GPIO) || ((__RREMAP__) == TIM_TIM24_ETR_SAI4_FSA) || ((__RREMAP__) == TIM_TIM24_ETR_SAI4_FSB) || ((__RREMAP__) == TIM_TIM24_ETR_SAI1_FSA) || ((__RREMAP__) == TIM_TIM24_ETR_SAI1_FSB)) AHB2LPENR HRTIM_MDIER_MREPDE_Msk (0x1UL << HRTIM_MDIER_MREPDE_Pos) RCC_D2CCIP1R_FDCANSEL_Msk (0x3UL << RCC_D2CCIP1R_FDCANSEL_Pos) FMC_PATT_ATTSET_3 (0x08UL << FMC_PATT_ATTSET_Pos) USART_ISR_NE USART_ISR_NE_Msk I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) _REENT_TM(ptr) ((ptr)->_localtime_buf) ADC_ISR_AWD1 ADC_ISR_AWD1_Msk DMA2D_FGPFCCR_CCM DMA2D_FGPFCCR_CCM_Msk ETH_DMACTDRLR_TDRL ETH_DMACTDRLR_TDRL_Msk HRTIM_MDIER_MUPDIE HRTIM_MDIER_MUPDIE_Msk ADC_EXTERNALTRIGINJEC_T1_CC4 (LL_ADC_INJ_TRIG_EXT_TIM1_CH4) EXTI_IMR3_IM66_Pos (2U) __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE RCC_PLLCFGR_PLL3FRACEN_Msk (0x1UL << RCC_PLLCFGR_PLL3FRACEN_Pos) ExternalTrigConvEdge RCC_RTCCLKSOURCE_HSE_DIV6 (0x00006300U) ADC_OFFSET_4 (LL_ADC_OFFSET_4) RTC_ALRMBR_HT_Pos (20U) SPI_CFG2_MSSI_Pos (0U) USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk DLYB_CFGR_UNIT_0 (0x01UL << DLYB_CFGR_UNIT_Pos) FLASH_SR_STRBERR_Pos (19U) DMA_REQUEST_HRTIM_TIMER_A 96U GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) CONTROL_nPRIV_Pos 0U DFSDM_FLTISR_ROVRF_Pos (3U) RCC_APB1LLPENR_TIM4LPEN RCC_APB1LLPENR_TIM4LPEN_Msk SDMMC_STA_CMDSENT_Msk (0x1UL << SDMMC_STA_CMDSENT_Pos) USB_OTG_DCTL_CGINAK_Pos (8U) SDMMC_STA_IDMATE_Pos (27U) RTC_BKP1R RTC_BKP1R_Msk DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) HRTIM_ADC1R_AD1EEV3_Pos (7U) HRTIM_ISR_BMPER_Msk (0x1UL << HRTIM_ISR_BMPER_Pos) __used __attribute__((__used__)) LSION_BITNUMBER RCC_LSION_BIT_NUMBER SDMMC_DCTRL_RWMOD_Msk (0x1UL << SDMMC_DCTRL_RWMOD_Pos) HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect xPSR_GE_Pos 16U EXTI_FTSR1_TR15 EXTI_FTSR1_TR15_Msk GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_ADC3EN) == 0U) HRTIM_RST2R_EXTVNT8_Pos (28U) FDCAN_ILE_EINT0 FDCAN_ILE_EINT0_Msk RCC_AHB4ENR_HSEMEN_Msk (0x1UL << RCC_AHB4ENR_HSEMEN_Pos) FDCAN_TTOCN_SWP_Msk (0x1UL << FDCAN_TTOCN_SWP_Pos) SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk EXTI_D3PCR2H_PCS49_Msk (0x3UL << EXTI_D3PCR2H_PCS49_Pos) SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) HAL_I2C_STATE_BUSY_RX_LISTEN ADC_LINEAR_CALIB_REG_2_ADDR ((uint32_t*) (0x1FF1EC04UL)) RAMECC3_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC3_Monitor1_BASE) RCC_SPI3CLKSOURCE_CLKP RCC_SPI123CLKSOURCE_CLKP ADC_AWD_CR3_REGOFFSET (0x00200000UL) DMAMUX_CFR_CSOF5_Pos (5U) ETH_DMAMR_PR_4_1 (0x00003000U) ETH_DMACCR_MSS_Msk (0x3FFFUL << ETH_DMACCR_MSS_Pos) FDCAN_CCCR_EFBI_Pos (13U) I2C_ICR_OVRCF_Pos (10U) RTC_CR_SUB1H_Pos (17U) SAI_PDMDLY_DLYM1R_2 (0x4UL << SAI_PDMDLY_DLYM1R_Pos) EXTI_FTSR1_TR5_Pos (5U) HRTIM_EECR2_EE7SNS HRTIM_EECR2_EE7SNS_Msk SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE COMP_CFGRx_INMSEL_1 (0x2UL << COMP_CFGRx_INMSEL_Pos) FDCAN_NBTP_NTSEG2 FDCAN_NBTP_NTSEG2_Msk DMA_REQUEST_TIM15_TRIG 107U ADC_OFR1_OFFSET1_9 (0x0000200UL << ADC_OFR1_OFFSET1_Pos) DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos) SCB_CLIDR_LOC_Pos 24U EXTI_TRIGGER_FALLING 0x00000002U EXTI_EMR2_EM36_Msk (0x1UL << EXTI_EMR2_EM36_Pos) MDMA_GISR0_GIF12_Msk (0x1UL << MDMA_GISR0_GIF12_Pos) USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) RTC_BKP3R RTC_BKP3R_Msk FDCAN_TTTMK_TICC_Msk (0x7FUL << FDCAN_TTTMK_TICC_Pos) OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 RCC_D3CFGR_D3PPRE_DIV2_Msk (0x1UL << RCC_D3CFGR_D3PPRE_DIV2_Pos) RCC_AHB4RSTR_GPIOJRST RCC_AHB4RSTR_GPIOJRST_Msk SDMMC_ICR_IDMABTCC_Pos (28U) DFSDM_CHCFGR1_SPICKSEL_Pos (2U) __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM3RST) EXTI_LINE86 ((uint32_t)0x56) GPIO_AF9_FDCAN1 ((uint8_t)0x09) FDCAN_TTIR_CSM_Pos (2U) RCC_CRS_NONE (0x00000000U) DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos) TIM1_AF1_BKDF1BK0E TIM1_AF1_BKDF1BK0E_Msk _BSD_PTRDIFF_T_  DMA2D_OCOLR_GREEN_1_Msk (0xFFUL<<DMA2D_OCOLR_GREEN_1_Pos) USB_OTG_GLPMCFG_L1SSEN_Pos (7U) RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) SCB_CCSIDR_RA_Pos 29U RCC_UART8CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 RCC_LPUART1CLKSOURCE_PCLK4 RCC_LPUART1CLKSOURCE_D3PCLK1 ETH_MMCTIMR 0x00000110U RCC_AHB3RSTR_DMA2DRST_Pos (4U) HRTIM_MCNTR_MCNTR_Pos (0U) __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT AWD3CR ADC_FLAG_JEOS ADC_ISR_JEOS OTG_FS_WKUP_IRQn ADC_PCSEL_PCSEL_0 (0x00001UL << ADC_PCSEL_PCSEL_Pos) TIM_TIM2_TI4_GPIO 0x00000000U ETH_DMASBMR_FB_Pos (0U) FDCAN_TTILS_SOGS_Msk (0x1UL << FDCAN_TTILS_SOGS_Pos) ETH_MMCTIR_TXSCOLGPIS ETH_MMCTIR_TXSCOLGPIS_Msk HRTIM_TIMDIER_SET1IE_Pos (9U) RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 HRTIM_IER_FLT3_Msk (0x1UL << HRTIM_IER_FLT3_Pos) RCC_PERIPHCLK_LPTIM1 ((uint64_t)(0x00000020U)) LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_1 ) GPIO_AF12_FMC ((uint8_t)0x0C) DAC_SR_CAL_FLAG1_Msk (0x1UL << DAC_SR_CAL_FLAG1_Pos) HRTIM_TIMCR_UPDGAT_1 (0x2UL << HRTIM_TIMCR_UPDGAT_Pos) __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET MPU_CTRL_ENABLE_Pos 0U FDCAN_ILS_TOOE FDCAN_ILS_TOOE_Msk USART_CR3_TCBGTIE USART_CR3_TCBGTIE_Msk ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos) ADC_JDR3_JDATA_13 (0x00002000UL << ADC_JDR3_JDATA_Pos) ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) JPEG_CR_OFTIE_Pos (3U) __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE MDMA_CIFCR_CBTIF_Msk (0x1UL << MDMA_CIFCR_CBTIF_Pos) LL_ADC_OVS_GRP_INJECTED ( ADC_CFGR2_JOVSE ) ARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable) ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) HAL_DMAMUX2_SYNC_DMAMUX2_CH1_EVT 1U ADC_CSR_EOC_SLV_Msk (0x1UL << ADC_CSR_EOC_SLV_Pos) HRTIM_TIMICR_SET1C HRTIM_TIMICR_SET1C_Msk COMP_OR_AFOPA8_Pos (1U) USART_ISR_TXE_TXFNF_Msk (0x1UL << USART_ISR_TXE_TXFNF_Pos) HRTIM_RST2R_TIMEVNT1 HRTIM_RST2R_TIMEVNT1_Msk CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) FDCAN_TTILS_IWTS FDCAN_TTILS_IWTS_Msk ADC_SQR2_SQ8_Pos (18U) RCC_SYSCLK_DIV1 RCC_D1CFGR_D1CPRE_DIV1 DMA_HISR_HTIF7_Pos (26U) FMC_BTRx_ACCMOD FMC_BTRx_ACCMOD_Msk GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) SYSCFG_UR2_BOOT_ADD0_Pos (16U) TIM_TIM8_ETR_ADC3_AWD1 (TIM8_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_1) ETH_DMADSR_TPS_FETCHING_Msk (0x1UL << ETH_DMADSR_TPS_FETCHING_Pos) ETH_MACIER_LPIIE_Msk (0x1UL << ETH_MACIER_LPIIE_Pos) __LDBL_MAX_10_EXP__ 308 __HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_OPAMPLPEN)) != 0U) SCB_BASE (SCS_BASE + 0x0D00UL) GPIO_AF0_MCO ((uint8_t)0x00) SWPMI_RFL_RFL_0_1 (0x00000003U) RCC_AHB4ENR_GPIOKEN_Pos (10U) QUADSPI_CCR_INSTRUCTION_4 (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos) SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos) DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk SAI_PDMDLY_DLYM3R_Pos (20U) IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || ((INSTANCE) == DFSDM1_Filter1) || ((INSTANCE) == DFSDM1_Filter2) || ((INSTANCE) == DFSDM1_Filter3)) __HAL_RCC_UART8_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART8RST) JPGDEC_BASE (D1_AHB1PERIPH_BASE + 0x3000UL) HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback FMC_BTRx_ADDSET_3 (0x8UL << FMC_BTRx_ADDSET_Pos) SPDIFRX_IDR_ID_Pos (0U) TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) TIM_CR2_OIS2_Pos (10U) USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) EXTI_EMR3_EM66_Msk (0x1UL << EXTI_EMR3_EM66_Pos) ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) HRTIM_IER_FLT5_Pos (4U) MDMA_CBNDTR_BRSUM_Pos (18U) HRTIM_CPT2CR_TD1SET HRTIM_CPT2CR_TD1SET_Msk FLASH_CRCCR_CRC_SECT_Msk (0x7UL << FLASH_CRCCR_CRC_SECT_Pos) LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS ( ADC_SQR1_L_1 ) I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk LL_ADC_INJ_TRIG_EXT_TIM3_TRGO (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM1LPEN) ETH_MACHWF1R_DCBEN_Pos (16U) __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET EXTI_SWIER2_SWIER51_Msk (0x1UL << EXTI_SWIER2_SWIER51_Pos) BDMA_IFCR_CTEIF2 BDMA_IFCR_CTEIF2_Msk HAL_TIM_PeriodElapsedCallback DCMI_SR_VSYNC_Pos (1U) SAI_xCR1_MCKDIV_2 (0x04UL << SAI_xCR1_MCKDIV_Pos) HRTIM_SET2R_RESYNC_Msk (0x1UL << HRTIM_SET2R_RESYNC_Pos) USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos) USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk SCB_CTR_IMINLINE_Pos 0U ADC_SQR2_SQ7_Pos (12U) SPI_CR1_HDDIR SPI_CR1_HDDIR_Msk HSEM_C1MISR_MISF17_Msk (0x1UL << HSEM_C1MISR_MISF17_Pos) QUADSPI_CR_TCEN_Pos (3U) SYSCFG_CCCSR_EN_Pos (0U) GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk __HAL_RCC_USB_OTG_HS_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_ENABLE() PWR_CR1_ALS_LEV1 PWR_CR1_ALS_LEV1_Msk ETH_MACWTR_PWE_Pos (8U) ADC_SQR1_SQ1_Pos (6U) GPV_BASE (PERIPH_BASE + 0x11000000UL) ETH_MTLQICSR_RXOIE ETH_MTLQICSR_RXOIE_Msk BDMA_IFCR_CGIF3_Msk (0x1UL << BDMA_IFCR_CGIF3_Pos) FDCAN_ILS_TCFL FDCAN_ILS_TCFL_Msk ADC_INJECTED_SOFTWARE_START (LL_ADC_INJ_TRIG_SOFTWARE) USART_ISR_RXFF_Msk (0x1UL << USART_ISR_RXFF_Pos) EXTI_FTSR1_TR11_Msk (0x1UL << EXTI_FTSR1_TR11_Pos) ADC_JDR1_JDATA_20 (0x00100000UL << ADC_JDR1_JDATA_Pos) RCC_APB2RSTR_SAI2RST_Pos (23U) RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) HRTIM_REP_REP_Pos (0U) IS_RCC_SWPMI1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SWPMI1CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_SWPMI1CLKSOURCE_HSI)) SPI_SR_TXC_Pos (12U) TIM_BDTR_LOCK_Pos (8U) USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ ADC_RESOLUTION_10B (LL_ADC_RESOLUTION_10B) RCC_PLLCKSELR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCKSELR_PLLSRC_HSE_Pos) HRTIM_RSTBR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTBR_TIMCCMP4_Pos) HRTIM_ADC1R_AD1TAC3_Msk (0x1UL << HRTIM_ADC1R_AD1TAC3_Pos) FMC_PMEM_MEMWAIT_3 (0x08UL << FMC_PMEM_MEMWAIT_Pos) __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE(); __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE(); } while(0) I2C_ICR_PECCF I2C_ICR_PECCF_Msk RTC_BKP5R RTC_BKP5R_Msk FDCAN_TXFQS_TFFL FDCAN_TXFQS_TFFL_Msk ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) RCC_MCO2SOURCE_CSICLK RCC_CFGR_MCO2_2 FDCAN_TTIE_CERE_Msk (0x1UL << FDCAN_TTIE_CERE_Pos) EXTI_LINE43 ((uint32_t)0x2B) SPDIFRX_DR1_PE_Pos (0U) RNG_CR_CED_Pos (5U) HRTIM_TIMISR_CPT2_Pos (8U) HRTIM_BMCR_BME_Msk (0x1UL << HRTIM_BMCR_BME_Pos) GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) INT64_C(x) __INT64_C(x) ETH_MACTFCR_PLT_MINUS28_Pos (4U) TIM1_AF1_ETRSEL_Msk (0xFUL << TIM1_AF1_ETRSEL_Pos) RCC_UART5CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI DCMI_DR_BYTE2_Pos (16U) FMC_BWTRx_ACCMOD_Pos (28U) SDMMC_ICR_DHOLDC SDMMC_ICR_DHOLDC_Msk QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk ETH_DMACSR_CDE ETH_DMACSR_CDE_Msk __THROW  __lock_close_recursive(lock) __retarget_lock_close_recursive(lock) TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk ETH_MACPCSR_PWRDWN ETH_MACPCSR_PWRDWN_Msk LSION_BitNumber RCC_LSION_BIT_NUMBER USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk RCC_CIFR_LSECSSF_Pos (9U) TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1 RCC_AHB2ENR_D2SRAM1EN_Msk RCC_AHB2ENR_SRAM1EN_Msk TIM8_AF1_ETRSEL_2 (0x4UL << TIM8_AF1_ETRSEL_Pos) HRTIM_EECR1_EE4SNS HRTIM_EECR1_EE4SNS_Msk BDMA_REQUEST_GENERATOR2 3U RCC_SAI23CLKSOURCE_PLL (0x00000000U) HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock HRTIM_MDIER_MCMP4IE_Pos (3U) RCC_APB3_DIV1 RCC_D1CFGR_D1PPRE_DIV1 FDCAN_IE_RF0LE_Msk (0x1UL << FDCAN_IE_RF0LE_Pos) ADC_JDR2_JDATA_17 (0x00020000UL << ADC_JDR2_JDATA_Pos) TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) ETH_MACIVIR_VLC_VLANTAGREPLACE_Pos (16U) HRTIM_CNTR_CNTR HRTIM_CNTR_CNTR_Msk PWR_WKUPEPR_WKUPP6 PWR_WKUPEPR_WKUPP6_Msk ETH_MACCR_IPC ETH_MACCR_IPC_Msk RTC_BKP7R RTC_BKP7R_Msk SPI_CR1_IOLOCK SPI_CR1_IOLOCK_Msk CRS_CR_SYNCOKIE_Msk (0x1UL << CRS_CR_SYNCOKIE_Pos) FDCAN_IR_BO_Msk (0x1UL << FDCAN_IR_BO_Pos) USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM4LPEN) ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) M_LOG2_E _M_LN2 RCC_PLL3DIVR_N3_Pos (0U) BDMA_ISR_GIF5_Pos (20U) GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk MDMA_REQUEST_DMA1_Stream5_TC ((uint32_t)0x00000005U) EXTI_LINE_41 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x09U) TIM_TIM23_TI4_COMP1_COMP2 (TIM_TISEL_TI4SEL_0 | TIM_TISEL_TI4SEL_1) RCC_SPI123CLKSOURCE_PLL3 RCC_D2CCIP1R_SPI123SEL_1 RCC_USART3CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 MDMA_CTCR_SSIZE MDMA_CTCR_SSIZE_Msk EOCSelection OB_BOOT_ADD0 0x01U RCC_CR_PLL1ON_Pos (24U) HRTIM_RSTR_EXTEVNT3_Pos (11U) __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) RTC_ALL_TAMPER_INTERRUPT RTC_IT_TAMP TIM_TIM24_TI1_CAN_TMP TIM_TISEL_TI1SEL_0 __has_extension __has_feature FDCANCCU_CREL_SUBSTEP_Msk (0xFUL << FDCANCCU_CREL_SUBSTEP_Pos) RTC_TR_HU_Pos (16U) ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk ADC_JDR3_JDATA_1 (0x00000002UL << ADC_JDR3_JDATA_Pos) HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT 1U QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos) RTC_ALRMASSR_SS_Pos (0U) CRS_ISR_FECAP CRS_ISR_FECAP_Msk HRTIM_ADC1R_AD1MC2_Msk (0x1UL << HRTIM_ADC1R_AD1MC2_Pos) ADC_PCSEL_PCSEL_4 (0x00010UL << ADC_PCSEL_PCSEL_Pos) UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM6RST) RESERVED0 RESERVED1 EXTI_EMR2_EM39_Pos (7U) HRTIM_BDTUPR_TIMEEFR1 HRTIM_BDTUPR_TIMEEFR1_Msk RESERVED4 RESERVED5 RESERVED6 GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) RESERVED8 RESERVED9 USE_HAL_MDIOS_REGISTER_CALLBACKS 0U LL_ADC_REG_RANK_11 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) FDCAN_CREL_YEAR_Msk (0xFUL << FDCAN_CREL_YEAR_Pos) RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk LPTIM_CFGR2_IN2SEL_Msk (0x3UL << LPTIM_CFGR2_IN2SEL_Pos) ADC_CCR_TSEN ADC_CCR_TSEN_Msk HRTIM_BMCMPR_BMCMPR HRTIM_BMCMPR_BMCMPR_Msk EXTI_RTSR1_TR1_Pos (1U) EXTI_IMR1_IM16_Pos (16U) SYSCFG_UR6_PAEND_BANK1_Pos (16U) __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER HRTIM_TIMCR_TREPU_Msk (0x1UL << HRTIM_TIMCR_TREPU_Pos) DBGMCU_APB4FZ1_DBG_LPTIM3_Pos (10U) LL_ADC_REG_RANK_15 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) GPIO_OTYPER_OT3_Pos (3U) LTDC_LxCR_LEN LTDC_LxCR_LEN_Msk STM32H743xx_H  QUADSPI_CR_FTHRES_0 (0x1UL << QUADSPI_CR_FTHRES_Pos) BDMA_ISR_TCIF2 BDMA_ISR_TCIF2_Msk USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk HRTIM_TIMDIER_CPT2DE_Msk (0x1UL << HRTIM_TIMDIER_CPT2DE_Pos) ETH_MACPPSCR_TRGTMODSEL0 ETH_MACPPSCR_TRGTMODSEL0_Msk EXTI_LINE_64 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x00U) DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos) RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK JPEG_CONFR5_NB_Pos (4U) DMAMUX_RGSR_OF2_Pos (2U) USART_RQR_TXFRQ_Pos (4U) DAC_MCR_MODE2_Pos (16U) I2C_OAR1_OA1 I2C_OAR1_OA1_Msk HRTIM_EEFR1_EE5FLTR_Msk (0xFUL << HRTIM_EEFR1_EE5FLTR_Pos) RCC_PLL3DIVR_Q3_Pos (16U) USART_ISR_PE_Pos (0U) SCB_CCR_DC_Pos 16U __HAL_RCC_USART6_CONFIG __HAL_RCC_USART16_CONFIG RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) ETH_MACLCSR_LPITXA_Pos (19U) IS_TIM_BKIN2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) MDMA_CCR_PL_Msk (0x3UL << MDMA_CCR_PL_Pos) PWR_WAKEUP_PIN5_LOW (PWR_WKUPEPR_WKUPP5 | PWR_WKUPEPR_WKUPEN5) RTC_BKP24R_Msk (0xFFFFFFFFUL << RTC_BKP24R_Pos) DMA2D_BGCOLR_BLUE_Msk (0xFFUL << DMA2D_BGCOLR_BLUE_Pos) HAL_TIM_STATE_BUSY SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos) EXTI_LINE10 ((uint32_t)0x0A) DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB RTC_DR_YU RTC_DR_YU_Msk FDCAN_NDAT1_ND26_Msk (0x1UL << FDCAN_NDAT1_ND26_Pos) GPIO_MODE_INPUT MODE_INPUT __CORTEX_M (7U) USART_ISR_RXFF_Pos (24U) FDCAN_IR_ELO FDCAN_IR_ELO_Msk DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk RCC_AHB4RSTR_GPIOARST RCC_AHB4RSTR_GPIOARST_Msk FDCAN_ECR_RP_Pos (15U) DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk TIM1_BASE (D2_APB2PERIPH_BASE + 0x0000UL) MDIOS_SR_PERF_Pos (0U) JPEG_CONFR7_QT_0 (0x1UL << JPEG_CONFR7_QT_Pos) ETH_DMACMFCR_MFCO ETH_DMACMFCR_MFCO_Msk M_LN10 2.30258509299404568402 SAI_xSLOTR_FBOFF_Pos (0U) USB_OTG_DOEPMSK_BERRM_Pos (12U) FDCAN_IR_PED_Msk (0x1UL << FDCAN_IR_PED_Pos) HRTIM_OUTR_IDLM1_Pos (2U) PWR_LOWPOWERREGULATOR_ON PWR_CR1_LPDS TIM_DIER_COMIE TIM_DIER_COMIE_Msk TIM17_AF1_BKCMP2P TIM17_AF1_BKCMP2P_Msk AHB1LPENR USART_ISR_RTOF USART_ISR_RTOF_Msk __SACCUM_MAX__ 0X7FFFP-7HK RCC_AHB4RSTR_GPIOERST_Msk (0x1UL << RCC_AHB4RSTR_GPIOERST_Pos) USART_CR3_EIE_Pos (0U) HRTIM_RST1R_TIMEVNT3_Pos (14U) RCC_APB1LLPENR_CECLPEN_Msk (0x1UL << RCC_APB1LLPENR_CECLPEN_Pos) ADC_JDR1_JDATA_5 (0x00000020UL << ADC_JDR1_JDATA_Pos) EXTI_EMR3_EM64_Pos (0U) __GNUC_EXECUTION_CHARSET_NAME "UTF-8" DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk ETH_MTLTQUR_UFPKTCNT_Pos (0U) RTC_CALR_CALM RTC_CALR_CALM_Msk ETH_MACPPSTTNR_TRGTBUSY0 ETH_MACPPSTTNR_TRGTBUSY0_Msk ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) __HAL_RCC_AHB4_RELEASE_RESET() (RCC->AHB4RSTR = 0x00U) TIM_CR1_ARPE_Pos (7U) EXTI_D3PMR1_MR0 EXTI_D3PMR1_MR0_Msk MODE_ANALOG (0x3uL << GPIO_MODE_Pos) HRTIM_OUTR_CHP2_Pos (22U) TIM_TISEL_TI2SEL_Msk (0xFUL << TIM_TISEL_TI2SEL_Pos) __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE EXTI_FTSR1_TR12_Pos (12U) ETH_MACSTNR_TSSS_Pos (0U) DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos) FLASH_SIZE_DATA_REGISTER 0x1FF1E880U FDCAN_IR_RF1F_Msk (0x1UL << FDCAN_IR_RF1F_Pos) QUADSPI_CCR_DCYC_Pos (18U) __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET __HAL_I2C_GET_FLAG(__HANDLE__,__FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__)) ? SET : RESET) USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U SYSCFG_SWITCH_PC2_OPEN SYSCFG_PMCR_PC2SO QUADSPI_CR_TCIE_Pos (17U) HSEM_C1MISR_MISF28 HSEM_C1MISR_MISF28_Msk HRTIM_ADC2R_AD2TEC2_Pos (28U) HRTIM_SET2R_TIMEVNT5_Msk (0x1UL << HRTIM_SET2R_TIMEVNT5_Pos) __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSULPIEN) == 0U) FDCAN_TTOCF_AWL_Pos (16U) RAMECC_CR_ECCDEIE RAMECC_CR_ECCDEIE_Msk HRTIM_RST1R_TIMEVNT2 HRTIM_RST1R_TIMEVNT2_Msk FDCANCCU_CREL_STEP FDCANCCU_CREL_STEP_Msk USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) __ALIGNED(x) __attribute__((aligned(x))) __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE __SWR 0x0008 SWPMI_CR_SWPACT_Pos (5U) RCC_AHB3ENR_MDMAEN_Pos (0U) DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST)) RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) TIM1_AF2_BK2CMP1P_Pos (10U) I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) ETH_MACMDIOAR_CR_DIV16 ETH_MACMDIOAR_CR_DIV16_Msk XferHalfCpltCallback USART_CR3_HDSEL USART_CR3_HDSEL_Msk __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__)) RTC_BKP30R RTC_BKP30R_Msk SPDIFRX_DIR_TLO_Pos (16U) FDCAN_TTLGT_GT_Msk (0xFFFFUL << FDCAN_TTLGT_GT_Pos) ADC_OFR1_OFFSET1_Pos (0U) USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U) HRTIM_BMCMPR_BMCMPR_Msk (0xFFFFUL << HRTIM_BMCMPR_BMCMPR_Pos) RCC_AHB2ENR_SDMMC2EN_Pos (9U) FDCANCCU_CREL_SUBSTEP_Pos (20U) GPIO_AF4_CEC ((uint8_t)0x04) __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPDIFRXEN) != 0U) MPU_CTRL_ENABLE_Msk (1UL ) RCC_D1CFGR_D1CPRE_DIV16_Pos (8U) DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) __HAL_RCC_HRTIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_HRTIMLPEN) __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_AVD) HRTIM_CPT1CR_TE1RST_Pos (29U) I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) RCC_AHB2ENR_D2SRAM1EN_Pos RCC_AHB2ENR_SRAM1EN_Pos _NOTHROW  GPIO_MODER_MODE4_Pos (8U) EXTI_IMR2_IM52_Msk (0x1UL << EXTI_IMR2_IM52_Pos) TIM_CCR6_CCR6 TIM_CCR6_CCR6_Msk DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK JPEG_CR_OFNEIE_Msk (0x1UL << JPEG_CR_OFNEIE_Pos) OBEX_PCROP OPTIONBYTE_PCROP HRTIM_RST2R_MSTCMP3_Msk (0x1UL << HRTIM_RST2R_MSTCMP3_Pos) HRTIM_ADC4R_AD4TDC2_Msk (0x1UL << HRTIM_ADC4R_AD4TDC2_Pos) __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__,__GROUP__) (((__GROUP__) == LL_ADC_GROUP_REGULAR) ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) : ((__GROUP__) == LL_ADC_GROUP_INJECTED) ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) : (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) ) __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE PWR_CR1_AVDEN_Msk (0x1UL << PWR_CR1_AVDEN_Pos) HRTIM_BMTRGR_TCCMP2 HRTIM_BMTRGR_TCCMP2_Msk PWR_CR1_LPDS_Msk (0x1UL << PWR_CR1_LPDS_Pos) ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) GPIO_IDR_ID3_Pos (3U) SPI_I2SCFGR_FIXCH_Pos (12U) DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk RCC_D1CCIPR_CKPERSEL_1 (0x2UL << RCC_D1CCIPR_CKPERSEL_Pos) HRTIM_OENR_TA2OEN_Msk (0x1UL << HRTIM_OENR_TA2OEN_Pos) GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) RCC_CFGR_SWS_HSI (0x00000000UL) FDCAN_TTOCN_LCKC_Msk (0x1UL << FDCAN_TTOCN_LCKC_Pos) USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) ADC_SMPR1_SMP3_Pos (9U) _Kmax (sizeof (size_t) << 3) SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk ADC_BATTERY_VOLTAGE_INSTANCE(__HANDLE__) (((__HANDLE__)->Instance) == ADC3) SCB_STIR_INTID_Msk (0x1FFUL ) HRTIM_EECR1_EE1POL_Msk (0x1UL << HRTIM_EECR1_EE1POL_Pos) DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) EXTI_LINE_1 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x01U) LL_ADC_AWD_ALL_CHANNELS_REG (ADC_AWD_CR23_CHANNEL_MASK | ADC_CFGR_AWD1EN ) GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) TIM_CCMR3_OC6M_2 (0x4UL << TIM_CCMR3_OC6M_Pos) HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE) SYSCFG_EXTICR1_EXTI0_PK (0x0000000AU) ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos) ETH_MACPOCR_ASYNCTRIG_Msk (0x1UL << ETH_MACPOCR_ASYNCTRIG_Pos) USB_OTG_GCCFG_DCDEN_Msk (0x1UL << USB_OTG_GCCFG_DCDEN_Pos) EXTI_D3PMR1_MR0_Pos (0U) USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) FDCAN_TTOCN_TMC_Msk (0x3UL << FDCAN_TTOCN_TMC_Pos) RCC_SYSCLK_DIV512 RCC_D1CFGR_D1CPRE_DIV512 GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk RCC_APB4LPENR_LPTIM4LPEN_Pos (11U) TIM_CCMR2_CC3S_Pos (0U) HRTIM_TIMDIER_RST2IE_Pos (12U) ETH_DMADSR_RPS_SUSPENDED_Pos (14U) USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) JPEG_CONFR7_NB_Pos (4U) GPIO_AF6_I2C4 ((uint8_t)0x06) PWR_CR1_PLS_LEV3_Pos (5U) IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || ((__STATE__) == TIM_BREAK_DISABLE)) SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk RCC_RTCCLKSOURCE_HSE_DIV41 (0x00029300U) USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk FLASH_FLAG_CRC_BUSY_BANK2 (FLASH_SR_CRC_BUSY | 0x80000000U) USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk HRTIM_TIMICR_CMP4C_Pos (3U) MDMA_GISR0_GIF8_Pos (8U) DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk FDCAN_NDAT1_ND17_Msk (0x1UL << FDCAN_NDAT1_ND17_Pos) FLASH_BOOT_ADD0_Msk (0xFFFFUL << FLASH_BOOT_ADD0_Pos) USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) IS_RCC_HSICALIBRATION_VALUE(VALUE) ((VALUE) <= 0x7FU) SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) ETH_MACIVIR_VLP_Pos (18U) __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444 IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos) RCC_PLLDIV_4 RCC_PLL_DIV4 long long int RTC_CR_ALRBE RTC_CR_ALRBE_Msk RTC_BKP22R_Pos (0U) ETH_MMCRIMR_RXALGNERPIM ETH_MMCRIMR_RXALGNERPIM_Msk TIM_OUTPUTSTATE_DISABLE 0x00000000U TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos) __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_LPTIM1LPEN) ARM_MPU_AP_NONE 0U SYSCFG_SWITCH_PA1 SYSCFG_PMCR_PA1SO DMA_LISR_DMEIF1_Pos (8U) USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk FDCAN_GFC_RRFE FDCAN_GFC_RRFE_Msk USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos) I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk TriggeredMode RTC_TR_MNT RTC_TR_MNT_Msk DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos) USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk ADC_ISR_AWD3_Pos (9U) IS_RCC_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSOURCE_LSE) || ((SOURCE) == RCC_RTCCLKSOURCE_LSI) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV31) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV32) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV33) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV34) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV35) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV36) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV37) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV38) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV39) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV40) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV41) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV42) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV43) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV44) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV45) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV46) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV47) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV48) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV49) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV50) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV51) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV52) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV53) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV54) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV55) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV56) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV57) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV58) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV59) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV60) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV61) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV62) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV63)) USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk HRTIM_RSTER_TIMBCMP1_Msk (0x1UL << HRTIM_RSTER_TIMBCMP1_Pos) SAI_PDMDLY_DLYM1L_1 (0x2UL << SAI_PDMDLY_DLYM1L_Pos) SPI_I2SCFGR_MCKOE SPI_I2SCFGR_MCKOE_Msk RCC_PERIPHCLK_SPDIFRX ((uint64_t)(0x08000000U)) ADC_CHANNEL_14 (LL_ADC_CHANNEL_14) HRTIM_SET1R_EXTVNT8 HRTIM_SET1R_EXTVNT8_Msk USART_CR3_WUFIE_Pos (22U) DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos) SCB_CTR_DMINLINE_Pos 16U DMA_HISR_TCIF4_Pos (5U) ETH_MACCR_CST_Pos (21U) LL_ADC_CALIB_LINEARITY_WORD1 (ADC_CR_LINCALRDYW1) JPEG_CONFR4_VSF JPEG_CONFR4_VSF_Msk FDCAN_CREL_REL_Pos (28U) DMA_MINC_DISABLE ((uint32_t)0x00000000U) RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos) BDMA_CCR_TEIE_Msk (0x1UL << BDMA_CCR_TEIE_Pos) EXTI_IMR3_IM82_Msk (0x1UL << EXTI_IMR3_IM82_Pos) FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk HRTIM_SET2R_RESYNC_Pos (1U) __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT TIM_CCER_CC1P_Pos (1U) SYSCFG_EXTICR2_EXTI5_PG (0x00000060U) HRTIM_EECR1_EE5SRC_Msk (0x3UL << HRTIM_EECR1_EE5SRC_Pos) EXTI_PR1_PR4_Msk (0x1UL << EXTI_PR1_PR4_Pos) I2C_CR1_SBC_Pos (16U) CM_ARGB1555 DMA2D_INPUT_ARGB1555 ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) RTC_CR_COSEL_Pos (19U) _UINT16_T_DECLARED  __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk ADC_LEFTBITSHIFT_4 (LL_ADC_LEFT_BIT_SHIFT_4) TIM_SMCR_TS_Pos (4U) HRTIM_ADC2R_AD2TCPER_Pos (21U) FDCAN_TTIR_TXU_Msk (0x1UL << FDCAN_TTIR_TXU_Pos) TIM_EGR_BG_Pos (7U) SPDIFRX_CR_CKSBKPEN_Pos (21U) RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos) USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) RAMECC2_BASE (D2_AHB2PERIPH_BASE + 0x3000UL) HRTIM_MDIER_MCMP2DE HRTIM_MDIER_MCMP2DE_Msk MODE_OUTPUT (0x1uL << GPIO_MODE_Pos) EXTI_IMR3_IM68_Pos (4U) DMA2D_BGPFCCR_CM_1 (0x2UL << DMA2D_BGPFCCR_CM_Pos) USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) ADC_CR_LINCALRDYW1_Pos (22U) HRTIM_EEFR2_EE9FLTR HRTIM_EEFR2_EE9FLTR_Msk ETH_MACVTR_VTHM_Pos (25U) LL_ADC_REG_RANK_6 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS) ETH_MTLRQOMR_RFD ETH_MTLRQOMR_RFD_Msk __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_AVD) ETH_MACVIR_VLP ETH_MACVIR_VLP_Msk EXTI_LINE89 ((uint32_t)0x59) __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER DFSDM_FLTCR2_EXCH_Msk (0xFFUL << DFSDM_FLTCR2_EXCH_Pos) EXTI_LINE_56 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x18U) RCC_APB4LPENR_LPTIM3LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM3LPEN_Pos) HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive FDCANCCU_CWD_WDV_Msk (0xFFFFUL << FDCANCCU_CWD_WDV_Pos) OPAMP2_HSOTR_TRIMHSOFFSETN_Msk (0x1FUL << OPAMP2_HSOTR_TRIMHSOFFSETN_Pos) DMA_REQUEST_UART7_RX 79U CoreDebug_DEMCR_MON_EN_Pos 16U TIM15_AF1_BKINP TIM15_AF1_BKINP_Msk UINTPTR_MAX (__UINTPTR_MAX__) RCC_D2CFGR_D2PPRE1_2 (0x4UL << RCC_D2CFGR_D2PPRE1_Pos) ETH_MACVTR_EIVLS ETH_MACVTR_EIVLS_Msk __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6 __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPUART1LPEN)) != 0U) TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) HSEM_C1ISR_ISF25_Msk (0x1UL << HSEM_C1ISR_ISF25_Pos) SWPMI_IER_TIE_Msk (0x1UL << SWPMI_IER_TIE_Pos) FDCAN_TTIR_SE1 FDCAN_TTIR_SE1_Msk ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) FMC_SDTRx_TRP_Pos (20U) TIM_FLAG_CC4OF TIM_SR_CC4OF ETH_MACPFR_VTFE_Msk (0x1UL << ETH_MACPFR_VTFE_Pos) HRTIM_SET2R_EXTVNT9_Pos (29U) TIM_TIM24_ETR_SAI1_FSA (TIM2_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos) ETH_DMACCARDR_CURRDESAPTR_Pos (0U) ADC_CHANNEL_13_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0) LL_ADC_ReadReg(__INSTANCE__,__REG__) READ_REG(__INSTANCE__->__REG__) IS_RCC_USART6CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART6CLKSOURCE_D2PCLK2)|| ((SOURCE) == RCC_USART6CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART6CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART6CLKSOURCE_CSI) || ((SOURCE) == RCC_USART6CLKSOURCE_LSE) || ((SOURCE) == RCC_USART6CLKSOURCE_HSI)) TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) FDCANCCU_IR_CSC_Msk (0x1UL << FDCANCCU_IR_CSC_Pos) DMA2 ((DMA_TypeDef *) DMA2_BASE) GPIO_IDR_ID8 GPIO_IDR_ID8_Msk SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) FMC_PMEM_MEMHOLD_7 (0x80UL << FMC_PMEM_MEMHOLD_Pos) DMAMUX_CSR_SOF14 DMAMUX_CSR_SOF14_Msk FLASH_FLAG_CRCRDERR_BANK2 (FLASH_SR_CRCRDERR | 0x80000000U) ETH_MACWTR_WTO_4KB (0x00000002U) DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos) SDMMC_STA_CTIMEOUT_Pos (2U) RCC_APB1HENR_MDIOSEN RCC_APB1HENR_MDIOSEN_Msk HSEM_C1MISR_MISF31_Msk (0x1UL << HSEM_C1MISR_MISF31_Pos) FDCAN_NBTP_NBRP_Msk (0x1FFUL << FDCAN_NBTP_NBRP_Pos) COMP_OR_AFOPK2_Pos (10U) ETH_MACTFCR_PLT_MINUS144_Msk (0x3UL << ETH_MACTFCR_PLT_MINUS144_Pos) RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL1 HRTIM_ADC1R_AD1EEV5 HRTIM_ADC1R_AD1EEV5_Msk RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk DCMI_IER_ERR_IE_Pos (2U) ETH_MACA0LR_ADDRLO ETH_MACA0LR_ADDRLO_Msk USART_CR1_TE_Pos (3U) HRTIM_CPT1CR_EXEV5CPT_Pos (6U) SYSCFG_UR12_SECURE SYSCFG_UR12_SECURE_Msk __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED SYSCFG_SWITCH_PA1_CLOSE ((uint32_t)0x00000000) DMA2D_FGCOLR_GREEN_Msk (0xFFUL << DMA2D_FGCOLR_GREEN_Pos) GPIO_BSRR_BS7_Pos (7U) RCC_D1CFGR_D1PPRE_DIV8_Msk (0x3UL << RCC_D1CFGR_D1PPRE_DIV8_Pos) RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos) DMA_PRIORITY_VERY_HIGH ((uint32_t)DMA_SxCR_PL) RCC_APB4ENR_COMP12EN_Msk (0x1UL << RCC_APB4ENR_COMP12EN_Pos) DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) ADC_DIFFERENTIAL_ENDED (LL_ADC_DIFFERENTIAL_ENDED) FMC_SDSR_RE_Pos (0U) FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) BDMA_CCR_MEM2MEM BDMA_CCR_MEM2MEM_Msk RCC_LPTIM1CLKSOURCE_LSE (RCC_D2CCIP2R_LPTIM1SEL_0 | RCC_D2CCIP2R_LPTIM1SEL_1) EXTI_LINE_87 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x17U) FDCAN_IR_RF0W FDCAN_IR_RF0W_Msk TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos) LL_ADC_LEFT_BIT_SHIFT_3 (ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0) USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0 HRTIM_ADC2R_AD2TAC3 HRTIM_ADC2R_AD2TAC3_Msk RCC_BDCR_LSEON_Pos (0U) ETH_MACATSSR_AUXTSHI_Msk (0xFFFFFFFFUL << ETH_MACATSSR_AUXTSHI_Pos) __LDBL_MANT_DIG__ 53 HRTIM_ADC3R_AD3TBPER HRTIM_ADC3R_AD3TBPER_Msk HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT FDCAN_TTIR_GTE_Pos (9U) __NOR_WRITE NOR_WRITE SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos) DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping USB_OTG_DOEPMSK_B2BSTUP_Pos (6U) ETH_DMACSR_ERI_Pos (11U) HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 SDMMC_IDMA_IDMABACT SDMMC_IDMA_IDMABACT_Msk SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos) HRTIM_BMTRGR_TAEEV7_Pos (27U) EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos) DMA_FLAG_TEIF0_4 ((uint32_t)0x00000008U) ADC_OFR3_OFFSET3_CH_Pos (26U) USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk __size_t ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk HAL_DMAMUX2_SYNC_DMAMUX2_CH5_EVT 5U ADC_INJECTED_RANK_3 (LL_ADC_INJ_RANK_3) __HAL_RCC_UART5_CONFIG __HAL_RCC_USART234578_CONFIG RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) FLASH_IT_RDPERR_BANK1 FLASH_CR_RDPERRIE TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2 ADC_CR_JADSTP ADC_CR_JADSTP_Msk FDCAN_TSCV_TSC FDCAN_TSCV_TSC_Msk ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__,__CALIB_FACTOR_DIFFERENTIAL__) (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__)) ETH_MACVIR_VLT_CFIDEI_Msk (0x1UL << ETH_MACVIR_VLT_CFIDEI_Pos) TPI_FFSR_FtStopped_Pos 1U HRTIM_RSTDR_TIMACMP1 HRTIM_RSTDR_TIMACMP1_Msk USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) M_INVLN2 1.4426950408889633870E0 HRTIM_ADC1R_AD1EEV5_Pos (9U) HSEM_C1ICR_ISC13 HSEM_C1ICR_ISC13_Msk HSEM_KEYR_KEY_Pos (16U) HRTIM_TIMDIER_SET1DE HRTIM_TIMDIER_SET1DE_Msk ETH_MTLRQDR_RRCSTS_READINGDATA_Pos (1U) DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos) USART_CR1_FIFOEN_Pos (29U) GPIO_AF5_SPI6 ((uint8_t)0x05) __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOGRST) HRTIM_RSTER_TIMCCMP2_Msk (0x1UL << HRTIM_RSTER_TIMCCMP2_Pos) TPI_FIFO0_ETM_bytecount_Pos 24U RCC_CICR_LSIRDYC_Pos (0U) RCC_CR_PLL3RDY_Pos (29U) LL_ADC_REG_SEQ_DISCONT_4RANKS ( ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) LL_ADC_FLAG_AWD2 ADC_ISR_AWD2 __ADC_DISABLE __HAL_ADC_DISABLE TIM_TIM24_ETR_SAI4_FSA TIM5_AF1_ETRSEL_0 LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS HRTIM_CPT1CR_EXEV1CPT HRTIM_CPT1CR_EXEV1CPT_Msk GPIO_AF0_TRACE ((uint8_t)0x00) GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) GPIO_OTYPER_OT11_Pos (11U) DLYB_CFGR_LNG_8 (0x100UL << DLYB_CFGR_LNG_Pos) DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk __HAL_RCC_CRS_CLEAR_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & RCC_CRS_IT_ERROR_MASK) != 0U) { WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__INTERRUPT__) & ~RCC_CRS_IT_ERROR_MASK)); } else { WRITE_REG(CRS->ICR, (__INTERRUPT__)); } } while(0) FDCAN_PSR_LEC_Msk (0x7UL << FDCAN_PSR_LEC_Pos) OPAMP2_CSR_CALSEL_1 (0x2UL << OPAMP2_CSR_CALSEL_Pos) HSEM_C1ISR_ISF24_Pos (24U) HRTIM_OENR_TB2OEN_Msk (0x1UL << HRTIM_OENR_TB2OEN_Pos) RCC_AHB3LPENR_FMCLPEN_Pos (12U) DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE) FDCAN_ILS_TSWL_Pos (16U) HRTIM_BDMUPR_MCMP1 HRTIM_BDMUPR_MCMP1_Msk IS_RCC_PLLN_VALUE(VALUE) ((4U <= (VALUE)) && ((VALUE) <= 512U)) TIM_TISEL_TI3SEL_1 (0x2UL << TIM_TISEL_TI3SEL_Pos) SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk TIM_TIM3_ETR_COMP1_OUT TIM_TIM3_ETR_COMP1 USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) INT_FAST64_MAX (__INT_FAST64_MAX__) __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART3EN) == 0U) RTC_TAMPCR_TAMP3NOERASE_Pos (23U) SPDIFRX_CSR_CS_Pos (16U) QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk GPIO_MODE_Pos 0u TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) TIM5_AF1_ETRSEL_0 (0x1UL << TIM5_AF1_ETRSEL_Pos) RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_SPI3EN) TIM_TIM1_ETR_ADC3_AWD1 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) HSEM_C1ISR_ISF16_Msk (0x1UL << HSEM_C1ISR_ISF16_Pos) LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk ADC_EXTERNALTRIGINJEC_T1_TRGO2 (LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2) __LDBL_HAS_QUIET_NAN__ 1 GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) __HAL_RCC_GET_SPI6_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_SPI6SEL))) DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos) SYSCFG_PKGR_PKG_Pos (0U) SPI_IER_CRCEIE_Msk (0x1UL << SPI_IER_CRCEIE_Pos) RCC_D3AMR_CRCAMEN RCC_D3AMR_CRCAMEN_Msk HRTIM_RSTDR_TIMECMP1 HRTIM_RSTDR_TIMECMP1_Msk LL_ADC_REG_TRIG_EXT_LPTIM3_OUT (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) __HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FLASHLPEN) == 0U) EXTI_LINE13 ((uint32_t)0x0D) DBGMCU_APB1LFZ1_DBG_I2C2_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C2_Pos) ADC_EXTERNALTRIG_HR1_ADCTRG3 (LL_ADC_REG_TRIG_EXT_HRTIM_TRG3) COMP_CFGRx_BLANKING COMP_CFGRx_BLANKING_Msk ETH_MTLRQMPOCR_OVFCNTOVF_Msk (0x1UL << ETH_MTLRQMPOCR_OVFCNTOVF_Pos) _stdin_r(x) _REENT_STDIN(x) SAI_PDMDLY_DLYM3L_Msk (0x7UL << SAI_PDMDLY_DLYM3L_Pos) HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT 1U FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram HSEM_C1IER_ISE22 HSEM_C1IER_ISE22_Msk HRTIM_ADC2R_AD2EEV7_Msk (0x1UL << HRTIM_ADC2R_AD2EEV7_Pos) FLASH_ACR_LATENCY_13WS (0x0000000DUL) HRTIM_SET1R_TIMEVNT4_Pos (15U) ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) ADC_JDR1_JDATA_3 (0x00000008UL << ADC_JDR1_JDATA_Pos) JPEG_CONFR6_HSF_3 (0x8UL << JPEG_CONFR6_HSF_Pos) HRTIM_OUTR_DLYPRT_2 (0x4UL << HRTIM_OUTR_DLYPRT_Pos) RCC_D2CCIP2R_USBSEL_0 (0x1UL << RCC_D2CCIP2R_USBSEL_Pos) EXTI_EMR2_EM47_Msk (0x1UL << EXTI_EMR2_EM47_Pos) SYSCFG_EXTICR2_EXTI4_PJ (0x00000009U) HRTIM_RSTDR_TIMCCMP1 HRTIM_RSTDR_TIMCCMP1_Msk HRTIM_ADC3R_AD3TBRST_Pos (19U) IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk ETH_MACPCSR_RWKPTR_Msk (0x1FUL << ETH_MACPCSR_RWKPTR_Pos) FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk RCC_PLLCFGR_DIVQ2EN_Pos (20U) DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos) OffsetRightShift __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED SPI_RXDR_RXDR_Msk (0xFFFFFFFFUL << SPI_RXDR_RXDR_Pos) RTC_SHIFTR_SUBFS_Pos (0U) SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE HSEM_C1IER_ISE28_Msk (0x1UL << HSEM_C1IER_ISE28_Pos) LPTIM_CR_RSTARE LPTIM_CR_RSTARE_Msk RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos) HRTIM_TIMDIER_RST1DE_Msk (0x1UL << HRTIM_TIMDIER_RST1DE_Pos) CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos) USB_OTG_HS USB1_OTG_HS RCC_PLL1FRACR_FRACN1_Msk (0x1FFFUL << RCC_PLL1FRACR_FRACN1_Pos) HRTIM_TIMICR_CPT2C_Msk (0x1UL << HRTIM_TIMICR_CPT2C_Pos) DBGMCU_APB1LFZ1_DBG_LPTIM1 DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk __ARM_NEON__ __HAL_RCC_UART7_CONFIG __HAL_RCC_USART234578_CONFIG RTC_ALRMAR_WDSEL_Pos (30U) EXTI_D3PMR2_MR50_Msk (0x1UL << EXTI_D3PMR2_MR50_Pos) SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) SDMMC_HSpeed_CLK_DIV SDMMC_HSPEED_CLK_DIV ETH_DMAISR_MACIS_Pos (17U) FDCAN_ILS_RF0LL FDCAN_ILS_RF0LL_Msk RCC_HCLK_DIV128 RCC_D1CFGR_HPRE_DIV128 ETH_MACTSCR_TSENALL_Pos (8U) CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos) HSEM_C1ICR_ISC21 HSEM_C1ICR_ISC21_Msk RCC_SAI3CLKSOURCE_PLL3 RCC_SAI23CLKSOURCE_PLL3 ETH_MACVTR_VL_VID ETH_MACVTR_VL_VID_Msk RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) EXTI_PR1_PR1_Pos (1U) DFSDM_CHDATINR_INDAT1_Pos (16U) GPIO_OSPEEDR_OSPEED12_Pos (24U) LL_ADC_AWD_CHANNEL_15_REG_INJ ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 LPTIM_CFGR_TRIGEN_Pos (17U) __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOHLPEN)) == 0U) ETH_DMACCATBR_CURTBUFAPTR ETH_DMACCATBR_CURTBUFAPTR_Msk ADC_INJ_RANK_4_JSQR_BITOFFSET_POS (ADC_JSQR_JSQ4_Pos) HRTIM_TIMICR_SET2C_Msk (0x1UL << HRTIM_TIMICR_SET2C_Pos) EXTI_FTSR2_TR49_Msk (0x1UL << EXTI_FTSR2_TR49_Pos) CEC_ISR_TXERR_Pos (11U) ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk GPIO_PIN_11 ((uint16_t)0x0800) __HAL_RCC_ETH1TX_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1TXEN) == 0U) LL_ADC_PATH_INTERNAL_NONE (0x00000000UL) __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE FDCAN_NDAT2_ND61_Pos (29U) ADC_REG_RANK_15_SQRX_BITOFFSET_POS ( 0UL) ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) GPIO_AF3_DFSDM1 ((uint8_t)0x03) QUADSPI_SR_BUSY_Pos (5U) __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM13RST) HRTIM_ADC2R_AD2TAC3_Pos (11U) RCC_AHB4LPENR_SRAM4LPEN_Pos (29U) EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) FMC_SR_FEMPT_Pos (6U) MDMA_CTCR_PAM_0 (0x1UL << MDMA_CTCR_PAM_Pos) USB_OTG_DIEPTXF_INEPTXFD_Pos (16U) __HAL_RCC_LPTIM5_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM5RST) JPEG_CONFR1_NF_Msk (0x3UL << JPEG_CONFR1_NF_Pos) RTC_CR_BYPSHAD_Pos (5U) EXTI_D3PCR1L_PCS5_Pos (10U) USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos) TIM_IT_BREAK TIM_DIER_BIE EXTI_LINE23 ((uint32_t)0x17) FMC_SDCRx_WP_Pos (9U) HSEM_C1ICR_ISC6 HSEM_C1ICR_ISC6_Msk __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg))) SCB_CLIDR_LOUU_Pos 27U ADC_EXTERNALTRIG_T4_CC4 (LL_ADC_REG_TRIG_EXT_TIM4_CH4) SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE ADC_CSR_AWD1_MST_Msk (0x1UL << ADC_CSR_AWD1_MST_Pos) SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) HRTIM_SET2R_EXTVNT2_Msk (0x1UL << HRTIM_SET2R_EXTVNT2_Pos) HSEM_C1ICR_ISC30_Pos (30U) ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) HRTIM_RST2R_MSTCMP1_Pos (8U) HRTIM_MISR_MCMP1_Pos (0U) FDCAN_TTIE_TTMIE FDCAN_TTIE_TTMIE_Msk HRTIM_SET2R_UPDATE_Msk (0x1UL << HRTIM_SET2R_UPDATE_Pos) RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk DFSDM_CHCFGR1_SCDEN_Pos (5U) RCC_APB1LENR_I2C3EN RCC_APB1LENR_I2C3EN_Msk SCB_CCSIDR_LINESIZE_Pos 0U HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk ___int_least16_t_defined 1 ETH_MACL4AR_L4DP_Pos (16U) QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos) ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk PWR_VBAT_BETWEEN_HIGH_LOW_THRESHOLD (0x00000000U) FDCAN_NDAT1_ND4 FDCAN_NDAT1_ND4_Msk TIM17_AF1_BKDF1BK2E_Msk (0x1UL << TIM17_AF1_BKDF1BK2E_Pos) ADC_IER_OVRIE_Pos (4U) __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) TIM_SMCR_ETF_Pos (8U) HAL_GPIO_TogglePin EXTI_RTSR1_TR3_Pos (3U) HRTIM_BDMUPR_MICR_Pos (1U) HRTIM_MCR_SYNCSTRTM_Msk (0x1UL << HRTIM_MCR_SYNCSTRTM_Pos) ETH_MACHWF2R_TXQCNT_Pos (6U) ADC_CHANNEL_5_BITFIELD (ADC_AWD2CR_AWD2CH_5) SYSCFG_CCCR_PCC_Msk (0xFUL << SYSCFG_CCCR_PCC_Pos) HRTIM_OENR_TC2OEN_Msk (0x1UL << HRTIM_OENR_TC2OEN_Pos) __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART1EN) == 0U) __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE SDMMC_STA_BUSYD0_Pos (20U) __HAL_RCC_USART234578_CONFIG(__USART234578CLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USART28SEL, (uint32_t)(__USART234578CLKSource__)) __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE FLASH_CR_LOCK FLASH_CR_LOCK_Msk DMA2D_OCOLR_GREEN_3_Pos (5U) EXTI_GPIO ((0x04UL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG) TIM16_AF1_BKCMP1P_Pos (10U) EXTI_RTSR3_TR86_Pos (22U) FDCAN_TTIE_SMCE FDCAN_TTIE_SMCE_Msk HRTIM_IER_FLT2 HRTIM_IER_FLT2_Msk LL_ADC_INJ_TRIG_EXT_TIM8_CH4 (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) __ARM_FEATURE_FMA 1 RCC_CR_CSION_Msk (0x1UL << RCC_CR_CSION_Pos) ADC_AWD_TRX_REGOFFSET_POS (ADC_AWD_CRX_REGOFFSET_POS) ETH_MTLTQDR_TRCSTS_Pos (1U) MDMA_GISR0_GIF14 MDMA_GISR0_GIF14_Msk HRTIM_TIMDIER_UPDDE HRTIM_TIMDIER_UPDDE_Msk RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) TIM_TISEL_TI4SEL_Pos (24U) EXTI_LINE_72 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x08U) DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk FDCAN_PSR_BO_Msk (0x1UL << FDCAN_PSR_BO_Pos) DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos) __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention MDMA_IT_BFTC ((uint32_t)MDMA_CCR_TCIE) __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED HSEM_C1ISR_ISF2 HSEM_C1ISR_ISF2_Msk ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) ADC_IER_AWD3IE_Pos (9U) DAC1_CHANNEL_2 DAC_CHANNEL_2 D2_AXISRAM_BASE (0x10000000UL) DMA2D_LWR_LW_Msk (0xFFFFUL << DMA2D_LWR_LW_Pos) HRTIM_ODSR_TD2ODS_Msk (0x1UL << HRTIM_ODSR_TD2ODS_Pos) ADC_CHANNEL_8 (LL_ADC_CHANNEL_8) ETH_MACSTSUR_TSS_Pos (0U) ADC_CFGR2_RSHIFT3_Pos (13U) LL_ADC_OVS_DISABLE (0x00000000UL) SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk LTDC_LIPCR_LIPOS_Pos (0U) RCC_APB2LPENR_TIM1LPEN_Pos (0U) FDCAN_NDAT2_ND54_Pos (22U) DMA_SxCR_TRBUFF_Msk (0x1UL << DMA_SxCR_TRBUFF_Pos) HRTIM_MCR_SYNC_OUT_Pos (12U) SPI_CFG1_MBR SPI_CFG1_MBR_Msk DWT_BASE (0xE0001000UL) RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) MDMA_IT_BT ((uint32_t)MDMA_CCR_BTIE) SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos) ADC_CHANNEL_4_BITFIELD (ADC_AWD2CR_AWD2CH_4) __HAL_PWR_AVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_AVD) RCC_D2CCIP2R_LPTIM1SEL_2 (0x4UL << RCC_D2CCIP2R_LPTIM1SEL_Pos) HAL_DMAMUX2_REQ_GEN_SPI6_IT 23U SDMMC_CLKCR_BUSSPEED SDMMC_CLKCR_BUSSPEED_Msk EXTI_LINE5 ((uint32_t)0x05) RCC_APB1LLPENR_I2C1LPEN_Pos (21U) __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) EXTI_D3PCR2H_PCS52_Msk (0x3UL << EXTI_D3PCR2H_PCS52_Pos) SPI_RXDR_RXDR SPI_RXDR_RXDR_Msk SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos) ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) ETH_MTLTQDR_TRCSTS_Msk (0x3UL << ETH_MTLTQDR_TRCSTS_Pos) DMA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1) HRTIM1_TIMD_BASE (HRTIM1_BASE + 0x00000200UL) FMC_PMEM_MEMWAIT_5 (0x20UL << FMC_PMEM_MEMWAIT_Pos) RCC_APB4LPENR_LPTIM2LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM2LPEN_Pos) USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) USB_OTG_DOEPINT_BERR_Msk (0x1UL << USB_OTG_DOEPINT_BERR_Pos) __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) __HAL_PWR_CLEAR_WAKEUPFLAG(__FLAG__) SET_BIT(PWR->WKUPCR, (__FLAG__)) ETH_MACTSSR_TSTRGTERR0_Msk (0x1UL << ETH_MACTSSR_TSTRGTERR0_Pos) EXTI_SWIER1_SWIER20_Pos (20U) FDCAN_ILS_TEFFL_Pos (14U) BDMA_CCR_MINC BDMA_CCR_MINC_Msk DAC_CR_WAVE2 DAC_CR_WAVE2_Msk RCC_APB1LENR_TIM14EN_Pos (8U) ADC_CLOCK_ASYNC_DIV128 (LL_ADC_CLOCK_ASYNC_DIV128) __HAL_I2C_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) M_E 2.7182818284590452354 __ARM_FEATURE_FP16_VECTOR_ARITHMETIC MDMA_CTBR_TSEL_Msk (0xFFUL << MDMA_CTBR_TSEL_Pos) DCMI_ESUR_LSU_Pos (8U) ETH_MACMDIOAR_CR_DIV12AR_Msk (0x3UL << ETH_MACMDIOAR_CR_DIV12AR_Pos) FLASH_IT_RDSERR_BANK2 (FLASH_CR_RDSERRIE | 0x80000000U) HSEM_C1ICR_ISC19 HSEM_C1ICR_ISC19_Msk RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) SPDIF_RX_IRQn USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) EXTI_EMR1_EM14_Pos (14U) IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_CRCEN) != 0U) TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) HSI48State FDCAN2_IT1_IRQn HRTIM_FLTINR1_FLT1P HRTIM_FLTINR1_FLT1P_Msk DMA2D_LWR_LW_Pos (0U) ETH_MACPOCR_PTOEN ETH_MACPOCR_PTOEN_Msk ADC_PCSEL_PCSEL_3 (0x00008UL << ADC_PCSEL_PCSEL_Pos) RCC_RTCCLKSOURCE_HSE_DIV57 (0x00039300U) RCC_CIER_CSIRDYIE_Msk (0x1UL << RCC_CIER_CSIRDYIE_Pos) USART_CR3_IREN_Pos (1U) RCC_LPTIM4CLKSOURCE_LSE RCC_LPTIM345CLKSOURCE_LSE IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U)) FDCAN_TTOCN_ECS_Msk (0x1UL << FDCAN_TTOCN_ECS_Pos) HRTIM_RST2R_MSTPER_Msk (0x1UL << HRTIM_RST2R_MSTPER_Pos) FDCAN_DBTP_DTSEG2_Msk (0xFUL << FDCAN_DBTP_DTSEG2_Pos) FMC_BCRx_MTYP_Pos (2U) RCC_ClkInitTypeDef HRTIM_ICR_BMPERC_Msk (0x1UL << HRTIM_ICR_BMPERC_Pos) SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk ETH_MACISR_TXSTSIS ETH_MACISR_TXSTSIS_Msk EXTI_SWIER3_SWIER85_Msk (0x1UL << EXTI_SWIER3_SWIER85_Pos) ETH_DMACSR_TBU ETH_DMACSR_TBU_Msk TIM_DMABASE_CR2 0x00000001U PWR_FLAG_VBATL (0x17U) FDCAN_IR_RF1L_Pos (7U) FDCAN_IE_TEFNE FDCAN_IE_TEFNE_Msk __HAL_DMA_ENABLE(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR |= DMA_SxCR_EN) : (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR |= BDMA_CCR_EN)) __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) OPAMP_CSR_OPAHSM OPAMP_CSR_OPAHSM_Msk SAI_PDMCR_CKEN3_Pos (10U) OPAMP_OTR_TRIMOFFSETP_Pos (8U) _RAND48_SEED_0 (0x330e) FLASH_CRCCR_ALL_BANK FLASH_CRCCR_ALL_BANK_Msk HRTIM_CPT1CR_EXEV10CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV10CPT_Pos) LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk IS_RCC_LPUART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_LPUART1CLKSOURCE_D3PCLK1) || ((SOURCE) == RCC_LPUART1CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPUART1CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPUART1CLKSOURCE_CSI) || ((SOURCE) == RCC_LPUART1CLKSOURCE_LSE) || ((SOURCE) == RCC_LPUART1CLKSOURCE_HSI)) OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET HAL_TIM_CHANNEL_STATE_READY DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk EXTI_LINE66 ((uint32_t)0x42) SYSCFG_CCVR_PCV_Pos (4U) HRTIM_MCR_TACEN_Pos (17U) HAL_ADC_STATE_AWD2 (0x00020000UL) RCC_DBP_TIMEOUT_VALUE (100U) HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 USB_OTG_HCINTMSK_STALLM_Pos (3U) AHB2RSTR RTC_TAMPCR_TAMP3TRG_Pos (6U) HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 SDMMC_RESP2_CARDSTATUS2_Pos (0U) MDIOS_CR_PORT_ADDRESS_4 (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos) WCHAR_MIN (__WCHAR_MIN__) DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE ETH_MACCR_IPG_56BIT (0x05000000U) IWDG1_BASE (D3_APB1PERIPH_BASE + 0x4800UL) ADC_IER_EOCIE_Pos (2U) USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) LTDC_SSCR_HSW_Msk (0xFFFUL << LTDC_SSCR_HSW_Pos) HSEM_C1IER_ISE0 HSEM_C1IER_ISE0_Msk LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos) _WCHAR_T_DEFINED_  FMC_BWTRx_ACCMOD_1 (0x2UL << FMC_BWTRx_ACCMOD_Pos) FMC_SDCMR_NRFS_Msk (0xFUL << FMC_SDCMR_NRFS_Pos) EXTI_D3PCR1L_PCS2_Msk (0x3UL << EXTI_D3PCR1L_PCS2_Pos) USART_ICR_LBDCF_Pos (8U) IS_TRANSFER_MODE(MODE) (((MODE) == I2C_RELOAD_MODE) || ((MODE) == I2C_AUTOEND_MODE) || ((MODE) == I2C_SOFTEND_MODE)) IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS)) BDMA_IFCR_CTEIF6_Pos (27U) HSEM_C1IER_ISE19_Msk (0x1UL << HSEM_C1IER_ISE19_Pos) RCC_AHB3LPENR_JPGDECLPEN_Msk (0x1UL << RCC_AHB3LPENR_JPGDECLPEN_Pos) DLYB_CFGR_LNG_6 (0x040UL << DLYB_CFGR_LNG_Pos) HRTIM_TIMISR_RST_Pos (13U) HRTIM_ODISR_TE1ODIS_Pos (8U) SDMMC_DCTRL_RWSTOP_Msk (0x1UL << SDMMC_DCTRL_RWSTOP_Pos) ADC_CHANNEL_8_BITFIELD (ADC_AWD2CR_AWD2CH_8) __UINT_LEAST8_MAX__ 0xff RCC_CICR_LSECSSC_Msk (0x1UL << RCC_CICR_LSECSSC_Pos) SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk ETH_DMACTCR_TPBL_32PBL (0x00200000U) TIM8_AF2_BK2INE_Msk (0x1UL << TIM8_AF2_BK2INE_Pos) EXTI_D3PMR2_MR41_Msk (0x1UL << EXTI_D3PMR2_MR41_Pos) USB_OTG_HCINT_NAK_Pos (4U) __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE RCC_QSPICLKSOURCE_D1HCLK (0x00000000U) RCC_D2CFGR_D2PPRE1_Msk (0x7UL << RCC_D2CFGR_D2PPRE1_Pos) FPU_FPCCR_BFRDY_Pos 6U SDMMC_IDMA_IDMABACT_Pos (2U) RNG_IRQn __HAL_RCC_TIM17_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN); UNUSED(tmpreg); } while(0) TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) ETH_DMACIER_TBUE_Pos (2U) FLASH_CCR_CLR_PGSERR_Pos (18U) RCC_APB2LPENR_SAI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos) IS_FLASH_IT_BANK2(IT) (((IT) & FLASH_IT_ALL_BANK2) == (IT)) ETH_MACPOCR_ASYNCTRIG_Pos (4U) __HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) DMA_PRIORITY_LOW ((uint32_t)0x00000000U) ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) ETH_DMACTDRLR_TDRL_Msk (0x3FFUL << ETH_DMACTDRLR_TDRL_Pos) DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos) HRTIM_RSTCR_TIMACMP2 HRTIM_RSTCR_TIMACMP2_Msk __HAL_PWR_GET_WAKEUPFLAG(__FLAG__) ((PWR->WKUPFR & (__FLAG__)) ? 0 : 1) DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) DBGMCU_CR_DBG_CKD1EN_Pos (21U) ETH_MMCRIR_RXLPITRCIS_Msk (0x1UL << ETH_MMCRIR_RXLPITRCIS_Pos) RCC_D1CFGR_D1PPRE_DIV4_Pos (4U) PWR_CPUCR_RUN_D3 PWR_CPUCR_RUN_D3_Msk GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk ADC_REG_RANK_8_SQRX_BITOFFSET_POS (18UL) OB_BOOT_ADD_BOTH 0x03U GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING) FDCAN_RXF0S_F0F_Pos (24U) SYSCFG_PMCR_I2C_PB7_FMP_Pos (5U) FDCAN_NDAT1_ND29 FDCAN_NDAT1_ND29_Msk HRTIM_RST2R_EXTVNT5_Pos (25U) FMC_SDTRx_TXSR_Msk (0xFUL << FMC_SDTRx_TXSR_Pos) FLASH_CR_WRPERRIE_Pos (17U) HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT FDCAN_IR_BO FDCAN_IR_BO_Msk ETH_MACPOCR_DN_Msk (0xFFUL << ETH_MACPOCR_DN_Pos) IS_ADC_CLOCKPRESCALER(__ADC_CLOCK__) (((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV1) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV2) || ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV4) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV1) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV2) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV4) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV6) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV8) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV10) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV12) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV16) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV32) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV64) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV128) || ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV256) ) DMA_SxCR_TRBUFF_Pos (20U) SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) GPIO_InitTypeDef IS_BDMA_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT) BDMA_IFCR_CGIF1 BDMA_IFCR_CGIF1_Msk RCC_LPTIM3CLKSOURCE_D3PCLK1 RCC_LPTIM345CLKSOURCE_D3PCLK1 HRTIM_RSTCR_TIMECMP4_Pos (30U) HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit) ADC_CALFACT2_LINCALFACT_26 (0x04000000UL << ADC_CALFACT2_LINCALFACT_Pos) SAI_PDMDLY_DLYM4L_Pos (24U) ADC_EXTERNALTRIG_T4_TRGO (LL_ADC_REG_TRIG_EXT_TIM4_TRGO) FDCAN_CCCR_INIT_Msk (0x1UL << FDCAN_CCCR_INIT_Pos) ETH_MTLRQOMR_RFA_Pos (8U) HRTIM_ADC4R_AD4TDPER HRTIM_ADC4R_AD4TDPER_Msk SYSCFG_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS_OUT2 NAN (__builtin_nanf("")) FDCAN_RXF1S_RF1L_Msk (0x1UL << FDCAN_RXF1S_RF1L_Pos) TIM8_AF2_BK2INE TIM8_AF2_BK2INE_Msk RCC_APB4ENR_I2C4EN_Pos (7U) SDMMC_STA_CTIMEOUT_Msk (0x1UL << SDMMC_STA_CTIMEOUT_Pos) DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) RCC_SYSCLK_DIV16 RCC_D1CFGR_D1CPRE_DIV16 RCC_UART8CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE EXTI_EMR1_EM1_Pos (1U) __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM FMC_SDTRx_TRCD_Msk (0xFUL << FMC_SDTRx_TRCD_Pos) FLASH_SR_WRPERR_Pos (17U) RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) ETH_MACISR_PMTIS_Pos (4U) DFSDM_FLTCR1_JSWSTART_Pos (1U) HRTIM_CPT2CR_TIMDCMP2_Pos (27U) MDMA_CTCR_TRGM MDMA_CTCR_TRGM_Msk TIM_LOCKLEVEL_OFF 0x00000000U CRS_CFGR_SYNCSRC CRS_CFGR_SYNCSRC_Msk RCC_USART1CLKSOURCE_D2PCLK2 RCC_USART16CLKSOURCE_D2PCLK2 FDCAN_TTTMK_TICC FDCAN_TTTMK_TICC_Msk USART_ISR_TC USART_ISR_TC_Msk HRTIM_OUTR_IDLES2_Pos (19U) ETH_MACHWF2R_AUXSNAPNUM_Pos (28U) HRTIM_RSTCR_TIMECMP2 HRTIM_RSTCR_TIMECMP2_Msk GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) RCC_D3AMR_SAI4AMEN_Pos (21U) GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) FDCAN_RXF1S_F1GI FDCAN_RXF1S_F1GI_Msk HRTIM_OENR_TD2OEN_Msk (0x1UL << HRTIM_OENR_TD2OEN_Pos) I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) SYSCFG_EXTICR1_EXTI3_PB (0x00001000U) RCC_APB1LRSTR_TIM5RST_Msk (0x1UL << RCC_APB1LRSTR_TIM5RST_Pos) RCC_SPI2CLKSOURCE_PLL2 RCC_SPI123CLKSOURCE_PLL2 USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk HSEM_C1MISR_MISF22_Msk (0x1UL << HSEM_C1MISR_MISF22_Pos) ADC_RIGHTBITSHIFT_7 (LL_ADC_OVS_SHIFT_RIGHT_7) LTDC_TWCR_TOTALW_Pos (16U) EXTI_IMR2_IM63_Msk (0x1UL << EXTI_IMR2_IM63_Pos) LL_ADC_IT_JEOS ADC_IER_JEOSIE ETH_DMACRDTPR_RDT_Pos (2U) DMA_REQUEST_GENERATOR6 7U CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk HRTIM_TIMISR_CMP1 HRTIM_TIMISR_CMP1_Msk _SIZE_T_DECLARED  SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk BDMA_ISR_TEIF6_Pos (27U) __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET HRTIM_TIMDIER_REPDE_Msk (0x1UL << HRTIM_TIMDIER_REPDE_Pos) ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos) BDMA_IFCR_CGIF1_Msk (0x1UL << BDMA_IFCR_CGIF1_Pos) USB_OTG_GINTMSK_MMISM_Pos (1U) FDCAN_HPMS_FLST_Msk (0x1UL << FDCAN_HPMS_FLST_Pos) HRTIM_EECR1_EE1SNS_Pos (3U) HRTIM_RST1R_MSTPER_Msk (0x1UL << HRTIM_RST1R_MSTPER_Pos) SPDIFRX_DR0_U_Pos (26U) RAMECC3_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC3_Monitor2_BASE) USB_OTG_DCTL_TCTL_Pos (4U) LL_ADC_IT_EOS ADC_IER_EOSIE GPIO_AF10_CRS_SYNC ((uint8_t)0x0A) ETH_MACTSCR_TSIPV4ENA ETH_MACTSCR_TSIPV4ENA_Msk HRTIM_FLTINR1_FLT3SRC_Pos (18U) RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) USART_RTOR_RTO_Pos (0U) FDCAN_NDAT2_ND33 FDCAN_NDAT2_ND33_Msk RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk ETH_MTLTQDR_TRCSTS_WAITING (0x00000004U) PWR_CR1_ALS_LEV3_Msk (0x3UL << PWR_CR1_ALS_LEV3_Pos) IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) USE_HAL_DSI_REGISTER_CALLBACKS 0U GPIO_PIN_10 ((uint16_t)0x0400) __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS ETH_MACTTSSNR_TXTSSMIS ETH_MACTTSSNR_TXTSSMIS_Msk GPIO_AF3_LPTIM5 ((uint8_t)0x03) GPIOG_PIN_AVAILABLE GPIO_PIN_All CR_PLLON_BB RCC_CR_PLLON_BB COMP_CFGRx_POLARITY COMP_CFGRx_POLARITY_Msk TIM_FLAG_CC3OF TIM_SR_CC3OF USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos) CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) RTC_ALRMAR_PM_Pos (22U) SDMMC_STA_RXFIFOE_Msk (0x1UL << SDMMC_STA_RXFIFOE_Pos) EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk DMA_HIFCR_CFEIF4_Pos (0U) RTC_BKP7R_Pos (0U) BDMA_ISR_HTIF3 BDMA_ISR_HTIF3_Msk DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos) __HAL_RCC_TIM15_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM15EN) == 0U) WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) RCC_PLL1DIVR_R1 RCC_PLL1DIVR_R1_Msk IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos) SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos) EXTI_FTSR1_TR9_Pos (9U) ETH_MACISR_RXSTSIS ETH_MACISR_RXSTSIS_Msk DBGMCU_APB2FZ1_DBG_TIM16 DBGMCU_APB2FZ1_DBG_TIM16_Msk FDCAN_TTILS_IWTS_Msk (0x1UL << FDCAN_TTILS_IWTS_Pos) DMA_FLAG_TCIF0_4 ((uint32_t)0x00000020U) FDCANCCU_CREL_DAY_Pos (0U) OB_IWDG_STDBY_FREEZE 0x00000000U DBGMCU_APB2FZ1_DBG_TIM16_Pos (17U) __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH RCC_CIER_PLL1RDYIE_Pos (6U) RCC_D3CCIPR_LPUART1SEL_Pos (0U) __GNUC_PATCHLEVEL__ 1 IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS) (((ADDRESS) >= FLASH_BANK1_BASE) && ((ADDRESS) < FLASH_BANK2_BASE)) EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) FLASH_SR_DBECCERR_Msk (0x1UL << FLASH_SR_DBECCERR_Pos) DMA_LIFCR_CHTIF1_Pos (10U) TIM_DMABASE_DMAR 0x00000013U __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOCEN) != 0U) __HAL_RCC_RTC_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_RTCAPBLPEN) FDCAN_TTOCN_TMC FDCAN_TTOCN_TMC_Msk xPSR_V_Pos 28U JPEG_CONFR5_VSF_Pos (8U) TIM7 ((TIM_TypeDef *) TIM7_BASE) GPIO_BSRR_BR9_Pos (25U) ETH_MTLRQOMR_RQS ETH_MTLRQOMR_RQS_Msk HSEM_C1IER_ISE31_Msk (0x1UL << HSEM_C1IER_ISE31_Pos) USART_ICR_ORECF_Pos (3U) LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS (ADC_JSQR_JL_1 ) RCC_PERIPHCLK_USART234578 ((uint64_t)(0x00000002U)) RCC_APB2ENR_USART1EN_Pos (4U) offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER) ETH_MACVTR_EVLS_ALWAYSSTRIP_Msk (0x3UL << ETH_MACVTR_EVLS_ALWAYSSTRIP_Pos) TIM_TIM2_ETR_COMP2 (TIM2_AF1_ETRSEL_1) __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET HRTIM_CR1_ADC2USRC_0 (0x1UL << HRTIM_CR1_ADC2USRC_Pos) ETH_MACRXTXSR_EXCOL_Msk (0x1UL << ETH_MACRXTXSR_EXCOL_Pos) I2C_ICR_ALERTCF_Pos (13U) RCC_AHB4LPENR_GPIOGLPEN_Pos (6U) USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk HRTIM_BMCR_TDBM HRTIM_BMCR_TDBM_Msk RCC_D2CFGR_D2PPRE1_DIV2_Pos (6U) USB_OTG_BCNT USB_OTG_BCNT_Msk ADC_CR_BOOST_Pos (8U) HRTIM_FLTINR2_FLT5E HRTIM_FLTINR2_FLT5E_Msk ETH_MACVIR_VLC_VLANTAGREPLACE ETH_MACVIR_VLC_VLANTAGREPLACE_Msk TIM_DMABASE_DIER 0x00000003U __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE HAL_UNLOCKED TIM16_AF1_BKCMP2P TIM16_AF1_BKCMP2P_Msk FDCAN2_IT0_IRQn MDMA_DEST_BURST_128BEATS ((uint32_t)MDMA_CTCR_DBURST) ADC_GET_RESOLUTION(__HANDLE__) (LL_ADC_GetResolution((__HANDLE__)->Instance)) __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_CRCEN); UNUSED(tmpreg); } while(0) _REENT_RAND48_SEED(ptr) ((ptr)->_r48->_seed) RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos) RCC_APB1LLPENR_LPTIM1LPEN RCC_APB1LLPENR_LPTIM1LPEN_Msk ETH_MACISR_TSIS_Pos (12U) __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE LL_ADC_REG_OVR_DATA_PRESERVED (0x00000000UL) FPU_FPCAR_ADDRESS_Pos 3U __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET ADC_SMPR1_SMP9_Pos (27U) QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) RTC_TAMPER1_INTERRUPT RTC_IT_TAMP1 FLASH_OPTSR_BOR_LEV_Msk (0x3UL << FLASH_OPTSR_BOR_LEV_Pos) __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 IS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 0x3FU)) COMP_OR_AFOPA6 COMP_OR_AFOPA6_Msk ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk RCC_USART234578CLKSOURCE_PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) FDCAN_TXFQS_TFQF_Msk (0x1UL << FDCAN_TXFQS_TFQF_Pos) FDCAN_TTOST_GSI_Msk (0x1UL << FDCAN_TTOST_GSI_Pos) RCC_RSR_RMVF RCC_RSR_RMVF_Msk FMC_PCR_PWID FMC_PCR_PWID_Msk GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) DMA_LISR_TCIF0_Pos (5U) AES_FLAG_RDERR CRYP_FLAG_RDERR RCC_HSICFGR_HSICAL_11 (0x800UL << RCC_HSICFGR_HSICAL_Pos) IS_ADC_REGULAR_DISCONT_NUMBER(NUMBER) (((NUMBER) >= (1UL)) && ((NUMBER) <= (8UL))) USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos) HRTIM_RSTR_UPDATE_Pos (1U) DCMI_MIS_ERR_MIS_Pos (2U) FDCAN_CREL_REL_Msk (0xFUL << FDCAN_CREL_REL_Pos) EXTI_MODE (0x3uL << EXTI_MODE_Pos) _REENT_CHECK(var,what,type,size,init) do { struct _reent *_r = (var); if (_r->what == NULL) { _r->what = (type)malloc(size); __reent_assert(_r->what); init; } } while (0) __FLOAT_TYPE float SDMMC_CMD_WAITRESP_0 (0x1UL << SDMMC_CMD_WAITRESP_Pos) RCC_CRS_SYNC_DIV128 CRS_CFGR_SYNCDIV OPAMP2_CSR_VMSEL_0 (0x1UL << OPAMP2_CSR_VMSEL_Pos) RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk HRTIM_TIMDIER_UPDIE_Pos (6U) SYSCFG_PMCR_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB6_FMP_Pos) ETH_MTLRQOMR_EHFC_Msk (0x1UL << ETH_MTLRQOMR_EHFC_Pos) Devaddress ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) GPIO_AF4_I2C2 ((uint8_t)0x04) MDMA_REQUEST_JPEG_OUTFIFO_TH ((uint32_t)0x00000013U) LTDC_LxCFBLNR_CFBLNBR_Pos (0U) EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk DCMI_CR_BSM_0 (0x1UL << DCMI_CR_BSM_Pos) __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOCLPEN) SDMMC_POWER_PWRCTRL_Msk (0x3UL << SDMMC_POWER_PWRCTRL_Pos) EXTI_SWIER1_SWIER4 EXTI_SWIER1_SWIER4_Msk __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE EXTI_EMR3_EM73_Pos (9U) HRTIM_TIMCR_DELCMP2_0 (0x1UL << HRTIM_TIMCR_DELCMP2_Pos) RCC_I2C2CLKSOURCE_D2PCLK1 RCC_I2C123CLKSOURCE_D2PCLK1 GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) WWDG1 ((WWDG_TypeDef *) WWDG1_BASE) EXTI_RTSR1_TR5_Msk (0x1UL << EXTI_RTSR1_TR5_Pos) PWR_CR2_VBATL_Msk (0x1UL << PWR_CR2_VBATL_Pos) ETH_MACHWF0R_ACTPHYSEL_REVMII_Msk (0x7UL << ETH_MACHWF0R_ACTPHYSEL_REVMII_Pos) ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) IS_ADC_CHANNEL(__CHANNEL__) (((__CHANNEL__) == ADC_CHANNEL_0) || ((__CHANNEL__) == ADC_CHANNEL_1) || ((__CHANNEL__) == ADC_CHANNEL_2) || ((__CHANNEL__) == ADC_CHANNEL_3) || ((__CHANNEL__) == ADC_CHANNEL_4) || ((__CHANNEL__) == ADC_CHANNEL_5) || ((__CHANNEL__) == ADC_CHANNEL_6) || ((__CHANNEL__) == ADC_CHANNEL_7) || ((__CHANNEL__) == ADC_CHANNEL_8) || ((__CHANNEL__) == ADC_CHANNEL_9) || ((__CHANNEL__) == ADC_CHANNEL_10) || ((__CHANNEL__) == ADC_CHANNEL_11) || ((__CHANNEL__) == ADC_CHANNEL_12) || ((__CHANNEL__) == ADC_CHANNEL_13) || ((__CHANNEL__) == ADC_CHANNEL_14) || ((__CHANNEL__) == ADC_CHANNEL_15) || ((__CHANNEL__) == ADC_CHANNEL_16) || ((__CHANNEL__) == ADC_CHANNEL_17) || ((__CHANNEL__) == ADC_CHANNEL_18) || ((__CHANNEL__) == ADC_CHANNEL_19) || ((__CHANNEL__) == ADC_CHANNEL_TEMPSENSOR) || ((__CHANNEL__) == ADC_CHANNEL_VBAT) || ((__CHANNEL__) == ADC_CHANNEL_DAC1CH1_ADC2)|| ((__CHANNEL__) == ADC_CHANNEL_DAC1CH2_ADC2)|| ((__CHANNEL__) == ADC_CHANNEL_VREFINT) ) FDCAN_ILS_TCFL_Msk (0x1UL << FDCAN_ILS_TCFL_Pos) FLASH_OPTCR_SWAP_BANK_Msk (0x1UL << FLASH_OPTCR_SWAP_BANK_Pos) _INT32_EQ_LONG  HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) HRTIM_EEFR2_EE6FLTR_2 (0x4UL << HRTIM_EEFR2_EE6FLTR_Pos) SCB_ITCMCR_RMW_Pos 1U FDCAN_TOCC_TOP_Pos (16U) __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE RCC_RTCCLKSOURCE_HSE_DIV54 (0x00036300U) USART_ICR_UDRCF_Pos (13U) GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) SDMMC_ICR_ACKTIMEOUTC_Pos (24U) RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk FDCAN_ECR_REC FDCAN_ECR_REC_Msk ETH_MACL3L4CR_L4SPM_Msk (0x1UL << ETH_MACL3L4CR_L4SPM_Pos) PWR_CPUCR_CSSF_Msk (0x1UL << PWR_CPUCR_CSSF_Pos) RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) PWR_WKUPEPR_WKUPPUPD6_Pos (26U) RTC_TSDR_WDU_Pos (13U) __HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_ADC3LPEN)) != 0U) ETH_MACHWF2R_PPSOUTNUM_Pos (24U) TPI_FIFO0_ETM1_Pos 8U FDCAN_HPMS_MSI_Pos (6U) DMA2D_CR_MODE_0 (0x1UL << DMA2D_CR_MODE_Pos) GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) __HAL_RCC_GET_SPI5_SOURCE __HAL_RCC_GET_SPI45_SOURCE DMA2_Stream7_IRQn SAI_xCR1_DS_Pos (5U) USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk FDCAN_RXF0S_F0FL FDCAN_RXF0S_F0FL_Msk HSEM_C1MISR_MISF14_Pos (14U) TIM_CCMR2_OC3CE_Pos (7U) SWPMI_ICR_CTXUNRF SWPMI_ICR_CTXUNRF_Msk RCC_PLLCFGR_PLL3FRACEN_Pos (8U) __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE USB_OTG_GINTSTS_IISOIXFR_Pos (20U) COMP_SR_C1IF_Pos (16U) OPAMP1_CSR_CALSEL_0 (0x1UL << OPAMP1_CSR_CALSEL_Pos) I2C_ISR_ADDR_Pos (3U) ADC_SMPR1_FIELDS (ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | ADC_SMPR1_SMP6 | ADC_SMPR1_SMP5 | ADC_SMPR1_SMP4 | ADC_SMPR1_SMP3 | ADC_SMPR1_SMP2 | ADC_SMPR1_SMP1 | ADC_SMPR1_SMP0) DMA_REQUEST_TIM1_CH2 12U MDMA_CTCR_DINCOS_0 (0x1UL << MDMA_CTCR_DINCOS_Pos) RCC_D3AMR_LPTIM2AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM2AMEN_Pos) ADC12_COMMON_BASE (D2_AHB1PERIPH_BASE + 0x2300UL) RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) ETH_DMACTDTPR_TDT ETH_DMACTDTPR_TDT_Msk __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE HRTIM_TIMICR_CMP2C_Pos (1U) HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 ADC_JDR4_JDATA_26 (0x04000000UL << ADC_JDR4_JDATA_Pos) EXTI_IMR1_IM13_Pos (13U) DFSDM_FLTICR_CLRCKABF_Pos (16U) RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk RCC_AHB3LPENR_JPGDECLPEN RCC_AHB3LPENR_JPGDECLPEN_Msk USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) EXTI_IMR2_IM59_Pos (27U) USART_RQR_MMRQ_Pos (2U) RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) TIM_DMABase_DMAR TIM_DMABASE_DMAR MDMA_SRC_DEC_HALFWORD ((uint32_t)MDMA_CTCR_SINC | (uint32_t)MDMA_CTCR_SINCOS_0) PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER HRTIM_EEFR1_EE1FLTR_0 (0x1UL << HRTIM_EEFR1_EE1FLTR_Pos) RTC_BKP20R RTC_BKP20R_Msk TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Pos (4U) GPIO_AF5_SPI2 ((uint8_t)0x05) HRTIM_RST2R_EXTVNT9_Msk (0x1UL << HRTIM_RST2R_EXTVNT9_Pos) HRTIM_FLTINR1_FLT1P_Pos (1U) SCB_CPUID_REVISION_Pos 0U MPU_ACCESS_SHAREABLE ((uint8_t)0x01) MDIOS_WKUP_IRQn QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE() TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U HRTIM_ADC1R_AD1TAC4_Msk (0x1UL << HRTIM_ADC1R_AD1TAC4_Pos) HRTIM_ADC1R_AD1TDC2 HRTIM_ADC1R_AD1TDC2_Msk DMA_REQUEST_GENERATOR4 5U SYSCFG_UR6_PAEND_BANK1_Msk (0xFFFUL << SYSCFG_UR6_PAEND_BANK1_Pos) OPAMP2_CSR_OPAHSM_Msk (0x1UL << OPAMP2_CSR_OPAHSM_Pos) FDCAN_TXEFS_EFGI_Msk (0x1FUL << FDCAN_TXEFS_EFGI_Pos) TIM_TIM16_TI1_WKUP_IT (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk HRTIM_RST2R_CMP3 HRTIM_RST2R_CMP3_Msk SDMMC_ICR_DHOLDC_Msk (0x1UL << SDMMC_ICR_DHOLDC_Pos) DMA_REQUEST_SPI1_TX 38U GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3) || ((INSTANCE) == SPI4) || ((INSTANCE) == SPI5) || ((INSTANCE) == SPI6)) ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) _INTPTR_T_DECLARED  HRTIM_DTR_DTRLK_Msk (0x1UL << HRTIM_DTR_DTRLK_Pos) DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE FLASH_SCAR_SEC_AREA_END_Msk (0xFFFUL << FLASH_SCAR_SEC_AREA_END_Pos) ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos) RCC_PLL2DIVR_P2_Pos (9U) FDCAN_ILS_BOE FDCAN_ILS_BOE_Msk FDCAN_TXEFC_EFSA_Msk (0x3FFFUL << FDCAN_TXEFC_EFSA_Pos) HRTIM_CR1_TCUDIS_Msk (0x1UL << HRTIM_CR1_TCUDIS_Pos) SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) DCMI_DR_BYTE3_Pos (24U) __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) FDCAN_CCCR_TEST_Pos (7U) TIM_DIER_TDE_Pos (14U) DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x0010UL) SWPMI_ISR_RXBFF_Pos (0U) __HAL_RCC_GPIOJ_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOJEN) HRTIM_CPT1CR_TIMECMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMECMP2_Pos) HRTIM_ADC2R_AD2MC1 HRTIM_ADC2R_AD2MC1_Msk ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock)) DMAMUX1_Channel11_BASE (DMAMUX1_BASE + 0x002CUL) FDCAN_ILS_BEUE FDCAN_ILS_BEUE_Msk LL_ADC_IT_AWD3 ADC_IER_AWD3IE ETH_MACTSSR_ATSSTN_Pos (16U) FMC_BTRx_ADDHLD_0 (0x1UL << FMC_BTRx_ADDHLD_Pos) ETH_DMAISR_MTLIS ETH_DMAISR_MTLIS_Msk GPIOI ((GPIO_TypeDef *) GPIOI_BASE) RCC_CIER_PLL2RDYIE_Msk (0x1UL << RCC_CIER_PLL2RDYIE_Pos) FLASH_SR_INCERR FLASH_SR_INCERR_Msk PLL3DIVR DBGMCU_APB2FZ1_DBG_HRTIM_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_HRTIM_Pos) HAL_DMAMUX2_REQUEST_GEN_ADC3_IT HAL_DMAMUX2_REQ_GEN_ADC3_IT __HAL_HSEM_DISABLE_IT(__SEM_MASK__) (HSEM->IER &= ~(__SEM_MASK__)) USART2 ((USART_TypeDef *) USART2_BASE) __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED HRTIM_OENR_TC2OEN_Pos (5U) HRTIM_FLTR_FLT5EN_Msk (0x1UL << HRTIM_FLTR_FLT5EN_Pos) IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || ((__PRESCALER__) == TIM_ICPSC_DIV2) || ((__PRESCALER__) == TIM_ICPSC_DIV4) || ((__PRESCALER__) == TIM_ICPSC_DIV8)) USB_OTG_GINTSTS_CIDSCHG_Pos (28U) __FLT32_NORM_MAX__ 3.4028234663852886e+38F32 ADC_CLOCK_ASYNC_DIV6 (LL_ADC_CLOCK_ASYNC_DIV6) COMP_OR_AFOPA6_Pos (0U) RCC_CICR_PLL3RDYC_Pos (8U) EXTI_RTSR1_TR5_Pos (5U) RCC_D1CFGR_D1CPRE_DIV2_Msk (0x1UL << RCC_D1CFGR_D1CPRE_DIV2_Pos) HRTIM_BMCR_BME HRTIM_BMCR_BME_Msk HAL_HRTIM_WaveformCounterStop HAL_HRTIM_WaveformCountStop BDMA_ISR_TEIF0 BDMA_ISR_TEIF0_Msk EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) RAMECC2 ((RAMECC_TypeDef *)RAMECC2_BASE) RCC_AHB2LPENR_D2SRAM1LPEN_Msk RCC_AHB2LPENR_SRAM1LPEN_Msk FDCAN_TTIR_CSM FDCAN_TTIR_CSM_Msk FMC_BTRx_DATAST_7 (0x80UL << FMC_BTRx_DATAST_Pos) GPIO_ODR_OD0 GPIO_ODR_OD0_Msk COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE RCC_AHB2LPENR_DCMILPEN_Pos (0U) MPU_REGION_NUMBER6 ((uint8_t)0x06) ETH_MACMDIOAR_CR_DIV18AR_Pos (8U) ETH_MACVIR_VLC_Pos (16U) MDMA_FLAG_TE ((uint32_t)MDMA_CISR_TEIF) PWR_CSR1_ACTVOSRDY_Msk (0x1UL << PWR_CSR1_ACTVOSRDY_Pos) RCC_CRS_TRIMOV RCC_CRS_TRIMOVF USB_OTG_DOEPINT_OTEPSPR_Pos (5U) RTC_ISR_TAMP3F_Pos (15U) ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) __HAL_RCC_RTC_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_RTCAPBEN) != 0U) DMAMUX_RGxCR_GNBREQ_Pos (19U) __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_ADC3LPEN) HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN USART_ICR_TXFECF_Msk (0x1UL << USART_ICR_TXFECF_Pos) HRTIM_CR1_TBUDIS_Msk (0x1UL << HRTIM_CR1_TBUDIS_Pos) SYSCFG_CCCSR_READY_Msk (0x1UL << SYSCFG_CCCSR_READY_Pos) HRTIM_FLTINR2_FLT5LCK_Msk (0x1UL << HRTIM_FLTINR2_FLT5LCK_Pos) CRS_ISR_SYNCMISS_Pos (9U) HRTIM_EECR2_EE8SNS HRTIM_EECR2_EE8SNS_Msk ETH_MACVTR_VTHM_Msk (0x1UL << ETH_MACVTR_VTHM_Pos) FLASH_CR_INCERRIE_Msk (0x1UL << FLASH_CR_INCERRIE_Pos) MDMA_REQUEST_DMA1_Stream6_TC ((uint32_t)0x00000006U) ADC_AWD3_EVENT (ADC_FLAG_AWD3) RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos) EXTI_EVENT_PRESENCE_SHIFT 28U SDMMC_STA_IDMATE SDMMC_STA_IDMATE_Msk SYSCFG_EXTICR1_EXTI1_PH (0x00000070U) USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos) FORMAT_BIN RTC_FORMAT_BIN LL_ADC_CLOCK_SYNC_PCLK_DIV4 (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0) MDMA_CSAR_SAR_Pos (0U) HRTIM_RSTER_TIMCCMP1_Pos (25U) FDCAN_NDAT2_ND61_Msk (0x1UL << FDCAN_NDAT2_ND61_Pos) USB_OTG_GINTMSK_PRTIM_Pos (24U) LL_ADC_FLAG_EOSMP_SLV ADC_CSR_EOSMP_SLV RCC_CFGR_SWS_PLL1 (0x00000018UL) TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk __always_inline __inline__ __attribute__((__always_inline__)) HSEM_C1MISR_MISF8 HSEM_C1MISR_MISF8_Msk JPEG_CONFR6_HD_Msk (0x1UL << JPEG_CONFR6_HD_Pos) RTC_BKP22R RTC_BKP22R_Msk TIM_OCIDLESTATE_SET TIM_CR2_OIS1 __HAL_I2S_CLEAR_FREFLAG __HAL_I2S_CLEAR_TIFREFLAG FLASH_IT_STRBERR_BANK2 (FLASH_CR_STRBERRIE | 0x80000000U) RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_LTDCLPEN)) != 0U) TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 MDMA_Channel0_BASE (MDMA_BASE + 0x00000040UL) PWR_WKUPCR_WKUPC4_Msk (0x1UL << PWR_WKUPCR_WKUPC4_Pos) DMA_REQUEST_TIM4_UP 32U SYSCFG_EXTICR4_EXTI13_PK (0x000000A0U) USART_CR2_LBDIE_Pos (6U) RAMECC_CR_ECCDEBWIE_Msk (0x1UL << RAMECC_CR_ECCDEBWIE_Pos) EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_RNGEN)) SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) __LONG_LONG_MAX__ 0x7fffffffffffffffLL USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) RCC_CIFR_HSECSSF_Msk (0x1UL << RCC_CIFR_HSECSSF_Pos) HSEM ((HSEM_TypeDef *) HSEM_BASE) JPEG_CONFR7_VSF_0 (0x1UL << JPEG_CONFR7_VSF_Pos) HRTIM_CHPR_CARFRQ_2 (0x4UL << HRTIM_CHPR_CARFRQ_Pos) RCC_USART1CLKSOURCE_LSE RCC_USART16CLKSOURCE_LSE ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) TIM_TIM8_TI1_GPIO 0x00000000U PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos) ETH_MACPOCR_ASYNCEN_Msk (0x1UL << ETH_MACPOCR_ASYNCEN_Pos) ETH_MACMDIOAR_MOC ETH_MACMDIOAR_MOC_Msk SCB_CCR_BP_Pos 18U DMAMUX_ChannelStatus_TypeDef HRTIM_EEFR1_EE2FLTR_0 (0x1UL << HRTIM_EEFR1_EE2FLTR_Pos) __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_DMA1EN)) HRTIM_CPT2CR_TD1RST_Msk (0x1UL << HRTIM_CPT2CR_TD1RST_Pos) LL_ADC_OVS_SHIFT_RIGHT_4 ( ADC_CFGR2_OVSS_2 ) EXTI_EMR2_EM59_Msk (0x1UL << EXTI_EMR2_EM59_Pos) OB_WRP_SECTOR_ALL 0x000000FFU USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOEEN) __UINT_LEAST8_TYPE__ unsigned char FDCAN_TTILS_RTMIS_Pos (4U) EXTI_LINE_85 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x15U) USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) JPEG_CONFR7_HA_Msk (0x1UL << JPEG_CONFR7_HA_Pos) ETH_MTLOMR_CNTPRST_Pos (8U) __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos) __GCC_ATOMIC_LLONG_LOCK_FREE 1 HRTIM_FLTR_FLT1EN HRTIM_FLTR_FLT1EN_Msk LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos) RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) HRTIM_CPT1CR_TIMDCMP1_Pos (26U) HRTIM_RST1R_MSTCMP3_Pos (10U) HRTIM_TIMCR_DELCMP4 HRTIM_TIMCR_DELCMP4_Msk FDCAN_TTCPT_SWV_Msk (0xFFFFUL << FDCAN_TTCPT_SWV_Pos) HRTIM_RST2R_MSTCMP1_Msk (0x1UL << HRTIM_RST2R_MSTCMP1_Pos) USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos) ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk RCC_AHB3ENR_QSPIEN_Pos (14U) IS_HSEM_KEY(__KEY__) ((__KEY__) <= HSEM_CLEAR_KEY_MAX ) HRTIM_RST1R_RESYNC_Msk (0x1UL << HRTIM_RST1R_RESYNC_Pos) SYSCFG_EXTICR3_EXTI10_PA (0U) __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C3EN) == 0U) EXTI_LINE26 ((uint32_t)0x1A) HRTIM_MCR_PREEN_Pos (27U) HRTIM_CMP3R_CMP3R HRTIM_CMP3R_CMP3R_Msk USE_HAL_SAI_REGISTER_CALLBACKS 0U TIM_CCMR3_OC5M_Pos (4U) HRTIM_CR2_TDRST_Pos (12U) __ULLACCUM_EPSILON__ 0x1P-32ULLK FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk BDMA_CPAR_PA_Pos (0U) MDMA_CBRUR_SUV_Msk (0xFFFFUL << MDMA_CBRUR_SUV_Pos) TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP))) I2C_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH HRTIM_EEFR2_EE7FLTR_2 (0x4UL << HRTIM_EEFR2_EE7FLTR_Pos) __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE EXTI_EMR1_EM20 EXTI_EMR1_EM20_Msk GPIOB_BASE (D3_AHB1PERIPH_BASE + 0x0400UL) FMC_BTRx_CLKDIV_2 (0x4UL << FMC_BTRx_CLKDIV_Pos) USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) TIM_TRGO2_OC4REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1) HRTIM_MDIER_MCMP1IE_Msk (0x1UL << HRTIM_MDIER_MCMP1IE_Pos) JPEG_CONFR4_VSF_1 (0x2UL << JPEG_CONFR4_VSF_Pos) HRTIM_EEFR2_EE10FLTR_0 (0x1UL << HRTIM_EEFR2_EE10FLTR_Pos) LL_ADC_REG_RANK_3 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS) EXTI_D3PMR1_MR19_Pos (19U) DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos) EXTI_EMR2_EM33 EXTI_EMR2_EM33_Msk QUADSPI_CR_PRESCALER_1 (0x02UL << QUADSPI_CR_PRESCALER_Pos) USART_CR2_RTOEN USART_CR2_RTOEN_Msk OPAMP1_CSR_OPAEN_Pos (0U) CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos) __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) FDCAN_TTIE_GTEE_Pos (9U) _BSD_WCHAR_T_  __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET GPIO_MODER_MODE1_Pos (2U) LL_ADC_AWD_CHANNEL_13_REG ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA2EN) != 0U) __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk HSEM_C1ICR_ISC29_Pos (29U) LL_ADC_OFFSET_3 ADC_OFR3_REGOFFSET HSEM_C1IER_ISE10_Msk (0x1UL << HSEM_C1IER_ISE10_Pos) ADC_CHANNEL_13_SMP (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) DMA2_Stream6_IRQn FMC_BCR1_BMAP FMC_BCR1_BMAP_Msk FLASH_PRAR_PROT_AREA_START_Msk (0xFFFUL << FLASH_PRAR_PROT_AREA_START_Pos) EXTI_D3PCR1L_PCS12_Msk (0x3UL << EXTI_D3PCR1L_PCS12_Pos) RCC_PLL3FRACR_FRACN3_Pos (3U) EXTI_D3PCR1L_PCS8_Pos (16U) TIM_FLAG_COM TIM_SR_COMIF UID_BASE (0x1FF1E800UL) ADC_CSR_JEOC_SLV ADC_CSR_JEOC_SLV_Msk TIM8_UP_TIM13_IRQn ETH_MACLCSR_LPITXA ETH_MACLCSR_LPITXA_Msk GPIO_OSPEEDR_OSPEED6_Pos (12U) HRTIM_BMTRGR_TACMP2_Msk (0x1UL << HRTIM_BMTRGR_TACMP2_Pos) HRTIM_ADC4R_AD4TCC4_Pos (20U) __HAL_ADC_SQR2_RK ADC_SQR2_RK RCC_LPTIM345CLKSOURCE_D3PCLK1 (0x00000000U) HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET HRTIM_RST2R_MSTCMP4_Msk (0x1UL << HRTIM_RST2R_MSTCMP4_Pos) DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) SCB_ICSR_ISRPREEMPT_Pos 23U SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) __IMPORT  ETH_MTLRQOMR_RFD_Msk (0x7UL << ETH_MTLRQOMR_RFD_Pos) DAC_MCR_MODE2_2 (0x4UL << DAC_MCR_MODE2_Pos) RCC_D2CCIP1R_DFSDM1SEL_Msk (0x1UL << RCC_D2CCIP1R_DFSDM1SEL_Pos) HRTIM_BDTUPR_TIMCMP4 HRTIM_BDTUPR_TIMCMP4_Msk RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos) _REENT_MP_RESULT_K(ptr) ((ptr)->_mp->_result_k) DMAMUX_CFR_CSOF2_Pos (2U) __UINT_LEAST16_TYPE__ short unsigned int HRTIM_EECR1_EE3SRC_Msk (0x3UL << HRTIM_EECR1_EE3SRC_Pos) SCB_CCSIDR_ASSOCIATIVITY_Pos 3U __ARM_FEATURE_BF16_SCALAR_ARITHMETIC ETH_MACAHR_AE_Msk (0x1UL << ETH_MACAHR_AE_Pos) FDCAN_NDAT2_ND52_Msk (0x1UL << FDCAN_NDAT2_ND52_Pos) LL_ADC_CHANNEL_13 (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP | ADC_CHANNEL_13_BITFIELD) IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8)) FLASH_IT_STRBERR_BANK1 FLASH_CR_STRBERRIE TIM1_BRK_TIM9_IRQHandler TIM1_BRK_IRQHandler IS_RCC_LPTIM2CLK(SOURCE) (((SOURCE) == RCC_LPTIM2CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_LPTIM2CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM2CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM2CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM2CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM2CLKSOURCE_CLKP)) EXTI_LINE36 ((uint32_t)0x24) DMA_LISR_TCIF3_Pos (27U) dma_result_buffer USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) HRTIM_FLTINR2_FLT5F_0 (0x1UL << HRTIM_FLTINR2_FLT5F_Pos) __HAL_RCC_D3SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_D3SRAM1LPEN)) == 0U) SDMMC_STA_IDMABTC SDMMC_STA_IDMABTC_Msk SDMMC_POWER_VSWITCH_Msk (0x1UL << SDMMC_POWER_VSWITCH_Pos) TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) EXTI_LINE_58 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1AU) RCC_D3CCIPR_I2C4SEL RCC_D3CCIPR_I2C4SEL_Msk HRTIM_SET2R_EXTVNT6_Pos (26U) __SFRACT_IBIT__ 0 DMA2D_CR_SUSP DMA2D_CR_SUSP_Msk USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos) ADC_PCSEL_PCSEL_9 (0x00200UL << ADC_PCSEL_PCSEL_Pos) __HAL_RCC_D3SRAM1_CLKAM_DISABLE() (RCC->D3AMR)&= ~ (RCC_D3AMR_SRAM4AMEN) LL_ADC_FLAG_EOSMP_MST ADC_CSR_EOSMP_MST SPI_IER_MODFIE SPI_IER_MODFIE_Msk USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) SDMMC_ACKTIME_ACKTIME_Msk (0x1FFFFFFUL << SDMMC_ACKTIME_ACKTIME_Pos) __ARM_FP16_FORMAT_ALTERNATIVE __GNUCLIKE_BUILTIN_STDARG 1 SPDIFRX_CR_RXSTEO_Pos (3U) EXTI_FTSR1_TR19 EXTI_FTSR1_TR19_Msk RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) ETH_MMCRLPIMSTR_RXLPIUSC_Pos (0U) DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk EXTI_D3PMR2_MR35 EXTI_D3PMR2_MR35_Msk EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) SCnSCB_ACTLR_DISISSCH1_Pos 21U RTC_CR_TSEDGE_Pos (3U) _ATTRIBUTE(attrs) __attribute__ (attrs) SDMMC_STA_BUSYD0 SDMMC_STA_BUSYD0_Msk FDCAN_TXFQS_TFQPI FDCAN_TXFQS_TFQPI_Msk ETH_DMACRIWTR_RWT ETH_DMACRIWTR_RWT_Msk HRTIM_ADC1R_AD1TCC4_Pos (22U) SDMMC_DCTRL_DTMODE_Msk (0x3UL << SDMMC_DCTRL_DTMODE_Pos) EXTI_EMR1_EM3_Pos (3U) FLASH_OPTSR_OPT_BUSY_Msk (0x1UL << FLASH_OPTSR_OPT_BUSY_Pos) ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) SDMMC_DCTRL_RWSTART_Pos (8U) LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_0) USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) I2C_OAR2_OA2MASK02_Pos (9U) DMA_LISR_TCIF2_Pos (21U) PWR_CPUCR_SBF_Pos (6U) SCnSCB_ACTLR_DISDYNADD_Msk (1UL << SCnSCB_ACTLR_DISDYNADD_Pos) ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) ADC_REGULAR_RANK_6 (LL_ADC_REG_RANK_6) _ANSIDECL_H_  ADC_SQR1_REGOFFSET (0x00000000UL) LL_ADC_INJ_TRIG_EXT_RISINGFALLING (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) __HAL_RCC_SAI1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SAI1RST) __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET SYSCFG_EXTICR2_EXTI5_PB (0x00000010U) HRTIM_CPT2CR_TIMACMP2_Pos (15U) ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Msk RCC_RSR_PORRSTF_Pos (23U) EXTI_SWIER1_SWIER19_Pos (19U) PWR_WAKEUP_PIN6_HIGH PWR_WKUPEPR_WKUPEN6 HSEM_C1MISR_MISF16_Msk (0x1UL << HSEM_C1MISR_MISF16_Pos) SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) RCC_APB2LPENR_SAI2LPEN_Pos (23U) DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos) __HAL_RCC_LPTIM4_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM4AMEN) WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB HRTIM_RST2R_PER HRTIM_RST2R_PER_Msk CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk ETH_MACMDIOAR_SKAP ETH_MACMDIOAR_SKAP_Msk ETH_MACL3A1R_L3A1_Msk (0xFFFFFFFFUL << ETH_MACL3A1R_L3A1_Pos) FDCAN_IR_HPM_Msk (0x1UL << FDCAN_IR_HPM_Pos) SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) DMAMUX2_Channel0_BASE (DMAMUX2_BASE) RCC_PLLMUL_3 RCC_PLL_MUL3 DMA2D_ISR_TCIF_Pos (1U) EXTI_EMR3_EM78_Pos (14U) EXTI_D3PCR2L_PCS35_Msk (0x3UL << EXTI_D3PCR2L_PCS35_Pos) USART_ICR_WUCF_Pos (20U) __HAL_RCC_SDMMC1_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_SDMMC1EN) == 0U) RCC_APB1LENR_CECEN_Pos (27U) ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 HRTIM_MDIER_MCMP4IE HRTIM_MDIER_MCMP4IE_Msk IS_ADC_RANGE(__RESOLUTION__,__ADC_VALUE__) ((__ADC_VALUE__) <= __LL_ADC_DIGITAL_SCALE(__RESOLUTION__)) ADC_OFR2_OFFSET2_14 (0x0004000UL << ADC_OFR2_OFFSET2_Pos) TIM_CCMR2_OC4CE_Pos (15U) SYSCFG_UR8_MESAD_BANK2_Msk (0x1UL << SYSCFG_UR8_MESAD_BANK2_Pos) __HAL_FLASH_CLEAR_FLAG(__FLAG__) (IS_FLASH_FLAG_BANK1(__FLAG__) ? __HAL_FLASH_CLEAR_FLAG_BANK1(__FLAG__) : __HAL_FLASH_CLEAR_FLAG_BANK2(__FLAG__)) RCC_CR_PLL3RDY RCC_CR_PLL3RDY_Msk FLASH_ACR_WRHIGHFREQ_1 (0x2UL << FLASH_ACR_WRHIGHFREQ_Pos) HRTIM_TIMISR_IPPSTAT HRTIM_TIMISR_IPPSTAT_Msk HRTIM_ADC1R_AD1EEV3 HRTIM_ADC1R_AD1EEV3_Msk RCC_AHB1ENR_ETH1RXEN_Msk (0x1UL << RCC_AHB1ENR_ETH1RXEN_Pos) HSEM_C1ICR_ISC12_Msk (0x1UL << HSEM_C1ICR_ISC12_Pos) ADC_CSR_AWD3_SLV_Pos (25U) ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0) USB_OTG_NPTXFD_Pos (16U) DMA2D_OCOLR_RED_4_Pos (8U) HRTIM_EEFR2_EE8FLTR_2 (0x4UL << HRTIM_EEFR2_EE8FLTR_Pos) RCC_D3CCIPR_LPUART1SEL_Msk (0x7UL << RCC_D3CCIPR_LPUART1SEL_Pos) IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE SAI_xIMR_OVRUDRIE_Pos (0U) FDCAN_IR_PED_Pos (28U) EXTI_D3PMR1_MR10_Pos (10U) LTDC_CDSR_HSYNCS_Pos (3U) HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC DMA_FLAG_FEIF2_6 ((uint32_t)0x00010000U) ETH_MACMDIOAR_CR_DIV6AR ETH_MACMDIOAR_CR_DIV6AR_Msk FDCAN_IR_RF0L_Msk (0x1UL << FDCAN_IR_RF0L_Pos) ETH_MTLRQCR_RQPA ETH_MTLRQCR_RQPA_Msk __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED SDMMC_CMD_CMDSTOP_Pos (7U) RCC_CICR_HSECSSC RCC_CICR_HSECSSC_Msk RCC_FLAG_LSERDY ((uint8_t)0x41) HRTIM_RSTR_MSTPER_Pos (4U) MDIOS_CR_EIE_Msk (0x1UL << MDIOS_CR_EIE_Pos) TIM_CCMR1_OC2PE_Pos (11U) ADC_AWD_CR12_REGOFFSETGAP_MASK (ADC_AWD2CR_AWD2CH_0) LL_ADC_CHANNEL_9 (ADC_CHANNEL_9_NUMBER | ADC_CHANNEL_9_SMP | ADC_CHANNEL_9_BITFIELD ) __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE HRTIM_BDMUPR_MCMP1_Pos (6U) I2C_NO_STARTSTOP (0x00000000U) HSEM_C1ISR_ISF21_Pos (21U) DMA_REQUEST_TIM4_CH1 29U ETH_DMACIER_RSE_Msk (0x1UL << ETH_DMACIER_RSE_Pos) DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) ADC_RIGHTBITSHIFT_3 (LL_ADC_OVS_SHIFT_RIGHT_3) OPAMP_HSOTR_TRIMHSOFFSETN_Msk (0x1FUL << OPAMP_HSOTR_TRIMHSOFFSETN_Pos) HRTIM_TIMISR_SET2_Pos (11U) GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) APB2CLKDivider ETH_DMACIER_ETIE ETH_DMACIER_ETIE_Msk __HAL_RCC_JPEG_CLK_DISABLE __HAL_RCC_JPGDECEN_CLK_DISABLE MDMA_SRC_DEC_WORD ((uint32_t)MDMA_CTCR_SINC | (uint32_t)MDMA_CTCR_SINCOS_1) RCC_APB1LRSTR_UART4RST_Pos (19U) QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos) SDMMC_CLKCR_SELCLKRX SDMMC_CLKCR_SELCLKRX_Msk RCC_HSICFGR_HSICAL_9 (0x200UL << RCC_HSICFGR_HSICAL_Pos) BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS SCnSCB_ACTLR_DISBTACREAD_Msk (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos) long long unsigned int RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos) ETH_MACHWF0R_SMASEL_Pos (5U) ETH_MACMDIOAR_PSE_Pos (27U) TIM_CLOCKDIVISION_DIV1 0x00000000U HRTIM_CPT1CR_EXEV2CPT_Pos (3U) __STM32H7xx_CMSIS_DEVICE_VERSION_MAIN (0x01) HRTIM_EEFR1_EE3FLTR_0 (0x1UL << HRTIM_EEFR1_EE3FLTR_Pos) SDMMC_DCTRL_DBLOCKSIZE_0 (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos) SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk __HAL_DBGMCU_FREEZE_TIM15() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM15)) __HAL_RCC_COMP12_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_COMP12LPEN)) != 0U) HRTIM_CR1_ADC4USRC_2 (0x0UL << HRTIM_CR1_ADC4USRC_Pos) USB_OTG_GUSBCFG_TRDT_Pos (10U) ADC_JDR4_JDATA_20 (0x00100000UL << ADC_JDR4_JDATA_Pos) ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Pos (5U) LTDC_ISR_FUIF_Msk (0x1UL << LTDC_ISR_FUIF_Pos) SYSCFG_EXTICR1_EXTI1_PI (0x00000080U) EXTI_EMR2_EM32_Msk (0x1UL << EXTI_EMR2_EM32_Pos) HRTIM_CR2_TCSWU_Pos (3U) FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U) SDMMC_MASK_DHOLDIE SDMMC_MASK_DHOLDIE_Msk SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) TIM_CR1_URS TIM_CR1_URS_Msk USB_OTG_PCGCCTL_STOPCLK_Pos (0U) EXTI_PR1_PR10 EXTI_PR1_PR10_Msk __HAL_I2C_RESET_CR2 I2C_RESET_CR2 ETH_MACECR_SPEN_Msk (0x1UL << ETH_MACECR_SPEN_Pos) HRTIM_SET2R_TIMEVNT6 HRTIM_SET2R_TIMEVNT6_Msk RCC_HSICFGR_HSICAL_0 (0x001UL << RCC_HSICFGR_HSICAL_Pos) DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos) HRTIM_SET1R_TIMEVNT1_Pos (12U) __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE ADC_JDR1_JDATA_14 (0x00004000UL << ADC_JDR1_JDATA_Pos) DMA2_Stream0_BASE (DMA2_BASE + 0x010UL) LL_ADC_FLAG_EOS_MST ADC_CSR_EOS_MST USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos) __HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_LTDCLPEN)) == 0U) ADC_CHANNEL_7 (LL_ADC_CHANNEL_7) HAL_MDMA_ERROR_NO_XFER ((uint32_t)0x00000080U) FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos (30U) DMA2D_CR_CEIE_Msk (0x1UL << DMA2D_CR_CEIE_Pos) EXTI_D3PCR1L_PCS5 EXTI_D3PCR1L_PCS5_Msk SYSCFG_EXTICR4_EXTI15_PJ (0x00009000U) ADC_JDR4_JDATA_9 (0x00000200UL << ADC_JDR4_JDATA_Pos) ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 Offset HRTIM_EECR3_EE9F_1 (0x2UL << HRTIM_EECR3_EE9F_Pos) USART_CR1_CMIE USART_CR1_CMIE_Msk FMC_BTRx_DATAST_6 (0x40UL << FMC_BTRx_DATAST_Pos) __exported __attribute__((__visibility__("default"))) __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_CRCEN) == 0U) CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos) DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) HRTIM_EEFR2_EE10FLTR_2 (0x4UL << HRTIM_EEFR2_EE10FLTR_Pos) DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos) ETH_MACA2HR_MBC_Pos (24U) ADC_IER_JEOSIE_Pos (6U) HRTIM_ADC4R_AD4TBC2_Pos (14U) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 FMC_BWTRx_ACCMOD_0 (0x1UL << FMC_BWTRx_ACCMOD_Pos) SWPMI_IER_RXOVRIE_Msk (0x1UL << SWPMI_IER_RXOVRIE_Pos) EXTI_PR1_PR18 EXTI_PR1_PR18_Msk __LDBL_MIN__ 2.2250738585072014e-308L RCC_PLLCKSELR_DIVM2_Msk (0x3FUL << RCC_PLLCKSELR_DIVM2_Pos) RCC_D1CFGR_D1PPRE_DIV16_Pos (4U) SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180UL) RCC_FLAG_PLL3RDY ((uint8_t)0x3D) TIM1_TRG_COM_IRQn HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 ETH_MACHWF0R_MMCSEL_Pos (8U) SPDIFRX_SIDR_SID_Msk (0xFFFFFFFFUL << SPDIFRX_SIDR_SID_Pos) SDMMC_ICR_CMDSENTC_Pos (7U) OPTIONBYTE_RDP 0x02U SDMMC_MASK_TXUNDERRIE_Pos (4U) MDMA_PRIORITY_VERY_HIGH ((uint32_t)MDMA_CCR_PL) __SIZE_TYPE__ unsigned int HRTIM_ADC4R_AD4EEV9 HRTIM_ADC4R_AD4EEV9_Msk ETH_MACCR_DCRS ETH_MACCR_DCRS_Msk HRTIM_RST1R_TIMEVNT5_Msk (0x1UL << HRTIM_RST1R_TIMEVNT5_Pos) ETH_DMACIER_RIE ETH_DMACIER_RIE_Msk EXTI_LINE_22 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x16U) __HAL_RCC_RTC_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_RTCAPBLPEN) __HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM13LPEN)) == 0U) DMA2_Stream5_IRQn EXTI_PR1_PR14 EXTI_PR1_PR14_Msk FMC_SR_ILS_Pos (1U) HRTIM_ADC4R_AD4TCPER HRTIM_ADC4R_AD4TCPER_Msk HRTIM_EECR3_EE10F_2 (0x4UL << HRTIM_EECR3_EE10F_Pos) ETH_MACSPI0R_SPI0_Msk (0xFFFFFFFFUL << ETH_MACSPI0R_SPI0_Pos) RCC_APB1LRSTR_SPI2RST_Pos (14U) USB_OTG_GLPMCFG_LPMRCNT_Pos (21U) HRTIM_RSTR_TIMBCMP2 HRTIM_RSTR_TIMBCMP2_Msk DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos) USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos) USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk _REENT_CHECK_SIGNAL_BUF(var) _REENT_CHECK(var, _signal_buf, char *, _REENT_SIGNAL_SIZE, ) EXTI_PR1_PR12 EXTI_PR1_PR12_Msk LL_ADC_FLAG_AWD1_SLV ADC_CSR_AWD1_SLV CEC_ISR_RXBR CEC_ISR_RXBR_Msk USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk FDCAN_TXEFC_EFSA_Pos (2U) LTDC_ISR_LIF_Msk (0x1UL << LTDC_ISR_LIF_Pos) RCC_APB4ENR_SAI4EN_Msk (0x1UL << RCC_APB4ENR_SAI4EN_Pos) MPU_TYPE_SEPARATE_Pos 0U OB_WDG_SW OB_IWDG_SW SYSCFG_CFGR_SRAM3L SYSCFG_CFGR_SRAM3L_Msk APSR_N_Msk (1UL << APSR_N_Pos) HRTIM_MICR_MCMP4_Msk (0x1UL << HRTIM_MICR_MCMP4_Pos) QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 PWR_CPUCR_PDDS_D2_Msk (0x1UL << PWR_CPUCR_PDDS_D2_Pos) FLASH_SECTOR_6 6U RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos) FDCAN_ILS_TFEL FDCAN_ILS_TFEL_Msk __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos) RCC_APB1LLPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LLPENR_USART3LPEN_Pos) SDMMC_STA_DBCKEND_Pos (10U) DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos) __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk ADC_CALFACT2_LINCALFACT_1 (0x00000002UL << ADC_CALFACT2_LINCALFACT_Pos) __HAL_RCC_USB1_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSEN) == 0U) RCC_SAI2CLKSOURCE_PLL RCC_SAI23CLKSOURCE_PLL JPEG_CONFR4_QT JPEG_CONFR4_QT_Msk HRTIM_ADC1R_AD1MC1_Msk (0x1UL << HRTIM_ADC1R_AD1MC1_Pos) PWR_WKUPEPR_WKUPPUPD4_Pos (22U) EXTI_EMR2_EM57_Pos (25U) RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos) RCC_D2CFGR_D2PPRE1_DIV8_Msk (0x3UL << RCC_D2CFGR_D2PPRE1_DIV8_Pos) BDMA_Channel3_BASE (BDMA_BASE + 0x0044UL) DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk M_1_PI 0.31830988618379067154 __HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) GPIO_BSRR_BS0_Pos (0U) TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100UL) SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) BDMA_IFCR_CGIF0_Pos (0U) ETH_MACPPSIR_PPSINT0 ETH_MACPPSIR_PPSINT0_Msk PWR_CR2_VBATH_Pos (21U) HRTIM_TIMCR_TCU HRTIM_TIMCR_TCU_Msk RAMECC_IER_GECCDEIE_Pos (2U) FDCAN_NDAT2_ND34_Msk (0x1UL << FDCAN_NDAT2_ND34_Pos) JPEG_CONFR4_HA JPEG_CONFR4_HA_Msk ADC_EXTERNALTRIGINJEC_EXT_IT15 (LL_ADC_INJ_TRIG_EXT_EXTI_LINE15) DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk FDCAN_TTOST_TMP_Pos (24U) __HAL_RCC_LPTIM3_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM3AMEN) ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) HAL_MDMA_ERROR_BUSY ((uint32_t)0x00000100U) ETH_MACL3L4CR_L3SAIM ETH_MACL3L4CR_L3SAIM_Msk RCC_PLL3DIVR_P3_Msk (0x7FUL << RCC_PLL3DIVR_P3_Pos) DCMI_SR_FNE DCMI_SR_FNE_Msk RCC_APB2_DIV8 RCC_D2CFGR_D2PPRE2_DIV8 __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) != 0U) EXTI_PR1_PR5_Pos (5U) EXTI_RTSR1_TR18_Pos (18U) ADC_HTR_HT_Pos (0U) INJECTED_GROUP ADC_INJECTED_GROUP __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos) __LDBL_DIG__ 15 GPIO_MODER_MODE0_Pos (0U) _REENT_CVTBUF(_ptr) ((_ptr)->_cvtbuf) SWPMI_CR_RXMODE SWPMI_CR_RXMODE_Msk FDCAN_NDAT1_ND14 FDCAN_NDAT1_ND14_Msk GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED FDCANCCU_CREL_SUBSTEP FDCANCCU_CREL_SUBSTEP_Msk RCC_APB1LRSTR_I2C3RST_Msk (0x1UL << RCC_APB1LRSTR_I2C3RST_Pos) IS_ADC_TRIGGERED_OVERSAMPLING_MODE(__MODE__) (((__MODE__) == ADC_TRIGGEREDMODE_SINGLE_TRIGGER) || ((__MODE__) == ADC_TRIGGEREDMODE_MULTI_TRIGGER) ) HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT SPI_SR_RXPLVL_1 (0x2UL << SPI_SR_RXPLVL_Pos) JPEG_CONFR7_HA JPEG_CONFR7_HA_Msk USART_CR2_DIS_NSS_Pos (3U) EXTI_D3PMR2_MR50 EXTI_D3PMR2_MR50_Msk HAL_MDMA_ERROR_TIMEOUT ((uint32_t)0x00000040U) EXTI_FTSR3_TR82 EXTI_FTSR3_TR82_Msk USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) HRTIM_TIMDIER_RSTDE_Pos (29U) DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk FMC_BTRx_DATAST_4 (0x10UL << FMC_BTRx_DATAST_Pos) RCC_FMCCLKSOURCE_D1HCLK (0x00000000U) ETH_MACRXTXSR_LCOL_Pos (4U) JPEG_CONFR7_VSF_3 (0x8UL << JPEG_CONFR7_VSF_Pos) ETH ((ETH_TypeDef *)ETH_BASE) USART_ISR_TCBGT_Msk (0x1UL << USART_ISR_TCBGT_Pos) TIM1_UP_TIM10_IRQn TIM1_UP_IRQn RCC_AHB2LPENR_D2SRAM2LPEN_Msk RCC_AHB2LPENR_SRAM2LPEN_Msk RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP DCMI_MIS_LINE_MIS_Pos (4U) ETH_MMCRIR_RXCRCERPIS ETH_MMCRIR_RXCRCERPIS_Msk HRTIM_RSTDR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTDR_TIMCCMP1_Pos) __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET OPAMP_CSR_CALOUT_Msk (0x1UL << OPAMP_CSR_CALOUT_Pos) DMA2D_CR_CAEIE_Pos (11U) RNG_CR_RNGEN_Pos (2U) FDCAN_TTOCF_EVTP FDCAN_TTOCF_EVTP_Msk RCC_D2CFGR_D2PPRE2_DIV2_Msk (0x1UL << RCC_D2CFGR_D2PPRE2_DIV2_Pos) FDCAN_IE_RF0WE FDCAN_IE_RF0WE_Msk EXTI_LINE_33 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x01U) TIM15_AF1_BKINP_Pos (9U) USB_OTG_GCCFG_BCDEN USB_OTG_GCCFG_BCDEN_Msk _INT8_T_DECLARED  __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(__RCC_STOPKERWUCLK__) MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPKERWUCK, (__RCC_STOPKERWUCLK__)) ETH_MACIVIR_VLP_Msk (0x1UL << ETH_MACIVIR_VLP_Pos) DMA2D_FGPFCCR_START_Msk (0x1UL << DMA2D_FGPFCCR_START_Pos) SDMMC_MASK_VSWENDIE_Pos (25U) __LACCUM_IBIT__ 32 PWR_CR1_ALS_LEV1_Msk (0x1UL << PWR_CR1_ALS_LEV1_Pos) HRTIM_EEFR2_EE9FLTR_2 (0x4UL << HRTIM_EEFR2_EE9FLTR_Pos) USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos) MPU_REGION_NO_ACCESS ((uint8_t)0x00) __HAL_RCC_PLL2CLKOUT_DISABLE(__RCC_PLL2ClockOut__) CLEAR_BIT(RCC->PLLCFGR, (__RCC_PLL2ClockOut__)) SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos) DMA_MBURST_INC4 ((uint32_t)DMA_SxCR_MBURST_0) DMA2D_OPFCCR_CM_1 (0x2UL << DMA2D_OPFCCR_CM_Pos) RCC_APB1LRSTR_TIM12RST_Pos (6U) CAN_IT_RQCP1 CAN_IT_TME LL_ADC_CALIB_OFFSET_LINEARITY (ADC_CALIB_FACTOR_LINEARITY_REGOFFSET | ADC_CR_ADCALLIN) ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk TIM_OUTPUTNSTATE_DISABLE 0x00000000U RCC_AHB4LPENR_BDMALPEN RCC_AHB4LPENR_BDMALPEN_Msk USB_OTG_NPTXFSA_Pos (0U) HRTIM_TIMCR_DELCMP2_Msk (0x3UL << HRTIM_TIMCR_DELCMP2_Pos) USB_OTG_GINTMSK_ESUSPM_Pos (10U) OTG_FS_EP1_OUT_IRQn EXTI_EMR1_EM11_Pos (11U) RCC_PLLCKSELR_DIVM1_2 (0x04UL << RCC_PLLCKSELR_DIVM1_Pos) ETH_MACPFR_HPF_Pos (10U) HRTIM_SET2R_EXTVNT3_Msk (0x1UL << HRTIM_SET2R_EXTVNT3_Pos) QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk GPIO_AFRH_AFSEL14_Pos (24U) ETH_MACPCSR_RWKPKTEN_Pos (2U) TIM_CR1_CKD_Pos (8U) __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET TPI_DEVTYPE_SubType_Pos 4U HAL_SPDIFRX_ReceiveControlFlow_DMA HAL_SPDIFRX_ReceiveCtrlFlow_DMA CEC_IER_TXENDIE_Pos (9U) HRTIM_DTR_DTPRSC HRTIM_DTR_DTPRSC_Msk DMA2_BASE (D2_AHB1PERIPH_BASE + 0x0400UL) GPIO_IDR_ID7_Pos (7U) HRTIM_CR1_ADC1USRC_Pos (16U) TIM_DMABASE_SMCR 0x00000002U __HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0) DCMI_CR_ESS_Pos (4U) __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE _REENT_SMALL_CHECK_INIT(ptr)  HRTIM_BMCR_BME_Pos (0U) IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE)) FDCAN2 ((FDCAN_GlobalTypeDef *) FDCAN2_BASE) HRTIM_TIMICR_CMP2C_Msk (0x1UL << HRTIM_TIMICR_CMP2C_Pos) FLASH_CR_RDSERRIE FLASH_CR_RDSERRIE_Msk BDMA_CM1AR_MA_Msk (0xFFFFFFFFUL << BDMA_CM1AR_MA_Pos) HRTIM_ADC3R_AD3EEV1_Msk (0x1UL << HRTIM_ADC3R_AD3EEV1_Pos) FDCAN_NBTP_NTSEG1_Pos (8U) HRTIM_ADC2R_AD2TCC3_Pos (19U) FDCAN_IE_BECE_Msk (0x1UL << FDCAN_IE_BECE_Pos) SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) ADC_CSR_JEOS_MST_Pos (6U) HRTIM_SET2R_MSTPER HRTIM_SET2R_MSTPER_Msk __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET LTDC_LxCLUTWR_BLUE_Pos (0U) FLASH_CR_SER_Pos (2U) SDMMC_CLKCR_SELCLKRX_Msk (0x3UL << SDMMC_CLKCR_SELCLKRX_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6 _STDDEF_H  __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE FDCAN_ILS_WDIE FDCAN_ILS_WDIE_Msk RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) HRTIM_EEFR2_EE10FLTR HRTIM_EEFR2_EE10FLTR_Msk OPAMP1_HSOTR_TRIMHSOFFSETP_Pos (8U) FDCAN_GFC_ANFS_Pos (4U) HRTIM_ADC1R_AD1TAC2 HRTIM_ADC1R_AD1TAC2_Msk BDMA_ISR_HTIF3_Pos (14U) RCC_PLL1DIVR_N1 RCC_PLL1DIVR_N1_Msk __USACCUM_FBIT__ 8 DLYB_CFGR_LNG_10 (0x400UL << DLYB_CFGR_LNG_Pos) HRTIM_BMCR_TBBM_Pos (18U) HRTIM_BDTUPR_TIMPER_Pos (4U) LPTIM_CFGR2_IN1SEL_Msk (0x3UL << LPTIM_CFGR2_IN1SEL_Pos) MDMA_GISR0_GIF7_Msk (0x1UL << MDMA_GISR0_GIF7_Pos) FDCAN_ILS_TEFLL_Msk (0x1UL << FDCAN_ILS_TEFLL_Pos) FDCAN_TTMLM_TXEW_Pos (8U) I2C_ISR_TXIS I2C_ISR_TXIS_Msk USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U) SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos) FDCAN_ILS_RF1WL_Msk (0x1UL << FDCAN_ILS_RF1WL_Pos) USART_CR3_CTSIE USART_CR3_CTSIE_Msk USART_CR1_TXEIE USART_CR1_TXEIE_TXFNFIE HAL_RCC_MODULE_ENABLED  ETH_MACVTR_EVLS_ALWAYSSTRIP_Pos (21U) HRTIM_CPT1CR_TC1SET_Msk (0x1UL << HRTIM_CPT1CR_TC1SET_Pos) USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) EXTI_IMR1_IM1_Pos (1U) OPTIONBYTE_ALL (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_PCROP | OPTIONBYTE_BOR | OPTIONBYTE_SECURE_AREA | OPTIONBYTE_BOOTADD) HRTIM_BMCR_BMPREN HRTIM_BMCR_BMPREN_Msk IWDG_PR_PR IWDG_PR_PR_Msk ADC_SQR3_SQ14_Pos (24U) SYSCFG_UR0_RDP_Pos (16U) FDCAN_RXF0A_F0AI_Msk (0x3FUL << FDCAN_RXF0A_F0AI_Pos) ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) TPI_FFSR_FtNonStop_Pos 3U HRTIM_EECR2_EE10SRC_Pos (24U) ETH_DMACSR_RI_Pos (6U) __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE MDMA_CMAR_MAR MDMA_CMAR_MAR_Msk EXTI_LINE53 ((uint32_t)0x35) HRTIM_ADC2R_AD2MC3_Pos (2U) USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) FDCAN_RXF0S_RF0L FDCAN_RXF0S_RF0L_Msk ETH_DMADSR_RPS_CLOSING_Msk (0x5UL << ETH_DMADSR_RPS_CLOSING_Pos) SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk RTC_TSTR_HU RTC_TSTR_HU_Msk I2C_CR2_SADD_Pos (0U) RCC_APB4ENR_SPI6EN_Pos (5U) FORMAT_BCD RTC_FORMAT_BCD USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) TIM_CNT_CNT TIM_CNT_CNT_Msk ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) HRTIM_BDTUPR_TIMEEFR2_Pos (16U) TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3 HRTIM_RST2R_EXTVNT10 HRTIM_RST2R_EXTVNT10_Msk RCC_AHB2ENR_SRAM3EN_Msk (0x1UL << RCC_AHB2ENR_SRAM3EN_Pos) HRTIM_BMTRGR_OCHPEV_Msk (0x1UL << HRTIM_BMTRGR_OCHPEV_Pos) SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB __HAL_RCC_TIM15_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN); UNUSED(tmpreg); } while(0) FDCAN_TTOCF_LDSDL_Pos (5U) SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos) PWR_SLEEPENTRY_WFE (0x02U) HSEM_C1ISR_ISF22 HSEM_C1ISR_ISF22_Msk USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk HSEM_C1IER_ISE6_Msk (0x1UL << HSEM_C1IER_ISE6_Pos) RCC_LPTIM2CLKSOURCE_LSE (RCC_D3CCIPR_LPTIM2SEL_0 | RCC_D3CCIPR_LPTIM2SEL_1) EXTI_LINE19 ((uint32_t)0x13) __GCC_ATOMIC_SHORT_LOCK_FREE 2 HAL_LockTypeDef __HAL_RCC_JPGDECEN_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_JPGDECEN) == 0U) ETH_MMCRIR_RXLPITRCIS ETH_MMCRIR_RXLPITRCIS_Msk HRTIM_FLTINR1_FLT3E HRTIM_FLTINR1_FLT3E_Msk __int20__ +2 LL_ADC_MULTI_REG_DMA_RES_32_10B (ADC_CCR_DAMDF_1 ) ADC_OFR4_OFFSET4_0 (0x0000001UL << ADC_OFR4_OFFSET4_Pos) SPDIFRX_SR_TERR_Pos (8U) ETH_MACTFCR_TFE_Pos (1U) FLASH_SR_RDSERR_Msk (0x1UL << FLASH_SR_RDSERR_Pos) INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1) __HAL_RCC_WWDG1_IS_CLK_DISABLED() ((RCC->APB3ENR & RCC_APB3ENR_WWDG1EN) == 0U) BDMA_FLAG_TC6 ((uint32_t)0x02000000) FDCAN_ILS_TSWL FDCAN_ILS_TSWL_Msk SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos) USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk RCC_D2CFGR_D2PPRE1_Pos (4U) __need___va_list EXTI_D3PMR2_MR48 EXTI_D3PMR2_MR48_Msk USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) ETH_MACMDIOAR_CR_DIV14AR_Msk (0xDUL << ETH_MACMDIOAR_CR_DIV14AR_Pos) IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3)) TIM_CR2_MMS_Pos (4U) ETH_MACSPI1R_SPI1_Msk (0xFFFFFFFFUL << ETH_MACSPI1R_SPI1_Pos) double HRTIM_RST2R_EXTVNT2_Pos (22U) I2C_FLAG_MASK (0x0001FFFFU) RAMECC_FAR_FDATAH_Pos (0U) FDCAN_PSR_LEC FDCAN_PSR_LEC_Msk ADC_CSR_JQOVF_MST_Pos (10U) ETH_MTLRQDR_PRXQ ETH_MTLRQDR_PRXQ_Msk RCC_CIFR_PLL2RDYF_Msk (0x1UL << RCC_CIFR_PLL2RDYF_Pos) WRPSTATE_ENABLE OB_WRPSTATE_ENABLE FDCANCCU_CCFG_BCC_Msk (0x1UL << FDCANCCU_CCFG_BCC_Pos) RCC_I2C1CLKSOURCE_D2PCLK1 RCC_I2C123CLKSOURCE_D2PCLK1 GPIO_OSPEEDR_OSPEED10_Pos (20U) TIM_TIM3_ETR_GPIO 0x00000000U DWT_CTRL_FOLDEVTENA_Pos 21U SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) HRTIM_TIMDIER_CPT1DE_Msk (0x1UL << HRTIM_TIMDIER_CPT1DE_Pos) GPIO_MODER_MODE15_Pos (30U) DMA2D_IFCR_CCTCIF_Msk (0x1UL << DMA2D_IFCR_CCTCIF_Pos) DLYB_CR_DEN_Msk (0x1UL << DLYB_CR_DEN_Pos) HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 ETH_MACCR_TE ETH_MACCR_TE_Msk TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk TIM_FLAG_CC5 TIM_SR_CC5IF FMC_BWTRx_DATAST_4 (0x10UL << FMC_BWTRx_DATAST_Pos) AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL) HRTIM_ADC3R_AD3TBC3_Pos (16U) ADC_EOC_SINGLE_CONV (ADC_ISR_EOC) ETH_MTLRQOMR_RFD_Pos (14U) TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 TIM5 ((TIM_TypeDef *) TIM5_BASE) GPIO_AF12_SDIO1 GPIO_AF12_SDMMC1 _REENT_WCTOMB_STATE(ptr) ((ptr)->_misc->_wctomb_state) HRTIM_SET1R_SST HRTIM_SET1R_SST_Msk SYSCFG_EXTICR4_EXTI14_PK (0x00000A00U) DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0) RCC_PLLCFGR_DIVR2EN RCC_PLLCFGR_DIVR2EN_Msk USB_OTG_GINTSTS_GINAKEFF_Pos (6U) SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk ADC_JDR3_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR3_JDATA_Pos) DLYB_CFGR_UNIT_Pos (8U) HRTIM_SET2R_TIMEVNT5 HRTIM_SET2R_TIMEVNT5_Msk EXTI_D3PMR1_MR25_Msk (0x1UL << EXTI_D3PMR1_MR25_Pos) __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM1)) FDCAN_ILS_RF1NL_Pos (4U) EXTI_D3_PENDCLR_SRC_LPTIM4 0x00000003U ETH_DMACIER_RWTE_Msk (0x1UL << ETH_DMACIER_RWTE_Pos) GPIO_OSPEEDR_OSPEED1_Pos (2U) SPI_CR1_HDDIR_Msk (0x1UL << SPI_CR1_HDDIR_Pos) ADC_REG_RANK_2_SQRX_BITOFFSET_POS (12UL) FLASH_IT_DBECCERR_BANK2 (FLASH_CR_DBECCERRIE | 0x80000000U) RCC_D3CCIPR_I2C4SEL_Msk (0x3UL << RCC_D3CCIPR_I2C4SEL_Pos) __HAL_RCC_GET_LPTIM5_SOURCE __HAL_RCC_GET_LPTIM345_SOURCE SCB_ICSR_PENDSTSET_Pos 26U TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) ETH_MACHWF0R_TSSEL ETH_MACHWF0R_TSSEL_Msk TIM8_AF2_BK2CMP1P_Msk (0x1UL << TIM8_AF2_BK2CMP1P_Pos) ADC_CFGR2_LSHIFT_1 (0x2UL << ADC_CFGR2_LSHIFT_Pos) SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) SPI_CR1_IOLOCK_Pos (16U) MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) IS_RCC_PLL3VCO_VALUE(VALUE) (((VALUE) == RCC_PLL3VCOWIDE) || ((VALUE) == RCC_PLL3VCOMEDIUM)) RCC_RTCCLKSOURCE_HSE_DIV31 (0x0001F300U) RTC_CR_ALRAIE_Pos (12U) HRTIM_CPT2CR_EXEV1CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV1CPT_Pos) ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) MDMA_CESR_TELD_Msk (0x1UL << MDMA_CESR_TELD_Pos) GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) ADC_SMPR1_SMP0_Pos (0U) HRTIM_RSTR_TIMDCMP1_Pos (25U) FMC_BCRx_CPSIZE_0 (0x1UL << FMC_BCRx_CPSIZE_Pos) __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown GPIO_AF11_ETH ((uint8_t)0x0B) GPIO_AF4_DFSDM1 ((uint8_t)0x04) __HAL_RCC_SPI3_CONFIG __HAL_RCC_SPI123_CONFIG __DOUBLE_TYPE double DMAMUX_CFR_CSOF4_Pos (4U) EXTI_TRIGGER_RISING_FALLING (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) FMC_SDCRx_CAS FMC_SDCRx_CAS_Msk HRTIM_SET1R_SST_Pos (0U) I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) FDCAN_TTOCF_IRTO_Msk (0x7FUL << FDCAN_TTOCF_IRTO_Pos) GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) RCC_APB1LRSTR_I2C1RST_Pos (21U) HRTIM_ADC2R_AD2MC4 HRTIM_ADC2R_AD2MC4_Msk RCC_FLAG_SFTRST ((uint8_t)0x98) ETH_DMACRCR_SR_Msk (0x1UL << ETH_DMACRCR_SR_Pos) DMAMUX_CFR_CSOF11_Pos (11U) FLASH_CR_SNB_0 (0x1UL << FLASH_CR_SNB_Pos) ETH_MACLTCR_LST_Pos (16U) __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET FLASH_OPTSR_FZ_IWDG_SDBY FLASH_OPTSR_FZ_IWDG_SDBY_Msk RCC_CICR_HSI48RDYC_Msk (0x1UL << RCC_CICR_HSI48RDYC_Pos) DFSDM_FLTEXMIN_EXMINCH_Pos (0U) __alloc_size2(n,x) __attribute__((__alloc_size__(n, x))) HRTIM_OENR_TC1OEN HRTIM_OENR_TC1OEN_Msk GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk FLASH_PSIZE_WORD FLASH_CR_PSIZE_1 TIM_DMABASE_AF2 0x00000019U DLYB_CFGR_LNG_1 (0x002UL << DLYB_CFGR_LNG_Pos) SPDIFRX_CR_CUMSK_Msk (0x1UL << SPDIFRX_CR_CUMSK_Pos) ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk HRTIM_MDIER_MUPDDE_Pos (22U) SWPMI_ISR_DEACTF SWPMI_ISR_DEACTF_Msk DBGMCU_APB2FZ1_DBG_TIM1_Pos (0U) FMC_SR_IREN FMC_SR_IREN_Msk ETH_MMCRIR_RXCRCERPIS_Pos (5U) DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos) EXTI_IMR2_IM47 EXTI_IMR2_IM47_Msk HRTIM_ADC1R_AD1EEV4_Msk (0x1UL << HRTIM_ADC1R_AD1EEV4_Pos) USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos) TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) SDMMC_STA_BUSYD0END_Msk (0x1UL << SDMMC_STA_BUSYD0END_Pos) HRTIM_TIMDIER_CPT2DE_Pos (24U) EXTI_PR1_PR18_Msk (0x1UL << EXTI_PR1_PR18_Pos) RCC_GET_PLL_OSCSOURCE() ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) >> RCC_PLLCKSELR_PLLSRC_Pos) MDMA_CTCR_TRGM_Msk (0x3UL << MDMA_CTCR_TRGM_Pos) USB_OTG_DSTS_FNSOF_Pos (8U) DMA_REQUEST_SPI5_TX 86U IS_DMA_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_SYNC_TIM12_TRGO) HRTIM_MCR_DACSYNC_0 (0x1UL << HRTIM_MCR_DACSYNC_Pos) RCC_AHB3LPENR_AXISRAMLPEN_Pos (31U) RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos) TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos) LL_ADC_AWD_CHANNEL_1_REG ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE PWR_WKUPEPR_WKUPPUPD5 PWR_WKUPEPR_WKUPPUPD5_Msk HRTIM_ADC4R_AD4TCC4 HRTIM_ADC4R_AD4TCC4_Msk DFSDM_FLTAWSR_AWLTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos) __HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DMA2DLPEN) != 0U) DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk HSEM_C1MISR_MISF30_Msk (0x1UL << HSEM_C1MISR_MISF30_Pos) RCC_APB4LPENR_LPUART1LPEN_Msk (0x1UL << RCC_APB4LPENR_LPUART1LPEN_Pos) __HAL_RCC_GET_LPUART1_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPUART1SEL))) EXTI_EMR1_EM5_Pos (5U) UINT_LEAST16_MAX (__UINT_LEAST16_MAX__) HSEM_C1ICR_ISC7_Msk (0x1UL << HSEM_C1ICR_ISC7_Pos) __HAL_RCC_GET_HRTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HRTIMSEL))) ETH_MACHWF0R_ADDMACADRSEL_Pos (18U) SYSCFG_UR3_BOOT_ADD1_Msk (0xFFFFUL << SYSCFG_UR3_BOOT_ADD1_Pos) USB_OTG_DCFG_DSPD_Pos (0U) BDMA_ISR_TCIF0_Msk (0x1UL << BDMA_ISR_TCIF0_Pos) RCC_AHB4ENR_GPIOGEN RCC_AHB4ENR_GPIOGEN_Msk __HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM13EN); UNUSED(tmpreg); } while(0) RCC_SAI4ACLKSOURCE_CLKP RCC_D3CCIPR_SAI4ASEL_2 JPEG_CONFR7_NB_3 (0x8UL << JPEG_CONFR7_NB_Pos) DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk ETH_MACSPI0R_SPI0_Pos (0U) __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_I2C4SEL))) FDCAN_ILS_HPML_Msk (0x1UL << FDCAN_ILS_HPML_Pos) CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) TIM1_AF1_BKCMP1P_Pos (10U) HAL_TIM_MODULE_ENABLED  EXTI_IMR2_IM35_Msk (0x1UL << EXTI_IMR2_IM35_Pos) HAL_DMAMUX1_SYNC_LPTIM3_OUT 5U CSI_TIMEOUT_VALUE (2U) DAC_CHIPCONNECT_ENABLE DAC_CHIPCONNECT_INTERNAL HSEM_C1ICR_ISC22 HSEM_C1ICR_ISC22_Msk RCC_AHB2ENR_SRAM2EN RCC_AHB2ENR_SRAM2EN_Msk CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, PWR_EXTI_LINE_PVD) FDCAN_NDAT1_ND30_Pos (30U) JPEG_CONFR4_QT_Pos (2U) RCC_APB1LRSTR_USART3RST_Msk (0x1UL << RCC_APB1LRSTR_USART3RST_Pos) RCC_APB1HRSTR_CRSRST RCC_APB1HRSTR_CRSRST_Msk IS_ADC_CONVERSIONDATAMGT(DATA) ((((DATA) == ADC_CONVERSIONDATA_DR)) || (((DATA) == ADC_CONVERSIONDATA_DFSDM)) || (((DATA) == ADC_CONVERSIONDATA_DMA_ONESHOT)) || (((DATA) == ADC_CONVERSIONDATA_DMA_CIRCULAR))) ADC_JDR4_JDATA_12 (0x00001000UL << ADC_JDR4_JDATA_Pos) RCC_SPI1CLKSOURCE_PLL RCC_SPI123CLKSOURCE_PLL GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) TIM_SR_SBIF_Pos (13U) SPI_CR1_SSI_Pos (12U) TIM_TIM17_TI1_GPIO 0x00000000U SYSCFG_PMCR_PC2SO SYSCFG_PMCR_PC2SO_Msk TIM_IT_COM TIM_DIER_COMIE HRTIM_BDMUPR_MREP_Pos (5U) ADC_PCSEL_PCSEL_8 (0x00100UL << ADC_PCSEL_PCSEL_Pos) _RAND48_MULT_0 (0xe66d) DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos) FDCAN_HPMS_FLST_Pos (15U) ETH_DMACTCR_TPBL_16PBL (0x00100000U) HRTIM_TIMISR_CPT2 HRTIM_TIMISR_CPT2_Msk RCC_CIFR_PLL3RDYF_Msk (0x1UL << RCC_CIFR_PLL3RDYF_Pos) __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE HAL_TIM_STATE_READY IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) RTC_CR_ALRAE RTC_CR_ALRAE_Msk TIM17_AF1_BKINE_Msk (0x1UL << TIM17_AF1_BKINE_Pos) __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos) ADC_EXTERNALTRIGINJEC_HR1_ADCTRG4 (LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4) __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE GPIO_PUPDR_PUPD7_Pos (14U) EXTI_SWIER1_SWIER16 EXTI_SWIER1_SWIER16_Msk FDCAN_NDAT1_ND27 FDCAN_NDAT1_ND27_Msk TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 __SSTR 0x0200 USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos) SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk FDCAN_IE_ARAE_Msk (0x1UL << FDCAN_IE_ARAE_Pos) JPEG_CONFR7_NB JPEG_CONFR7_NB_Msk __HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART8LPEN)) != 0U) HRTIM_BDTUPR_TIMDTR HRTIM_BDTUPR_TIMDTR_Msk QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos) MDMA_REQUEST_DMA1_Stream3_TC ((uint32_t)0x00000003U) __DA_FBIT__ 31 USART_CR3_HDSEL_Pos (3U) HSEM_C1MISR_MISF6_Msk (0x1UL << HSEM_C1MISR_MISF6_Pos) RCC_D3CCIPR_SAI4ASEL_1 (0x2UL << RCC_D3CCIPR_SAI4ASEL_Pos) MDMA_CCR_TEIE_Msk (0x1UL << MDMA_CCR_TEIE_Pos) RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) HRTIM_BDMUPR_MCMP3_Pos (8U) TIM_DIER_CC3DE_Pos (11U) __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE RTC_ALRMAR_MNU_Pos (8U) HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef HRTIM_ADC2R_AD2TDPER_Pos (26U) TIM_TISEL_TI4SEL TIM_TISEL_TI4SEL_Msk ../Core/Src/main.c LL_ADC_OVS_SHIFT_RIGHT_1 ( ADC_CFGR2_OVSS_0) QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos) __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 EXTI_LINE49 ((uint32_t)0x31) SAI_GCR_SYNCOUT_Pos (4U) HSEM_PROCESSID_MAX (255U) _INTPTR_EQ_INT  FDCAN_NDAT2_ND45 FDCAN_NDAT2_ND45_Msk __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (IS_FLASH_IT_BANK1(__INTERRUPT__) ? __HAL_FLASH_ENABLE_IT_BANK1(__INTERRUPT__) : __HAL_FLASH_ENABLE_IT_BANK2(__INTERRUPT__)) __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));}) __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM4LPEN)) == 0U) TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) HRTIM_CPT1CR_TIMDCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMDCMP1_Pos) __CMSIS_GCC_USE_REG(r) "r" (r) EXTI_LINE_65 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x01U) HRTIM_ISR_SYSFLT_Pos (5U) HRTIM_CPT2CR_TB1SET_Msk (0x1UL << HRTIM_CPT2CR_TB1SET_Pos) MDMA_REQUEST_DMA2D_CLUT_TC ((uint32_t)0x00000018U) TIM_CR1_DIR_Pos (4U) FDCAN_NDAT2_ND40_Pos (8U) __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE HRTIM_RST1R_MSTCMP1_Pos (8U) TIM_DMABASE_CCR1 0x0000000DU FLASH_OPTCR_SWAP_BANK_Pos (31U) RCC_AHB1ENR_USB1OTGHSULPIEN RCC_AHB1ENR_USB1OTGHSULPIEN_Msk HAL_DMAMUX2_REQ_GEN_COMP2_OUT 18U SYSCFG_UR14_D1STPRST SYSCFG_UR14_D1STPRST_Msk RCC_SDMMCCLKSOURCE_PLL (0x00000000U) ETH_DMAMR_SWR_Msk (0x1UL << ETH_DMAMR_SWR_Pos) TIM_CR1_CMS TIM_CR1_CMS_Msk HRTIM_BDMUPR_MREP HRTIM_BDMUPR_MREP_Msk TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING __HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0) __SOFF 0x1000 ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) HSEM_C1MISR_MISF11_Pos (11U) __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE RCC_BDCR_LSEDRV_Pos (3U) SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos) RCC_D2CCIP2R_USART16SEL_2 (0x4UL << RCC_D2CCIP2R_USART16SEL_Pos) GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) HRTIM_BDMUPR_MICR HRTIM_BDMUPR_MICR_Msk RTC_CR_ADD1H_Pos (16U) RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos) ETH_MACHWF1R_L3L4FNUM_Msk (0xFUL << ETH_MACHWF1R_L3L4FNUM_Pos) GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) RCC_APB2LPENR_SAI3LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI3LPEN_Pos) SCnSCB ((SCnSCB_Type *) SCS_BASE ) ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM CM7_CPUID ((uint32_t)0x00000003) ADC_CFGR_EXTSEL_2 (0x04UL << ADC_CFGR_EXTSEL_Pos) FDCAN_HPMS_FIDX FDCAN_HPMS_FIDX_Msk HRTIM_RST2R_CMP3_Msk (0x1UL << HRTIM_RST2R_CMP3_Pos) FDCAN_CCCR_ASM_Msk (0x1UL << FDCAN_CCCR_ASM_Pos) SCB_DCISW_SET_Pos 5U COMP_OR_AFOPI1_Pos (8U) HRTIM_MDIER_MCMP1IE HRTIM_MDIER_MCMP1IE_Msk COMP_CFGRx_INMSEL_2 (0x4UL << COMP_CFGRx_INMSEL_Pos) __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM8EN) != 0U) RCC_APB1LLPENR_HDMICECEN_Pos RCC_APB1LLPENR_CECLPEN_Pos USART_CR3_TXFTCFG_Msk (0x7UL << USART_CR3_TXFTCFG_Pos) ADC_SQR2_SQ5_Pos (0U) HRTIM_CPT1CR_TIMCCMP1_Pos (22U) __HAL_RCC_USB2_OTG_FS_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_USB2OTGHSRST)) EXTI_PR2_PR51 EXTI_PR2_PR51_Msk __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST) RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk RTC_BKP10R RTC_BKP10R_Msk SAI_xSLOTR_NBSLOT_Pos (8U) HRTIM_ADC3R_AD3EEV1 HRTIM_ADC3R_AD3EEV1_Msk __HAL_RCC_HSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSION) USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos) TIM_TISEL_TI2SEL_3 (0x8UL << TIM_TISEL_TI2SEL_Pos) GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk LL_ADC_REG_DMA_TRANSFER_UNLIMITED (ADC_CFGR_DMNGT_1 | ADC_CFGR_DMNGT_0) HRTIM_RST1R_MSTCMP1 HRTIM_RST1R_MSTCMP1_Msk TIM_SR_CC5IF TIM_SR_CC5IF_Msk AHBCLKDivider QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE) FPU_MVFR0_A_SIMD_registers_Pos 0U __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) ADC_CSR_EOS_MST_Pos (3U) RCC_CFGR_MCO2_2 (0x4UL << RCC_CFGR_MCO2_Pos) FDCAN_TXEFS_EFPI_Pos (16U) DWT_EXCCNT_EXCCNT_Pos 0U TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) USB_OTG_GRXSTSP_PKTSTS_Pos (17U) FDCAN_TTIR_SE2 FDCAN_TTIR_SE2_Msk RCC_LPTIM5CLKSOURCE_LSE RCC_LPTIM345CLKSOURCE_LSE TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk HRTIM_BDTUPR_TIMCMP4_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP4_Pos) DMAMUX1_RequestGenerator5_BASE (DMAMUX1_BASE + 0x0114UL) SAI_xSR_LFSDET_Pos (6U) BDMA_ISR_TEIF6_Msk (0x1UL << BDMA_ISR_TEIF6_Pos) HRTIM_ADC4R_AD4TCC2 HRTIM_ADC4R_AD4TCC2_Msk I2C_DUALADDRESS_ENABLE I2C_OAR2_OA2EN I2C_FASTMODEPLUS_PB7 SYSCFG_PMCR_I2C_PB7_FMP _LDBL_EQ_DBL 1 JPEG_CONFR6_QT_Pos (2U) HRTIM1_TIME ((HRTIM_Timerx_TypeDef *) HRTIM1_TIME_BASE) __FLT32_MAX_EXP__ 128 __HAL_RCC_UART7_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART7RST) FDCAN_IE_BECE_Pos (20U) RCC_APB1LRSTR_UART4RST RCC_APB1LRSTR_UART4RST_Msk LTDC_ISR_RRIF_Pos (3U) ETH_MACMDIOAR_MB_Msk (0x1UL << ETH_MACMDIOAR_MB_Pos) ETH_MACA1LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA1LR_ADDRLO_Pos) DMA_REQUEST_USART3_TX 46U IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE) || ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR)) RCC_D3AMR_COMP12AMEN RCC_D3AMR_COMP12AMEN_Msk BDMA_FLAG_HT7 ((uint32_t)0x40000000) ADC_LEFTBITSHIFT_15 (LL_ADC_LEFT_BIT_SHIFT_15) RCC_D2CCIP2R_USART28SEL_1 (0x2UL << RCC_D2CCIP2R_USART28SEL_Pos) HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 HRTIM_SET1R_TIMEVNT6 HRTIM_SET1R_TIMEVNT6_Msk SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) RCC_AHB4RSTR_GPIOKRST_Pos (10U) LPTIM_CFGR2_IN1SEL_Pos (0U) HSEM_C1ICR_ISC28 HSEM_C1ICR_ISC28_Msk SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) SYSCFG_EXTICR3_EXTI10_PD (0x00000300U) ETH_MACISR_TXSTSIS_Pos (13U) IS_DMAMUX_REQUEST_GEN_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_REQ_GEN_NO_EVENT) || ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING) || ((POLARITY) == HAL_DMAMUX_REQ_GEN_FALLING) || ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING_FALLING)) IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || ((__MODE__) == TIM_OPMODE_REPETITIVE)) uint32_t ADC_SQR4_SQ15_Pos (0U) ETH_MACPOCR_PTOEN_Pos (0U) HRTIM_ODSR_TE1ODS HRTIM_ODSR_TE1ODS_Msk ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk __HAL_RCC_SAI4_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_SAI4EN) RCC_APB1LRSTR_USART2RST_Msk (0x1UL << RCC_APB1LRSTR_USART2RST_Pos) DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos) MDMA_CTCR_PAM_Pos (26U) ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U RCC_APB1LLPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART4LPEN_Pos) FDCAN_IE_PEAE_Pos (27U) ADC_OFR4_OFFSET4_15 (0x0008000UL << ADC_OFR4_OFFSET4_Pos) FMC_BCRx_CBURSTRW_Msk (0x1UL << FMC_BCRx_CBURSTRW_Pos) XferM1CpltCallback USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk EXTI_LINE_25 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x19U) GPIO_AF11_TIM8 ((uint8_t)0x0B) __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, (((__RTCCLKSource__) & 0xFFFFCFFU) >> 4)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos) DCMI_CR_CRE DCMI_CR_CRE_Msk ETH_MACVTR_EVLS_ALWAYSSTRIP ETH_MACVTR_EVLS_ALWAYSSTRIP_Msk DMAmuxChannelStatusMask __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE HRTIM_RST2R_EXTVNT6 HRTIM_RST2R_EXTVNT6_Msk __HAL_RCC_USART16_CONFIG(__USART16910CLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USART16SEL, (uint32_t)(__USART16910CLKSource__)) RNG_SR_SECS_Pos (2U) EXTI_LINE73 ((uint32_t)0x49) __SIG_ATOMIC_WIDTH__ 32 FLASH_CRC_BANK (FLASH_CRCCR_ALL_BANK | FLASH_CRCCR_CRC_BY_SECT) __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD IS_PWR_AVD_LEVEL(LEVEL) (((LEVEL) == PWR_AVDLEVEL_0) || ((LEVEL) == PWR_AVDLEVEL_1) || ((LEVEL) == PWR_AVDLEVEL_2) || ((LEVEL) == PWR_AVDLEVEL_3)) MDIOS_CR_EIE_Pos (3U) RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos) FDCAN_RWD_WDV_Pos (8U) PWR_WAKEUP_PIN1_LOW (PWR_WKUPEPR_WKUPP1 | PWR_WKUPEPR_WKUPEN1) HRTIM_DTR_DTR_6 (0x040UL << HRTIM_DTR_DTR_Pos) FDCAN_TXEFS_EFFL_Pos (0U) RCC_CR_HSIDIV_8 (0x3UL << RCC_CR_HSIDIV_Pos) FDCAN_TTIE_TTMIE_Msk (0x1UL << FDCAN_TTIE_TTMIE_Pos) CRC_DR_DR_Pos (0U) TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U RCC_AHB2LPENR_D2SRAM3LPEN_Msk RCC_AHB2LPENR_SRAM3LPEN_Msk TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) RCC_APB3_DIV2 RCC_D1CFGR_D1PPRE_DIV2 __HAL_RCC_TIM17_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM17EN) == 0U) FDCAN_NDAT1_ND8 FDCAN_NDAT1_ND8_Msk __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET EXTI_EMR3_EM73_Msk (0x1UL << EXTI_EMR3_EM73_Pos) _STDINT_H  HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT I2C_FLAG_ADDR I2C_ISR_ADDR DMAMUX1_RequestGenerator7 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator7_BASE) ADC_INJECTED_GROUP (LL_ADC_GROUP_INJECTED) __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE __HAL_HSEM_GET_IT(__SEM_MASK__) ((__SEM_MASK__) & HSEM->MISR) __HAL_RCC_HRTIM1_CONFIG(__HRTIM1CLKSource__) MODIFY_REG(RCC->CFGR, RCC_CFGR_HRTIMSEL, (uint32_t)(__HRTIM1CLKSource__)) TIM_TISEL_TI1SEL_Pos (0U) FDCAN_TSCC_TCP_Msk (0xFUL << FDCAN_TSCC_TCP_Pos) TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0) ClockPrescaler SAI_xSR_MUTEDET_Pos (1U) DAC_SHSR2_TSAMPLE2_Msk (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos) I2C_FLAG_BUSY I2C_ISR_BUSY LL_ADC_BOOST_MODE_6MHZ25 (0x00000000UL) DLYB_CFGR_UNIT_3 (0x08UL << DLYB_CFGR_UNIT_Pos) GPIO_OTYPER_OT0_Pos (0U) SDMMC_STA_SDIOIT_Msk (0x1UL << SDMMC_STA_SDIOIT_Pos) PWR_PVDLEVEL_0 PWR_CR1_PLS_LEV0 ETH_MACHWF1R_TXFIFOSIZE_Pos (6U) HRTIM_RSTDR_TIMBCMP2_Pos (23U) TIM1_AF2_BK2DFBK1E_Pos (8U) HRTIM_RST2R_TIMEVNT3_Msk (0x1UL << HRTIM_RST2R_TIMEVNT3_Pos) DMA_HISR_TEIF5_Pos (9U) CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) RCC_CIER_LSERDYIE_Pos (1U) IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || ((__PORT__) == EXTI_GPIOB) || ((__PORT__) == EXTI_GPIOC) || ((__PORT__) == EXTI_GPIOD) || ((__PORT__) == EXTI_GPIOE) || ((__PORT__) == EXTI_GPIOF) || ((__PORT__) == EXTI_GPIOG) || ((__PORT__) == EXTI_GPIOH) || ((__PORT__) == EXTI_GPIOI) || ((__PORT__) == EXTI_GPIOJ) || ((__PORT__) == EXTI_GPIOK)) SDMMC_ICR_TXUNDERRC_Msk (0x1UL << SDMMC_ICR_TXUNDERRC_Pos) __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__)) ADC_JDR2_JDATA_19 (0x00080000UL << ADC_JDR2_JDATA_Pos) BDMA_ISR_GIF5_Msk (0x1UL << BDMA_ISR_GIF5_Pos) HRTIM_FLTINR1_FLT3F_0 (0x1UL << HRTIM_FLTINR1_FLT3F_Pos) ADC_CHANNEL_12_BITFIELD (ADC_AWD2CR_AWD2CH_12) RCC_HSI_DIV8 (RCC_CR_HSIDIV | RCC_CR_HSION) UINT16_C(x) __UINT16_C(x) LTDC_IER_TERRIE_Pos (2U) RCC_PLLCFGR_PLL1RGE_2 (0x2UL << RCC_PLLCFGR_PLL1RGE_Pos) HSEM_C1ISR_ISF6 HSEM_C1ISR_ISF6_Msk DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) ADC_OFR4_OFFSET4_24 (0x1000000UL << ADC_OFR4_OFFSET4_Pos) DFSDM_FLTISR_JCIP_Pos (13U) __ARM_FEATURE_COPROC 15 SYSCFG_PMCR_I2C_PB6_FMP_Pos (4U) COMP_SR_C1IF_Msk (0x1UL << COMP_SR_C1IF_Pos) SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) RTC_BKP16R_Pos (0U) SPI_IFCR_OVRC_Pos (6U) ETH_MACL4AR_L4DP_Msk (0xFFFFUL << ETH_MACL4AR_L4DP_Pos) RCC_APB2LPENR_SPI5LPEN_Pos (20U) GPIO_AF12_OTG2_FS GPIO_AF12_OTG1_FS __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE OPAMP2_CSR_PGGAIN OPAMP2_CSR_PGGAIN_Msk USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos) USB_OTG_GPWRDN_ADPMEN USB_OTG_GPWRDN_ADPMEN_Msk DMAMUX_CSR_SOF15_Msk (0x1UL << DMAMUX_CSR_SOF15_Pos) ETH_MTLRQMPOCR_MISPKTCNT_Pos (16U) MDMA_CCR_TCIE_Pos (5U) TIM_DMABase_CR1 TIM_DMABASE_CR1 SPI_I2SCFGR_I2SCFG_2 (0x4UL << SPI_I2SCFGR_I2SCFG_Pos) ETH_MACLCSR_RLPIEX_Pos (3U) MPU_RASR_C_Pos 17U HAL_PWREx_ConfigSupply FDCAN_TXBTO_TO_Pos (0U) HSEM_C1IER_ISE4 HSEM_C1IER_ISE4_Msk HRTIM_CR2_TASWU_Msk (0x1UL << HRTIM_CR2_TASWU_Pos) EXTI_D3PCR2H_PCS51_Msk (0x3UL << EXTI_D3PCR2H_PCS51_Pos) RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos) USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) SPI_SR_TSERF_Pos (10U) ADC_CALFACT_CALFACT_S_4 (0x010UL << ADC_CALFACT_CALFACT_S_Pos) __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI1LPEN) __ARM_NEON EXTI_LINE16 ((uint32_t)0x10) __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT HSEM_C1ISR_ISF0_Pos (0U) __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) SPI5 ((SPI_TypeDef *) SPI5_BASE) HRTIM_BMTRGR_TDREP HRTIM_BMTRGR_TDREP_Msk TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) USART_CR3_IRLP_Pos (2U) __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET PWR_CR1_PLS_LEV6 PWR_CR1_PLS_LEV6_Msk IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ USB_OTG_GINTSTS_DATAFSUSP_Pos (22U) __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE FLASH_FLAG_DBECCE_BANK2RR FLASH_FLAG_DBECCERR_BANK2 ETH_MMCTIR_TXLPITRCIS ETH_MMCTIR_TXLPITRCIS_Msk __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED RCC_USART6CLKSOURCE_PLL2 RCC_USART16CLKSOURCE_PLL2 LL_ADC_REG_RANK_9 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS) RCC_UART8CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI RCC_SPI3CLKSOURCE_PLL2 RCC_SPI123CLKSOURCE_PLL2 USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) FMC_BTRx_CLKDIV FMC_BTRx_CLKDIV_Msk RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk RCC_AHB2LPENR_D2SRAM1LPEN_Pos RCC_AHB2LPENR_SRAM1LPEN_Pos HRTIM_TIMICR_DLYPRTC_Pos (14U) RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk FDCAN_TTILS_SMCS_Pos (1U) JPEG_CONFR1_NS_Msk (0x3UL << JPEG_CONFR1_NS_Pos) RCC_PLL2DIVR_Q2_Msk (0x7FUL << RCC_PLL2DIVR_Q2_Pos) FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk __HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM7EN) == 0U) STM32H7xx_LL_ADC_H  ADC_CFGR2_OVSR_2 (0x004UL << ADC_CFGR2_OVSR_Pos) OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET ETH_MACA1LR_ADDRLO ETH_MACA1LR_ADDRLO_Msk I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) EXTI_D3PMR1_MR1_Pos (1U) DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk __VALIST __gnuc_va_list ADC_OFR4_OFFSET4_18 (0x0040000UL << ADC_OFR4_OFFSET4_Pos) RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk FLASH_CRCCR_CLEAN_SECT FLASH_CRCCR_CLEAN_SECT_Msk TIM17_AF1_BKINP_Pos (9U) HRTIM_EECR1_EE1SRC_Msk (0x3UL << HRTIM_EECR1_EE1SRC_Pos) MDMA_CTCR_PKE_Pos (25U) __HAL_RCC_GET_SPI123_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI123SEL))) FPU_MVFR2_VFP_Misc_Pos 4U ETH_MACPFR_PR_Pos (0U) GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) RAMECC_IER_GECCDEBWIE RAMECC_IER_GECCDEBWIE_Msk ADC_JQOVF_EVENT (ADC_FLAG_JQOVF) USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) HRTIM_CPT2CR_EXEV3CPT_Pos (4U) EXTI_LINE_31 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1FU) TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) FLT_EVAL_METHOD __FLT_EVAL_METHOD__ USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk HRTIM_ADC2R_AD2TERST_Pos (31U) IS_MDMA_LEVEL_COMPLETE(__LEVEL__) (((__LEVEL__) == HAL_MDMA_FULL_TRANSFER ) || ((__LEVEL__) == HAL_MDMA_BUFFER_TRANSFER )|| ((__LEVEL__) == HAL_MDMA_BLOCK_TRANSFER ) || ((__LEVEL__) == HAL_MDMA_REPEAT_BLOCK_TRANSFER )) SYSCFG_EXTICR1_EXTI1_PC (0x00000020U) SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk DBGMCU_APB1LFZ1_DBG_TIM2 DBGMCU_APB1LFZ1_DBG_TIM2_Msk M_SQRT1_2 0.70710678118654752440 FDCAN_TXEFC_EFWM_Msk (0x3FUL << FDCAN_TXEFC_EFWM_Pos) HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT HRTIM_MDIER_MREPDE HRTIM_MDIER_MREPDE_Msk PWR_PIN_NO_PULL (0x00000000U) RCC_CIFR_PLLRDYF_Pos (6U) ADC_CFGR_JQDIS_Pos (31U) ETH_MACHWF1R_L3L4FNUM_Pos (27U) RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER ADC_OFR3_OFFSET3_6 (0x0000040UL << ADC_OFR3_OFFSET3_Pos) FDCAN_NDAT2_ND60 FDCAN_NDAT2_ND60_Msk TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) RCC_D1CCIPR_QSPISEL_Pos (4U) CounterMode USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos) DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos) RCC_UART4CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI HSEM_C1ICR_ISC26_Pos (26U) ETH_MACTSCR_TSIPENA ETH_MACTSCR_TSIPENA_Msk __SORD 0x2000 TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE ADC_CCR_DUAL_Pos (0U) DMAMUX_RGCFR_COF2_Pos (2U) EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk FLASH_SECTOR_7 7U __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET M_LN2 _M_LN2 __HAL_DBGMCU_UnFreeze_HRTIM() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_HRTIM)) SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) MDMA_SRC_INC_HALFWORD ((uint32_t)MDMA_CTCR_SINC_1 | (uint32_t)MDMA_CTCR_SINCOS_0) __HAL_RCC_GPIOI_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOIEN) == 0U) QUADSPI_CR_PRESCALER_0 (0x01UL << QUADSPI_CR_PRESCALER_Pos) EXTI_EMR3_EM82_Pos (18U) FDCAN_TURCF_ELT_Msk (0x1UL << FDCAN_TURCF_ELT_Pos) ETH_DMACSR_RBU ETH_DMACSR_RBU_Msk RCC_RTCCLKSOURCE_HSE_DIV47 (0x0002F300U) PWR_WKUPEPR_WKUPEN_Msk (0x3FUL << PWR_WKUPEPR_WKUPEN_Pos) RCC_AHB3RSTR_QSPIRST_Pos (14U) RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE USB_OTG_GCCFG_SDEN USB_OTG_GCCFG_SDEN_Msk ETH_DMACRCR_RPBL_32PBL (0x00200000U) RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos) EXTI_PR1_PR4 EXTI_PR1_PR4_Msk PWR_VBAT_ABOVE_HIGH_THRESHOLD PWR_CR2_VBATH HRTIM_MCR_TECEN_Pos (21U) DCMI_CR_LSM_Msk (0x1UL << DCMI_CR_LSM_Pos) HRTIM_EEFR2_EE9LTCH_Msk (0x1UL << HRTIM_EEFR2_EE9LTCH_Pos) RCC_D2CCIP2R_USART16SEL_Pos (3U) USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U) RCC_AHB2ENR_SRAM1EN RCC_AHB2ENR_SRAM1EN_Msk DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos) RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos) EXTI_IMR2_IM63_Pos (31U) SYSCFG_UR8_MEPAD_BANK2 SYSCFG_UR8_MEPAD_BANK2_Msk __STRING(x) #x TIM_CCER_CC1E_Pos (0U) USB_OTG_HCTSIZ_PKTCNT_Pos (19U) IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_ITR4) || ((__SELECTION__) == TIM_TS_ITR5) || ((__SELECTION__) == TIM_TS_ITR6) || ((__SELECTION__) == TIM_TS_ITR7) || ((__SELECTION__) == TIM_TS_ITR8) || ((__SELECTION__) == TIM_TS_ITR12) || ((__SELECTION__) == TIM_TS_ITR13) || ((__SELECTION__) == TIM_TS_TI1F_ED) || ((__SELECTION__) == TIM_TS_TI1FP1) || ((__SELECTION__) == TIM_TS_TI2FP2) || ((__SELECTION__) == TIM_TS_ETRF)) TIM_DMABASE_CCR3 0x0000000FU __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk RCC_AHB1ENR_ADC12EN_Pos (5U) CRS_CR_AUTOTRIMEN_Msk (0x1UL << CRS_CR_AUTOTRIMEN_Pos) ETH_MACACR_ATSFC_Pos (0U) HRTIM_SET2R_EXTVNT3_Pos (23U) DMAMUX1_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE) OB_RDP_LEVEL_1 0x5500U HRTIM_CPT1CR_TIMBCMP2 HRTIM_CPT1CR_TIMBCMP2_Msk FDCAN_NDAT2_ND58 FDCAN_NDAT2_ND58_Msk __HAL_DBGMCU_UnFreeze_I2C2() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C2)) __ARM_ARCH_7EM__ 1 ADC_PCSEL_PCSEL ADC_PCSEL_PCSEL_Msk FDCAN_DBTP_DSJW_Pos (0U) IS_RCC_PLL3P_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) I2C_ISR_STOPF_Pos (5U) MDMA_CTCR_PKE_Msk (0x1UL << MDMA_CTCR_PKE_Pos) HRTIM_MICR_MCMP1_Pos (0U) __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM2EN) != 0U) USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos) SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) SDMMC_DCTRL_DTDIR_Pos (1U) ETH_MMCRIMR_RXLPIUSCIM_Pos (26U) TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos) RCC_D1CFGR_HPRE_DIV2_Pos (3U) MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) HRTIM_EEFR2_EE8LTCH HRTIM_EEFR2_EE8LTCH_Msk RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk FDCAN_CCCR_BRSE_Pos (9U) __HAL_RCC_LPTIM5_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM5EN) == 0U) HRTIM_IER_FLT3 HRTIM_IER_FLT3_Msk __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk SDMMC_ICR_DTIMEOUTC_Msk (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos) HRTIM_MDIER_MCMP1IE_Pos (0U) HSEM_C1ICR_ISC3 HSEM_C1ICR_ISC3_Msk HRTIM_ADC4R_AD4TEC3_Pos (29U) PWR_CR1_ALS_LEV0 (0UL) BDMA_IFCR_CGIF5 BDMA_IFCR_CGIF5_Msk ETH_MACA0HR_AE ETH_MACA0HR_AE_Msk FDCAN_TTIR_GTE_Msk (0x1UL << FDCAN_TTIR_GTE_Pos) LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2 (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) ETH_MMCTLPITCR_TXLPITRC_Pos (0U) RCC_UART8CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) ADC_CFGR2_OVSR_9 (0x200UL << ADC_CFGR2_OVSR_Pos) FDCAN1_BASE (D2_APB1PERIPH_BASE + 0xA000UL) FMC_SDTRx_TWR_0 (0x1UL << FMC_SDTRx_TWR_Pos) COMP_ICFR_C1IF COMP_ICFR_C1IF_Msk RCC_APB4RSTR_I2C4RST_Pos (7U) LL_ADC_REG_SEQ_SCAN_DISABLE (0x00000000UL) COMP_OR_AFOPB12_Pos (2U) HSEM_C1IER_ISE27_Pos (27U) QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk DMAMUX2_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel1_BASE) SDMMC2_BASE (D2_AHB2PERIPH_BASE + 0x2400UL) EXTI_SWIER1_SWIER16_Pos (16U) RCC_CICR_CSIRDYC_Msk (0x1UL << RCC_CICR_CSIRDYC_Pos) TIM8_AF1_BKCMP1E TIM8_AF1_BKCMP1E_Msk TIM_CCER_CC3NP_Pos (11U) HRTIM_CPT2CR_TE1SET_Pos (28U) DAC_SR_CAL_FLAG2_Msk (0x1UL << DAC_SR_CAL_FLAG2_Pos) RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_ADC_STATE_RESET) INT_FAST8_MAX (__INT_FAST8_MAX__) SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk RCC_USART2CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI RCC_RSR_RMVF_Msk (0x1UL << RCC_RSR_RMVF_Pos) EXTI_EMR3_EM75_Pos (11U) SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) EXTI_SWIER1_SWIER20_Msk (0x1UL << EXTI_SWIER1_SWIER20_Pos) __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE DMAMUX_CFR_CSOF6_Pos (6U) RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk _TIME_T_ __int_least64_t USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U) EXTI_EMR3_EM73 EXTI_EMR3_EM73_Msk __GNUCLIKE_BUILTIN_VAALIST 1 DBGMCU_APB4FZ1_DBG_LPTIM4_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM4_Pos) SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE DMA2D_IFCR_CTWIF DMA2D_IFCR_CTWIF_Msk __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_SYSCFGRST) GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) ETH_MMCRIMR_RXUCGPIM_Pos (17U) INT32_MAX (__INT32_MAX__) ADC_CR_ADSTART ADC_CR_ADSTART_Msk IS_FLASH_PROGRAM_ADDRESS_BANK2(ADDRESS) (((ADDRESS) >= FLASH_BANK2_BASE ) && ((ADDRESS) <= FLASH_END)) HRTIM_EECR3_EEVSD_0 (0x1UL << HRTIM_EECR3_EEVSD_Pos) USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) FMC_PMEM_MEMHOLD_Msk (0xFFUL << FMC_PMEM_MEMHOLD_Pos) SPDIFRX_IMR_PERRIE_Pos (2U) RCC_APB1LLPENR_I2C1LPEN RCC_APB1LLPENR_I2C1LPEN_Msk __HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM5RST) __HAL_RCC_D2SRAM1_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM1EN)) DMA_REQUEST_TIM17_CH1 111U ADC_EXTERNALTRIGINJEC_T4_TRGO (LL_ADC_INJ_TRIG_EXT_TIM4_TRGO) RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk FLASH_OPTSR_ST_RAM_SIZE_Msk (0x3UL << FLASH_OPTSR_ST_RAM_SIZE_Pos) HRTIM_ADC2R_AD2TDRST_Pos (27U) SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) MPU_PRIVILEGED_DEFAULT ((uint32_t)0x00000004) DFSDM_CHCFGR2_OFFSET_Pos (8U) __ULFRACT_FBIT__ 32 MDMA_Channel2 ((MDMA_Channel_TypeDef *)MDMA_Channel2_BASE) _REENT_EMERGENCY(_ptr) ((_ptr)->_emergency) DMA2_Stream2_IRQn TIM_BREAK_INPUT_SUPPORT  DAC_SR_CAL_FLAG2_Pos (30U) DAC_DHR12LD_DACC2DHR_Pos (20U) RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) HRTIM_EEFR1_EE4FLTR HRTIM_EEFR1_EE4FLTR_Msk USART_CR2_LBDIE USART_CR2_LBDIE_Msk RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk TIM_CCER_CC4E_Pos (12U) EXTI_FTSR1_TR5 EXTI_FTSR1_TR5_Msk USB_OTG_DIEPINT_ITTXFE_Pos (4U) MDIOS_SR_CSERF_Pos (1U) TIM_TIM23_ETR_GPIO 0x00000000U JPEG_CR_HPDIE JPEG_CR_HPDIE_Msk __GNU_VISIBLE 0 RCC_PLL3VCIRANGE_1 RCC_PLLCFGR_PLL3RGE_1 BDMA_IFCR_CTCIF6 BDMA_IFCR_CTCIF6_Msk ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) DMA2D_OCOLR_ALPHA_1_Msk (0xFFUL << DMA2D_OCOLR_ALPHA_1_Pos) __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOHEN) != 0U) LTDC_GCR_DEPOL_Msk (0x1UL << LTDC_GCR_DEPOL_Pos) TIM8_AF1_BKCMP1E_Pos (1U) FLASH_TYPEERASE_MASSERASE 0x01U MDIOS_CR_EN_Msk (0x1UL << MDIOS_CR_EN_Pos) TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos) ADC_REGULAR_RANK_14 (LL_ADC_REG_RANK_14) I2C_OA2_MASK04 ((uint8_t)0x04U) SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos) ETH_MACVTR_VTIM ETH_MACVTR_VTIM_Msk SPI_CFG1_MBR_Msk (0x7UL << SPI_CFG1_MBR_Pos) TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS TIM_TIM5_TI1_CAN_RTP TIM_TISEL_TI1SEL_1 MPU_RNR_REGION_Msk (0xFFUL ) ADC_RESOLUTION_8B (LL_ADC_RESOLUTION_8B) OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG HRTIM_SET1R_CMP1_Msk (0x1UL << HRTIM_SET1R_CMP1_Pos) USART_CR1_FIFOEN USART_CR1_FIFOEN_Msk HAL_DMA_BURST_STATE_READY EXTI_EMR3_EM81 EXTI_EMR3_EM81_Msk __HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0) IS_TIM_BREAKINPUTSOURCE(__SOURCE__) (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2) || ((__SOURCE__) == TIM_BREAKINPUTSOURCE_DFSDM1)) HRTIM_SET2R_CMP1 HRTIM_SET2R_CMP1_Msk RCC_PLLCFGR_PLL1FRACEN_Msk (0x1UL << RCC_PLLCFGR_PLL1FRACEN_Pos) QUADSPI_CCR_INSTRUCTION_3 (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos) CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk FDCAN_TTOCN_FGP_Pos (10U) ETH_DMACIER_RIE_Msk (0x1UL << ETH_DMACIER_RIE_Pos) SDMMC_IDMA_IDMABMODE_Pos (1U) DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE SYSCFG_EXTICR3_EXTI10_PH (0x00000700U) ADC_CALFACT_CALFACT_D_8 (0x100UL << ADC_CALFACT_CALFACT_D_Pos) HRTIM_MCR_TECEN HRTIM_MCR_TECEN_Msk SPDIFRX_CR_CUMSK_Pos (8U) HRTIM_CR1_MUDIS HRTIM_CR1_MUDIS_Msk ETH_MACACR_ATSEN2_Msk (0x1UL << ETH_MACACR_ATSEN2_Pos) RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk RCC_APB2RSTR_TIM16RST_Pos (17U) SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) __HAL_RCC_GET_I2C2_SOURCE __HAL_RCC_GET_I2C123_SOURCE __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos) DMA_REQUEST_TIM5_CH4 58U USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) HRTIM_ODISR_TA2ODIS_Msk (0x1UL << HRTIM_ODISR_TA2ODIS_Pos) __HAL_RCC_APB1H_FORCE_RESET() (RCC->APB1HRSTR = 0x00000136U) DMAMUX1_Channel14 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel14_BASE) EXTI_EMR2_EM61_Pos (29U) DFSDM_CHWDATR_WDATA_Pos (0U) USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) BDMA_Channel6 ((BDMA_Channel_TypeDef *) BDMA_Channel6_BASE) TIM8_AF2_BK2DFBK3E_Msk (0x1UL << TIM8_AF2_BK2DFBK3E_Pos) COMP_CFGRx_INPSEL COMP_CFGRx_INPSEL_Msk HRTIM_ODISR_TD2ODIS HRTIM_ODISR_TD2ODIS_Msk __HAL_DBGMCU_UnFreeze_I2C4() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_I2C4)) ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) GPIO_AF5_SPI3 ((uint8_t)0x05) USART_ISR_LBDF_Pos (8U) RCC_APB1HENR_CRSEN RCC_APB1HENR_CRSEN_Msk ETH_DMACTCR_OSP_Msk (0x1UL << ETH_DMACTCR_OSP_Pos) DCMI_CR_OEBS_Msk (0x1UL << DCMI_CR_OEBS_Pos) HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT 25U FDCAN_ILS_TEFWL FDCAN_ILS_TEFWL_Msk __UINTPTR_MAX__ 0xffffffffU EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos) USB_OTG_HCFG_FSLSPCS_Pos (0U) ETH_MACAHR_SA_Pos (30U) DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x000CUL) DMA2D_OMAR_MA_Pos (0U) DMA2D_FGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos) ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) HAL_I2C_Master_Receive RCC_PERIPHCLK_PLL3_DIVP ((uint64_t)(0x0000000800000000U)) ETH_MACMDIOAR_CR_DIV16_Pos (9U) USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk GPIO_LCKR_LCK15_Pos (15U) FLASH_CCR_CLR_RDSERR_Msk (0x1UL << FLASH_CCR_CLR_RDSERR_Pos) ETH_MTLRQOMR_RQS_Msk (0x7UL << ETH_MTLRQOMR_RQS_Pos) RCC_PERIPHCLK_DFSDM1 ((uint64_t)(0x00200000U)) STM32H7xx_HAL_MDMA_H  CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) HAL_RCC_CCSCallback HAL_RCC_CSSCallback DMA_REQUEST_TIM2_CH1 18U FLASH_CRCCR_CLEAN_CRC_Pos (17U) HAL_I2C_STATE_ABORT SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk SPDIFRX_DIR_THI_Msk (0x1FFFUL << SPDIFRX_DIR_THI_Pos) TIM_BDTR_BKP_Pos (13U) QUADSPI_CR_FTHRES_Pos (8U) SDMMC_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos) HRTIM_ADC4R_AD4TEC3_Msk (0x1UL << HRTIM_ADC4R_AD4TEC3_Pos) TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 RCC_RSR_LPWRRSTF_Pos (30U) SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos) ContinuousConvMode ADC_CFGR2_ROVSM_Pos (10U) FDCAN_TXBC_TBSA FDCAN_TXBC_TBSA_Msk QUADSPI_CCR_DCYC_3 (0x08UL << QUADSPI_CCR_DCYC_Pos) RCC_AHB4RSTR_BDMARST_Pos (21U) RCC_CIER_PLL3RDYIE_Msk (0x1UL << RCC_CIER_PLL3RDYIE_Pos) IS_TIM_BREAKINPUT(__BREAKINPUT__) (((__BREAKINPUT__) == TIM_BREAKINPUT_BRK) || ((__BREAKINPUT__) == TIM_BREAKINPUT_BRK2)) BDMA_REQUEST_MEM2MEM 0U HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) SCB_DFSR_HALTED_Msk (1UL ) MDIOS_CR_DPC_Msk (0x1UL << MDIOS_CR_DPC_Pos) GPIO_AF10_SDIO2 GPIO_AF10_SDMMC2 __nosanitizememory  GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos) EXTI_PR2_PR51_Msk (0x1UL << EXTI_PR2_PR51_Pos) USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos) FP_INFINITE 1 UINT32_C(x) __UINT32_C(x) RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) GPIO_AF0_C1SLEEP ((uint8_t)0x00) GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) RCC_AHB4ENR_BKPRAMEN_Pos (28U) EXTI_RTSR1_TR1_Msk (0x1UL << EXTI_RTSR1_TR1_Pos) EXTI_PR3_PR85 EXTI_PR3_PR85_Msk DMA_HISR_HTIF6_Pos (20U) LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos) STM32H7xx_HAL_RCC_EX_H  HSEM_C1IER_ISE8 HSEM_C1IER_ISE8_Msk ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 EXTI_PR1_PR12_Pos (12U) HRTIM_ADC1R_AD1MC1 HRTIM_ADC1R_AD1MC1_Msk GPIO_BSRR_BS13_Pos (13U) DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) FMC_SDSR_MODES1_Msk (0x3UL << FMC_SDSR_MODES1_Pos) RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) HRTIM_CPT1CR_TIMCCMP2 HRTIM_CPT1CR_TIMCCMP2_Msk HAL_ADC_Init ETH_MMCCR_CNTRST_Pos (0U) SAI_xCR1_MCKDIV_0 (0x01UL << SAI_xCR1_MCKDIV_Pos) HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP HAL_DMAMUX2_REQ_GEN_I2C4_WKUP ETH_MACPCSR_MGKPRCVD ETH_MACPCSR_MGKPRCVD_Msk RCC_APB1LLPENR_TIM12LPEN RCC_APB1LLPENR_TIM12LPEN_Msk HRTIM_CPT1R_CPT1R_Msk (0xFFFFUL << HRTIM_CPT1R_CPT1R_Pos) __HAL_RCC_GPIOJ_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOJEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOJEN); UNUSED(tmpreg); } while(0) USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos) RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) FDCAN_IR_TSW_Msk (0x1UL << FDCAN_IR_TSW_Pos) NVIC_STIR_INTID_Pos 0U GPIO_AF6_SPI2 ((uint8_t)0x06) ADC_CALFACT2_LINCALFACT_20 (0x00100000UL << ADC_CALFACT2_LINCALFACT_Pos) FDCAN_NDAT1_ND25_Msk (0x1UL << FDCAN_NDAT1_ND25_Pos) SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk TIM_CR2_OIS2N_Pos (11U) EXTI_EMR2_EM54_Pos (22U) FMC_PATT_ATTSET_1 (0x02UL << FMC_PATT_ATTSET_Pos) SPI_I2SCFGR_I2SSTD_Pos (4U) ETH_MTLQICSR_TXUNFIS_Msk (0x1UL << ETH_MTLQICSR_TXUNFIS_Pos) HRTIM_EEFR1_EE4FLTR_Msk (0xFUL << HRTIM_EEFR1_EE4FLTR_Pos) HRTIM_CR2_TCRST HRTIM_CR2_TCRST_Msk TIM_TRGO2_OC4REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) USART_CR1_CMIE_Pos (14U) FLASH_CR_START_Msk (0x1UL << FLASH_CR_START_Pos) USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) PWR_CR3_VBRS_Pos (9U) __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL) ? ( ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ) : ( (uint32_t)POSITION_VAL((__CHANNEL__)) ) ) RCC_CSICFGR_CSICAL_4 (0x10UL << RCC_CSICFGR_CSICAL_Pos) OPAMP1_CSR_CALOUT_Pos (30U) RCC_AHB4LPENR_GPIOBLPEN_Pos (1U) SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk EXTI_LINE_30 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1EU) RCC_AHB4LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB4LPENR_CRCLPEN_Pos) GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) JPEG_CONFR5_HD_Pos (0U) ADC_JDR1_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR1_JDATA_Pos) ETH_MAC_TRANSMISSION_PAUSE 0x00080000U TIM16_AF1_BKCMP2P_Msk (0x1UL << TIM16_AF1_BKCMP2P_Pos) RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk PWR_MODE_EVT PWR_PVD_MODE_NORMAL EXTI_EMR2_EM46_Pos (14U) ETH_MTLRQDR_RRCSTS_READINGDATA_Msk (0x1UL << ETH_MTLRQDR_RRCSTS_READINGDATA_Pos) IS_TIM_BREAK_SYSTEM(__CONFIG__) (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC) || ((__CONFIG__) == TIM_BREAK_SYSTEM_PVD) || ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR) || ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP)) EXTI_RTSR1_TR15_Pos (15U) HRTIM_FLTINR1_FLT4SRC HRTIM_FLTINR1_FLT4SRC_Msk GPIOD ((GPIO_TypeDef *) GPIOD_BASE) BDMA_IFCR_CTCIF3_Msk (0x1UL << BDMA_IFCR_CTCIF3_Pos) SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) HRTIM_BMTRGR_TECMP1_Pos (25U) ADC_CCR_CKMODE_Pos (16U) SDMMC_MASK_CMDRENDIE_Pos (6U) TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk FDCAN_TTOCN_TMG FDCAN_TTOCN_TMG_Msk __HAL_RCC_SDMMC2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN); UNUSED(tmpreg); } while(0) __HAL_RCC_SDMMC2_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_SDMMC2RST)) SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) FDCAN_NDAT1_ND27_Msk (0x1UL << FDCAN_NDAT1_ND27_Pos) __SNPT 0x0800 USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) __min_size(x) static (x) USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) CoreDebug_DHCSR_S_RESET_ST_Pos 25U RCC_AHB3LPENR_MDMALPEN_Msk (0x1UL << RCC_AHB3LPENR_MDMALPEN_Pos) SYSCFG_EXTICR3_EXTI11_PA (0U) RCC_AHB1LPENR_USB2OTGFSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_USB2OTGFSULPILPEN_Pos) TIM_TRGO2_OC5REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1) LL_ADC_OVS_SHIFT_NONE (0x00000000UL) __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk FLASH_CCR_CLR_SNECCERR FLASH_CCR_CLR_SNECCERR_Msk OPAMP2_CSR_VPSEL OPAMP2_CSR_VPSEL_Msk SCB_HFSR_DEBUGEVT_Pos 31U TIM_CR2_OIS3 TIM_CR2_OIS3_Msk I2C_ISR_BERR I2C_ISR_BERR_Msk FDCAN_NDAT1_ND29_Pos (29U) HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP JPEG_CONFR5_VSF JPEG_CONFR5_VSF_Msk MDMA_GISR0_GIF5_Msk (0x1UL << MDMA_GISR0_GIF5_Pos) ETH_MACACR_ATSEN2 ETH_MACACR_ATSEN2_Msk HRTIM_RSTR_MSTCMP3 HRTIM_RSTR_MSTCMP3_Msk ETH_DMASBMR_MB_Pos (14U) PWR_CR2_VBATH PWR_CR2_VBATH_Msk EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk BDMA_IFCR_CHTIF3_Msk (0x1UL << BDMA_IFCR_CHTIF3_Pos) ADC_CR_ADSTP_Pos (4U) DFSDM_FLTCR1_JEXTSEL_0 (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos) FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk ETH_MACCR_IPG_80BIT (0x02000000U) _GLOBAL_REENT (&_impure_data) SPI_CR1_MASRX SPI_CR1_MASRX_Msk LL_ADC_AWD_CHANNEL_0_REG_INJ ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) HRTIM_ADC1R_AD1TDC2_Msk (0x1UL << HRTIM_ADC1R_AD1TDC2_Pos) TIM16_AF1_BKINE_Pos (0U) USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) __UINT8_MAX__ 0xff ADC_CHANNEL_14_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 ) BDMA_ISR_GIF4 BDMA_ISR_GIF4_Msk __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_DFSDM1SEL))) SPI_CFG1_CRCEN SPI_CFG1_CRCEN_Msk ADC_CSR_EOS_MST ADC_CSR_EOS_MST_Msk ETH_MACIER_PMTIE_Msk (0x1UL << ETH_MACIER_PMTIE_Pos) ETH_MMCRIR_RXUCGPIS_Pos (17U) RCC_APB4ENR_RTCAPBEN RCC_APB4ENR_RTCAPBEN_Msk IS_ADC_SCAN_MODE(__SCAN_MODE__) (((__SCAN_MODE__) == ADC_SCAN_DISABLE) || ((__SCAN_MODE__) == ADC_SCAN_ENABLE) ) I2C_LAST_FRAME_NO_STOP ((uint32_t)I2C_SOFTEND_MODE) SWPMI_ICR_CTXBEF_Pos (1U) SPDIFRX_CR_PTMSK_Pos (9U) OPAMP1_CSR_TSTREF_Pos (29U) RCC_FDCANCLKSOURCE_PLL RCC_D2CCIP1R_FDCANSEL_0 FDCAN_ILS_RF1LL_Pos (7U) FLASH_CCR_CLR_DBECCERR_Pos (26U) RCC_APB4ENR_SYSCFGEN RCC_APB4ENR_SYSCFGEN_Msk HRTIM_FLTINR1_FLT4F_3 (0x8UL << HRTIM_FLTINR1_FLT4F_Pos) USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk DAC_CR_DMAUDRIE2_Pos (29U) SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) RCC_I2C3CLKSOURCE_CSI RCC_I2C123CLKSOURCE_CSI RCC_RSR_PINRSTF RCC_RSR_PINRSTF_Msk GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW ETH_DMACMFCR_MFCO_Msk (0x1UL << ETH_DMACMFCR_MFCO_Pos) TIM_TIM12_TI1_SPDIF_FS TIM_TISEL_TI1SEL_0 RCC_AHB1ENR_ETH1TXEN_Pos (16U) HRTIM_CPT2CR_TIMDCMP1_Pos (26U) __HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_SPI2EN) HRTIM_CR2_TDRST_Msk (0x1UL << HRTIM_CR2_TDRST_Pos) __HAL_RCC_DFSDM1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_DFSDM1RST) HRTIM1_TIMC ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMC_BASE) FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR SYSCFG_EXTICR1_EXTI0_PB (0x00000001U) DBGMCU_APB1LFZ1_DBG_TIM12 DBGMCU_APB1LFZ1_DBG_TIM12_Msk MDMA_CTCR_PAM_Msk (0x3UL << MDMA_CTCR_PAM_Pos) SPI_SR_OVR SPI_SR_OVR_Msk USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos) FDCAN_ILS_TEFNL_Pos (12U) MPU_REGION_SIZE_8KB ((uint8_t)0x0C) RTC_TSDR_DU RTC_TSDR_DU_Msk HSEM_C1MISR_MISF3 HSEM_C1MISR_MISF3_Msk HRTIM_EECR1_EE5SNS_Pos (27U) GPIO_OTYPER_OT2_Pos (2U) PWR_WKUPEPR_WKUPP6_Msk (0x1UL << PWR_WKUPEPR_WKUPP6_Pos) DMA2D_CR_MODE_2 (0x4UL << DMA2D_CR_MODE_Pos) IS_MDMA_DATA_ALIGNMENT(__ALIGNMENT__) (((__ALIGNMENT__) == MDMA_DATAALIGN_PACKENABLE ) || ((__ALIGNMENT__) == MDMA_DATAALIGN_RIGHT ) || ((__ALIGNMENT__) == MDMA_DATAALIGN_RIGHT_SIGNED ) || ((__ALIGNMENT__) == MDMA_DATAALIGN_LEFT)) ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk FDCAN_PSR_DLEC_Pos (8U) HRTIM_RSTR_UPDATE HRTIM_RSTR_UPDATE_Msk DMA_REQUEST_HRTIM_TIMER_C 98U SYSCFG_UR5_MESAD_BANK1 SYSCFG_UR5_MESAD_BANK1_Msk USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk SDMMC_MASK_CCRCFAILIE_Msk (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos) USART_CR3_CTSIE_Pos (10U) USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) __SIZE_MAX__ 0xffffffffU FDCAN_TXEFS_TEFL_Pos (25U) GPIOJ_BASE (D3_AHB1PERIPH_BASE + 0x2400UL) ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) HRTIM_ADC2R_AD2EEV9_Msk (0x1UL << HRTIM_ADC2R_AD2EEV9_Pos) PWR_CR2_VBATL PWR_CR2_VBATL_Msk HRTIM_CPT1CR_TD1SET_Pos (24U) ETH_MACTFCR_PLT_Msk (0x7UL << ETH_MACTFCR_PLT_Pos) BDMA_IFCR_CGIF4_Pos (16U) QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos) HRTIM_CHPR_CARFRQ_3 (0x8UL << HRTIM_CHPR_CARFRQ_Pos) RCC_APB2_DIV2 RCC_D2CFGR_D2PPRE2_DIV2 RCC_CR_CSSHSEON_Pos (19U) SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk HRTIM_FLTR_FLT4EN_Msk (0x1UL << HRTIM_FLTR_FLT4EN_Pos) FLASH_OPTSR_IO_HSLV FLASH_OPTSR_IO_HSLV_Msk __HAL_RCC_CRS_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_CRSEN) != 0U) I2C_CR1_TXDMAEN_Pos (14U) EXTI_EMR1_EM24_Msk (0x1UL << EXTI_EMR1_EM24_Pos) RCC_AHB2LPENR_D2SRAM2LPEN_Pos RCC_AHB2LPENR_SRAM2LPEN_Pos IS_FLASH_SECTOR(SECTOR) ((SECTOR) < FLASH_SECTOR_TOTAL) RCC_PLLMUL_16 RCC_PLL_MUL16 OB_STOP_NO_RST_D1 FLASH_OPTSR_NRST_STOP_D1 SPI_IER_TXTFIE_Msk (0x1UL << SPI_IER_TXTFIE_Pos) RCC_SPI3CLKSOURCE_PLL RCC_SPI123CLKSOURCE_PLL __HAL_MDMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CBNDTR & MDMA_CBNDTR_BNDT) MDIOS_SR_SERF MDIOS_SR_SERF_Msk GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos) RCC_CFGR_RTCPRE_0 (0x1UL << RCC_CFGR_RTCPRE_Pos) ETH_MACL3A2R_L3A2 ETH_MACL3A2R_L3A2_Msk OPAMP2_CSR_PGGAIN_1 (0x2UL << OPAMP2_CSR_PGGAIN_Pos) ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk __INT64_C(c) c ## LL __HAL_RCC_WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE HRTIM_BMTRGR_MSTCMP3_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP3_Pos) USB_OTG_HPRT_PCDET_Pos (1U) DMA2D_FGPFCCR_RBS_Pos (21U) ADC_CHANNEL_15 (LL_ADC_CHANNEL_15) EXTI_IMR3_IM EXTI_IMR3_IM_Msk ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos) HRTIM_OUTR_FAULT1_0 (0x1UL << HRTIM_OUTR_FAULT1_Pos) HRTIM_EEFR2_EE8FLTR_Pos (13U) __EXP HSEM_C1ISR_ISF2_Pos (2U) ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) HRTIM_ADC1R_AD1TCC3 HRTIM_ADC1R_AD1TCC3_Msk __GNUC_STDC_INLINE__ 1 JPEG_CONFR7_HD_Pos (0U) HRTIM_EECR2_EE10SNS_0 (0x1UL << HRTIM_EECR2_EE10SNS_Pos) EXTI_RTSR1_TR13 EXTI_RTSR1_TR13_Msk FDCAN_IR_TEFW FDCAN_IR_TEFW_Msk TIM_SR_CC6IF_Pos (17U) RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) Prescaler HAL_HRTIM_WaveformCounterStart_DMA HAL_HRTIM_WaveformCountStart_DMA IS_ALARM IS_RTC_ALARM DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) HRTIM_RST2R_SRT_Msk (0x1UL << HRTIM_RST2R_SRT_Pos) FDCAN_NDAT1_ND18_Msk (0x1UL << FDCAN_NDAT1_ND18_Pos) PWR_CR3_SCUEN_Pos (2U) USB_OTG_HCINT_CHH_Pos (1U) ADC_JDR2_JDATA_7 (0x00000080UL << ADC_JDR2_JDATA_Pos) RCC_SPI45CLKSOURCE_CSI RCC_D2CCIP1R_SPI45SEL_2 __HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM3EN) == 0U) EXTI_FTSR1_TR8_Msk (0x1UL << EXTI_FTSR1_TR8_Pos) SDMMC_DCTRL_DTMODE_1 (0x2UL << SDMMC_DCTRL_DTMODE_Pos) SAI_PDMDLY_DLYM4R_1 (0x2UL << SAI_PDMDLY_DLYM4R_Pos) __USA_FBIT__ 16 DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos) IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) ETH_IRQn RCC_APB2LPENR_SAI3LPEN_Pos (24U) MDMA_SRC_INC_DOUBLEWORD ((uint32_t)MDMA_CTCR_SINC_1 | (uint32_t)MDMA_CTCR_SINCOS) HRTIM_FLTINR1_FLT2F_2 (0x4UL << HRTIM_FLTINR1_FLT2F_Pos) SYSCFG_PMCR_BOOSTVDDSEL_Msk (0x1UL << SYSCFG_PMCR_BOOSTVDDSEL_Pos) FDCAN_TXEFS_EFFL_Msk (0x3FUL << FDCAN_TXEFS_EFFL_Pos) BDMA_ISR_HTIF7_Pos (30U) DMA2_Stream1_IRQn CRS_CFGR_SYNCDIV CRS_CFGR_SYNCDIV_Msk __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG EXTI_D3PMR1_MR3_Pos (3U) __HAL_RCC_DAC12_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_DAC12LPEN) SysTick_CALIB_TENMS_Pos 0U M_PI 3.14159265358979323846 FDCAN_TTIE_GTDE_Pos (8U) IS_DMAMUX_SYNC_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_SYNC_NO_EVENT) || ((POLARITY) == HAL_DMAMUX_SYNC_RISING) || ((POLARITY) == HAL_DMAMUX_SYNC_FALLING) || ((POLARITY) == HAL_DMAMUX_SYNC_RISING_FALLING)) LPTIM_IER_EXTTRIGIE_Pos (2U) __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED RCC_AHB1RSTR_USB2OTGHSRST_Pos RCC_AHB1RSTR_USB2OTGFSRST_Pos DMAMUX1_Channel14_BASE (DMAMUX1_BASE + 0x0038UL) GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) HRTIM_SET2R_EXTVNT4_Msk (0x1UL << HRTIM_SET2R_EXTVNT4_Pos) ETH_MACSTSUR_TSS_Msk (0xFFFFFFFFUL << ETH_MACSTSUR_TSS_Pos) OPAMP_CSR_CALSEL OPAMP_CSR_CALSEL_Msk ___int_size_t_h  USART_CR2_DATAINV USART_CR2_DATAINV_Msk SYSCFG_CCCSR_CS_Pos (1U) ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE __HAL_RCC_ETH1RX_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1RXEN) == 0U) HRTIM_RSTR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTR_TIMDCMP1_Pos) HRTIM_EECR2_EE7POL HRTIM_EECR2_EE7POL_Msk ETH_MACPFR_DNTU ETH_MACPFR_DNTU_Msk MDMA_CTCR_SWRM_Pos (30U) FMC_SDSR_RE_Msk (0x1UL << FMC_SDSR_RE_Pos) DMA2D_FGPFCCR_AM_1 (0x2UL << DMA2D_FGPFCCR_AM_Pos) USB_OTG_DOEPCTL_SODDFRM_Pos (29U) HSEM_C1ICR_ISC21_Msk (0x1UL << HSEM_C1ICR_ISC21_Pos) ADC_JDR3_JDATA_6 (0x00000040UL << ADC_JDR3_JDATA_Pos) ADC_INJ_TRIG_EDGE_MASK (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U * 0UL)) | ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) | ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) | ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) HRTIM_ADC3R_AD3EEV2_Msk (0x1UL << HRTIM_ADC3R_AD3EEV2_Pos) RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk FDCAN_TXBC_NDTB FDCAN_TXBC_NDTB_Msk __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_DFSDM1RST) HRTIM_DTR_DTR_Pos (0U) EXTI_EMR3_EM84_Msk (0x1UL << EXTI_EMR3_EM84_Pos) OPAMP2_CSR_CALON_Msk (0x1UL << OPAMP2_CSR_CALON_Pos) RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos) EXTI_EMR2_EM54_Msk (0x1UL << EXTI_EMR2_EM54_Pos) DMA2D_ISR_CTCIF_Pos (4U) CEC_CFGR_SFT CEC_CFGR_SFT_Msk __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI3LPEN)) == 0U) ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) RCC_HSICFGR_HSICAL RCC_HSICFGR_HSICAL_Msk RCC_APB2ENR_TIM15EN RCC_APB2ENR_TIM15EN_Msk DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk __HAL_RCC_I2C4_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_I2C4AMEN) ADC_OFR3_OFFSET3_24 (0x1000000UL << ADC_OFR3_OFFSET3_Pos) HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE FDCAN_RXF0S_RF0L_Msk (0x1UL << FDCAN_RXF0S_RF0L_Pos) HRTIM_IER_BMPER_Msk (0x1UL << HRTIM_IER_BMPER_Pos) DBGMCU_CR_DBG_CKD3EN_Pos (22U) ETH_MACPFR_DNTU_Msk (0x1UL << ETH_MACPFR_DNTU_Pos) TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos) SPI_CR1_MASRX_Pos (8U) HRTIM_SET1R_TIMEVNT8_Msk (0x1UL << HRTIM_SET1R_TIMEVNT8_Pos) LTDC_Layer1_BASE (LTDC_BASE + 0x84UL) CoreDebug_DEMCR_VC_MMERR_Pos 4U __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM6EN) == 0U) EXTI_D3PCR1L_PCS11_Msk (0x3UL << EXTI_D3PCR1L_PCS11_Pos) CEC_TXDR_TXD_Pos (0U) RTC_BKP2R_Pos (0U) MDMA_SOURCE_BURST_8BEATS ((uint32_t)MDMA_CTCR_SBURST_0 | (uint32_t)MDMA_CTCR_SBURST_1) ADC_JDR3_JDATA_2 (0x00000004UL << ADC_JDR3_JDATA_Pos) __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE DMA_HIFCR_CTCIF7_Pos (27U) __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSULPIEN) != 0U) USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS FMC_PCR_PBKEN_Pos (2U) FLASH_CR_PG_Pos (1U) __HAL_RCC_HSI48_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSI48ON); EXTI_D3PCR2L_PCS34_Msk (0x3UL << EXTI_D3PCR2L_PCS34_Pos) ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) __SYS_LOCK_H__  TIM1_BRK_TIM9_IRQn TIM1_BRK_IRQn ETH_MTLRQMPOCR_OVFPKTCNT_Msk (0x7FFUL << ETH_MTLRQMPOCR_OVFPKTCNT_Pos) HRTIM_BMCR_TABM HRTIM_BMCR_TABM_Msk RCC_RTCCLKSOURCE_HSE_DIV52 (0x00034300U) HRTIM_RSTER_TIMDCMP2_Pos (29U) SCB_CFSR_USGFAULTSR_Pos 16U HSEM_C1ISR_ISF26_Msk (0x1UL << HSEM_C1ISR_ISF26_Pos) HAL_I2C_ERROR_ARLO (0x00000002U) __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CONFIG(__LPTIM1CLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_LPTIM1SEL, (uint32_t)(__LPTIM1CLKSource__)) TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) HRTIM_TIMISR_O2STAT_Msk (0x1UL << HRTIM_TIMISR_O2STAT_Pos) ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) MDMA_DATAALIGN_PACKENABLE ((uint32_t)MDMA_CTCR_PKE) IS_FDCAN_TT_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FDCAN1) RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos) ETH_MACL4AR_L4SP ETH_MACL4AR_L4SP_Msk DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos) RCC_AHB1ENR_USB1OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_USB1OTGHSULPIEN_Pos) ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) PWR_CPUCR_SBF_Msk (0x1UL << PWR_CPUCR_SBF_Pos) TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U) SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos) ADC_EXTERNALTRIG_LPTIM3_OUT (LL_ADC_REG_TRIG_EXT_LPTIM3_OUT) FMC_PMEM_MEMHIZ_Pos (24U) BDMA_REQUEST_I2C4_TX 14U ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) RCC_D1CFGR_HPRE_DIV64_Pos (2U) BDMA_ISR_TEIF1 BDMA_ISR_TEIF1_Msk ADC_OFR4_OFFSET4_12 (0x0001000UL << ADC_OFR4_OFFSET4_Pos) RCC_LPTIM345CLKSOURCE_CLKP (RCC_D3CCIPR_LPTIM345SEL_0 | RCC_D3CCIPR_LPTIM345SEL_2) ADC_JDR3_JDATA_24 (0x01000000UL << ADC_JDR3_JDATA_Pos) DBGMCU_APB1LFZ1_DBG_TIM13_Pos (7U) HRTIM_MICR_MCMP3_Pos (2U) __HAL_RCC_GPIOK_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOKEN) != 0U) LTDC_LxCKCR_CKBLUE_Pos (0U) ETH_DMACCR_MSS ETH_DMACCR_MSS_Msk ADC_CHANNEL_17_BITFIELD (ADC_AWD2CR_AWD2CH_17) FMC_PMEM_MEMWAIT_6 (0x40UL << FMC_PMEM_MEMWAIT_Pos) SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk TIM15_AF1_BKINE_Msk (0x1UL << TIM15_AF1_BKINE_Pos) QSPI_R_BASE (D1_AHB1PERIPH_BASE + 0x5000UL) __UHQ_IBIT__ 0 ADC_OFR3_OFFSET3_18 (0x0040000UL << ADC_OFR3_OFFSET3_Pos) SDMMC_CMD_CMDTRANS_Msk (0x1UL << SDMMC_CMD_CMDTRANS_Pos) STM32H7xx_HAL_FLASH_H  _T_SIZE  OPAMP2_HSOTR_TRIMHSOFFSETP OPAMP2_HSOTR_TRIMHSOFFSETP_Msk HRTIM_CPT1CR_TIMDCMP2 HRTIM_CPT1CR_TIMDCMP2_Msk ADC_OFR1_OFFSET1_8 (0x0000100UL << ADC_OFR1_OFFSET1_Pos) EXTI_BASE (D3_APB1PERIPH_BASE + 0x0000UL) __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIODLPEN) RCC_CICR_HSIRDYC_Pos (2U) USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) ADC_EXTERNALTRIGINJEC_T15_TRGO (LL_ADC_INJ_TRIG_EXT_TIM15_TRGO) PWR_AVDLEVEL_0 PWR_CR1_ALS_LEV0 _WANT_USE_GDTOA 1 DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos) __HAL_RCC_SPDIFRX_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_SPDIFRXEN) OPAMP1 ((OPAMP_TypeDef *) OPAMP1_BASE) RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk __HAL_RCC_QSPI_CONFIG(__QSPICLKSource__) MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_QSPISEL, (uint32_t)(__QSPICLKSource__)) ADC_CALIB_FACTOR_REGOFFSET_MASK (ADC_CALIB_FACTOR_OFFSET_REGOFFSET | ADC_CALIB_FACTOR_LINEARITY_REGOFFSET) DMA2D_BGPFCCR_CCM_Msk (0x1UL << DMA2D_BGPFCCR_CCM_Pos) EXTI_EMR2_EM34 EXTI_EMR2_EM34_Msk ADC_LEFTBITSHIFT_7 (LL_ADC_LEFT_BIT_SHIFT_7) __HAL_DBGMCU_UnFreeze_TIM15() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM15)) I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk SAI_VER_V2_X  RCC_FLAG_PINRST ((uint8_t)0x96) LL_ADC_AWD_CHANNEL_3_INJ ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) MDMA_CCR_WEX MDMA_CCR_WEX_Msk ADC_ISR_EOS_Pos (3U) ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) DMAMUX_RGCFR_COF4_Pos (4U) USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) __HAL_I2C_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) PWR_FLAG_ACTVOSRDY (0x0DU) RCC_SPI45CLKSOURCE_HSE (RCC_D2CCIP1R_SPI45SEL_0 | RCC_D2CCIP1R_SPI45SEL_2) HRTIM_TIMCR_TAU_Msk (0x1UL << HRTIM_TIMCR_TAU_Pos) __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_SDMMC1LPEN)) EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk RCC_APB1_DIV2 RCC_D2CFGR_D2PPRE1_DIV2 CRS_ISR_SYNCERR_Msk (0x1UL << CRS_ISR_SYNCERR_Pos) HSEM_C1MISR_MISF15_Msk (0x1UL << HSEM_C1MISR_MISF15_Pos) DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk RTC_ISR_WUTF_Pos (10U) TIM1_AF2_BK2DFBK1E TIM1_AF2_BK2DFBK1E_Msk MDIOS_CR_PORT_ADDRESS_Msk (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos) HRTIM_MCR_TDCEN_Msk (0x1UL << HRTIM_MCR_TDCEN_Pos) HRTIM_CPT2CR_TIMECMP1_Pos (30U) EXTI_FTSR1_TR21 EXTI_FTSR1_TR21_Msk SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos) DMAMUX_CFR_CSOF8_Pos (8U) EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk unsigned char GPIO_MODER_MODE10_Pos (20U) DMAMUX1_Channel13 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE) USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk SDMMC_ICR_DTIMEOUTC_Pos (3U) HSEM_C1IER_ISE16 HSEM_C1IER_ISE16_Msk ETH_MACL3L4CR_L3HDBM ETH_MACL3L4CR_L3HDBM_Msk EXTI_IMR2_IM53_Pos (21U) IS_RCC_PLL2VCO_VALUE(VALUE) (((VALUE) == RCC_PLL2VCOWIDE) || ((VALUE) == RCC_PLL2VCOMEDIUM)) EXTI_IMR2_IM60_Pos (28U) __ORDER_LITTLE_ENDIAN__ 1234 HRTIM_RSTCR_TIMBCMP4_Pos (24U) ADC_INJECTED_RANK_1 (LL_ADC_INJ_RANK_1) RCC_PLL1DIVR_R1_Msk (0x7FUL << RCC_PLL1DIVR_R1_Pos) __INT32_MAX__ 0x7fffffffL SYSCFG_PMCR_BOOSTVDDSEL_Pos (9U) USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos) ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR SYSCFG_CFGR2_SPL HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U) RCC_APB1HRSTR_MDIOSRST_Msk (0x1UL << RCC_APB1HRSTR_MDIOSRST_Pos) LL_ADC_CHANNEL_6 (ADC_CHANNEL_6_NUMBER | ADC_CHANNEL_6_SMP | ADC_CHANNEL_6_BITFIELD ) IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3) || ((INSTANCE) == I2C4)) ADC_REGULAR_RANK_3 (LL_ADC_REG_RANK_3) RCC_D3CFGR_D3PPRE_DIV4_Pos (4U) __HAL_SYSCFG_BREAK_DTCM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_DTCML) USART_ISR_IDLE_Pos (4U) HRTIM_EECR1_EE1SRC_Pos (0U) FMC_SR_FEMPT FMC_SR_FEMPT_Msk __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE FDCAN_CCCR_FDOE_Pos (8U) FDCAN_DBTP_DTSEG2_Pos (4U) PWR_PVD_MODE_EVENT_RISING_FALLING (0x00020003U) _POSIX_SOURCE USART_PRESC_PRESCALER_1 (0x2UL << USART_PRESC_PRESCALER_Pos) ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk HRTIM_SET1R_CMP1 HRTIM_SET1R_CMP1_Msk ADC_AWD2CR_AWD2CH_Pos (0U) FDCAN_HPMS_MSI_Msk (0x3UL << FDCAN_HPMS_MSI_Pos) HSEM_C1MISR_MISF19 HSEM_C1MISR_MISF19_Msk HRTIM_EECR3_EE10F_3 (0x8UL << HRTIM_EECR3_EE10F_Pos) LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_0) JPEG_CONFR4_VSF_2 (0x4UL << JPEG_CONFR4_VSF_Pos) DMA_HIFCR_CTCIF6_Pos (21U) SWPMI_ISR_RDYF SWPMI_ISR_RDYF_Msk SYSCFG_EXTICR2_EXTI5_Pos (4U) SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE TIM_DMABase_CCR2 TIM_DMABASE_CCR2 __ARM_FEATURE_QBIT 1 SWPMI_CR_TXMODE_Pos (3U) FLASH_CRCCR_CLEAN_CRC_Msk (0x1UL << FLASH_CRCCR_CLEAN_CRC_Pos) RCC_BDCR_LSECSSD RCC_BDCR_LSECSSD_Msk EXTI_EMR1_EM9_Pos (9U) __DBL_MIN_EXP__ (-1021) HRTIM_FLTINR1_FLT2F_Pos (11U) RCC_SPI4CLKSOURCE_CSI RCC_SPI45CLKSOURCE_CSI FDCAN_TXBRP_TRP_Msk (0xFFFFFFFFUL << FDCAN_TXBRP_TRP_Pos) USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) DMA2D_AMTCR_DT DMA2D_AMTCR_DT_Msk FDCAN_TTILS_GTWS_Pos (7U) TIM8_AF1_BKDFBK2E_Pos (8U) RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk HRTIM_FLTINR1_FLT1SRC HRTIM_FLTINR1_FLT1SRC_Msk MDMA_GISR0_GIF7 MDMA_GISR0_GIF7_Msk __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED HRTIM_TIMDIER_CMP1DE HRTIM_TIMDIER_CMP1DE_Msk RAMECC_SR_DEBWDF RAMECC_SR_DEBWDF_Msk TIM8_AF1_BKINE TIM8_AF1_BKINE_Msk HSEM_C1ISR_ISF17_Msk (0x1UL << HSEM_C1ISR_ISF17_Pos) GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) ADC_JDR1_JDATA_27 (0x08000000UL << ADC_JDR1_JDATA_Pos) ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos) HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) DMA_SxFCR_DMDIS_Pos (2U) SDMMC_MASK_IDMABTCIE_Msk (0x1UL << SDMMC_MASK_IDMABTCIE_Pos) ADC_JDR4_JDATA_14 (0x00004000UL << ADC_JDR4_JDATA_Pos) SCB_ABFSR_AHBP_Pos 2U USART_ISR_RWU_Pos (19U) LTDC_BCCR_BCGREEN_Msk (0xFFUL << LTDC_BCCR_BCGREEN_Pos) ETH_MACVTR_ERIVLT ETH_MACVTR_ERIVLT_Msk HRTIM_ADC4R_AD4TEC3 HRTIM_ADC4R_AD4TEC3_Msk HRTIM_ADC2R_AD2TBPER_Pos (17U) SAI_PDMDLY_DLYM3R_0 (0x1UL << SAI_PDMDLY_DLYM3R_Pos) MDMA_Channel9_BASE (MDMA_BASE + 0x00000280UL) RCC_SAI3CLKSOURCE_PIN RCC_SAI23CLKSOURCE_PIN RCC_PLLSOURCE_HSI (0x00000000U) EXTI_D3PCR1L_PCS0 EXTI_D3PCR1L_PCS0_Msk CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U DMA_DOUBLE_BUFFER_M0 ((uint32_t)DMA_SxCR_DBM) HSEM_C1MISR_MISF26_Msk (0x1UL << HSEM_C1MISR_MISF26_Pos) __weak __attribute__((weak)) ETH_MACPFR_DAIF ETH_MACPFR_DAIF_Msk ETH_DMACTDTPR_TDT_Msk (0x3FFFFFFFUL << ETH_DMACTDTPR_TDT_Pos) I2C_ANALOGFILTER_ENABLE 0x00000000U USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk ETH_DMACIER_RWTE ETH_DMACIER_RWTE_Msk TIM_SMCR_TS_Msk (0x30007UL << TIM_SMCR_TS_Pos) OB_STOP_RST_D1 0x00000000U HRTIM_MISR_MCMP2 HRTIM_MISR_MCMP2_Msk SDMMC_RESP0_CARDSTATUS0 SDMMC_RESP0_CARDSTATUS0_Msk HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 __HAL_RCC_GET_USART3_SOURCE __HAL_RCC_GET_USART234578_SOURCE LL_ADC_INJ_TRIG_EXT_TIM6_TRGO (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) I2C_ISR_TCR I2C_ISR_TCR_Msk APB1LRSTR HRTIM_SET2R_EXTVNT1_Msk (0x1UL << HRTIM_SET2R_EXTVNT1_Pos) SYSCFG_EXTICR3_EXTI9_PK (0x000000A0U) HSEM_C1IER_ISE29_Msk (0x1UL << HSEM_C1IER_ISE29_Pos) RCC_CIFR_PLL2RDYF_Pos (7U) HRTIM_BMCR_TDBM_Pos (20U) FDCAN_CCCR_EFBI_Msk (0x1UL << FDCAN_CCCR_EFBI_Pos) GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) __HAL_RCC_MDIOS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_MDIOSEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_MDIOSEN); UNUSED(tmpreg); } while(0) DMA2_Stream0_IRQn SamplingTime __SFRACT_EPSILON__ 0x1P-7HR ETH_MACECR_EIPGEN_Pos (24U) HRTIM_EECR1_EE5SNS HRTIM_EECR1_EE5SNS_Msk EXTI_D3_PENDCLR_SRC_DMACH7 0x00000002U ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) FLASH_SR_OPERR_Pos (22U) EXTI_D3PMR2_MR51_Msk (0x1UL << EXTI_D3PMR2_MR51_Pos) HRTIM_ADC2R_AD2TEC3 HRTIM_ADC2R_AD2TEC3_Msk EXTI_PR1_PR21 EXTI_PR1_PR21_Msk IS_PWR_BATTERY_RESISTOR_SELECT(RESISTOR) (((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_5) || ((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_1_5)) LTDC_LxCKCR_CKGREEN_Msk (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos) IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE __HAL_RCC_SAI23_CONFIG(__RCC_SAI23CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI23SEL, (__RCC_SAI23CLKSource__)) RCC_D3AMR_LPTIM4AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM4AMEN_Pos) __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE ETH_MACA3HR_ADDRHI_Pos (0U) PWR_AVD_MODE_NORMAL (0x00000000U) DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos) RCC_HCLK_DIV1 RCC_D1CFGR_HPRE_DIV1 RCC_APB1LRSTR_SPDIFRXRST RCC_APB1LRSTR_SPDIFRXRST_Msk PWR_WKUPEPR_WKUPP3 PWR_WKUPEPR_WKUPP3_Msk HRTIM_MICR_MREP HRTIM_MICR_MREP_Msk DAC_CHIPCONNECT_DISABLE DAC_CHIPCONNECT_EXTERNAL EXTI_LINE_15 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0FU) SCB_CFSR_MEMFAULTSR_Msk (0xFFUL ) RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT ( ADC_CCR_DUAL_1 ) RCC_D3CCIPR_LPTIM2SEL RCC_D3CCIPR_LPTIM2SEL_Msk RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk CEC_CR_TXSOM CEC_CR_TXSOM_Msk __HAL_RCC_DTCM1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_DTCM1LPEN)) ETH_MMCTIMR_TXLPITRCIM ETH_MMCTIMR_TXLPITRCIM_Msk ADC_CSR_EOSMP_MST_Pos (1U) I2C_FLAG_TXE I2C_ISR_TXE I2C_ISR_RXNE I2C_ISR_RXNE_Msk DMA2D_AMTCR_DT_Msk (0xFFUL << DMA2D_AMTCR_DT_Pos) SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk MDMA_GISR0_GIF3 MDMA_GISR0_GIF3_Msk __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM1LPEN) RCC_CIFR_CSIRDYF RCC_CIFR_CSIRDYF_Msk SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos) DMA_LIFCR_CFEIF0_Pos (0U) REGULAR_GROUP ADC_REGULAR_GROUP CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk FDCAN_IR_MRAF_Pos (17U) ETH_MACTSAR_TSAR_Msk (0xFFFFFFFFUL << ETH_MACTSAR_TSAR_Pos) OB_USER_IOHSLV 0x0080U ADC_CHANNEL_5 (LL_ADC_CHANNEL_5) RCC_MCODIV_13 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_3) __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) __THUMBEL__ 1 EXTI_FTSR3_TR86 EXTI_FTSR3_TR86_Msk CRS_CR_AUTOTRIMEN CRS_CR_AUTOTRIMEN_Msk __ACCUM_FBIT__ 15 __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE TIM15_AF1_BKCMP1E_Pos (1U) RCC_CFGR_SW RCC_CFGR_SW_Msk EXTI_TARGET_MSK_ALL EXTI_TARGET_MASK __size_t  ADC_CHANNEL_7_SMP (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) SAI4_Block_A ((SAI_Block_TypeDef *)SAI4_Block_A_BASE) RCC_APB1LRSTR_DAC12RST_Pos (29U) HRTIM_RSTDR_TIMACMP1_Pos (19U) __CMSIS_GCC_RW_REG(r) "+r" (r) MPU_HFNMI_PRIVDEF_NONE ((uint32_t)0x00000000) ETH_MACTFCR_PT_Pos (16U) USB_OTG_OUT_ENDPOINT_BASE (0xB00UL) __IOM volatile HRTIM_FLTINR1_FLT1E_Pos (0U) COMP_OR_AFOPA8_Msk (0x1UL << COMP_OR_AFOPA8_Pos) DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) FDCAN_CCCR_CCE_Msk (0x1UL << FDCAN_CCCR_CCE_Pos) DMAmuxChannelStatus GPIO_AF10_OTG2_FS ((uint8_t)0x0A) LL_ADC_FLAG_JQOVF_SLV ADC_CSR_JQOVF_SLV SYSCFG_UR0_BKS_Pos (0U) CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) FDCAN_IE_RF1FE FDCAN_IE_RF1FE_Msk TIM_TISEL_TI4SEL_3 (0x8UL << TIM_TISEL_TI4SEL_Pos) LTDC_AWCR_AAH_Pos (0U) MemoryManagement_IRQn TIM_DMAR_DMAB_Pos (0U) LTDC_GCR_DEPOL LTDC_GCR_DEPOL_Msk CRS_ICR_SYNCOKC_Msk (0x1UL << CRS_ICR_SYNCOKC_Pos) ETH_MACSPI2R_SPI2 ETH_MACSPI2R_SPI2_Msk __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) == 0U) DAC_CR_EN2_Pos (16U) PWR_WKUPEPR_WKUPPUPD3_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD3_Pos) FDCAN_TTIE_TTMIE_Pos (5U) ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk RTC_BKP29R_Pos (0U) GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) HRTIM_RSTR_EXTEVNT3 HRTIM_RSTR_EXTEVNT3_Msk ETH_MTLRQDR_RRCSTS_IDLE (0U) HRTIM_MICR_MCMP2_Msk (0x1UL << HRTIM_MICR_MCMP2_Pos) HRTIM_CPT2CR_EXEV9CPT_Pos (10U) GPIO_AF4_TIM15 ((uint8_t)0x04) __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET RCC_APB3ENR_LTDCEN_Msk (0x1UL << RCC_APB3ENR_LTDCEN_Pos) BDMA_IFCR_CGIF6_Pos (24U) I2C_CR2_RD_WRN_Pos (10U) RTC_BKP30R_Pos (0U) USB_OTG_GOTGINT_HNSSCHG_Pos (9U) RCC_PLLCKSELR_DIVM3_4 (0x10UL << RCC_PLLCKSELR_DIVM3_Pos) USB_OTG_HCCHAR_EPNUM_Pos (11U) ADC_REG_RANK_9_SQRX_BITOFFSET_POS (24UL) TIM_OCMODE_ASSYMETRIC_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos) PWR_CPUCR_PDDS_D1 PWR_CPUCR_PDDS_D1_Msk RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos) ETH_MTLRQCR_RQPA_Msk (0x1UL << ETH_MTLRQCR_RQPA_Pos) ADC_EXTERNALTRIGINJEC_T2_CC1 (LL_ADC_INJ_TRIG_EXT_TIM2_CH1) __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U IWDG_SR_PVU IWDG_SR_PVU_Msk ETH_MACAHR_MACAH ETH_MACAHR_MACAH_Msk ADC_CSR_ADRDY_MST_Pos (0U) IS_RCC_LPTIM5CLK(SOURCE) (((SOURCE) == RCC_LPTIM5CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_LPTIM5CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM5CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM5CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM5CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM5CLKSOURCE_CLKP)) FMC_BWTRx_ADDHLD_Msk (0xFUL << FMC_BWTRx_ADDHLD_Pos) ADC_CHANNEL_12_SMP (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ADC_EXTERNALTRIGINJECCONV_EDGE_NONE (0x00000000UL) GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) I2C_TIMEOUTR_TEXTEN_Pos (31U) PWR_PVDLEVEL_3 PWR_CR1_PLS_LEV3 HSEM_C1ISR_ISF17_Pos (17U) HRTIM_CR2_TASWU HRTIM_CR2_TASWU_Msk DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) HRTIM_FLTINR1_FLT3F_1 (0x2UL << HRTIM_FLTINR1_FLT3F_Pos) I2C_IT_ADDRI I2C_CR1_ADDRIE GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk __O volatile FDCAN_TTILS_SOGS_Pos (3U) FDCAN_TTIR_IWT FDCAN_TTIR_IWT_Msk TPI_FIFO0_ITM_ATVALID_Pos 29U FDCAN_RXF1C_F1SA_Pos (2U) USB_OTG_DCFG_PFIVL_Pos (11U) HRTIM_FLTINR1_FLT4P HRTIM_FLTINR1_FLT4P_Msk SPI_I2SCFGR_I2SCFG_Pos (1U) IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10UL) __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE RCC_AHB4RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOFRST_Pos) LTDC_GCR_DEN_Msk (0x1UL << LTDC_GCR_DEN_Pos) USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) ETH_MACHWF1R_SPHEN ETH_MACHWF1R_SPHEN_Msk HRTIM_MDIER_MCMP4DE_Pos (19U) FDCAN_TTIR_TTMI_Msk (0x1UL << FDCAN_TTIR_TTMI_Pos) FMC_SDTRx_TMRD_3 (0x8UL << FMC_SDTRx_TMRD_Pos) ADC_PCSEL_PCSEL_Msk (0xFFFFFUL << ADC_PCSEL_PCSEL_Pos) LPTIM_ISR_DOWN_Pos (6U) HSEM_C1MISR_MISF24 HSEM_C1MISR_MISF24_Msk RCC_LPTIM5CLKSOURCE_D3PCLK1 RCC_LPTIM345CLKSOURCE_D3PCLK1 DMA_REQUEST_TIM8_CH1 47U DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk GPIO_AF11_SWP ((uint8_t)0x0B) USB_OTG_HCCHAR_MPSIZ_Pos (0U) HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) M_SQRT3 1.73205080756887719000 FDCAN_TTIR_IWT_Msk (0x1UL << FDCAN_TTIR_IWT_Pos) USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos) TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 HRTIM_RSTCR_TIMECMP2_Msk (0x1UL << HRTIM_RSTCR_TIMECMP2_Pos) __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG HRTIM_CHPR_CARDTY_Msk (0x7UL << HRTIM_CHPR_CARDTY_Pos) HRTIM_TIMISR_IPPSTAT_Pos (17U) SDMMC_ICR_CTIMEOUTC_Msk (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos) __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED FDCAN_IE_BEUE_Pos (21U) USART_ICR_WUCF USART_ICR_WUCF_Msk HRTIM_ICR_FLT3C_Msk (0x1UL << HRTIM_ICR_FLT3C_Pos) HRTIM_CR2_MSWU_Msk (0x1UL << HRTIM_CR2_MSWU_Pos) SDMMC_STA_CPSMACT_Pos (13U) TIM_SR_CC3IF TIM_SR_CC3IF_Msk EXTI_LINE7 ((uint32_t)0x07) RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) GPIO_AF2_TIM3 ((uint8_t)0x02) TIM_CHANNEL_6 0x00000014U LTDC_IER_FUIE_Pos (1U) I2C_GET_OWN_ADDRESS2(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR2 & I2C_OAR2_OA2)) HRTIM_ADC2R_AD2TAPER_Pos (13U) __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE FDCAN_RXF0S_F0PI FDCAN_RXF0S_F0PI_Msk RCC_APB1LLPENR_TIM13LPEN RCC_APB1LLPENR_TIM13LPEN_Msk DWT_FUNCTION_DATAVSIZE_Pos 10U __HAL_RCC_FMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_FMCRST)) __HAL_RCC_VREF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_VREFEN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_VREFEN); UNUSED(tmpreg); } while(0) RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) ETH_MACL3A3R_L3A3_Msk (0xFFFFFFFFUL << ETH_MACL3A3R_L3A3_Pos) FDCAN_NDAT1_ND1 FDCAN_NDAT1_ND1_Msk RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk __HAL_TIM_UIFREMAP_DISABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 &= ~TIM_CR1_UIFREMAP)) RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48 SPDIFRX_SR_PERR_Msk (0x1UL << SPDIFRX_SR_PERR_Pos) SDMMC_DCTRL_DBLOCKSIZE_Pos (4U) FMC_BWTRx_ADDSET_2 (0x4UL << FMC_BWTRx_ADDSET_Pos) LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES ( 4UL) RCC_AHB2LPENR_D2SRAM3LPEN_Pos RCC_AHB2LPENR_SRAM3LPEN_Pos HRTIM_CPT1CR_TIMECMP2 HRTIM_CPT1CR_TIMECMP2_Msk FMC_SDCRx_NC_0 (0x1UL << FMC_SDCRx_NC_Pos) CONTROL_FPCA_Pos 2U _UINTMAX_T_DECLARED  USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos) __INT16_TYPE__ short int __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) == 0U) ADC_OFR3_SSATE ADC_OFR3_SSATE_Msk DMA2D_NLR_NL DMA2D_NLR_NL_Msk MDIOS_SR_CPERF_Msk (0x1UL << MDIOS_SR_CPERF_Pos) ADC_OFR4_SSATE ADC_OFR4_SSATE_Msk RCC_HSICFGR_HSICAL_Msk (0xFFFUL << RCC_HSICFGR_HSICAL_Pos) RCC_APB2LPENR_TIM15LPEN RCC_APB2LPENR_TIM15LPEN_Msk USART_PRESC_PRESCALER_3 (0x8UL << USART_PRESC_PRESCALER_Pos) ETH_MACLCSR_LPIEN_Msk (0x1UL << ETH_MACLCSR_LPIEN_Pos) DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos) RCC_APB1LENR_SPDIFRXEN RCC_APB1LENR_SPDIFRXEN_Msk FLASH_CRCCR_START_CRC FLASH_CRCCR_START_CRC_Msk SYSCFG_UR16_PKP SYSCFG_UR16_PKP_Msk SCB_CPUID_REVISION_Msk (0xFUL ) GPIO_OTYPER_OT4_Pos (4U) USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_DMA2DLPEN)) HRTIM_SET2R_TIMEVNT8_Msk (0x1UL << HRTIM_SET2R_TIMEVNT8_Pos) FDCAN_IE_WDIE FDCAN_IE_WDIE_Msk __HAL_ADC_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->ISR) = (__FLAG__)) USART_ISR_TEACK_Pos (21U) TIM_TIM17_TI1_SPDIF_FS TIM_TISEL_TI1SEL_0 EXTERNAL_CLOCK_VALUE 12288000UL __HAL_RCC_MDMA_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_MDMALPEN)) USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk SWPMI_ICR_CRXBERF SWPMI_ICR_CRXBERF_Msk ADC_CHANNEL_SMPRX_REGOFFSET_MASK (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET) DAC_DHR8R1_DACC1DHR_Pos (0U) __GNUC_VA_LIST  SPI_UDRDR_UDRDR_Msk (0xFFFFFFFFUL << SPI_UDRDR_UDRDR_Pos) GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk HRTIM_DTR_DTF_Msk (0x1FFUL << HRTIM_DTR_DTF_Pos) USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) HRTIM_RST1R_MSTPER_Pos (7U) TIM_EGR_CC3G_Pos (3U) HRTIM_SET1R_MSTCMP2 HRTIM_SET1R_MSTCMP2_Msk DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos) HSEM_C1ICR_ISC30 HSEM_C1ICR_ISC30_Msk FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk (0x1UL << FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos) HRTIM_MCR_SYNC_IN_Pos (8U) USART_BRR_DIV_MANTISSA_Pos (4U) USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) JPEG_IRQn LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk ETH_MACIER_RXSTSIE_Msk (0x1UL << ETH_MACIER_RXSTSIE_Pos) DBGMCU_CR_DBG_SLEEPD1_Msk (0x1UL << DBGMCU_CR_DBG_SLEEPD1_Pos) HRTIM1_COMMON_BASE (HRTIM1_BASE + 0x00000380UL) __HAL_RCC_LPTIM5_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM5LPEN) EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk IRQn_Type FMC_BCRx_EXTMOD_Msk (0x1UL << FMC_BCRx_EXTMOD_Pos) __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM12EN) HSEM_C1ICR_ISC23_Pos (23U) OPAMP1_CSR_CALSEL_Msk (0x3UL << OPAMP1_CSR_CALSEL_Pos) FMC_SDCMR_MODE_0 (0x1UL << FMC_SDCMR_MODE_Pos) __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE MDMA_CBNDTR_BNDT MDMA_CBNDTR_BNDT_Msk RCC_RTCCLKSOURCE_HSE_DIV13 (0x0000D300U) RCC_D3CFGR_D3PPRE_DIV8 RCC_D3CFGR_D3PPRE_DIV8_Msk HSEM_C1IER_ISE29 HSEM_C1IER_ISE29_Msk __HAL_RCC_I2C4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_I2C4EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_I2C4EN); UNUSED(tmpreg); } while(0) HRTIM_BDTUPR_TIMEEFR1_Msk (0x1UL << HRTIM_BDTUPR_TIMEEFR1_Pos) I2C_RXDR_RXDATA_Pos (0U) TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING FDCAN_TTIR_GTD_Pos (8U) DMA2D_CR_LOM_Msk (0x1UL << DMA2D_CR_LOM_Pos) LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos) NVIC_DisableIRQ __NVIC_DisableIRQ TIM_DMABase_CCR5 TIM_DMABASE_CCR5 USB_OTG_GINTSTS_OTGINT_Pos (2U) LSE_VALUE (32768UL) LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos) ETH_DMACCARBR_CURRBUFAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCARBR_CURRBUFAPTR_Pos) HSEM_C1ISR_ISF4_Pos (4U) USART_CR1_M1 USART_CR1_M1_Msk SYSCFG_UR17_IOHSLV SYSCFG_UR17_IOHSLV_Msk DCMI_CR_OELS_Msk (0x1UL << DCMI_CR_OELS_Pos) SYSCFG_PMCR_I2C_PB8_FMP SYSCFG_PMCR_I2C_PB8_FMP_Msk __HAL_PWR_AVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, PWR_EXTI_LINE_AVD) SCB_DTCMCR_EN_Msk (1UL ) DMA_REQUEST_SAI2_A 89U CoreDebug_DCRSR_REGWnR_Pos 16U RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk IS_PWR_WAKEUP_FLAG(FLAG) (((FLAG) == PWR_WAKEUP_FLAG1) || ((FLAG) == PWR_WAKEUP_FLAG2) || ((FLAG) == PWR_WAKEUP_FLAG3) || ((FLAG) == PWR_WAKEUP_FLAG4) || ((FLAG) == PWR_WAKEUP_FLAG5) || ((FLAG) == PWR_WAKEUP_FLAG6) || ((FLAG) == PWR_WAKEUP_FLAG_ALL)) FMC_SDTRx_TXSR FMC_SDTRx_TXSR_Msk __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET MDMA_IT_BRT ((uint32_t)MDMA_CCR_BRTIE) HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End HRTIM1_TIMA ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMA_BASE) SAI_xFRCR_FSOFF_Pos (18U) ETH_MACDR_TFCSTS_GENERATEPCP_Pos (18U) ADC_OFR2_OFFSET2_Pos (0U) MDMA_CMDR_MDR MDMA_CMDR_MDR_Msk ETH_MACHWF0R_SAVLANINS_Msk (0x1UL << ETH_MACHWF0R_SAVLANINS_Pos) TIM17_AF1_BKCMP2E_Pos (2U) FDCAN_TTOCN_FGP FDCAN_TTOCN_FGP_Msk SCB_AIRCR_SYSRESETREQ_Pos 2U __HAL_RCC_BDMA_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_BDMARST) GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) ADC_AWD_TR2_REGOFFSET (ADC_AWD_CR2_REGOFFSET) HRTIM_BMTRGR_TCREP_Pos (16U) ADC_ISR_AWD1_Pos (7U) DMA2D_OOR_LO_Msk (0xFFFFUL << DMA2D_OOR_LO_Pos) EXTI_D3PMR1_MR5_Pos (5U) FMC_SDCRx_NB_Msk (0x1UL << FMC_SDCRx_NB_Pos) OPAMP1_CSR_PGGAIN_0 (0x1UL << OPAMP1_CSR_PGGAIN_Pos) HRTIM_SET2R_EXTVNT7 HRTIM_SET2R_EXTVNT7_Msk ETH_MACRXTXSR_EXCOL_Pos (5U) TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) __HAL_RCC_LSECSS_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR1, RCC_EXTI_LINE_LSECSS) SWPMI_CR_SWPEN_Msk (0x1UL << SWPMI_CR_SWPEN_Pos) RCC_PLLCFGR_PLL3VCOSEL_Pos (9U) QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos) TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) RCC_CFGR_HRTIMSEL_Pos (14U) EXTI_FTSR3_TR86_Msk (0x1UL << EXTI_FTSR3_TR86_Pos) QUADSPI_SR_SMF_Pos (3U) FDCAN_NDAT2_ND33_Pos (1U) TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos) USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk JPEG_CONFR4_NB_2 (0x4UL << JPEG_CONFR4_NB_Pos) STLINK_TX_Pin GPIO_PIN_9 FDCAN_NDAT2_ND47_Pos (15U) TIM_TIM8_TI1_COMP2_OUT TIM_TIM8_TI1_COMP2 USART_ISR_TXFT USART_ISR_TXFT_Msk ADC_CSR_JEOC_SLV_Pos (21U) RCC_PERIPHCLK_USART16910 RCC_PERIPHCLK_USART16 COMP_CFGRx_PWRMODE_1 (0x2UL << COMP_CFGRx_PWRMODE_Pos) ETH_MMCTIMR_TXGPKTIM ETH_MMCTIMR_TXGPKTIM_Msk RTC_ISR_RECALPF_Pos (16U) I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4 ) TIM_TS_ITR8 (TIM_SMCR_TS_2 | TIM_SMCR_TS_3) HSEM_SEMID_MIN (0U) RCC_APB1LRSTR_TIM13RST RCC_APB1LRSTR_TIM13RST_Msk HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 FMC_BWTRx_ADDSET_0 (0x1UL << FMC_BWTRx_ADDSET_Pos) HRTIM_MCR_SYNC_OUT_0 (0x1UL << HRTIM_MCR_SYNC_OUT_Pos) TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk RCC_D1CFGR_D1PPRE_DIV4 RCC_D1CFGR_D1PPRE_DIV4_Msk FDCAN_CCCR_TXP FDCAN_CCCR_TXP_Msk PWR_CPUCR_RUN_D3_Msk (0x1UL << PWR_CPUCR_RUN_D3_Pos) APB1HENR SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE RCC_D1CFGR_D1PPRE_DIV8 RCC_D1CFGR_D1PPRE_DIV8_Msk RCC_SAI1CLKSOURCE_PLL (0x00000000U) IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 SAI_PDMCR_CKEN3 SAI_PDMCR_CKEN3_Msk HSEM_C1IER_ISE24_Pos (24U) JPEG_DOR_DATAOUT JPEG_DOR_DATAOUT_Msk DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1 QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos) __HAL_RCC_VREF_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_VREFAMEN) LTDC_LxCACR_CONSTA_Pos (0U) HRTIM_RSTER_TIMBCMP4_Msk (0x1UL << HRTIM_RSTER_TIMBCMP4_Pos) __HAL_RCC_TIM16_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM16EN) DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE EXTI_SWIER1_SWIER13_Pos (13U) __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART5EN) FDCAN_TTMLM_CSS_Pos (6U) ADC_CSR_EOC_SLV_Pos (18U) HRTIM_CR2_TDSWU_Pos (4U) __FLT32_HAS_INFINITY__ 1 ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) DMA2D_OPFCCR_CM_2 (0x4UL << DMA2D_OPFCCR_CM_Pos) DLYB_CFGR_UNIT_2 (0x04UL << DLYB_CFGR_UNIT_Pos) USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos) RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS GPIO_PUPDR_PUPD11_Pos (22U) SDMMC_MASK_ACKTIMEOUTIE_Pos (24U) HRTIM_ADC2R_AD2TCRST_Pos (22U) __HAL_RCC_BACKUPRESET_FORCE() SET_BIT(RCC->BDCR, RCC_BDCR_BDRST) SWPMI_CR_SWPACT SWPMI_CR_SWPACT_Msk ADC_CHANNEL_11 (LL_ADC_CHANNEL_11) HRTIM_TIMICR_RST1C_Pos (10U) USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING) MDMA_Channel10 ((MDMA_Channel_TypeDef *)MDMA_Channel10_BASE) __FLT_EPSILON__ 1.1920928955078125e-7F SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) OPAMP1_CSR_OPAHSM_Pos (8U) IS_ADC_OVERRUN(__OVR__) (((__OVR__) == ADC_OVR_DATA_PRESERVED) || ((__OVR__) == ADC_OVR_DATA_OVERWRITTEN) ) HRTIM_CPT1CR_EXEV8CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV8CPT_Pos) ETH_MACTSSR_ATSSTM ETH_MACTSSR_ATSSTM_Msk LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos) IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1) __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF _REENT_MP_FREELIST(ptr) ((ptr)->_mp->_freelist) __STM32H7xx_CMSIS_DEVICE_VERSION_SUB2 (0x03) __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk RCC_D2CCIP1R_DFSDM1SEL_Pos (24U) FLASH_SR_WBNE FLASH_SR_WBNE_Msk HRTIM_TIMCR_TRSTU HRTIM_TIMCR_TRSTU_Msk RCC_D3CCIPR_LPTIM345SEL_0 (0x1UL << RCC_D3CCIPR_LPTIM345SEL_Pos) ClockSource GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk TIM17 ((TIM_TypeDef *) TIM17_BASE) TIM_CR2_OIS1N_Pos (9U) RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos) ETH_MACLCSR_TLPIEX_Msk (0x1UL << ETH_MACLCSR_TLPIEX_Pos) EXTI_LINE_14 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0EU) LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk GPIO_LCKR_LCK12_Pos (12U) DCMI_ESCR_LEC_Pos (16U) RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos) EXTI_RTSR1_TR9_Pos (9U) OPAMP_CSR_CALOUT_Pos (30U) EXTI_LINE_54 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x16U) DMAMUX2_RequestGenerator4 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator4_BASE) DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos) __HAL_RCC_GET_SPI45_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI45SEL))) HRTIM_RSTER_TIMACMP4_Pos (21U) FLASH_IT_EOP_BANK1 FLASH_CR_EOPIE GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk EXTI_RTSR1_TR18_Msk (0x1UL << EXTI_RTSR1_TR18_Pos) FDCAN_ECR_CEL_Msk (0xFFUL << FDCAN_ECR_CEL_Pos) HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 ADC_SMPR2_SMP19 ADC_SMPR2_SMP19_Msk ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ __int64_t_defined 1 LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos) ETH_MACCR_SARC_INSADDR0 ETH_MACCR_SARC_INSADDR0_Msk DMA_IT_HT ((uint32_t)DMA_SxCR_HTIE) USE_HAL_CORDIC_REGISTER_CALLBACKS 0U MDMA_CTCR_DSIZE_Msk (0x3UL << MDMA_CTCR_DSIZE_Pos) _RAND48_ADD (0x000b) RCC_I2C1CLKSOURCE_PLL3 RCC_I2C123CLKSOURCE_PLL3 IS_SYSCFG_CODE_CONFIG(CONFIG) ((CONFIG) < (0x10UL)) HRTIM_ISR_FLT1_Pos (0U) __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous") __STM32H7xx_CMSIS_DEVICE_VERSION ((__STM32H7xx_CMSIS_DEVICE_VERSION_MAIN << 24) |(__STM32H7xx_CMSIS_DEVICE_VERSION_SUB1 << 16) |(__STM32H7xx_CMSIS_DEVICE_VERSION_SUB2 << 8 ) |(__STM32H7xx_CMSIS_DEVICE_VERSION_RC)) HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT HAL_DMAMUX2_REQ_GEN_COMP2_OUT USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk SYSCFG_EXTICR3_EXTI11_PD (0x00003000U) USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U) RCC_APB3ENR_LTDCEN RCC_APB3ENR_LTDCEN_Msk UINT_FAST16_MAX (__UINT_FAST16_MAX__) __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE SAI_xCR1_LSBFIRST_Pos (8U) I2C_FASTMODEPLUS_PB6 SYSCFG_PMCR_I2C_PB6_FMP GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) HRTIM_RST1R_TIMEVNT5 HRTIM_RST1R_TIMEVNT5_Msk USB_OTG_GCCFG_PDET_Pos (1U) ADC_JDR1_JDATA_8 (0x00000100UL << ADC_JDR1_JDATA_Pos) EXTI_EMR2_EM49_Msk (0x1UL << EXTI_EMR2_EM49_Pos) SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) D3_BKPSRAM_BASE (0x38800000UL) __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U) DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk RCC_RTCCLKSOURCE_HSE_DIV42 (0x0002A300U) DMAMUX_RGCFR_COF6_Pos (6U) ETH_DMADSR_TPS_CLOSING_Msk (0x7UL << ETH_DMADSR_TPS_CLOSING_Pos) I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) ADC_FORCE_MODE_INDEPENDENT(__HANDLE__) LL_ADC_SetMultimode(__LL_ADC_COMMON_INSTANCE((__HANDLE__)->Instance), LL_ADC_MULTI_INDEPENDENT) HRTIM_MCR_SYNC_OUT HRTIM_MCR_SYNC_OUT_Msk __INT_FAST64_MAX__ 0x7fffffffffffffffLL DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos) DBGMCU_APB1LFZ1_DBG_I2C2 DBGMCU_APB1LFZ1_DBG_I2C2_Msk RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos) FLASH_OPTSR_ST_RAM_SIZE_Pos (19U) LTDC_GCR_PCPOL_Pos (28U) SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) __HAL_DBGMCU_UnFreeze_LPTIM4() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM4)) BDMA_IFCR_CTEIF0_Pos (3U) DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL) RCC_APB2RSTR_TIM17RST_Msk (0x1UL << RCC_APB2RSTR_TIM17RST_Pos) ETH_MACTFCR_PLT ETH_MACTFCR_PLT_Msk SYSCFG_PMCR_PC3SO SYSCFG_PMCR_PC3SO_Msk HRTIM_CPT2CR_TIMDCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMDCMP1_Pos) RCC_APB2LPENR_TIM8LPEN_Pos (1U) RTC_BKP27R RTC_BKP27R_Msk SPI_CFG1_FTHLV_0 (0x1UL << SPI_CFG1_FTHLV_Pos) RCC_PLLCFGR_DIVP1EN RCC_PLLCFGR_DIVP1EN_Msk SCB_ABFSR_ITCM_Msk (1UL ) HRTIM_MCMP1R_MCMP3R_Pos (0U) USB_OTG_GPWRDN_ADPMEN_Pos (0U) ETH_MACLMIR_DRSYNCR_Pos (8U) ADC_CSR_JQOVF_MST_Msk (0x1UL << ADC_CSR_JQOVF_MST_Pos) ETH_DMADSR_RPS_TRANSFERRING_Msk (0x7UL << ETH_DMADSR_RPS_TRANSFERRING_Pos) USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk SDMMC_CMD_DTHOLD SDMMC_CMD_DTHOLD_Msk ETH_DMACRCR_RPBL_16PBL (0x00100000U) FLASH_OPTSR_SECURITY FLASH_OPTSR_SECURITY_Msk ADC_CHANNEL_4_SMP (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ETH_MTLRQDR_RWCSTS_Pos (0U) ETH_MACL3L4CR_L4DPIM ETH_MACL3L4CR_L4DPIM_Msk ADC_IRQn DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk EXTI_PR1_PR4_Pos (4U) __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) __HAL_RCC_PLL2_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON) __HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI3EN); UNUSED(tmpreg); } while(0) ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) RCC_PLLCFGR_DIVR2EN_Msk (0x1UL << RCC_PLLCFGR_DIVR2EN_Pos) USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) SPI_CFG1_CRCSIZE_2 (0x04UL << SPI_CFG1_CRCSIZE_Pos) SYSCFG_UR15_FZIWDGSTB_Pos (16U) DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk EXTI_SWIER1_SWIER21_Msk (0x1UL << EXTI_SWIER1_SWIER21_Pos) ADC_CHANNEL_9_BITFIELD (ADC_AWD2CR_AWD2CH_9) SCB_DFSR_VCATCH_Pos 3U __HAL_RCC_VREF_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_VREFEN) SYSCFG_EXTICR2_EXTI4_PC (0x00000002U) __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_SYSCFGRST) TIM_CCMR1_IC1PSC_Pos (2U) LL_ADC_AWD_CHANNEL_6_REG ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) I2C_GET_OWN_ADDRESS1(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR1 & I2C_OAR1_OA1)) TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST FLASH_LATENCY_DEFAULT FLASH_ACR_LATENCY_7WS FDCAN_TTRMC_RMPS FDCAN_TTRMC_RMPS_Msk USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE DMA_SxCR_DIR DMA_SxCR_DIR_Msk HSEM_C1ICR_ISC0_Pos (0U) SPDIFRX_CR_NBTR_Pos (12U) RCC_AHB3LPENR_DTCM2LPEN_Msk (0x1UL << RCC_AHB3LPENR_DTCM2LPEN_Pos) TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk CSIState ATOMIC_SET_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) HAL_SDEx_Read_DMADoubleBuffer1CpltCallback HAL_SDEx_Read_DMADoubleBuf1CpltCallback RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos) BDMA_FLAG_TE2 ((uint32_t)0x00000800) HRTIM_RSTR_TIMECMP2_Pos (29U) RTC_ALRMBR_MSK2_Pos (15U) ETH_DMACIER_RBUE ETH_DMACIER_RBUE_Msk CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos) ETH_MACPFR_PCF_FORWARDALL_Pos (7U) TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos) HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 RCC_CFGR_TIMPRE_Pos (15U) RAMECC_SR_SEDCF RAMECC_SR_SEDCF_Msk __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE FDCAN_NDAT1_ND26_Pos (26U) PWR_FLAG_TEMPH (0x14U) TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) FLASH_FLAG_BSY FLASH_SR_BSY ADC_ANALOGWATCHDOG_SINGLE_REGINJEC (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN | ADC_CFGR_JAWD1EN) TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) IS_RCC_I2C3CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C3CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C3CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C3CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_I2C3CLKSOURCE_CSI)) EXTI_SWIER3_SWIER84_Msk (0x1UL << EXTI_SWIER3_SWIER84_Pos) __HAL_RCC_LSECSS_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SYSCFGLPEN)) == 0U) OPAMP1_CSR_VMSEL_1 (0x2UL << OPAMP1_CSR_VMSEL_Pos) FDCAN_TTILS_TXOS_Pos (11U) HSEM_C1ICR_ISC31_Msk (0x1UL << HSEM_C1ICR_ISC31_Pos) TIM_TIM1_ETR_GPIO 0x00000000U ETH_MACTSCR_TSEVNTENA_Msk (0x1UL << ETH_MACTSCR_TSEVNTENA_Pos) LPTIM2_BASE (D3_APB1PERIPH_BASE + 0x2400UL) MDMA_REQUEST_DMA2_Stream2_TC ((uint32_t)0x0000000AU) RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) HRTIM_RST1R_SRT_Pos (0U) __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE GPIO_BSRR_BS10_Pos (10U) RCC_AHB4LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOELPEN_Pos) RCC_APB1LLPENR_TIM7LPEN RCC_APB1LLPENR_TIM7LPEN_Msk IS_EXTI_TARGET(__EXTI_LINE__) ((((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_CPU1) || (((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL)) FDCAN_TTMLM_TXEW FDCAN_TTMLM_TXEW_Msk HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7 MDMA_GISR0_GIF3_Msk (0x1UL << MDMA_GISR0_GIF3_Pos) JPEG_CONFR5_NB_1 (0x2UL << JPEG_CONFR5_NB_Pos) SDMMC_CMD_CMDSTOP SDMMC_CMD_CMDSTOP_Msk __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 7))); RTC_ISR_ALRBF_Pos (9U) SCB_DFSR_BKPT_Pos 1U RCC_AHB4RSTR_BDMARST RCC_AHB4RSTR_BDMARST_Msk BDMA_FLAG_TE7 ((uint32_t)0x80000000) RCC_HSICFGR_HSITRIM_2 (0x04UL << RCC_HSICFGR_HSITRIM_Pos) TPI_FIFO0_ETM2_Pos 16U I2C_ISR_NACKF_Pos (4U) QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos) LTDC_LxCFBLR_CFBP_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos) RCC_D3AMR_BDMAAMEN_Pos (0U) RCC_D1CFGR_D1CPRE_DIV256_Msk (0x7UL << RCC_D1CFGR_D1CPRE_DIV256_Pos) __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI4LPEN) FMC_PATT_ATTHOLD_3 (0x08UL << FMC_PATT_ATTHOLD_Pos) RCC_CSICFGR_CSITRIM_Pos (24U) FLASH_SR_INCERR_Msk (0x1UL << FLASH_SR_INCERR_Pos) GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE FMC_SWAPBMAP_SDRAMB2 FMC_BCR1_BMAP_1 __IRDA_DISABLE __HAL_IRDA_DISABLE __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET SPI_CFG1_DSIZE_Msk (0x1FUL << SPI_CFG1_DSIZE_Pos) __HAL_RCC_GET_LPTIM4_SOURCE __HAL_RCC_GET_LPTIM345_SOURCE NVIC_SetVector __NVIC_SetVector SCB_CCR_NONBASETHRDENA_Msk (1UL ) RCC_APB1LLPENR_UART7LPEN_Pos (30U) ETH_MTLTQOMR_TSF ETH_MTLTQOMR_TSF_Msk RCC_CRS_IT_ESYNC CRS_CR_ESYNCIE HRTIM_CPT2CR_TIMACMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMACMP2_Pos) FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos) WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos) USB_OTG_DOEPINT_STUP_Pos (3U) IS_OB_USER_IWDG_STOP(VALUE) (((VALUE) == OB_IWDG_STOP_FREEZE) || ((VALUE) == OB_IWDG_STOP_ACTIVE)) RCC_AHB4RSTR_GPIOCRST_Pos (2U) SYSCFG_EXTICR2_EXTI7_PI (0x00008000U) ADC_SQR4_REGOFFSET (0x00000300UL) LTDC_LxCKCR_CKGREEN LTDC_LxCKCR_CKGREEN_Msk ETH_MACVIR_VLC_Msk (0x3UL << ETH_MACVIR_VLC_Pos) FDCAN_NBTP_NSJW_Pos (25U) MPU_REGION_NUMBER12 ((uint8_t)0x0C) __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE EXTI_RTSR1_TR12_Pos (12U) SDMMC_STA_CKSTOP SDMMC_STA_CKSTOP_Msk HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter CRC_POL_POL CRC_POL_POL_Msk TIM_TISEL_TI2SEL_Pos (8U) __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE MDMA_CIFCR_CBRTIF MDMA_CIFCR_CBRTIF_Msk GPIO_AF10_QUADSPI ((uint8_t)0x0A) __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI4EN) != 0U) RCC_I2C2CLKSOURCE_PLL3 RCC_I2C123CLKSOURCE_PLL3 HSEM_C1IER_ISE2_Msk (0x1UL << HSEM_C1IER_ISE2_Pos) __INT_LEAST8_MAX__ 0x7f ETH_DMADSR_TPS_CLOSING_Pos (12U) I2C_CR1_STOPIE_Pos (5U) USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2)) RCC_HSI_ON RCC_CR_HSION DMA2D_OCOLR_RED_3 DMA2D_OCOLR_RED_3_Msk USART_CR3_TXFTCFG USART_CR3_TXFTCFG_Msk USB_OTG_FIFO_BASE (0x1000UL) TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk ETH_MACIVIR_VLC_VLANTAGDELETE ETH_MACIVIR_VLC_VLANTAGDELETE_Msk USART_ICR_LBDCF USART_ICR_LBDCF_Msk __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE RCC_RTCCLKSOURCE_HSE_DIV39 (0x00027300U) HSEM_C1ISR_ISF22_Msk (0x1UL << HSEM_C1ISR_ISF22_Pos) RCC_LPTIM1CLKSOURCE_LSI RCC_D2CCIP2R_LPTIM1SEL_2 __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOCEN) __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED __HAL_RCC_SAI4_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SAI4LPEN)) != 0U) PWR_WAKEUP_PIN3 PWR_WKUPEPR_WKUPEN3 RTC_BKP25R_Msk (0xFFFFFFFFUL << RTC_BKP25R_Pos) SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos) FLASH_CR_START_Pos (7U) RCC_CLOCKTYPE_SYSCLK (0x00000001U) MPU_RBAR_REGION_Pos 0U HRTIM_FLTINR1_FLT2LCK_Pos (15U) RCC_D1CFGR_D1CPRE_DIV16_Msk (0xBUL << RCC_D1CFGR_D1CPRE_DIV16_Pos) GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk BDMA_BASE (D3_AHB1PERIPH_BASE + 0x5400UL) RCC_AHB3LPENR_ITCMLPEN_Pos (30U) HRTIM_EEFR2_EE6LTCH_Msk (0x1UL << HRTIM_EEFR2_EE6LTCH_Pos) USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U) TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED HRTIM_CPT1CR_SWCPT HRTIM_CPT1CR_SWCPT_Msk ADC_CSR_JEOC_MST ADC_CSR_JEOC_MST_Msk EXTI_D3PCR1L_PCS12 EXTI_D3PCR1L_PCS12_Msk ETH_DMADSR_TPS_SUSPENDED_Msk (0x3UL << ETH_DMADSR_TPS_SUSPENDED_Pos) FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk __WINT_MAX__ 0xffffffffU OPAMP2_CSR_CALSEL_Pos (12U) RCC_CR_HSIDIV_Pos (3U) DAC_MCR_MODE2_1 (0x2UL << DAC_MCR_MODE2_Pos) LL_ADC_CALIB_LINEARITY_WORD3 (ADC_CR_LINCALRDYW3) LD2_GPIO_Port GPIOE HRTIM_BDTUPR_TIMFLTR_Msk (0x1UL << HRTIM_BDTUPR_TIMFLTR_Pos) TIM_OPMODE_SINGLE TIM_CR1_OPM LTDC_GCR_HSPOL_Pos (31U) USB_OTG_GOTGCTL_BVALOVAL_Pos (7U) ETH_MACIER_TSIE_Msk (0x1UL << ETH_MACIER_TSIE_Pos) DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos) __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE RCC_AHB4ENR_GPIOFEN_Msk (0x1UL << RCC_AHB4ENR_GPIOFEN_Pos) ADC_CFGR_AUTDLY_Pos (14U) RCC_AHB4LPENR_SRAM4LPEN RCC_AHB4LPENR_SRAM4LPEN_Msk SYSCFG_EXTICR4_EXTI12_PD (0x00000003U) USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos) JPEG_CONFR1_HDR_Msk (0x1UL << JPEG_CONFR1_HDR_Pos) HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) (((cmd )==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) HRTIM_RST1R_SRT_Msk (0x1UL << HRTIM_RST1R_SRT_Pos) GPIO_AF12_LTDC ((uint8_t)0x0C) HRTIM_ADC2R_AD2TERST HRTIM_ADC2R_AD2TERST_Msk HAL_SDEx_Write_DMADoubleBuffer0CpltCallback HAL_SDEx_Write_DMADoubleBuf0CpltCallback DCMI_IT_OVF DCMI_IT_OVR SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) HRTIM_TIMICR_CPT2C_Pos (8U) TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) RCC_D1CFGR_HPRE_DIV8 RCC_D1CFGR_HPRE_DIV8_Msk ADC_LEFTBITSHIFT_5 (LL_ADC_LEFT_BIT_SHIFT_5) TIM_CCR4_CCR4_Pos (0U) USB_OTG_DIEPMSK_INEPNMM_Pos (5U) FMC_PATT_ATTHIZ_6 (0x40UL << FMC_PATT_ATTHIZ_Pos) BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER __volatile volatile JPEG_CONFR5_VSF_3 (0x8UL << JPEG_CONFR5_VSF_Pos) IS_HSEM_ALL_INSTANCE(INSTANCE) ((INSTANCE) == HSEM) MDMA_DATAALIGN_RIGHT_SIGNED ((uint32_t)MDMA_CTCR_PAM_0) DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos) DFSDM_FLTFCR_IOSR_Pos (0U) __HAL_RCC_LPTIM5_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM5RST) SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk ADC_CHANNEL_6_NUMBER ( ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 ) ETH_MMCRLPITCR_RXLPITRC_Pos (0U) MX_TIM4_Init RCC_APB4LPENR_VREFLPEN RCC_APB4LPENR_VREFLPEN_Msk ETH_MACWTR_PWE ETH_MACWTR_PWE_Msk ETH_MACTSCR_TSENA_Msk (0x1UL << ETH_MACTSCR_TSENA_Pos) ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) RCC_CFGR_SW_2 (0x4UL << RCC_CFGR_SW_Pos) EXTI_D3PMR2_MR49_Msk (0x1UL << EXTI_D3PMR2_MR49_Pos) ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) BDMA_FLAG_TC1 ((uint32_t)0x00000020) HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 __HAL_RCC_ADC3_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_ADC3EN) I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE RCC_PERIPHCLK_USART16 ((uint64_t)(0x00000001U)) HSEM_C1ICR_ISC22_Msk (0x1UL << HSEM_C1ICR_ISC22_Pos) __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C1LPEN)) == 0U) SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE __LLACCUM_IBIT__ 32 I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) ETH_MMCCR_CNTRST ETH_MMCCR_CNTRST_Msk RCC_CR_HSI48RDY_Msk (0x1UL << RCC_CR_HSI48RDY_Pos) SPI_IFCR_TIFREC SPI_IFCR_TIFREC_Msk RCC_APB1HENR_OPAMPEN_Pos (4U) RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk RCC_CR_CSION_Pos (7U) USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos) RCC_AHB4RSTR_GPIOJRST_Pos (9U) __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE EXTI_D3PMR1_MR13 EXTI_D3PMR1_MR13_Msk __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) BDMA_IFCR_CHTIF4_Pos (18U) SysTick ((SysTick_Type *) SysTick_BASE ) BDMA_Channel2_BASE (BDMA_BASE + 0x0030UL) SDMMC_ICR_VSWENDC_Msk (0x1UL << SDMMC_ICR_VSWENDC_Pos) HRTIM_ADC4R_AD4TCRST HRTIM_ADC4R_AD4TCRST_Msk LL_ADC_FLAG_EOS ADC_ISR_EOS USB_OTG_HPRT_POCCHNG_Pos (5U) HRTIM_RSTDR_TIMACMP4 HRTIM_RSTDR_TIMACMP4_Msk FLASH_SR_CRCEND_Pos (27U) DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) __HAL_RCC_SAI4_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_SAI4LPEN) TIM_CLOCKSOURCE_ITR7 TIM_TS_ITR7 COMP_OR_AFOPG2_Pos (5U) USB_OTG_GINTSTS_IEPINT_Pos (18U) HRTIM_EECR2_EE10POL_Pos (26U) EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV DMA2D_FGPFCCR_CSS_Pos (18U) USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos) MDMA_GISR0_GIF1_Pos (1U) RCC_PLL1VCIRANGE_2 RCC_PLLCFGR_PLL1RGE_2 ADC_CALFACT_CALFACT_S_10 (0x400UL << ADC_CALFACT_CALFACT_S_Pos) HRTIM_ADC1R_AD1TCPER_Msk (0x1UL << HRTIM_ADC1R_AD1TCPER_Pos) MDMA_FLAG_BT ((uint32_t)MDMA_CISR_BTIF) HRTIM_CPT2CR_TC1SET_Pos (20U) ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk I2C_CR1_ANFOFF_Pos (12U) HRTIM_RST2R_PER_Pos (2U) DMA2D_FGPFCCR_START DMA2D_FGPFCCR_START_Msk ETH_MACTSCR_TSUPDT_Pos (3U) HSEM_C1ICR_ISC3_Msk (0x1UL << HSEM_C1ICR_ISC3_Pos) ETH_MACWTR_WTO_9KB (0x00000007U) __HAL_FLASH_SET_PROGRAM_DELAY(__DELAY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_WRHIGHFREQ, (__DELAY__)) ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos) HRTIM_BMCR_BMSTAT_Pos (31U) HAL_ADC_STATE_ERROR_CONFIG (0x00000020UL) __HAL_RCC_LPTIM1_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_LPTIM1RST) HRTIM_SET1R_EXTVNT4 HRTIM_SET1R_EXTVNT4_Msk ETH_MACVTR_EVLS_Pos (21U) RCC_D2CCIP2R_USART28SEL_Msk (0x7UL << RCC_D2CCIP2R_USART28SEL_Pos) RCC_SPI123CLKSOURCE_PIN (RCC_D2CCIP1R_SPI123SEL_0 | RCC_D2CCIP1R_SPI123SEL_1) GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) __HAL_RCC_SPI123_CONFIG(__RCC_SPI123CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI123SEL, (__RCC_SPI123CLKSource__)) TMP_MAX 26 EXTI_D3PCR1H_PCS19_Pos (6U) ETH_MACALR_MACAL_Pos (0U) TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) ETH_MACMDIOAR_CR_DIV26_Msk (0x3UL << ETH_MACMDIOAR_CR_DIV26_Pos) OPAMP_CSR_USERTRIM_Pos (18U) ETH_MACPFR_HUC ETH_MACPFR_HUC_Msk __HAL_RCC_LTDC_FORCE_RESET() (RCC->APB3RSTR) |= (RCC_APB3RSTR_LTDCRST) OPTIONBYTE_USER 0x04U JPEG_CONFR4_NB_Msk (0xFUL << JPEG_CONFR4_NB_Pos) ADC_ISR_AWD2 ADC_ISR_AWD2_Msk RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk EXTI_EMR1_EM30_Pos (30U) SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk SPI_CFG2_CPOL_Pos (25U) RCC_CR_HSION_Pos (0U) USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) RCC_D1CCIPR_QSPISEL RCC_D1CCIPR_QSPISEL_Msk TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) RCC_APB1LLPENR_UART5LPEN_Pos (20U) SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE GPIO_OTYPER_OT6_Pos (6U) HRTIM_RSTDR_TIMECMP4 HRTIM_RSTDR_TIMECMP4_Msk EXTI_RTSR1_TR21_Msk (0x1UL << EXTI_RTSR1_TR21_Pos) GPIO_IDR_ID4 GPIO_IDR_ID4_Msk __OM volatile DMA2D_FGCOLR_RED DMA2D_FGCOLR_RED_Msk HRTIM_ADC1R_AD1TEC4 HRTIM_ADC1R_AD1TEC4_Msk RCC_CRRCR_HSI48CAL_7 (0x080UL << RCC_CRRCR_HSI48CAL_Pos) MDMA_DEST_INC_HALFWORD ((uint32_t)MDMA_CTCR_DINC_1 | (uint32_t)MDMA_CTCR_DINCOS_0) RAMECC3_Monitor1_BASE (RAMECC3_BASE + 0x20UL) SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1 LL_ADC_GROUP_REGULAR (0x00000001UL) ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) GPIO_AF7_SPI2 ((uint8_t)0x07) FMC_SDCRx_WP FMC_SDCRx_WP_Msk HRTIM_ODISR_TC2ODIS_Pos (5U) FMC_PATT_ATTHIZ_4 (0x10UL << FMC_PATT_ATTHIZ_Pos) FDCAN_RWD_WDC_Pos (0U) QUADSPI_CCR_DDRM_Pos (31U) HRTIM_RSTDR_TIMCCMP4 HRTIM_RSTDR_TIMCCMP4_Msk RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos) D1_DTCMRAM_BASE (0x20000000UL) SAI_xCR1_OSR_Pos (26U) DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE) __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5PE) : ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6PE)) HSEM_C1ICR_ISC7 HSEM_C1ICR_ISC7_Msk CRS_CFGR_SYNCSRC_Msk (0x3UL << CRS_CFGR_SYNCSRC_Pos) EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) LL_ADC_INJ_TRIG_EXT_TIM3_CH1 (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk EXTI_IMR3_IM65_Msk (0x1UL << EXTI_IMR3_IM65_Pos) TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk HRTIM_ICR_FLT3C_Pos (2U) USART_ISR_CTSIF_Pos (9U) ETH_MTLTQOMR_TSF_Msk (0x1UL << ETH_MTLTQOMR_TSF_Pos) HAL_FLASH_ERROR_PGS FLASH_FLAG_PGSERR ETH_MACPOCR_DRRDIS_Msk (0x1UL << ETH_MACPOCR_DRRDIS_Pos) RCC_CRS_SYNC_DIV1 (0x00000000U) USB_OTG_DIEPMSK_BIM_Pos (9U) GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0 HRTIM_CPT2CR_TC1RST_Msk (0x1UL << HRTIM_CPT2CR_TC1RST_Pos) RCC_FLAG_LPWR2RST ((uint8_t)0x9F) __BEGIN_DECLS  MDMA_CTCR_SWRM MDMA_CTCR_SWRM_Msk MDMA_CCR_BEX MDMA_CCR_BEX_Msk USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER __HAL_RCC_DMA2D_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_DMA2DRST)) GPIO_BSRR_BR6_Pos (22U) PWR_CR3_VBE_Msk (0x1UL << PWR_CR3_VBE_Pos) RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 RCC_APB1LENR_USART3EN RCC_APB1LENR_USART3EN_Msk DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk EXTI_PR3_PR EXTI_PR3_PR_Msk __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET IS_PWR_AVD_MODE(MODE) (((MODE) == PWR_AVD_MODE_IT_RISING) || ((MODE) == PWR_AVD_MODE_IT_FALLING) || ((MODE) == PWR_AVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_AVD_MODE_EVENT_RISING) || ((MODE) == PWR_AVD_MODE_EVENT_FALLING) || ((MODE) == PWR_AVD_MODE_NORMAL) || ((MODE) == PWR_AVD_MODE_EVENT_RISING_FALLING)) SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U) EXTI_D3PMR1_MR3 EXTI_D3PMR1_MR3_Msk FMC_SDCRx_CAS_1 (0x2UL << FMC_SDCRx_CAS_Pos) RAMECC_CR_ECCELEN_Pos (5U) __FP_FAST_FMAL 1 SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos) HRTIM_MCMP1R_MCMP4R_Msk (0xFFFFUL << HRTIM_MCMP1R_MCMP4R_Pos) ETH_MACHWF0R_MGKSEL ETH_MACHWF0R_MGKSEL_Msk ADC_CHANNEL_0 (LL_ADC_CHANNEL_0) FDCAN_TTOST_RTO FDCAN_TTOST_RTO_Msk FDCAN_NDAT2_ND53_Msk (0x1UL << FDCAN_NDAT2_ND53_Pos) RCC_APB2LPENR_TIM17LPEN_Pos (18U) __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk sConfig USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk ETH_MMCTLPITCR_TXLPITRC ETH_MMCTLPITCR_TXLPITRC_msk ADC_JDR2_JDATA_29 (0x20000000UL << ADC_JDR2_JDATA_Pos) INT32_C(x) __INT32_C(x) EXTI_D3PCR2H_PCS49 EXTI_D3PCR2H_PCS49_Msk __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 OPAMP1_OTR_TRIMOFFSETP_Pos (8U) RCC_APB4RSTR_SAI4RST_Pos (21U) ETH_MMCTGFCR 0x00000168U FDCAN_IE_TEFWE_Pos (13U) DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk MDMA_CTCR_SBURST_1 (0x2UL << MDMA_CTCR_SBURST_Pos) _REENT_IS_NULL(_ptr) ((_ptr) == NULL) DLYB_CFGR_LNGF_Msk (0x1UL << DLYB_CFGR_LNGF_Pos) ETH_DMASBMR_RB_Pos (15U) MPU_RNR_REGION_Pos 0U IS_HAL_REMAPDMA IS_DMA_REMAP GPIO_AF7_SDIO1 GPIO_AF7_SDMMC1 LL_ADC_AWD_CHANNEL_18_REG ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) EXTI_FTSR1_TR8 EXTI_FTSR1_TR8_Msk TIM_CR2_TI1S TIM_CR2_TI1S_Msk SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk FMC_SDSR_MODES1_Pos (1U) HRTIM_FLTINR2_FLT5LCK_Pos (7U) USART_TDR_TDR_Pos (0U) SWPMI_OR_TBYP SWPMI_OR_TBYP_Msk __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPDIFRXLPEN)) != 0U) HAL_ADC_STATE_ERROR_INTERNAL (0x00000010UL) SYSCFG_EXTICR4_EXTI15_PA (0U) RCC_APB1LLPENR_USART3LPEN RCC_APB1LLPENR_USART3LPEN_Msk CRC_CR_REV_IN_Pos (5U) EXTI_IMR2_IM52 EXTI_IMR2_IM52_Msk HRTIM_ADC2R_AD2TCRST_Msk (0x1UL << HRTIM_ADC2R_AD2TCRST_Pos) CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos) FDCAN_NDAT2_ND35_Pos (3U) ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) SCB_AHBSCR_CTL_Pos 0U __lock_release(lock) __retarget_lock_release(lock) USART_CR1_TE USART_CR1_TE_Msk __FRACT_MAX__ 0X7FFFP-15R IS_ADC_RIGHT_BIT_SHIFT(__SHIFT__) (((__SHIFT__) == ADC_RIGHTBITSHIFT_NONE) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_1 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_2 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_3 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_4 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_5 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_6 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_7 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_8 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_9 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_10 ) || ((__SHIFT__) == ADC_RIGHTBITSHIFT_11 )) SYSCFG_PMCR_PC2SO_Msk (0x1UL << SYSCFG_PMCR_PC2SO_Pos) __DECIMAL_DIG__ 17 _BSD_WCHAR_T_ HRTIM_ODSR_TA1ODS_Pos (0U) TIM15_AF1_BKCMP2E_Msk (0x1UL << TIM15_AF1_BKCMP2E_Pos) __SEOF 0x0020 __wchar_t__  __HAL_ADC_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__)) PWR_WKUPEPR_WKUPEN2_Msk (0x1UL << PWR_WKUPEPR_WKUPEN2_Pos) RCC_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL JPEG_CR_IFF_Msk (0x1UL << JPEG_CR_IFF_Pos) ECC_IRQn SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE MDMA_CBRUR_DUV_Msk (0xFFFFUL << MDMA_CBRUR_DUV_Pos) FMC_SDCRx_MWID_0 (0x1UL << FMC_SDCRx_MWID_Pos) RCC_PLL3DIVR_Q3_Msk (0x7FUL << RCC_PLL3DIVR_Q3_Pos) ETH_MACCR_DCRS_Pos (9U) PWR_REGULATOR_VOLTAGE_SCALE3 (PWR_D3CR_VOS_0) __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE RCC_AHB3RSTR_FMCRST_Pos (12U) SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk RCC_PLL2_DIVR RCC_PLLCFGR_DIVR2EN PWR_FLAG_SCUEN (0x11U) __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SPI5LPEN) HRTIM_SET2R_EXTVNT5_Msk (0x1UL << HRTIM_SET2R_EXTVNT5_Pos) LTDC_LxCFBLR_CFBLL_Pos (0U) HRTIM_MDIER_SYNCIE HRTIM_MDIER_SYNCIE_Msk RCC_APB1LRSTR_TIM6RST_Msk (0x1UL << RCC_APB1LRSTR_TIM6RST_Pos) TIM_SR_CC1IF TIM_SR_CC1IF_Msk DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE __HAL_RCC_APB1L_FORCE_RESET() (RCC->APB1LRSTR = 0xE8FFC3FFU) ETH_MACMDIOAR_BTB_Msk (0x1UL << ETH_MACMDIOAR_BTB_Pos) FLASH_BANK_1 0x01U USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos) RCC_APB3LPENR_LTDCLPEN_Msk (0x1UL << RCC_APB3LPENR_LTDCLPEN_Pos) HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT RTC_TAMPCR_TAMP2NOERASE_Pos (20U) RCC_AHB3RSTR_SDMMC1RST_Msk (0x1UL << RCC_AHB3RSTR_SDMMC1RST_Pos) FMC_BTRx_ADDSET_1 (0x2UL << FMC_BTRx_ADDSET_Pos) ADC_OFR4_OFFSET4_25 (0x2000000UL << ADC_OFR4_OFFSET4_Pos) ETH_MACCR_IPC_Msk (0x1UL << ETH_MACCR_IPC_Pos) SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) IS_EXTI_MODE_LINE(MODE) (((MODE) == EXTI_MODE_IT) || ((MODE) == EXTI_MODE_EVT)) HRTIM_TIMCR_TRSTU_Msk (0x1UL << HRTIM_TIMCR_TRSTU_Pos) QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos) TIM3_AF1_ETRSEL TIM3_AF1_ETRSEL_Msk HRTIM_ADC3R_AD3EEV3_Msk (0x1UL << HRTIM_ADC3R_AD3EEV3_Pos) GPIO_TypeDef FDCAN_NDAT1_ND10 FDCAN_NDAT1_ND10_Msk ADC_JDR2_JDATA_15 (0x00008000UL << ADC_JDR2_JDATA_Pos) FDCAN_NDAT1_ND7_Msk (0x1UL << FDCAN_NDAT1_ND7_Pos) HSEM_C1ISR_ISF6_Pos (6U) FLASH_CRC_ADDR 0x00000000U ETH_MACWTR_WTO_13KB (0x0000000BU) HSEM_C1ICR_ISC13_Msk (0x1UL << HSEM_C1ICR_ISC13_Pos) USB_OTG_IN_ENDPOINT_BASE (0x900UL) FLASH_CRCSADD_CRC_START_ADDR FLASH_CRCSADD_CRC_START_ADDR_Msk __HAL_HSEM_GET_FLAG(__SEM_MASK__) ((__SEM_MASK__) & HSEM->ISR) MasterSlaveMode ETH_MMCTIMR_TXLPIUSCIM ETH_MMCTIMR_TXLPIUSCIM_Msk FunctionalState UART7 ((USART_TypeDef *) UART7_BASE) HAL_FLASH_ERROR_INC_BANK2 FLASH_FLAG_INCERR_BANK2 LL_ADC_REG_SEQ_DISCONT_8RANKS (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback HAL_MMCEx_Read_DMADoubleBuf1CpltCallback OPAMP_CSR_VMSEL_1 (0x2UL << OPAMP_CSR_VMSEL_Pos) RCC_APB1LLPENR_TIM14LPEN RCC_APB1LLPENR_TIM14LPEN_Msk ETH_MACWTR_WTO_7KB (0x00000005U) TIM_CCMR2_CC4S_Pos (8U) __UACCUM_MIN__ 0.0UK TPI_ITATBCTR2_ATREADY1_Pos 0U __HAL_RCC_LPTIM1_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_LPTIM1EN) != 0U) MDMA_REQUEST_DMA1_Stream4_TC ((uint32_t)0x00000004U) __HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOJLPEN)) != 0U) HRTIM_EEFR1_EE3FLTR_Pos (13U) EXTI_EMR3_EM77_Msk (0x1UL << EXTI_EMR3_EM77_Pos) ADC_AWD_CR1_CHANNEL_MASK (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) ETH_MACHWF0R_MACADR64SEL_Msk (0x1UL << ETH_MACHWF0R_MACADR64SEL_Pos) DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos) EXTI_FTSR2_TR49 EXTI_FTSR2_TR49_Msk signed __lockable __lock_annotate(lockable) RCC_D1CFGR_HPRE_DIV1 (0U) DAC_SHRR_TREFRESH1_Msk (0xFFUL << DAC_SHRR_TREFRESH1_Pos) __UQQ_FBIT__ 8 USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk FDCANCCU_CREL_STEP_Msk (0xFUL << FDCANCCU_CREL_STEP_Pos) ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) RCC_PLLCKSELR_DIVM2 RCC_PLLCKSELR_DIVM2_Msk DMA1_Stream4_BASE (DMA1_BASE + 0x070UL) LL_ADC_CHANNEL_11 (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP | ADC_CHANNEL_11_BITFIELD) DMAMUX2_RequestGenerator6_BASE (DMAMUX2_BASE + 0x0118UL) USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos) HRTIM_RSTR_TIMDCMP1 HRTIM_RSTR_TIMDCMP1_Msk USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) IS_RCC_DFSDM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_DFSDM1CLKSOURCE_SYS)) SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) ETH_MACACR_ATSFC_Msk (0x1UL << ETH_MACACR_ATSFC_Pos) DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos) SYSCFG_CFGR_DTCML_Msk (0x1UL << SYSCFG_CFGR_DTCML_Pos) SPI_IER_RXPIE_Pos (0U) QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk BDMA_ISR_TEIF2 BDMA_ISR_TEIF2_Msk HRTIM_ISR_FLT3_Pos (2U) BDMA_CM1AR_MA BDMA_CM1AR_MA_Msk LL_ADC_AWD1_TR LL_ADC_AWD1 SPDIFRX_DIR_TLO_Msk (0x1FFFUL << SPDIFRX_DIR_TLO_Pos) TIM_OCIDLESTATE_RESET 0x00000000U SYSCFG_REGISTER_CODE SYSCFG_CCCSR_CS HRTIM_CPT2CR_TA1RST HRTIM_CPT2CR_TA1RST_Msk TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG FDCAN_NDAT2_ND44_Msk (0x1UL << FDCAN_NDAT2_ND44_Pos) RCC_APB1HRSTR_CRSRST_Msk (0x1UL << RCC_APB1HRSTR_CRSRST_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) RCC_APB1LENR_I2C1EN_Msk (0x1UL << RCC_APB1LENR_I2C1EN_Pos) RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP XferCpltCallback __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT 4U __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1 ETH_MACCR_JD_Pos (17U) EXTI_LINE0 ((uint32_t)0x00) ETH_MTLQICSR_TXUNFIS ETH_MTLQICSR_TXUNFIS_Msk QUADSPI_CR_PRESCALER_Pos (24U) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 HRTIM_CR1_ADC4USRC_0 (0x1UL << HRTIM_CR1_ADC4USRC_Pos) SAI_PDMDLY_DLYM1L_2 (0x4UL << SAI_PDMDLY_DLYM1L_Pos) SYSCFG_UR9_PABEG_BANK2_Pos (16U) IS_RCC_UART4CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART4CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_UART4CLKSOURCE_PLL2) || ((SOURCE) == RCC_UART4CLKSOURCE_PLL3) || ((SOURCE) == RCC_UART4CLKSOURCE_CSI) || ((SOURCE) == RCC_UART4CLKSOURCE_LSE) || ((SOURCE) == RCC_UART4CLKSOURCE_HSI)) _REENT_MBLEN_STATE(ptr) ((ptr)->_misc->_mblen_state) RCC_PLLMUL_6 RCC_PLL_MUL6 ETH_MACTSCR_TSEVNTENA ETH_MACTSCR_TSEVNTENA_Msk HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) HRTIM_ADC3R_AD3EEV1_Pos (5U) IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC) OB_WRP_SECTOR_1 0x00000002U GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk TIM15_AF1_BKDF1BK2E_Msk (0x1UL << TIM15_AF1_BKDF1BK2E_Pos) HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4 __HAL_RCC_GET_USART1_SOURCE __HAL_RCC_GET_USART16_SOURCE EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) MDMA_REQUEST_DMA2_Stream4_TC ((uint32_t)0x0000000CU) IS_SYSCFG_CODE_SELECT(SELECT) (((SELECT) == SYSCFG_CELL_CODE)|| ((SELECT) == SYSCFG_REGISTER_CODE)) FLASH_ECC_FA_FAIL_ECC_ADDR FLASH_ECC_FA_FAIL_ECC_ADDR_Msk DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos) __FLT64_MAX_10_EXP__ 308 RCC_D1CFGR_HPRE_DIV16 RCC_D1CFGR_HPRE_DIV16_Msk HRTIM_ADC3R_AD3TCC2_Msk (0x1UL << HRTIM_ADC3R_AD3TCC2_Pos) FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos) RCC_D2CCIP2R_CECSEL_0 (0x1UL << RCC_D2CCIP2R_CECSEL_Pos) CSICalibrationValue RTC_BKP11R_Pos (0U) MDMA_SOURCE_BURST_SINGLE ((uint32_t)0x00000000U) LPTIM_CFGR_TRGFLT_Pos (6U) SPI_TXCRC_TXCRC_Pos (0U) TIM_CHANNEL_N_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__))) __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE MDMA_CESR_BSE_Msk (0x1UL << MDMA_CESR_BSE_Pos) _NANO_MALLOC 1 TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) GPIOJ_PIN_AVAILABLE GPIO_PIN_All RCC_HSE_ON RCC_CR_HSEON DFSDM_FLTEXMIN_EXMIN_Pos (8U) FMC_SDCRx_NR FMC_SDCRx_NR_Msk ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) DAC_CR_TSEL1_3 (0x8UL << DAC_CR_TSEL1_Pos) RCC_APB4RSTR_SAI4RST RCC_APB4RSTR_SAI4RST_Msk GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk SPI_CFG2_SSOE_Pos (29U) RCC_PLLCFGR_DIVP1EN_Msk (0x1UL << RCC_PLLCFGR_DIVP1EN_Pos) ETH_DMAISR_MTLIS_Pos (16U) DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) FMC_SDTRx_TMRD_0 (0x1UL << FMC_SDTRx_TMRD_Pos) DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) FLASH_FLAG_STRBERR_BANK2 (FLASH_SR_STRBERR | 0x80000000U) ETH_MACHWF0R_RWKSEL_Pos (6U) HRTIM_MCR_RETRIG_Msk (0x1UL << HRTIM_MCR_RETRIG_Pos) USART_CR2_RXINV USART_CR2_RXINV_Msk USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U RCC_PLLCFGR_PLL3RGE_0 (0x0UL << RCC_PLLCFGR_PLL3RGE_Pos) GPIO_PIN_3 ((uint16_t)0x0008) SPDIFRX_IDR_ID SPDIFRX_IDR_ID_Msk DBGMCU_APB4FZ1_DBG_LPTIM5 DBGMCU_APB4FZ1_DBG_LPTIM5_Msk RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) TIM_TIM24_TI1_CAN_SOC (TIM_TISEL_TI4SEL_0 | TIM_TISEL_TI4SEL_1) RTC_CR_ITSE_Pos (24U) USART_CR1_TXFEIE_Msk (0x1UL << USART_CR1_TXFEIE_Pos) EXTI_IMR2_IM34_Pos (2U) RCC_D2CCIP1R_SPDIFSEL RCC_D2CCIP1R_SPDIFSEL_Msk FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) ADC_OFR2_OFFSET2_12 (0x0001000UL << ADC_OFR2_OFFSET2_Pos) USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos) SWPMI_IER_SRIE SWPMI_IER_SRIE_Msk USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) SDMMC_DCTRL_BOOTACKEN SDMMC_DCTRL_BOOTACKEN_Msk ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) ADC_CCR_DAMDF_Msk (0x3UL << ADC_CCR_DAMDF_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_SAI1CLKSOURCE_PLL2 RCC_D2CCIP1R_SAI1SEL_0 OB_SECURITY_ENABLE FLASH_OPTSR_SECURITY DBGMCU_APB4FZ1_DBG_LPTIM5_Pos (12U) IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) GPIO_IDR_ID1_Pos (1U) EXTI_D3PCR2L_PCS35 EXTI_D3PCR2L_PCS35_Msk FDCAN_TTOCF_IRTO FDCAN_TTOCF_IRTO_Msk HRTIM_IER_FLT4 HRTIM_IER_FLT4_Msk ETH_MACPFR_VTFE ETH_MACPFR_VTFE_Msk SDMMC_MASK_VSWENDIE_Msk (0x1UL << SDMMC_MASK_VSWENDIE_Pos) RCC_CR_HSEBYP_Pos (18U) __ATOMIC_RELEASE 3 __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0) USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk RCC_APB1LENR_I2C2EN_Pos (22U) FMC_SDCRx_NR_Pos (2U) QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos) PWR_CSR1_AVDO_Pos (16U) SYSCFG_EXTICR3_EXTI9_PJ (0x00000090U) MDIOS_SR_CPERF MDIOS_SR_CPERF_Msk __INLINE inline I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk HRTIM_RSTR_TIMBCMP4_Pos (21U) __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE ADC_OFR3_OFFSET3_1 (0x0000002UL << ADC_OFR3_OFFSET3_Pos) RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) RCC_APB1LLPENR_SPI3LPEN_Pos (15U) __HAL_RCC_LSECSS_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) EXTI_D3PMR2_MR34_Msk (0x1UL << EXTI_D3PMR2_MR34_Pos) PWR_CR3_BYPASS PWR_CR3_BYPASS_Msk LTDC_CDSR_VSYNCS_Pos (2U) TIM1_AF1_BKCMP1P TIM1_AF1_BKCMP1P_Msk USB_OTG_DCTL_SGINAK_Pos (7U) SPDIFRX_IFCR_SYNCDCF_Msk (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos) ADC_OFR3_OFFSET3_Msk (0x3FFFFFFUL << ADC_OFR3_OFFSET3_Pos) ETH_DMACSR_RI ETH_DMACSR_RI_Msk EXTI_LINE_79 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x0FU) FLASH_OPTSR_ST_RAM_SIZE_1 (0x2UL << FLASH_OPTSR_ST_RAM_SIZE_Pos) __HAL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE((__ADCXY_COMMON__)) LL_ADC_AWD_CHANNEL_8_INJ ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) ADC_OFR2_REGOFFSET (0x00000001UL) RCC_D1CFGR_D1CPRE_DIV1 (0U) USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) HSEM_C1MISR_MISF30_Pos (30U) EXTI_LINE_19 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x13U) PWR_D3_DOMAIN_STOP (0x00000000U) ETH_MACPFR_PM_Pos (4U) FLASH_CRCCR_CRC_BURST_Pos (20U) USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) USART_CR2_CLKEN USART_CR2_CLKEN_Msk FDCAN_TTOCF_IRTO_Pos (8U) SAI_xCR1_OSR SAI_xCR1_OSR_Msk MPU_CTRL_HFNMIENA_Pos 1U SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos) LTDC_GCR_VSPOL_Msk (0x1UL << LTDC_GCR_VSPOL_Pos) FDCAN_TTILS_AWS_Msk (0x1UL << FDCAN_TTILS_AWS_Pos) BDMA_FLAG_GL2 ((uint32_t)0x00000100) SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) HRTIM_BDTUPR_TIMICR_Msk (0x1UL << HRTIM_BDTUPR_TIMICR_Pos) ETH_MACL3L4CR_L3SAM_Pos (2U) EXTI ((EXTI_TypeDef *) EXTI_BASE) __HAL_RCC_D2SRAM3_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM3LPEN)) USB_OTG_GOTGCTL_OTGVER_Pos (20U) EXTI_LINE_63 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1FU) FDCAN_NDAT2_ND35_Msk (0x1UL << FDCAN_NDAT2_ND35_Pos) TIM_TIM24_ETR_SAI4_FSB TIM5_AF1_ETRSEL_1 JPEG_CONFR5_HA_Msk (0x1UL << JPEG_CONFR5_HA_Pos) RCC_PERIPHCLK_USART6 RCC_PERIPHCLK_USART16 RCC_APB3LPENR_LTDCLPEN RCC_APB3LPENR_LTDCLPEN_Msk FDCAN_RXF1C_F1WM_Pos (24U) __ARM_FEATURE_SAT 1 __nonnull(x) __attribute__((__nonnull__ x)) OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 HRTIM_FLTINR1_FLT3E_Pos (16U) QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk TIM_BREAKPOLARITY_LOW 0x00000000U LL_ADC_AWD_CH_TEMPSENSOR_INJ ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET HRTIM_IER_SYSFLT HRTIM_IER_SYSFLT_Msk ETH_MACPPSCR_PPSCTRL_Msk (0xFUL << ETH_MACPPSCR_PPSCTRL_Pos) MDMA_CTCR_DINCOS_Msk (0x3UL << MDMA_CTCR_DINCOS_Pos) EXTI_SWIER1_SWIER1 EXTI_SWIER1_SWIER1_Msk EXTI_IMR2_IM47_Pos (15U) RCC_APB1LLPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM13LPEN_Pos) GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) RCC_AHB4LPENR_BKPRAMLPEN_Msk (0x1UL << RCC_AHB4LPENR_BKPRAMLPEN_Pos) __HAL_RCC_MDMA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_MDMAEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_MDMAEN); UNUSED(tmpreg); } while(0) FLASH_SECTOR_SIZE 0x00020000UL HSEM_C1ICR_ISC2_Pos (2U) SDMMC_MASK_RXOVERRIE_Msk (0x1UL << SDMMC_MASK_RXOVERRIE_Pos) DMAMUX_CFR_CSOF14_Pos (14U) __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM7LPEN)) == 0U) FDCAN_ILS_RF1LL FDCAN_ILS_RF1LL_Msk HRTIM_CR1_ADC3USRC_1 (0x2UL << HRTIM_CR1_ADC3USRC_Pos) FDCAN_PSR_TDCV_Pos (16U) __FLT_DIG__ 6 GPIO_BSRR_BR14_Pos (30U) OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 RCC_AHB2LPENR_SRAM1LPEN_Pos (29U) __HAL_ADC_SQR3_RK ADC_SQR3_RK IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8) || ((INSTANCE) == LPUART1)) __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) CRS_ISR_SYNCWARNF_Pos (1U) EXTI_IMR2_IM50_Pos (18U) SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) ETH_MACTSECNR_TSEC_Msk (0xFFFFFFFFUL << ETH_MACTSECNR_TSEC_Pos) USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) DMAMUX_RGSR_OF0_Pos (0U) DAC_CR_MAMP2 DAC_CR_MAMP2_Msk FDCAN_TTOST_AWE_Pos (29U) I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) FDCAN_TTIR_WT FDCAN_TTIR_WT_Msk ADC_OFR1_OFFSET1_18 (0x0040000UL << ADC_OFR1_OFFSET1_Pos) FDCAN_TTOST_QCS_Pos (7U) HRTIM_TIMICR_SET2C HRTIM_TIMICR_SET2C_Msk __HAL_RCC_SPI5_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI5EN) == 0U) ETH_DMACSR_TI ETH_DMACSR_TI_Msk PWR_WKUPEPR_WKUPPUPD4 PWR_WKUPEPR_WKUPPUPD4_Msk __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) do{ if((HAL_GetREVID() <= REV_ID_Y) && (((__LSEDRIVE__) == RCC_LSEDRIVE_MEDIUMLOW) || ((__LSEDRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH))) { MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (~(uint32_t)(__LSEDRIVE__)) & RCC_BDCR_LSEDRV_Msk); } else { MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__LSEDRIVE__)); } } while(0) PWR_CR1_ALS_LEV2_Msk (0x1UL << PWR_CR1_ALS_LEV2_Pos) FLASH_SECTOR_5 5U ETH_MACL3A3R_L3A3_Pos (0U) __HAL_RCC_LPTIM1_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_LPTIM1EN) == 0U) USB_OTG_GINTMSK_USBRST_Pos (12U) LPTIM_CFGR2_IN2SEL_1 (0x2UL << LPTIM_CFGR2_IN2SEL_Pos) USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk ADC_SAMPLETIME_810CYCLES_5 (LL_ADC_SAMPLINGTIME_810CYCLES_5) ADC_CSR_OVR_SLV_Pos (20U) PWR_CR3_SCUEN PWR_CR3_SCUEN_Msk FLASH_OPTCR_OPTLOCK_Pos (0U) USART_CR2_LBDL USART_CR2_LBDL_Msk SPDIFRX_SR_SYNCD_Pos (5U) __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE __HAL_RCC_DAC12_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_DAC12EN) == 0U) HRTIM_CPT2CR_TIMECMP2 HRTIM_CPT2CR_TIMECMP2_Msk SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) RCC_D2CCIP1R_SPI45SEL_1 (0x2UL << RCC_D2CCIP1R_SPI45SEL_Pos) QUADSPI_CCR_DMODE_Pos (24U) DBGMCU_APB1LFZ1_DBG_TIM3_Pos (1U) FPU_MVFR0_Square_root_Pos 20U ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) __HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_DMA2RST)) LTDC_LxBFCR_BF2 LTDC_LxBFCR_BF2_Msk EXTI_LINE_12 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0CU) ETH_MACL3L4CR_L4SPM ETH_MACL3L4CR_L4SPM_Msk FLASH_VOLTAGE_RANGE_3 FLASH_CR_PSIZE_1 GPIO_PIN_SET MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) ADC_OFR4_OFFSET4_13 (0x0002000UL << ADC_OFR4_OFFSET4_Pos) FDCAN_RXESC_F0DS_Msk (0x7UL << FDCAN_RXESC_F0DS_Pos) RCC_USART6CLKSOURCE_PLL3 RCC_USART16CLKSOURCE_PLL3 __HAL_RCC_ADC12_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ADC12EN) != 0U) IS_TIM_BREAK2_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAK2POLARITY_LOW) || ((__POLARITY__) == TIM_BREAK2POLARITY_HIGH)) FMC_SDCRx_RBURST FMC_SDCRx_RBURST_Msk USARTNACK_ENABLED USART_NACK_ENABLE ETH_MACRWUPFR_D ETH_MACRWUPFR_D_Msk __INT_LEAST8_WIDTH__ 8 RCC_PLL1VCIRANGE_1 RCC_PLLCFGR_PLL1RGE_1 LL_ADC_REG_SEQ_DISCONT_3RANKS ( ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCEN) __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_PVDL) __HAL_RCC_ADC3_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_ADC3RST) HSEM_C1ISR_ISF16 HSEM_C1ISR_ISF16_Msk ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk DMAMUX_RGSR_OF1_Pos (1U) ADC_OFR4_OFFSET4_Msk (0x3FFFFFFUL << ADC_OFR4_OFFSET4_Pos) MDMA_Channel14_BASE (MDMA_BASE + 0x000003C0UL) LL_ADC_AWD_CHANNEL_18_INJ ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) EXTI_RTSR1_TR0 EXTI_RTSR1_TR0_Msk SYSCFG_PMCR_EPIS_SEL_Msk (0x7UL << SYSCFG_PMCR_EPIS_SEL_Pos) ETH_DMAMR_INTM_Pos (16U) TIM16_AF1_BKINE_Msk (0x1UL << TIM16_AF1_BKINE_Pos) TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) TIM8_AF1_BKCMP2P TIM8_AF1_BKCMP2P_Msk IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCPOLARITY_LOW)) SCB_CFSR_IACCVIOL_Msk (1UL ) DAC_SHHR_THOLD2 DAC_SHHR_THOLD2_Msk USART_ICR_CTSCF USART_ICR_CTSCF_Msk BDMA_ISR_HTIF7 BDMA_ISR_HTIF7_Msk MPU_HARDFAULT_NMI ((uint32_t)0x00000002) CRC_CR_POLYSIZE_Pos (3U) DMA_SxCR_PINC DMA_SxCR_PINC_Msk LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk ETH_MACRXTXSR_LCARR_Msk (0x1UL << ETH_MACRXTXSR_LCARR_Pos) DFSDM_CHCFGR1_DATMPX_Pos (12U) ETH_MACVTR_EVLS_STRIPIFPASS_Pos (21U) __HAL_RCC_HRTIM1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_HRTIMEN) TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) RCC_APB4ENR_LPTIM5EN_Msk (0x1UL << RCC_APB4ENR_LPTIM5EN_Pos) EXTI_LINE_74 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x0AU) FDCAN_TTMLM_CCM FDCAN_TTMLM_CCM_Msk __HAL_RCC_LTDC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB3ENR, RCC_APB3ENR_LTDCEN); tmpreg = READ_BIT(RCC->APB3ENR, RCC_APB3ENR_LTDCEN); UNUSED(tmpreg); } while(0) RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) LL_ADC_AWD_CH_VBAT_REG_INJ ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) DMA_REQUEST_TIM2_UP 22U DMA_REQUEST_CRYP_OUT 77U RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk USB_OTG_GINTSTS_CMOD_Pos (0U) FDCAN_ILS_RF1FL FDCAN_ILS_RF1FL_Msk PWR_WKUPEPR_WKUPP5_Msk (0x1UL << PWR_WKUPEPR_WKUPP5_Pos) FDCAN_NDAT2_ND51_Pos (19U) ETH_MTLRQDR_RXQSTS_FULL ETH_MTLRQDR_RXQSTS_FULL_Msk LL_ADC_AWD_CHANNEL_2_INJ ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) RCC_D2CCIP1R_SAI1SEL_Pos (0U) GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) ADC_CSR_ADRDY_MST_Msk (0x1UL << ADC_CSR_ADRDY_MST_Pos) SPDIFRX_IMR_IFEIE_Pos (6U) RCC_D3AMR_SPI6AMEN RCC_D3AMR_SPI6AMEN_Msk ETH_MACHWF1R_DBGMEMA_Pos (19U) DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) ADC_CFGR_DMNGT_Pos (0U) ETH_MACTSCR_TSMSTRENA ETH_MACTSCR_TSMSTRENA_Msk EXTI_FTSR3_TR84_Msk (0x1UL << EXTI_FTSR3_TR84_Pos) FDCANCCU_CWD_WDC_Pos (0U) ETH_MACHWF0R_SAVLANINS ETH_MACHWF0R_SAVLANINS_Msk FDCAN_NDAT1_ND23 FDCAN_NDAT1_ND23_Msk USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos) BDMA_ISR_HTIF5 BDMA_ISR_HTIF5_Msk HAL_GPIO_WritePin ADC_OFR3_OFFSET3_5 (0x0000020UL << ADC_OFR3_OFFSET3_Pos) HRTIM_FLTINR2_FLTSD_Pos (24U) ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) HSEM_C1ICR_ISC20_Pos (20U) COMP_OR_AFOPG4_Pos (7U) LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos) SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos) GPIO_ODR_OD5 GPIO_ODR_OD5_Msk DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos) MDMA_GISR0_GIF3_Pos (3U) TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED HAL_DMAMUX2_REQ_GEN_COMP1_OUT 17U USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U) RCC_AHB4ENR_GPIOBEN_Pos (1U) EXTI_EMR1_EM20_Msk (0x1UL << EXTI_EMR1_EM20_Pos) MDIOS_SR_TERF_Pos (2U) EXTI_GPIOF 0x00000005U SYSCFG_PMCR_I2C3_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C3_FMP_Pos) HRTIM_CPT1CR_TIMACMP1 HRTIM_CPT1CR_TIMACMP1_Msk ADC_SINGLE_ENDED (LL_ADC_SINGLE_ENDED) HAL_ADC_ERROR_NONE (0x00U) EXTI_D3PCR1L_PCS10_Msk (0x3UL << EXTI_D3PCR1L_PCS10_Pos) USART_CR1_FIFOEN_Msk (0x1UL << USART_CR1_FIFOEN_Pos) LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET HRTIM_ADC2R_AD2EEV7 HRTIM_ADC2R_AD2EEV7_Msk CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk LL_ADC_REG_SEQ_DISCONT_5RANKS (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCEN) USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_AHB3RSTR_MDMARST RCC_AHB3RSTR_MDMARST_Msk ETH_DMACMFCR_MFC_Pos (0U) __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE __HAL_FLASH_DISABLE_IT_BANK2(__INTERRUPT__) (FLASH->CR2 &= ~(uint32_t)((__INTERRUPT__) & 0x7FFFFFFFU)) EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) FDCAN_NDAT2_ND41 FDCAN_NDAT2_ND41_Msk HRTIM_EEFR1_EE4FLTR_2 (0x4UL << HRTIM_EEFR1_EE4FLTR_Pos) USB_OTG_HPRT_PTCTL_Pos (13U) PWR_FLAG_STOP (0x01U) __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET HRTIM_ADC1R_AD1TEPER HRTIM_ADC1R_AD1TEPER_Msk RCC_CR_HSION RCC_CR_HSION_Msk QUADSPI_CR_TOIE_Pos (20U) RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos) HSEM_C1ISR_ISF14_Pos (14U) MDMA_CCR_CTCIE MDMA_CCR_CTCIE_Msk DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos) SPI_CR2_TSIZE SPI_CR2_TSIZE_Msk RCC_APB1LENR_TIM12EN_Msk (0x1UL << RCC_APB1LENR_TIM12EN_Pos) EXTI_RTSR1_TR17 EXTI_RTSR1_TR17_Msk RCC_D1CFGR_D1PPRE_DIV2_Pos (6U) HRTIM_RSTBR_TIMECMP1_Msk (0x1UL << HRTIM_RSTBR_TIMECMP1_Pos) ADC_IT_AWD1 ADC_IER_AWD1IE __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) EXTI_LINE33 ((uint32_t)0x21) SDMMC_ICR_DATAENDC_Pos (8U) LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL) HAL_SPDIFRX_ReceiveControlFlow HAL_SPDIFRX_ReceiveCtrlFlow LTDC_LxWVPCR_WVSPPOS_Pos (16U) EXTI_FTSR1_TR4_Msk (0x1UL << EXTI_FTSR1_TR4_Pos) ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) DMA_LISR_DMEIF0_Pos (2U) HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIFR & (__INTERRUPT__)) == (__INTERRUPT__)) TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) __UINT_FAST8_TYPE__ unsigned int HRTIM_ADC2R_AD2TDPER HRTIM_ADC2R_AD2TDPER_Msk __HAL_RCC_D2SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM1LPEN)) != 0U) FMC_SR_IFEN FMC_SR_IFEN_Msk __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK MDMA_GISR0_GIF12 MDMA_GISR0_GIF12_Msk uint8_t __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION ETH_MACTSSR_AUXTSTRIG_Pos (2U) FDCAN_NDAT2_ND44_Pos (12U) __HAL_RCC_ADC12_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ADC12LPEN)) RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos) __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE FDCAN_TTOST_SYS FDCAN_TTOST_SYS_Msk HAL_I2C_MODE_MASTER RCC_MCO_NODIV RCC_MCODIV_1 ADC_EXTERNALTRIGINJECCONV_EDGE_RISING (ADC_JSQR_JEXTEN_0) ADC_IS_DUAL_REGULAR_CONVERSION_ENABLE(__HANDLE__) ( ( ((((__HANDLE__)->Instance) == ADC1) || (((__HANDLE__)->Instance) == ADC2)) )? ( ((ADC12_COMMON->CCR & ADC_CCR_DUAL) != ADC_MODE_INDEPENDENT) && ((ADC12_COMMON->CCR & ADC_CCR_DUAL) != ADC_DUALMODE_INJECSIMULT) && ((ADC12_COMMON->CCR & ADC_CCR_DUAL) != ADC_DUALMODE_ALTERTRIG) ) : RESET ) I2C_ISR_TXE_Pos (0U) EXTI_LINE_4 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x04U) SAI2_Block_B_BASE (SAI2_BASE + 0x024UL) EXTI_RTSR1_TR16_Msk (0x1UL << EXTI_RTSR1_TR16_Pos) OPAMP2_CSR_VPSEL_0 (0x1UL << OPAMP2_CSR_VPSEL_Pos) HRTIM_RST2R_TIMEVNT1_Msk (0x1UL << HRTIM_RST2R_TIMEVNT1_Pos) EXTI_LINE35 ((uint32_t)0x23) RTC_CR_WUCKSEL_Pos (0U) __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM17LPEN)) != 0U) ETH_MACTSSR_TSTARGT0_Pos (1U) EXTI_LINE54 ((uint32_t)0x36) DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk USART2_BASE (D2_APB1PERIPH_BASE + 0x4400UL) DFSDM_FLTISR_CKABF_Pos (16U) HSEM_C1IER_ISE21_Pos (21U) USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) HRTIM_ADC3R_AD3TDC4_Pos (26U) RCC_D1CFGR_D1CPRE_DIV8 RCC_D1CFGR_D1CPRE_DIV8_Msk HRTIM_ADC3R_AD3TCPER HRTIM_ADC3R_AD3TCPER_Msk HRTIM_ADC2R_AD2TDC2_Pos (23U) FIFOMode EXTI_SWIER1_SWIER10_Pos (10U) RCC_PLLCKSELR_PLLSRC_Msk (0x3UL << RCC_PLLCKSELR_PLLSRC_Pos) __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE IS_RCC_HCLK(HCLK) (((HCLK) == RCC_HCLK_DIV1) || ((HCLK) == RCC_HCLK_DIV2) || ((HCLK) == RCC_HCLK_DIV4) || ((HCLK) == RCC_HCLK_DIV8) || ((HCLK) == RCC_HCLK_DIV16) || ((HCLK) == RCC_HCLK_DIV64) || ((HCLK) == RCC_HCLK_DIV128) || ((HCLK) == RCC_HCLK_DIV256) || ((HCLK) == RCC_HCLK_DIV512)) SPI_CFG1_UDRCFG_Pos (9U) RCC_SPDIFRXCLKSOURCE_PLL (0x00000000U) ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) FMC_PATT_ATTHOLD_5 (0x20UL << FMC_PATT_ATTHOLD_Pos) I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk EXTI_EMR2_EM50_Msk (0x1UL << EXTI_EMR2_EM50_Pos) HRTIM_RST2R_CMP3_Pos (5U) __HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLL1ON) RTC_BKP17R RTC_BKP17R_Msk PWR_WAKEUP_FLAG_ALL (PWR_WKUPFR_WKUPF1 | PWR_WKUPFR_WKUPF2 | PWR_WKUPFR_WKUPF3 | PWR_WKUPFR_WKUPF4 | PWR_WKUPFR_WKUPF5 | PWR_WKUPFR_WKUPF6) DMA2D_BASE (D1_AHB1PERIPH_BASE + 0x1000UL) FMC_SDCRx_SDCLK FMC_SDCRx_SDCLK_Msk ETH_DMACSR_RBU_Msk (0x1UL << ETH_DMACSR_RBU_Pos) ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) LTDC_LxWHPCR_WHSPPOS_Msk (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos) EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk LL_ADC_AWD_CHANNEL_2_REG_INJ ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) OB_SECURITY_DISABLE 0x00000000U __INT_FAST32_TYPE__ int DMA_PINC_DISABLE ((uint32_t)0x00000000U) SYSCFG_CFGR_CM7L_Pos (6U) HRTIM_ADC4R_AD4TBC3_Msk (0x1UL << HRTIM_ADC4R_AD4TBC3_Pos) USART_ISR_BUSY USART_ISR_BUSY_Msk SPI_CFG1_DSIZE SPI_CFG1_DSIZE_Msk BDMA_ISR_TCIF2_Pos (9U) HRTIM_RSTR_EXTEVNT3_Msk (0x1UL << HRTIM_RSTR_EXTEVNT3_Pos) HRTIM_MISR_MREP_Msk (0x1UL << HRTIM_MISR_MREP_Pos) ADC_CALFACT_CALFACT_D_2 (0x004UL << ADC_CALFACT_CALFACT_D_Pos) EXTI_IMR2_IM46_Msk (0x1UL << EXTI_IMR2_IM46_Pos) HRTIM_ADC4R_AD4TBPER HRTIM_ADC4R_AD4TBPER_Msk EXTI_FTSR1_TR2_Msk (0x1UL << EXTI_FTSR1_TR2_Pos) FDCAN_CCCR_MON_Msk (0x1UL << FDCAN_CCCR_MON_Pos) SDMMC_STA_CPSMACT SDMMC_STA_CPSMACT_Msk GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD) FMC_PMEM_MEMWAIT_7 (0x80UL << FMC_PMEM_MEMWAIT_Pos) USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk ADC_CALFACT_CALFACT_S_3 (0x008UL << ADC_CALFACT_CALFACT_S_Pos) HRTIM_BMTRGR_TERST_Pos (23U) TIM_TIM3_TI1_GPIO 0x00000000U ADC_CR_ADEN ADC_CR_ADEN_Msk LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES (ADC_CCR_DELAY_3 ) SWPMI_ISR_TCF_Pos (7U) EXTI_D3PMR1_MR9_Pos (9U) OPAMP2_CSR_CALON_Pos (11U) HRTIM_DTR_DTRSLK_Pos (14U) WKUPCR SDMMC_ICR_DATAENDC_Msk (0x1UL << SDMMC_ICR_DATAENDC_Pos) EXTI_EMR1_EM30 EXTI_EMR1_EM30_Msk IS_RCC_USART234578CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART234578CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_USART234578CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART234578CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART234578CLKSOURCE_CSI) || ((SOURCE) == RCC_USART234578CLKSOURCE_LSE) || ((SOURCE) == RCC_USART234578CLKSOURCE_HSI)) ADC_ISR_AWD2_Pos (8U) __UDA_IBIT__ 32 FDCAN_TTILS_RTMIS_Msk (0x1UL << FDCAN_TTILS_RTMIS_Pos) SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk I2C_FASTMODEPLUS_I2C4 SYSCFG_PMCR_I2C4_FMP RCC_CR_PLL2RDY_Pos (27U) __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_HTIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_HTIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_HTIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_HTIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_FLAG_HT0 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_FLAG_HT4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_FLAG_HT5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_FLAG_HT6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_FLAG_HT7 : (uint32_t)0x00000000) TIM8_AF1_BKDFBK2E TIM8_AF1_BKDFBK2E_Msk DBGMCU_APB1LFZ1_DBG_TIM6 DBGMCU_APB1LFZ1_DBG_TIM6_Msk FDCAN_IR_RF0W_Msk (0x1UL << FDCAN_IR_RF0W_Pos) RCC_RSR_IWDG1RSTF_Pos (26U) HRTIM_RSTDR_TIMACMP2_Msk (0x1UL << HRTIM_RSTDR_TIMACMP2_Pos) __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos) __HAL_RCC_LTDC_RELEASE_RESET() (RCC->APB3RSTR) &= ~ (RCC_APB3RSTR_LTDCRST) RCC_OSCILLATORTYPE_LSI (0x00000008U) GPIO_OTYPER_OT8_Pos (8U) USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk FDCAN_NDAT2_ND37_Pos (5U) HSEM_C1MISR_MISF13_Pos (13U) RCC_USART16CLKSOURCE_HSI (RCC_D2CCIP2R_USART16SEL_0 | RCC_D2CCIP2R_USART16SEL_1) I2C_CR1_TXIE_Pos (1U) ETH_MACTSSR_TXTSSIS_Pos (15U) HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 RCC_HRTIM1CLK_CPUCLK RCC_CFGR_HRTIMSEL IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS) || IS_FLASH_PROGRAM_ADDRESS_BANK2(ADDRESS)) HRTIM_RST2R_CMP4 HRTIM_RST2R_CMP4_Msk SYSCFG_EXTICR4_EXTI13_PE (0x00000040U) USART1_BASE (D2_APB2PERIPH_BASE + 0x1000UL) RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) PWR_CR2_TEMPL_Pos (22U) SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos) OB_WRP_SECTOR_3 0x00000008U __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOHEN) == 0U) HRTIM_ADC3R_AD3TEC2 HRTIM_ADC3R_AD3TEC2_Msk HRTIM_ADC1R_AD1TBC4 HRTIM_ADC1R_AD1TBC4_Msk FDCANCCU_CCFG_OCPM_Msk (0xFFUL << FDCANCCU_CCFG_OCPM_Pos) HAL_FLASH_ERROR_WRP_BANK1 FLASH_FLAG_WRPERR_BANK1 __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI3EN) != 0U) ADC_AWD2CR_AWD2CH_19 (0x80000UL << ADC_AWD2CR_AWD2CH_Pos) USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk JPEG_CONFR6_HSF_0 (0x1UL << JPEG_CONFR6_HSF_Pos) LTDC_LxBFCR_BF2_Pos (0U) HSEM_C1IER_ISE0_Msk (0x1UL << HSEM_C1IER_ISE0_Pos) RCC_I2C123CLKSOURCE_PLL3 RCC_D2CCIP2R_I2C123SEL_0 SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos) RTC_ISR_TSF RTC_ISR_TSF_Msk USART_ICR_IDLECF USART_ICR_IDLECF_Msk PWR_CSR1_AVDO_Msk (0x1UL << PWR_CSR1_AVDO_Pos) PECR DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos) TIM_TIM1_ETR_ADC3_AWD2 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) MDMA_CCR_SWRQ MDMA_CCR_SWRQ_Msk ADC_IER_JQOVFIE_Pos (10U) LL_ADC_MULTI_INDEPENDENT (0x00000000UL) FMC_PMEM_MEMHOLD_2 (0x04UL << FMC_PMEM_MEMHOLD_Pos) FDCAN_NDAT2_ND39 FDCAN_NDAT2_ND39_Msk FDCAN_TURNA_NAV_Pos (0U) __HAL_RCC_DAC12_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_DAC12LPEN)) == 0U) USB_OTG_DPID USB_OTG_DPID_Msk DMA2D_FGPFCCR_CM_Msk (0xFUL << DMA2D_FGPFCCR_CM_Pos) ETH_MACVIR_VLT_Pos (0U) USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) MPU_RASR_B_Pos 16U CRS_CR_SWSYNC_Pos (7U) TIM_PSC_PSC_Pos (0U) SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) HRTIM_ODISR_TD1ODIS HRTIM_ODISR_TD1ODIS_Msk __ULACCUM_FBIT__ 32 HRTIM_SET1R_TIMEVNT7_Msk (0x1UL << HRTIM_SET1R_TIMEVNT7_Pos) HRTIM_EEFR1_EE3LTCH HRTIM_EEFR1_EE3LTCH_Msk TIM_CCR5_GC5C2_Pos (30U) RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) HRTIM_ADC3R_AD3TCC2_Pos (20U) HSEM_C1ISR_ISF8_Pos (8U) RCC_D3AMR_I2C4AMEN RCC_D3AMR_I2C4AMEN_Msk OPAMP1_HSOTR_TRIMHSOFFSETP_Msk (0x1FUL << OPAMP1_HSOTR_TRIMHSOFFSETP_Pos) FDCAN_CCCR_CSA FDCAN_CCCR_CSA_Msk HAL_TIM_ConfigClockSource COMP_OR_AFOPI4 COMP_OR_AFOPI4_Msk hdmarx RCC_BDCR_RTCEN_Pos (15U) FDCAN_TTIR_AW_Pos (17U) DMA2D_FGPFCCR_RBS_Msk (0x1UL << DMA2D_FGPFCCR_RBS_Pos) PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE __UINT_FAST32_TYPE__ unsigned int HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) ETH_DMAMR_INTM ETH_DMAMR_INTM_Msk USB_OTG_GUSBCFG_PHYLPCS_Pos (15U) EXTI_IMR3_IM76_Msk (0x1UL << EXTI_IMR3_IM76_Pos) ADC_CHANNEL_DAC1CH1_ADC2 (LL_ADC_CHANNEL_DAC1CH1_ADC2) USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos) TIM_SMCR_TS TIM_SMCR_TS_Msk EXTI_EMR1_EM29_Pos (29U) __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET ETH_MTLRQDR_RRCSTS_Pos (1U) DMA_HIFCR_CTEIF5_Pos (9U) MDMA_GISR0_GIF1_Msk (0x1UL << MDMA_GISR0_GIF1_Pos) PWR_CPUCR_RUN_D3_Pos (11U) SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos) USART_CR2_ADDM7_Pos (4U) WKUPFR LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos) USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk ADC_OversamplingTypeDef IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || ((__MODE__) == TIM_SLAVEMODE_RESET) || ((__MODE__) == TIM_SLAVEMODE_GATED) || ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1) || ((__MODE__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 ETH_MACA2HR_ADDRHI_Pos (0U) __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET __HAL_PWR_AVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, PWR_EXTI_LINE_AVD) FDCAN_TTOCN_TMC_Pos (6U) RCC_APB2ENR_HRTIMEN RCC_APB2ENR_HRTIMEN_Msk TIM1_UP_IRQn __HAL_RCC_ETH1MAC_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1MACEN)) __CHAR32_TYPE__ long unsigned int __HAL_RCC_HRTIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_HRTIMEN) != 0U) SYSCFG_CFGR_AXISRAML SYSCFG_CFGR_AXISRAML_Msk DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos) JPEG_CONFR6_HSF_1 (0x2UL << JPEG_CONFR6_HSF_Pos) __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOAEN) != 0U) SYSCFG_PMCR_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB8_FMP_Pos) ARM_MPU_AP_PRO 5U TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos) TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0 __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED RCC_D2CCIP2R_I2C123SEL_0 (0x1UL << RCC_D2CCIP2R_I2C123SEL_Pos) ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) HRTIM_RSTBR_TIMDCMP2 HRTIM_RSTBR_TIMDCMP2_Msk GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) ETH_MMCTMCGPR_TXMULTCOLG ETH_MMCTMCGPR_TXMULTCOLG_msk EXTI_EMR1_EM4_Pos (4U) FMC_SDTRx_TRAS_0 (0x1UL << FMC_SDTRx_TRAS_Pos) HRTIM_ISR_FLT5_Pos (4U) __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->RSR |= RCC_RSR_RMVF) RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) USART_ISR_ABRE USART_ISR_ABRE_Msk HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT 3U ETH_DMACCR_DSL_32BIT (0x00040000U) USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos) RCC_CRS_FLAG_SYNCOK CRS_ISR_SYNCOKF __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C3LPEN) TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) FLASH_IT_RDPERR_BANK2 (FLASH_CR_RDPERRIE | 0x80000000U) ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) RCC_APB1LRSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1LRSTR_LPTIM1RST_Pos) FDCAN_IR_RF0L_Pos (3U) HRTIM_TIMCR_UPDGAT_0 (0x1UL << HRTIM_TIMCR_UPDGAT_Pos) HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT 12U FDCAN_NDAT1_ND23_Pos (23U) __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__ CRS_CFGR_SYNCDIV_Msk (0x7UL << CRS_CFGR_SYNCDIV_Pos) HRTIM_CR1_ADC2USRC HRTIM_CR1_ADC2USRC_Msk FMC_SDSR_RE FMC_SDSR_RE_Msk RCC_APB4ENR_LPTIM2EN_Msk (0x1UL << RCC_APB4ENR_LPTIM2EN_Pos) __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET SPDIFRX_SR_RXNE_Msk (0x1UL << SPDIFRX_SR_RXNE_Pos) DFSDM_FLTCR1_JDMAEN_Pos (5U) ETH_MACPFR_PR_Msk (0x1UL << ETH_MACPFR_PR_Pos) MPU_REGION_FULL_ACCESS ((uint8_t)0x03) GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) LL_ADC_REG_SEQ_DISCONT_2RANKS ( ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) != 0U) EXTI_PROPERTY_MASK (EXTI_DIRECT | EXTI_CONFIG | EXTI_GPIO) USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos) EXTI_LINE_11 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0BU) HSEM_C1ISR_ISF29 HSEM_C1ISR_ISF29_Msk DMA2D_BGOR_LO_Msk (0xFFFFUL << DMA2D_BGOR_LO_Pos) EXTI_PR1_PR19_Msk (0x1UL << EXTI_PR1_PR19_Pos) ETH_MTLRQDR_RXQSTS_Pos (4U) FDCAN_TTIE_SE1E_Pos (12U) ETH_MACVTR_EVLS_DONOTSTRIP (0U) RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE RCC_AHB4ENR_CRCEN_Pos (19U) TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) HRTIM_RST2R_CMP4_Msk (0x1UL << HRTIM_RST2R_CMP4_Pos) ADC_OFR3_OFFSET3_25 (0x2000000UL << ADC_OFR3_OFFSET3_Pos) QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk __HAL_RCC_FMC_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_FMCEN)) FDCAN_CREL_SUBSTEP_Pos (20U) FLASH_OPTSR_NRST_STOP_D1_Msk (0x1UL << FLASH_OPTSR_NRST_STOP_D1_Pos) __DBL_EPSILON__ ((double)2.2204460492503131e-16L) ETH_MACHWF1R_RXFIFOSIZE_Msk (0x1FUL << ETH_MACHWF1R_RXFIFOSIZE_Pos) _INT64_T_DECLARED  USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) HRTIM_BMCR_TEBM HRTIM_BMCR_TEBM_Msk TEMPSENSOR_CAL1_ADDR ((uint16_t*) (0x1FF1E820UL)) ETH_MACHWF0R_MGKSEL_Pos (7U) FDCAN_ENDN_ETV_Msk (0xFFFFFFFFUL << FDCAN_ENDN_ETV_Pos) RCC_PLLCKSELR_DIVM2_4 (0x10UL << RCC_PLLCKSELR_DIVM2_Pos) SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE) FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos) MDMA_Channel15_BASE (MDMA_BASE + 0x00000400UL) HRTIM_BMTRGR_MSTCMP2 HRTIM_BMTRGR_MSTCMP2_Msk TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 FLASH_IT_RDSERR_BANK1 FLASH_CR_RDSERRIE RCC_APB2LPENR_TIM16LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM16LPEN_Pos) __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE __HAL_RCC_WWDG1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB3ENR, RCC_APB3ENR_WWDG1EN); tmpreg = READ_BIT(RCC->APB3ENR, RCC_APB3ENR_WWDG1EN); UNUSED(tmpreg); } while(0) SDMMC_ICR_CKSTOPC SDMMC_ICR_CKSTOPC_Msk USART_CR3_DMAT USART_CR3_DMAT_Msk HSEM_R_PROCID_Pos (0U) HRTIM_FLTINR1_FLT1F_1 (0x2UL << HRTIM_FLTINR1_FLT1F_Pos) DMA2D_ISR_CAEIF_Msk (0x1UL << DMA2D_ISR_CAEIF_Pos) PWR_MAINREGULATOR_ON (0U) RCC_LPTIM1CLKSOURCE_CLKP (RCC_D2CCIP2R_LPTIM1SEL_0 | RCC_D2CCIP2R_LPTIM1SEL_2) USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos) ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) LL_ADC_AWD_CHANNEL_9_INJ ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) HRTIM_EECR2_EE9SNS_Msk (0x3UL << HRTIM_EECR2_EE9SNS_Pos) MDMA_CCR_BRTIE_Msk (0x1UL << MDMA_CCR_BRTIE_Pos) __HAL_RCC_CRC_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_CRCAMEN) SAI_xDR_DATA SAI_xDR_DATA_Msk RCC_APB1LRSTR_TIM5RST RCC_APB1LRSTR_TIM5RST_Msk ETH_MACPOCR_ASYNCTRIG ETH_MACPOCR_ASYNCTRIG_Msk __HAL_DBGMCU_UnFreeze_FDCAN() (DBGMCU->APB1HFZ1 &= ~ (DBGMCU_APB1HFZ1_DBG_FDCAN)) CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos) RCC_PLL1DIVR_Q1_Msk (0x7FUL << RCC_PLL1DIVR_Q1_Pos) SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos) RCC_LPTIM345CLKSOURCE_PLL3 RCC_D3CCIPR_LPTIM345SEL_1 SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) HSEM_C1IER_ISE11_Msk (0x1UL << HSEM_C1IER_ISE11_Pos) EXTI_IMR2_IM36_Pos (4U) ChannelCount HRTIM_TIMICR_DLYPRTC_Msk (0x1UL << HRTIM_TIMICR_DLYPRTC_Pos) I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) __GNUCLIKE_ASM 3 CRS_ICR_ESYNCC CRS_ICR_ESYNCC_Msk DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk ADC_CSR_OVR_MST_Msk (0x1UL << ADC_CSR_OVR_MST_Pos) HRTIM_CPT1CR_TIMBCMP1 HRTIM_CPT1CR_TIMBCMP1_Msk SPI_SR_TSERF_Msk (0x1UL << SPI_SR_TSERF_Pos) HRTIM_CPT2CR_TA1SET_Msk (0x1UL << HRTIM_CPT2CR_TA1SET_Pos) RCC_PLL2DIVR_R2_Msk (0x7FUL << RCC_PLL2DIVR_R2_Pos) HRTIM_MCR_SYNCRSTM_Pos (10U) ADC_JDR4_JDATA_27 (0x08000000UL << ADC_JDR4_JDATA_Pos) SYSCFG_CFGR_SRAM4L_Pos (9U) FDCAN_TXEFC_EFS FDCAN_TXEFC_EFS_Msk ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos) HAL_DMA_BURST_STATE_BUSY RCC_AHB1LPENR_ADC12LPEN RCC_AHB1LPENR_ADC12LPEN_Msk ETH_MACVIR_VLT_UP ETH_MACVIR_VLT_UP_Msk LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos) ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE RCC_HSICFGR_HSICAL_5 (0x020UL << RCC_HSICFGR_HSICAL_Pos) FLASH_OPTSR_NRST_STBY_D1_Pos (7U) HRTIM_MICR_MUPD HRTIM_MICR_MUPD_Msk REV_ID_B ((uint32_t)0x2000) FPU_FPCCR_MMRDY_Pos 5U MDMA_GISR0_GIF13_Pos (13U) __ATTRIBUTE_IMPURE_DATA__  FDCANCCU_CREL_STEP_Pos (24U) __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED CRS_CR_TRIM_Msk (0x3FUL << CRS_CR_TRIM_Pos) DMA2_Stream3_BASE (DMA2_BASE + 0x058UL) DAC_SHRR_TREFRESH1 DAC_SHRR_TREFRESH1_Msk TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1 EXTI_D3PCR1L_PCS0_Pos (0U) USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk USB_OTG_DOEPINT_OTEPDIS_Pos (4U) SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos) FMC_PATT_ATTHOLD_0 (0x01UL << FMC_PATT_ATTHOLD_Pos) ADC_OFR2_OFFSET2_3 (0x0000008UL << ADC_OFR2_OFFSET2_Pos) LL_ADC_AWD3_TR LL_ADC_AWD3 JPEG_CONFR4_HSF JPEG_CONFR4_HSF_Msk LTDC_LxWHPCR_WHSTPOS_Msk (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos) USB_OTG_GAHBCFG_GINT_Pos (0U) HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 TIM15_BASE (D2_APB2PERIPH_BASE + 0x4000UL) TIM_RCR_REP TIM_RCR_REP_Msk EXTI_EMR2_EM35 EXTI_EMR2_EM35_Msk RTC_ALRMBR_MSK3_Pos (23U) RCC_AHB1LPENR_ETH1TXLPEN RCC_AHB1LPENR_ETH1TXLPEN_Msk FLASH_CCR_CLR_SNECCERR_Msk (0x1UL << FLASH_CCR_CLR_SNECCERR_Pos) CCMR3 RCC_RSR_D2RSTF_Msk (0x1UL << RCC_RSR_D2RSTF_Pos) RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos) IWDG_KR_KEY IWDG_KR_KEY_Msk TIM_TIM8_ETR_ADC2_AWD2 (TIM8_AF1_ETRSEL_2) ETH_MAC_ADDR3 (0x00UL) SYSCFG_CCVR_NCV SYSCFG_CCVR_NCV_Msk IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM HRTIM_TIMICR_CMP2C HRTIM_TIMICR_CMP2C_Msk TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) EXTI_IMR2_IM49_Pos (17U) EXTI_IMR2_IM43 EXTI_IMR2_IM43_Msk FDCAN_IE_PEAE FDCAN_IE_PEAE_Msk LTDC_CDSR_HDES_Msk (0x1UL << LTDC_CDSR_HDES_Pos) __HAL_RCC_D2SRAM2_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM2EN) == 0U) SDMMC_CMD_CMDINDEX_Pos (0U) ETH_MACHWF0R_GMIISEL ETH_MACHWF0R_GMIISEL_Msk RCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk ETH_MACA3HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA3HR_ADDRHI_Pos) USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk HRTIM_CPT2CR_EXEV6CPT HRTIM_CPT2CR_EXEV6CPT_Msk DBGMCU_APB2FZ1_DBG_TIM17 DBGMCU_APB2FZ1_DBG_TIM17_Msk HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 BDMA_IFCR_CTEIF5_Pos (23U) RCC_AHB2ENR_DCMIEN_Pos (0U) FDCAN_ILS_PEAE FDCAN_ILS_PEAE_Msk LTDC_LxCLUTWR_BLUE_Msk (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos) HSEM_C1MISR_MISF11 HSEM_C1MISR_MISF11_Msk FDCAN_TTOCN_SWS_Msk (0x3UL << FDCAN_TTOCN_SWS_Pos) RCC_AHB2ENR_D2SRAM2EN_Pos RCC_AHB2ENR_SRAM2EN_Pos TIM_OCMODE_RETRIGERRABLE_OPM1 TIM_CCMR1_OC1M_3 HSEM_C1ICR_ISC1_Msk (0x1UL << HSEM_C1ICR_ISC1_Pos) uint16_t __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON) OUTPUT_TYPE (0x1uL << OUTPUT_TYPE_Pos) __HAL_RCC_CRS_ENABLE_IT(__INTERRUPT__) SET_BIT(CRS->CR, (__INTERRUPT__)) LL_ADC_AWD_CHANNEL_16_REG_INJ ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk FDCAN_XIDFC_FLESA_Pos (2U) GPIOK_PIN_AVAILABLE (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7) HRTIM_EECR2_EE8SNS_1 (0x2UL << HRTIM_EECR2_EE8SNS_Pos) HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT 29U SysTick_CALIB_NOREF_Pos 31U IS_MDMA_DESTINATION_INC(__INC__) (((__INC__) == MDMA_DEST_INC_DISABLE ) || ((__INC__) == MDMA_DEST_INC_BYTE ) || ((__INC__) == MDMA_DEST_INC_HALFWORD ) || ((__INC__) == MDMA_DEST_INC_WORD ) || ((__INC__) == MDMA_DEST_INC_DOUBLEWORD) || ((__INC__) == MDMA_DEST_DEC_BYTE) || ((__INC__) == MDMA_DEST_DEC_HALFWORD) || ((__INC__) == MDMA_DEST_DEC_WORD) || ((__INC__) == MDMA_DEST_DEC_DOUBLEWORD)) SDMMC_DCTRL_DTEN_Pos (0U) TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) GPIO_AF7_USART2 ((uint8_t)0x07) DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos) DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos) BDMA_ISR_TEIF5_Pos (23U) USB_OTG_GOTGCTL_ASVLD_Pos (18U) SYSCFG_EXTICR4_EXTI14_PC (0x00000200U) SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk DFSDM1_FLT3_IRQn IS_OB_USER_IWDG_STDBY(VALUE) (((VALUE) == OB_IWDG_STDBY_FREEZE) || ((VALUE) == OB_IWDG_STDBY_ACTIVE)) RCC_CRRCR_HSI48CAL_4 (0x010UL << RCC_CRRCR_HSI48CAL_Pos) MDMA_REPEAT_BLOCK_TRANSFER ((uint32_t)MDMA_CTCR_TRGM_1) ETH_MACPCSR_RWKPFE ETH_MACPCSR_RWKPFE_Msk SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos) __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS TIM_SR_CC6IF TIM_SR_CC6IF_Msk FDCAN_TTILS_WTS_Pos (16U) I2C_ISR_RXNE_Pos (2U) HSEM_C1ICR_ISC4_Pos (4U) GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5 HAL_DMAMUX_SYNC_RISING DMAMUX_CxCR_SPOL_0 RCC_CSICFGR_CSITRIM_2 (0x04UL << RCC_CSICFGR_CSITRIM_Pos) USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos) ETH_MTLRQMPOCR_OVFCNTOVF ETH_MTLRQMPOCR_OVFCNTOVF_Msk EXTI_GPIOJ 0x00000009U IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) BDMA_REQUEST_SAI4_B 16U TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E __INT_WCHAR_T_H  USART_CR2_STOP USART_CR2_STOP_Msk FDCAN_ILS_RF0LL_Msk (0x1UL << FDCAN_ILS_RF0LL_Pos) TIM_CR2_OIS4_Pos (14U) WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) FDCAN_NDAT2_ND37_Msk (0x1UL << FDCAN_NDAT2_ND37_Pos) ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos) __STDC_VERSION__ 201112L CEC_ISR_RXBR_Pos (0U) ADC_OFR1_OFFSET1_12 (0x0001000UL << ADC_OFR1_OFFSET1_Pos) TIM_TIM5_TI1_GPIO 0x00000000U GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk _Nullable  DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) FDCAN_IE_TEFWE_Msk (0x1UL << FDCAN_IE_TEFWE_Pos) ETH_MACIER_RXSTSIE_Pos (14U) TIM6_BASE (D2_APB1PERIPH_BASE + 0x1000UL) __HAL_RCC_BKPRAM_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BKPRAMEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BKPRAMEN); UNUSED(tmpreg); } while(0) SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos) SPDIFRX_SR_CSRNE_Msk (0x1UL << SPDIFRX_SR_CSRNE_Pos) EXTI_EMR1_EM22 EXTI_EMR1_EM22_Msk LTDC_GCR_DGW LTDC_GCR_DGW_Msk OPAMP_OTR_TRIMOFFSETN OPAMP_OTR_TRIMOFFSETN_Msk PWR_WKUPEPR_WKUPPUPD3_Pos (20U) __HAL_RCC_SPI6_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_SPI6EN) == 0U) BDMA_IFCR_CHTIF2_Msk (0x1UL << BDMA_IFCR_CHTIF2_Pos) HRTIM_BDTUPR_TIMDIER_Pos (2U) HRTIM_TIMICR_RST2C HRTIM_TIMICR_RST2C_Msk HRTIM_FLTINR2_FLT5SRC HRTIM_FLTINR2_FLT5SRC_Msk USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) RCC_D1CFGR_D1CPRE_DIV128 RCC_D1CFGR_D1CPRE_DIV128_Msk FLASH_SR_SNECCERR_Msk (0x1UL << FLASH_SR_SNECCERR_Pos) DMAMUX_RGSR_OF7 DMAMUX_RGSR_OF7_Msk TIM_Base_InitTypeDef SAI_xFRCR_FSDEF_Pos (16U) RCC_D2CCIP2R_USBSEL_Pos (20U) HRTIM_MCR_TBCEN_Msk (0x1UL << HRTIM_MCR_TBCEN_Pos) EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk HSEM_C1MISR_MISF1_Msk (0x1UL << HSEM_C1MISR_MISF1_Pos) EXTI_D3PCR1L_PCS9 EXTI_D3PCR1L_PCS9_Msk USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U) __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED RCC_APB4LPENR_VREFLPEN_Pos (15U) HRTIM_ADC1R_AD1TDC3_Pos (25U) LTDC_ICR_CFUIF_Pos (1U) HRTIM_RSTDR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTDR_TIMCCMP4_Pos) MDMA_Channel12_BASE (MDMA_BASE + 0x00000340UL) M_PI_2 1.57079632679489661923 GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) __HAL_PWR_GET_FLAG(__FLAG__) (((__FLAG__) == PWR_FLAG_PVDO) ? ((PWR->CSR1 & PWR_CSR1_PVDO) == PWR_CSR1_PVDO) : ((__FLAG__) == PWR_FLAG_AVDO) ? ((PWR->CSR1 & PWR_CSR1_AVDO) == PWR_CSR1_AVDO) : ((__FLAG__) == PWR_FLAG_ACTVOSRDY) ? ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == PWR_CSR1_ACTVOSRDY) : ((__FLAG__) == PWR_FLAG_VOSRDY) ? ((PWR->D3CR & PWR_D3CR_VOSRDY) == PWR_D3CR_VOSRDY) : ((__FLAG__) == PWR_FLAG_SCUEN) ? ((PWR->CR3 & PWR_CR3_SCUEN) == PWR_CR3_SCUEN) : ((__FLAG__) == PWR_FLAG_BRR) ? ((PWR->CR2 & PWR_CR2_BRRDY) == PWR_CR2_BRRDY) : ((__FLAG__) == PWR_FLAG_SB) ? ((PWR->CPUCR & PWR_CPUCR_SBF) == PWR_CPUCR_SBF) : ((__FLAG__) == PWR_FLAG_STOP) ? ((PWR->CPUCR & PWR_CPUCR_STOPF) == PWR_CPUCR_STOPF) : ((__FLAG__) == PWR_FLAG_SB_D1) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D1) == PWR_CPUCR_SBF_D1) : ((__FLAG__) == PWR_FLAG_SB_D2) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D2) == PWR_CPUCR_SBF_D2) : ((__FLAG__) == PWR_FLAG_USB33RDY) ? ((PWR->CR3 & PWR_CR3_USB33RDY) == PWR_CR3_USB33RDY) : ((__FLAG__) == PWR_FLAG_TEMPH) ? ((PWR->CR2 & PWR_CR2_TEMPH) == PWR_CR2_TEMPH) : ((__FLAG__) == PWR_FLAG_TEMPL) ? ((PWR->CR2 & PWR_CR2_TEMPL) == PWR_CR2_TEMPL) : ((__FLAG__) == PWR_FLAG_VBATH) ? ((PWR->CR2 & PWR_CR2_VBATH) == PWR_CR2_VBATH) : ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL)) HRTIM_MPER_MPER_Msk (0xFFFFUL << HRTIM_MPER_MPER_Pos) HRTIM_ADC2R_AD2MC4_Msk (0x1UL << HRTIM_ADC2R_AD2MC4_Pos) HRTIM_SET1R_EXTVNT8_Msk (0x1UL << HRTIM_SET1R_EXTVNT8_Pos) SYSCFG_EXTICR2_EXTI7_PD (0x00003000U) RCC_APB4RSTR_LPTIM4RST_Pos (11U) LTDC_BCCR_BCBLUE LTDC_BCCR_BCBLUE_Msk PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER MDMA_FULL_TRANSFER ((uint32_t)MDMA_CTCR_TRGM) TIM_SR_COMIF TIM_SR_COMIF_Msk __ARM_FEATURE_DOTPROD FMC_BTRx_DATAST_3 (0x08UL << FMC_BTRx_DATAST_Pos) ETH_MMCCR_CNTPRSTLVL_Msk (0x1UL << ETH_MMCCR_CNTPRSTLVL_Pos) HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk IWDG_SR_RVU_Pos (1U) ADC_AWD_TR3_REGOFFSET (ADC_AWD_CR3_REGOFFSET) FDCAN_DBTP_DTSEG1 FDCAN_DBTP_DTSEG1_Msk ADC_OFR3_OFFSET3_9 (0x0000200UL << ADC_OFR3_OFFSET3_Pos) IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE)) DBGMCU_APB1LFZ1_DBG_TIM13 DBGMCU_APB1LFZ1_DBG_TIM13_Msk TIM_EVENTSOURCE_UPDATE TIM_EGR_UG DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) CAN_TXSTATUS_FAILED ((uint8_t)0x00U) USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) ETH_MACTSSR_TSSOVF_Msk (0x1UL << ETH_MACTSSR_TSSOVF_Pos) HRTIM_ADC2R_AD2TDC2_Msk (0x1UL << HRTIM_ADC2R_AD2TDC2_Pos) LTDC_GCR_VSPOL LTDC_GCR_VSPOL_Msk RCC_CSR_LSION_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIV11 (0x0000B300U) RCC_APB1LRSTR_TIM3RST_Msk (0x1UL << RCC_APB1LRSTR_TIM3RST_Pos) HRTIM_CNTR_CNTR_Msk (0xFFFFUL << HRTIM_CNTR_CNTR_Pos) __SCCSID(s) struct __hack TIM8_AF1_BKCMP1P_Msk (0x1UL << TIM8_AF1_BKCMP1P_Pos) ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos) __HAL_RCC_D2SRAM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN); UNUSED(tmpreg); } while(0) __HAL_RCC_SAI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN); UNUSED(tmpreg); } while(0) HRTIM_RST1R_EXTVNT6_Pos (26U) HRTIM_TIMDIER_REPDE HRTIM_TIMDIER_REPDE_Msk DMA2D_ISR_CAEIF_Pos (3U) BDMA_CCR_PSIZE_1 (0x2UL << BDMA_CCR_PSIZE_Pos) TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 ETH_MACHWF0R_TSSEL_Pos (12U) ADC_CALFACT_CALFACT_S_0 (0x001UL << ADC_CALFACT_CALFACT_S_Pos) DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk HRTIM_EECR1_EE1SNS HRTIM_EECR1_EE1SNS_Msk DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE DMA2D_OCOLR_RED_1_Msk (0xFFUL << DMA2D_OCOLR_RED_1_Pos) RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) FDCAN_TTOCF_EVTP_Msk (0x1UL << FDCAN_TTOCF_EVTP_Pos) TIM17_BASE (D2_APB2PERIPH_BASE + 0x4800UL) __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE FDCAN_CCCR_BRSE FDCAN_CCCR_BRSE_Msk PWR_CPUCR_CSSF PWR_CPUCR_CSSF_Msk TIM_CCR5_CCR5_Pos (0U) ADC_SMPRX_REGOFFSET_POS (25UL) xPSR_Q_Pos 27U TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk FDCAN_IE_EPE_Pos (23U) GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) FDCAN_TTILS_TTMIS_Msk (0x1UL << FDCAN_TTILS_TTMIS_Pos) ETH_MACHWF2R_TXCHCNT_Msk (0xFUL << ETH_MACHWF2R_TXCHCNT_Pos) USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) USB_OTG_DIEPINT_AHBERR_Pos (2U) TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos) DMA_HISR_TCIF5_Pos (11U) RCC_CSICFGR_CSICAL_3 (0x08UL << RCC_CSICFGR_CSICAL_Pos) USB_OTG_GRSTCTL_FCRST_Pos (2U) ETH_MACTSCR_TXTSSTSM ETH_MACTSCR_TXTSSTSM_Msk ADC_SMPR1_SMP6_Pos (18U) SWPMI_ICR_CRXBFF_Pos (0U) IWDG_WINR_WIN IWDG_WINR_WIN_Msk RCC_PERIPHCLK_SAI4B ((uint64_t)(0x00000800U)) HRTIM_CPT1CR_UPDCPT_Pos (1U) FLASH_CR_OPERRIE FLASH_CR_OPERRIE_Msk ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk FDCAN_TOCC_TOP FDCAN_TOCC_TOP_Msk RCC_D2CCIP2R_LPTIM1SEL RCC_D2CCIP2R_LPTIM1SEL_Msk ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET HSEM_C1MISR_MISF29_Pos (29U) ETH_MACCR_S2KP ETH_MACCR_S2KP_Msk EXTI_REG2 (0x01UL << EXTI_REG_SHIFT) DFSDM_FLTCR1_JSYNC_Pos (3U) FDCAN_ILS_BEUE_Msk (0x1UL << FDCAN_ILS_BEUE_Pos) EXTI_SWIER3_SWIER85 EXTI_SWIER3_SWIER85_Msk JPEG_CR_JCEN_Msk (0x1UL << JPEG_CR_JCEN_Pos) __INT_FAST32_WIDTH__ 32 ARM_MPU_AP_PRIV 1U SPI_CFG1_DSIZE_0 (0x01UL << SPI_CFG1_DSIZE_Pos) RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) BDMA_IFCR_CTCIF2 BDMA_IFCR_CTCIF2_Msk MSION_BITNUMBER RCC_MSION_BIT_NUMBER LL_ADC_OFFSET_4 ADC_OFR4_REGOFFSET BDMA_ISR_GIF6_Msk (0x1UL << BDMA_ISR_GIF6_Pos) ETH_MACMDIOAR_C45E ETH_MACMDIOAR_C45E_Msk TIM5_AF1_ETRSEL TIM5_AF1_ETRSEL_Msk GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) USE_HAL_TIM_REGISTER_CALLBACKS 0U SCB_SCR_SEVONPEND_Pos 4U ETH_MACL3A0R_L3A0 ETH_MACL3A0R_L3A0_Msk ETH_MAC_RXFIFO_FULL 0x00000300U DMA2D_CR_SUSP_Msk (0x1UL << DMA2D_CR_SUSP_Pos) SPI_CR1_IOLOCK_Msk (0x1UL << SPI_CR1_IOLOCK_Pos) HAL_I2C_STATE_BUSY_RX ADC_OFR3_OFFSET3_13 (0x0002000UL << ADC_OFR3_OFFSET3_Pos) ADC_CALFACT_CALFACT_D_6 (0x040UL << ADC_CALFACT_CALFACT_D_Pos) FDCAN_TXBAR_AR FDCAN_TXBAR_AR_Msk ETH_MACHWF0R_PCSSEL_Pos (3U) ETH_MTLRQDR_RWCSTS_Msk (0x1UL << ETH_MTLRQDR_RWCSTS_Pos) UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE ETH_MMCRUPGR_RXUCASTG_Pos (0U) LTDC_BCCR_BCBLUE_Pos (0U) RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos) DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk ADC_CHANNEL_10_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1 ) USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos) long double USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos) EXTI_FTSR1_TR10 EXTI_FTSR1_TR10_Msk ADC_DIFSEL_DIFSEL_Pos (0U) SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) OPAMP2_CSR_CALON OPAMP2_CSR_CALON_Msk OB_IWDG_STOP_FREEZE 0x00000000U FDCAN_TTOST_GFI_Msk (0x1UL << FDCAN_TTOST_GFI_Pos) __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED TIM8_AF1_BKCMP1E_Msk (0x1UL << TIM8_AF1_BKCMP1E_Pos) __INTMAX_C(c) c ## LL ADC_PCSEL_PCSEL_6 (0x00040UL << ADC_PCSEL_PCSEL_Pos) RCC_APB1LENR_TIM5EN_Msk (0x1UL << RCC_APB1LENR_TIM5EN_Pos) TIM_TRGO2_OC1REF TIM_CR2_MMS2_2 FLASH_FLAG_OPERR FLASH_SR_OPERR DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos) SWPMI_ISR_RXBERF_Pos (2U) TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos) RCC_RTCCLKSOURCE_HSE_DIV34 (0x00022300U) TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk HAL_RCC_ClockConfig ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk ADC_FLAG_LDORDY ADC_ISR_LDORDY SYSCFG_PMCR_BOOSTVDDSEL SYSCFG_PMCR_BOOSTVDDSEL_Msk LTDC_CDSR_VDES_Pos (0U) SYSCFG_EXTICR1_EXTI0_PF (0x00000005U) DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk OB_USER_NRST_STDBY_D1 0x0004U __FLT32_HAS_QUIET_NAN__ 1 HRTIM_BDTUPR_TIMSET1R_Msk (0x1UL << HRTIM_BDTUPR_TIMSET1R_Pos) SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE QUADSPI_CCR_FMODE_Pos (26U) IS_RCC_SAI2CLK(__SOURCE__) (((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI2CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI2CLKSOURCE_PIN)) __DMA_HandleTypeDef FDCAN_TTOCF_ECC_Pos (25U) VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos) FDCAN_PSR_BO FDCAN_PSR_BO_Msk IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL)) __HAL_RCC_SWPMI1_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_SWPMIEN) EXTI_IMR1_IM_Pos (0U) HRTIM_CPT2CR_EXEV2CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV2CPT_Pos) EXTI_LINE_10 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0AU) RCC_CRS_SYNC_DIV16 CRS_CFGR_SYNCDIV_2 __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER I2C_OAR1_OA1_Pos (0U) __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOHLPEN) SYSCFG_UR11_SAEND_BANK2_Pos (0U) RCC_LPTIM4CLKSOURCE_D3PCLK1 RCC_LPTIM345CLKSOURCE_D3PCLK1 BDMA_CCR_DIR BDMA_CCR_DIR_Msk DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos) _WCHAR_T_DEFINED  MDMA_GISR0_GIF5_Pos (5U) FDCAN_IE_EWE_Pos (24U) HRTIM_OUTR_FAULT2_1 (0x2UL << HRTIM_OUTR_FAULT2_Pos) __HAL_RCC_D3SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR |= (RCC_AHB4LPENR_D3SRAM1LPEN)) IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON)) HRTIM_OENR_TB2OEN_Pos (3U) FDCAN_CCCR_CSR_Pos (4U) HRTIM_EEFR2_EE8LTCH_Msk (0x1UL << HRTIM_EEFR2_EE8LTCH_Pos) JPEG_CONFR6_VSF JPEG_CONFR6_VSF_Msk RCC_AHB4ENR_CRCEN_Msk (0x1UL << RCC_AHB4ENR_CRCEN_Pos) LL_ADC_FLAG_JEOC ADC_ISR_JEOC HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos) RCC_MCO2SOURCE_LSICLK ((uint32_t)RCC_CFGR_MCO2_0 | RCC_CFGR_MCO2_2) _DEFAULT_SOURCE HRTIM_SET1R_MSTPER_Pos (7U) RCC_D2CCIP2R_USBSEL_Msk (0x3UL << RCC_D2CCIP2R_USBSEL_Pos) ETH_MACPFR_HUC_Pos (1U) USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk SYSCFG_UR11_IWDG1M SYSCFG_UR11_IWDG1M_Msk SYSCFG_EXTICR1_EXTI3_PH (0x00007000U) CSI_VALUE (4000000UL) SYSCFG_CFGR_ITCML_Msk (0x1UL << SYSCFG_CFGR_ITCML_Pos) DAC_DHR12RD_DACC2DHR_Pos (16U) DAC_SR_BWST2_Msk (0x1UL << DAC_SR_BWST2_Pos) __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) ETH_DMACRDRLR_RDRL_Msk (0x3FFUL << ETH_DMACRDRLR_RDRL_Pos) SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) HRTIM_RST2R_TIMEVNT6_Pos (17U) HRTIM_DTR_DTF_5 (0x020UL << HRTIM_DTR_DTF_Pos) FLASH_CCR_CLR_CRCEND_Msk (0x1UL << FLASH_CCR_CLR_CRCEND_Pos) HRTIM_CPT1CR_TIMCCMP1 HRTIM_CPT1CR_TIMCCMP1_Msk __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_USART3LPEN) RCC_AHB1LPENR_ADC12LPEN_Msk (0x1UL << RCC_AHB1LPENR_ADC12LPEN_Pos) IS_D3_STATE(STATE) (((STATE) == PWR_D3_DOMAIN_STOP) || ((STATE) == PWR_D3_DOMAIN_RUN)) RCC_APB1LENR_USART3EN_Pos (18U) EXTI_IMR1_IM28_Pos (28U) ADC_REG_RANK_4_SQRX_BITOFFSET_POS (24UL) RCC_APB1LRSTR_UART4RST_Msk (0x1UL << RCC_APB1LRSTR_UART4RST_Pos) GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) GPIO_AF10_COMP1 ((uint8_t)0x0A) ETH_MACWTR_WTO_12KB (0x0000000AU) RCC_CRS_FLAG_TRIMOVF CRS_ISR_TRIMOVF IS_TIM_CC6_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos) LTDC_LxCFBAR_CFBADD_Pos (0U) RCC_APB1HLPENR_OPAMPLPEN_Msk (0x1UL << RCC_APB1HLPENR_OPAMPLPEN_Pos) RCC_FLAG_PLLRDY ((uint8_t)0x39) ETH_MACTTSSNR_TXTSSLO ETH_MACTTSSNR_TXTSSLO_Msk OPAMP2_CSR_PGGAIN_2 (0x4UL << OPAMP2_CSR_PGGAIN_Pos) HRTIM_FLTINR1_FLT1LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT1LCK_Pos) FDCAN_NDAT2_ND39_Pos (7U) __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE SDMMC_POWER_VSWITCHEN_Pos (3U) USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos) __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig RCC_D1CFGR_D1PPRE_DIV1 (0U) FMC_BTRx_DATAST_1 (0x02UL << FMC_BTRx_DATAST_Pos) DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk HRTIM_CPT2CR_TE1RST HRTIM_CPT2CR_TE1RST_Msk EXTI_IMR1_IM27_Msk (0x1UL << EXTI_IMR1_IM27_Pos) RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G SCB_CCSIDR_WB_Pos 30U TIM_CR2_MMS2 TIM_CR2_MMS2_Msk ADC_JDR2_JDATA_4 (0x00000010UL << ADC_JDR2_JDATA_Pos) HRTIM_RSTBR_TIMECMP1 HRTIM_RSTBR_TIMECMP1_Msk FDCAN_TTILS_CERS FDCAN_TTILS_CERS_Msk QUADSPI_CR_DMAEN_Pos (2U) USB_OTG_GCCFG_DCDET USB_OTG_GCCFG_DCDET_Msk RTC_ISR_INIT_Pos (7U) __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE CAN_TXSTATUS_OK ((uint8_t)0x01U) RCC_APB1LRSTR_TIM2RST RCC_APB1LRSTR_TIM2RST_Msk DAC_CR_TEN2 DAC_CR_TEN2_Msk HSEM_C1ICR_ISC19_Pos (19U) HRTIM_SET1R_CMP2_Msk (0x1UL << HRTIM_SET1R_CMP2_Pos) RAMECC_IER_GECCDEIE RAMECC_IER_GECCDEIE_Msk HRTIM_EEFR1_EE1FLTR_3 (0x8UL << HRTIM_EEFR1_EE1FLTR_Pos) __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM7RST) IS_DMAMUX_SYNC_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE LPTIM_CFGR_TIMOUT_Pos (19U) SPI_CFG2_IOSWP_Pos (15U) SAI_PDMDLY_DLYM4R_2 (0x4UL << SAI_PDMDLY_DLYM4R_Pos) DMA2D_OCOLR_BLUE_4 DMA2D_OCOLR_BLUE_4_Msk ETH_DMADSR_TPS_FETCHING_Pos (12U) LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos) EXTI_SWIER1_SWIER9 EXTI_SWIER1_SWIER9_Msk HRTIM_ODISR_TA1ODIS_Msk (0x1UL << HRTIM_ODISR_TA1ODIS_Pos) HRTIM_RST2R_TIMEVNT5 HRTIM_RST2R_TIMEVNT5_Msk ADC_JDR3_JDATA_30 (0x40000000UL << ADC_JDR3_JDATA_Pos) RCC_APB4ENR_I2C4EN RCC_APB4ENR_I2C4EN_Msk RCC_D3CCIPR_LPTIM2SEL_Pos (10U) SWPMI_ICR_CRXBERF_Pos (2U) USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) RCC_AHB4ENR_GPIOJEN RCC_AHB4ENR_GPIOJEN_Msk SPDIFRX_CR_DRFMT_Msk (0x3UL << SPDIFRX_CR_DRFMT_Pos) EXTI_EMR2_EM42 EXTI_EMR2_EM42_Msk IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8) || ((INSTANCE) == LPUART1)) USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U) RCC_STOP_WAKEUPCLOCK_CSI RCC_CFGR_STOPWUCK TIM_TIM2_ETR_GPIO 0x00000000U SYSCFG_UR16_FZIWDGSTP_Msk (0x1UL << SYSCFG_UR16_FZIWDGSTP_Pos) QUADSPI_DCR_FSIZE_1 (0x02UL << QUADSPI_DCR_FSIZE_Pos) HRTIM_TIMCR_SYNCSTRT_Pos (11U) USART_ISR_TXFE USART_ISR_TXFE_Msk LL_ADC_DMA_REG_REGULAR_DATA (0x00000000UL) RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos) HRTIM_SET2R_EXTVNT6_Msk (0x1UL << HRTIM_SET2R_EXTVNT6_Pos) USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk EXTI_IMR2_IM50 EXTI_IMR2_IM50_Msk TIM_TIM1_TI1_COMP1_OUT TIM_TIM1_TI1_COMP1 CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE HRTIM_BMCR_MTBM HRTIM_BMCR_MTBM_Msk ADC_OFR1_OFFSET1_4 (0x0000010UL << ADC_OFR1_OFFSET1_Pos) ETH_MACTSSR_ATSSTN_Msk (0xFUL << ETH_MACTSSR_ATSSTN_Pos) TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos) OB_BOOTADDR_ITCM_FLASH 0x0080U LL_ADC_BOOST_MODE_25MHZ ((ADC_CR_BOOST_0 <<2) | ADC_CR_BOOST_1 ) BDMA_IFCR_CTCIF2_Pos (9U) FMC_PMEM_MEMHIZ_0 (0x01UL << FMC_PMEM_MEMHIZ_Pos) OPAMP_HSOTR_TRIMHSOFFSETP_Msk (0x1FUL << OPAMP_HSOTR_TRIMHSOFFSETP_Pos) HSEM_C1ICR_ISC20 HSEM_C1ICR_ISC20_Msk USE_HAL_HCD_REGISTER_CALLBACKS 0U ADC_JDR1_REGOFFSET (0x00000000UL) SDMMC_STA_DHOLD SDMMC_STA_DHOLD_Msk HRTIM_MICR_MCMP1 HRTIM_MICR_MCMP1_Msk HRTIM_OENR_TE1OEN_Pos (8U) HRTIM_FLTINR1_FLT4LCK HRTIM_FLTINR1_FLT4LCK_Msk DBGMCU_APB2FZ1_DBG_TIM1_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM1_Pos) USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos) OPAMP2_CSR_PGGAIN_Msk (0xFUL << OPAMP2_CSR_PGGAIN_Pos) ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos) __HAL_RCC_GET_SPDIFRX_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPDIFSEL))) __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET FDCAN_IE_MRAFE_Msk (0x1UL << FDCAN_IE_MRAFE_Pos) ADC_CALFACT2_LINCALFACT_Pos (0U) IS_OB_IWDG_STDBY_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STDBY_FREEZE) || ((FREEZE) == OB_IWDG_STDBY_ACTIVE)) SWPMI_CR_DEACT_Msk (0x1UL << SWPMI_CR_DEACT_Pos) EXTI_EMR2_EM61_Msk (0x1UL << EXTI_EMR2_EM61_Pos) ETH_MMCTIR_TXMCOLGPIS_Pos (15U) HRTIM_SET2R_EXTVNT1 HRTIM_SET2R_EXTVNT1_Msk DCMI_ICR_OVR_ISC_Pos (1U) __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos) __HAL_RCC_MDMA_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_MDMAEN) == 0U) __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) == 0U) USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk SYSCFG_PMCR_PA1SO_Pos (25U) ETH_MMCCR_CNTFREEZ_Msk (0x1UL << ETH_MMCCR_CNTFREEZ_Pos) USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) TIM_DMABASE_CCR2 0x0000000EU DMA2D_FGMAR_MA_Pos (0U) HAL_TIM_ACTIVE_CHANNEL_1 HAL_TIM_ACTIVE_CHANNEL_2 HAL_TIM_ACTIVE_CHANNEL_3 HAL_TIM_ACTIVE_CHANNEL_4 HAL_TIM_ACTIVE_CHANNEL_5 HAL_TIM_ACTIVE_CHANNEL_6 HRTIM_TIMISR_O1STAT_Pos (18U) RTC_BKP24R_Pos (0U) __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED _ATFILE_SOURCE 1 FDCAN_ILS_TEFWL_Msk (0x1UL << FDCAN_ILS_TEFWL_Pos) EXTI_IMR2_IM57_Msk (0x1UL << EXTI_IMR2_IM57_Pos) RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk CCER_CCxE_MASK TIM_CCER_CCxE_MASK HRTIM_OUTR_POL1_Pos (1U) IS_ADC_REGULAR_RANK(__CHANNEL__) (((__CHANNEL__) == ADC_REGULAR_RANK_1 ) || ((__CHANNEL__) == ADC_REGULAR_RANK_2 ) || ((__CHANNEL__) == ADC_REGULAR_RANK_3 ) || ((__CHANNEL__) == ADC_REGULAR_RANK_4 ) || ((__CHANNEL__) == ADC_REGULAR_RANK_5 ) || ((__CHANNEL__) == ADC_REGULAR_RANK_6 ) || ((__CHANNEL__) == ADC_REGULAR_RANK_7 ) || ((__CHANNEL__) == ADC_REGULAR_RANK_8 ) || ((__CHANNEL__) == ADC_REGULAR_RANK_9 ) || ((__CHANNEL__) == ADC_REGULAR_RANK_10) || ((__CHANNEL__) == ADC_REGULAR_RANK_11) || ((__CHANNEL__) == ADC_REGULAR_RANK_12) || ((__CHANNEL__) == ADC_REGULAR_RANK_13) || ((__CHANNEL__) == ADC_REGULAR_RANK_14) || ((__CHANNEL__) == ADC_REGULAR_RANK_15) || ((__CHANNEL__) == ADC_REGULAR_RANK_16) ) RCC_AHB3ENR_FMCEN_Pos (12U) HRTIM_RSTBR_TIMACMP1_Pos (19U) TPI_ITATBCTR2_ATREADY2_Msk (0x1UL ) USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk ETH_MMCTIR_TXGPKTIS_Msk (0x1UL << ETH_MMCTIR_TXGPKTIS_Pos) LPTIM_CFGR_PRESC_Pos (9U) __HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM12RST) ETH_DMACRDTPR_RDT_Msk (0x3FFFFFFFUL << ETH_DMACRDTPR_RDT_Pos) CoreDebug_DEMCR_VC_HARDERR_Pos 10U FLASH_FLAG_SNECCERR_BANK2 (FLASH_SR_SNECCERR | 0x80000000U) SYSCFG_UR16_PKP_Pos (16U) RCC_D2CFGR_D2PPRE2_DIV4_Pos (8U) RCC_APB1HLPENR_FDCANLPEN RCC_APB1HLPENR_FDCANLPEN_Msk RCC_AHB1ENR_DMA1EN_Pos (0U) DAC_SHRR_TREFRESH2_Msk (0xFFUL << DAC_SHRR_TREFRESH2_Pos) HRTIM_CPT2CR_TB1RST_Pos (17U) HRTIM_ADC3R_AD3TBC2 HRTIM_ADC3R_AD3TBC2_Msk __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef JPEG_CONFR5_QT_0 (0x1UL << JPEG_CONFR5_QT_Pos) HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef USART_CR3_RXFTCFG_Pos (25U) DMAMUX_CSR_SOF13_Pos (13U) ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) HRTIM_TIMCR_DELCMP4_1 (0x2UL << HRTIM_TIMCR_DELCMP4_Pos) ADC_HandleTypeDef __HAL_RCC_HSEM_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_HSEMEN) MDMA_CBNDTR_BRSUM MDMA_CBNDTR_BRSUM_Msk DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk __const const RCC_APB1LENR_SPI2EN_Pos (14U) DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk TIM_SR_CC4OF TIM_SR_CC4OF_Msk GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk GPIO_AF3_LPTIM4 ((uint8_t)0x03) DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE) SDMMC_STA_IDMATE_Msk (0x1UL << SDMMC_STA_IDMATE_Pos) TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0 RCC_LSI_OFF (0x00000000U) ETH_MACACR_ATSEN1_Msk (0x1UL << ETH_MACACR_ATSEN1_Pos) ADC_REG_RANK_7_SQRX_BITOFFSET_POS (12UL) LPTIM_CFGR2_IN1SEL_1 (0x2UL << LPTIM_CFGR2_IN1SEL_Pos) DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x0104UL) HAL_SD_DriveTransciver_1_8V_Callback HAL_SD_DriveTransceiver_1_8V_Callback __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos) USB_OTG_GINTMSK_PTXFEM_Pos (26U) HRTIM_ADC4R_AD4EEV6_Pos (5U) SYSCFG_EXTICR1_EXTI2_PE (0x00000400U) HRTIM_BMTRGR_TARST_Pos (7U) ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk RCC_RTCCLKSOURCE_HSE_DIV7 (0x00007300U) TIM_TIM8_ETR_COMP1 TIM8_AF1_ETRSEL_0 HRTIM_EECR1_EE2POL HRTIM_EECR1_EE2POL_Msk TIM15_AF1_BKCMP1P_Pos (10U) DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) ETH_DMASBMR_RB_Msk (0x1UL << ETH_DMASBMR_RB_Pos) __FAST8  USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) STLINK_RX_GPIO_Port GPIOD OPAMP2_CSR_VPSEL_Msk (0x3UL << OPAMP2_CSR_VPSEL_Pos) PWR_CPUCR_SBF_D2_Pos (8U) __HAL_DBGMCU_UnFreeze_TIM5() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM5)) RCC_APB1LENR_UART5EN RCC_APB1LENR_UART5EN_Msk I2C2_BASE (D2_APB1PERIPH_BASE + 0x5800UL) GPIO_AF4_LPTIM2 ((uint8_t)0x04) TIM_TIM5_ETR_GPIO 0x00000000U DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) FDCANCCU_CREL_REL_Msk (0xFUL << FDCANCCU_CREL_REL_Pos) HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk TIM_TIM12_TI1_GPIO 0x00000000U HRTIM_SET2R_TIMEVNT8 HRTIM_SET2R_TIMEVNT8_Msk DFSDM_FLTCR1_AWFSEL_Pos (30U) __HAL_RCC_USART2_CONFIG __HAL_RCC_USART234578_CONFIG RCC_CIFR_LSIRDYF_Pos (0U) RCC_APB1LLPENR_TIM2LPEN_Pos (0U) FDCAN_RXF1C_F1WM_Msk (0x7FUL << FDCAN_RXF1C_F1WM_Pos) RCC_APB1LLPENR_TIM7LPEN_Pos (5U) SPI_CFG1_UDRCFG_1 (0x2UL << SPI_CFG1_UDRCFG_Pos) RCC_LPTIM3CLKSOURCE_LSE RCC_LPTIM345CLKSOURCE_LSE GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk __HAL_RCC_SAI2_CONFIG __HAL_RCC_SAI23_CONFIG IS_RCC_LPTIM345CLK(SOURCE) (((SOURCE) == RCC_LPTIM345CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_LPTIM345CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM345CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM345CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM345CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM345CLKSOURCE_CLKP)) HRTIM_ADC3R_AD3TCC3_Msk (0x1UL << HRTIM_ADC3R_AD3TCC3_Pos) FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef ADC_CHANNEL_4 (LL_ADC_CHANNEL_4) JPEG_CONFR1_NS_1 (0x2UL << JPEG_CONFR1_NS_Pos) HSEM_C1ISR_ISF11_Pos (11U) MDMA_REQUEST_DMA2_Stream1_TC ((uint32_t)0x00000009U) DMA_REQUEST_TIM3_UP 27U __HAL_RCC_FDCAN_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_FDCANEN) == 0U) USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) __HAL_RCC_SDMMC1_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_SDMMC1EN) != 0U) I2C_CR2_RELOAD_Pos (24U) ETH_MACVTR_VL_UP_Pos (13U) __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE HRTIM_OUTR_CHP2_Msk (0x1UL << HRTIM_OUTR_CHP2_Pos) RAMECC_CR_ECCELEN_Msk (0x1UL << RAMECC_CR_ECCELEN_Pos) FDCAN_RXESC_F0DS FDCAN_RXESC_F0DS_Msk GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP) SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos) FDCAN_TTILS_ELCS_Pos (14U) ETH_MACMDIOAR_CR_DIV62_Pos (8U) LL_ADC_REG_TRIG_EXT_RISING ( ADC_CFGR_EXTEN_0) EXTI_PROPERTY_SHIFT 24U DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos) EXTI_IMR3_IM87_Msk (0x1UL << EXTI_IMR3_IM87_Pos) DMAMUX_CFR_CSOF14 DMAMUX_CFR_CSOF14_Msk GPIO_IDR_ID5_Pos (5U) RCC_AHB4ENR_GPIOEEN_Pos (4U) SPI_CR1_SSI SPI_CR1_SSI_Msk HRTIM_MISR_MCMP3 HRTIM_MISR_MCMP3_Msk USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING FDCAN_TTIR_TXO FDCAN_TTIR_TXO_Msk RCC_CR_PLL3ON_Msk (0x1UL << RCC_CR_PLL3ON_Pos) ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) SYSCFG_EXTICR4_EXTI14_PG (0x00000600U) HRTIM_RST2R_EXTVNT10_Msk (0x1UL << HRTIM_RST2R_EXTVNT10_Pos) RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) RCC_AHB1LPENR_DMA2LPEN_Pos (1U) __HAL_DBGMCU_FREEZE_IWDG1() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_IWDG1)) HRTIM_BMTRGR_TEREP HRTIM_BMTRGR_TEREP_Msk ADC_CHANNEL_ID_INTERNAL_CH_MASK (ADC_CHANNEL_ID_INTERNAL_CH) ADC_CHANNEL_10_SMP (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos) HRTIM_DTR_DTPRSC_Pos (10U) BDMA_IFCR_CHTIF4_Msk (0x1UL << BDMA_IFCR_CHTIF4_Pos) GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) RCC_APB4RSTR_VREFRST RCC_APB4RSTR_VREFRST_Msk ETH_DMAMR_PR_8_1 (0x00007000U) GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) HRTIM_TIMCR_DACSYNC_Msk (0x3UL << HRTIM_TIMCR_DACSYNC_Pos) __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk RCC_SPI2CLKSOURCE_PLL3 RCC_SPI123CLKSOURCE_PLL3 TIM_CCMR1_IC1F_Pos (4U) USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos) EXTI_FTSR3_TR82_Msk (0x1UL << EXTI_FTSR3_TR82_Pos) DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos) FDCANCCU_IE_CSCE_Pos (1U) LL_ADC_REG_TRIG_EXT_FALLING (ADC_CFGR_EXTEN_1 ) CRS_CFGR_SYNCDIV_1 (0x2UL << CRS_CFGR_SYNCDIV_Pos) FLASH_IT_CRCRDERR_BANK2 (FLASH_CR_CRCRDERRIE | 0x80000000U) BDMA_ISR_TCIF4_Msk (0x1UL << BDMA_ISR_TCIF4_Pos) USART_CR3_SCEN_Pos (5U) IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) SYSCFG_EXTICR3_EXTI9_PE (0x00000040U) USB_OTG_DIEPINT_BNA_Pos (9U) ETH_DMASBMR_AAL_Pos (12U) DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) HRTIM_EEFR1_EE3FLTR_Msk (0xFUL << HRTIM_EEFR1_EE3FLTR_Pos) SCB_ITCMCR_SZ_Pos 3U USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos) ADC_FLAG_AWD2 ADC_ISR_AWD2 FDCAN_IR_ARA_Msk (0x1UL << FDCAN_IR_ARA_Pos) FDCAN_TTOST_TMP_Msk (0x7UL << FDCAN_TTOST_TMP_Pos) ADC_OFR3_OFFSET3_16 (0x0010000UL << ADC_OFR3_OFFSET3_Pos) FMC_BCRx_MWID_1 (0x2UL << FMC_BCRx_MWID_Pos) __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg))) ETH_MMCTIMR_TXLPIUSCIM_Msk (0x1UL << ETH_MMCTIMR_TXLPIUSCIM_Pos) HRTIM_CPT2CR_TB1SET HRTIM_CPT2CR_TB1SET_Msk I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk ETH_MACL3L4CR_L3PEN ETH_MACL3L4CR_L3PEN_Msk JPEG ((JPEG_TypeDef *) JPGDEC_BASE) SAI_PDMDLY_DLYM2L_0 (0x1UL << SAI_PDMDLY_DLYM2L_Pos) ADC_OFR2_OFFSET2_25 (0x2000000UL << ADC_OFR2_OFFSET2_Pos) BDMA_FLAG_GL3 ((uint32_t)0x00001000) GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) FDCAN_PSR_REDL_Msk (0x1UL << FDCAN_PSR_REDL_Pos) IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) ADC_CALFACT2_LINCALFACT_25 (0x02000000UL << ADC_CALFACT2_LINCALFACT_Pos) FMC_BWTRx_BUSTURN_0 (0x1UL << FMC_BWTRx_BUSTURN_Pos) HRTIM_CR1_ADC4USRC_Pos (25U) ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos) FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos) __INT16_MAX__ 0x7fff __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT FDCAN_TTMLM_ENTT_Msk (0xFFFUL << FDCAN_TTMLM_ENTT_Pos) SYSCFG_UR17_IOHSLV_Msk (0x1UL << SYSCFG_UR17_IOHSLV_Pos) RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) DMA_REQUEST_DFSDM1_FLT3 104U TIM_DMABase_CNT TIM_DMABASE_CNT ETH_MACHWF0R_ACTPHYSEL_REVMII_Pos (28U) __FLT32_DECIMAL_DIG__ 9 HRTIM_CR1_TAUDIS HRTIM_CR1_TAUDIS_Msk SDMMC_ICR_ACKFAILC_Pos (23U) KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE ETH_MACPCSR_PWRDWN_Pos (0U) FDCAN_SIDFC_LSS_Pos (16U) MPU_RASR_ATTRS_Pos 16U RCC_RTCCLKSOURCE_HSE_DIV29 (0x0001D300U) IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || ((INSTANCE) == DFSDM1_Channel1) || ((INSTANCE) == DFSDM1_Channel2) || ((INSTANCE) == DFSDM1_Channel3) || ((INSTANCE) == DFSDM1_Channel4) || ((INSTANCE) == DFSDM1_Channel5) || ((INSTANCE) == DFSDM1_Channel6) || ((INSTANCE) == DFSDM1_Channel7)) RCC_CSICFGR_CSICAL_5 (0x20UL << RCC_CSICFGR_CSICAL_Pos) SAI3 ((SAI_TypeDef *) SAI3_BASE) HSEM_C1ICR_ISC6_Pos (6U) ETH_MACHWF1R_ADDR64_Msk (0x3UL << ETH_MACHWF1R_ADDR64_Pos) HRTIM_BDTUPR_TIMCHPR HRTIM_BDTUPR_TIMCHPR_Msk HRTIM_EEFR1_EE2FLTR_3 (0x8UL << HRTIM_EEFR1_EE2FLTR_Pos) DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos) ETH_MACIER_LPIIE_Pos (5U) EXTI_IMR2_IM38_Pos (6U) ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) HRTIM_RSTR_EXTEVNT10 HRTIM_RSTR_EXTEVNT10_Msk __HAL_RCC_USB2_OTG_FS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSLPEN)) == 0U) HSEM_C1IER_ISE12 HSEM_C1IER_ISE12_Msk PWR_SLEEPENTRY_WFI (0x01U) USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos) USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U) USB_OTG_GAHBCFG_PTXFELVL_Pos (8U) EXTI_D3PMR2_MR53_Pos (21U) DMAMUX2_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel6_BASE) LPTIM_CNT_CNT_Pos (0U) DMAMUX_RGSR_OF4_Pos (4U) FLASH_SR_RDSERR_Pos (24U) __Long long USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos) I2C_OAR2_OA2 I2C_OAR2_OA2_Msk __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk HRTIM1_TIMA_IRQn I2C_ISR_DIR I2C_ISR_DIR_Msk COMP_CFGRx_WINMODE_Pos (4U) I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER RCC_PLLCFGR_PLL3VCOSEL_Msk (0x1UL << RCC_PLLCFGR_PLL3VCOSEL_Pos) USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) BDMA_ISR_TCIF5 BDMA_ISR_TCIF5_Msk GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) EXTI_LINE9 ((uint32_t)0x09) __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET EXTI_RTSR1_TR14_Msk (0x1UL << EXTI_RTSR1_TR14_Pos) RCC_D1CCIPR_FMCSEL_0 (0x1UL << RCC_D1CCIPR_FMCSEL_Pos) HRTIM_CPT1CR_TIMDCMP1 HRTIM_CPT1CR_TIMDCMP1_Msk DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos) TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED RCC_FLAG_MASK ((uint8_t)0x1F) __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE SYSCFG_EXTICR2_EXTI6_PD (0x00000300U) __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM16LPEN)) != 0U) USB_OTG_HAINT_HAINT_Pos (0U) DBGMCU_APB1LFZ1_DBG_TIM7_Pos (5U) EXTI_PR1_PR0 EXTI_PR1_PR0_Msk IS_OB_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= 0x8013U) LL_ADC_SAMPLINGTIME_64CYCLES_5 (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_0) DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos) __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET FDCAN_NDAT1_ND19_Msk (0x1UL << FDCAN_NDAT1_ND19_Pos) ADC_JSQR_RK(__CHANNELNB__,__RANKNB__) ((((__CHANNELNB__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << ((__RANKNB__) & ADC_INJ_RANK_ID_JSQR_MASK)) HAL_DMA_STATE_BUSY TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos) I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk DMA_PBURST_INC8 ((uint32_t)DMA_SxCR_PBURST_1) EXTI_EMR2_EM41_Pos (9U) FDCAN_TTOCF_EECS_Msk (0x1UL << FDCAN_TTOCF_EECS_Pos) SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY AddressingMode HRTIM_TIMDIER_CMP4DE HRTIM_TIMDIER_CMP4DE_Msk __UINTMAX_TYPE__ long long unsigned int ETH_MACCR_RE ETH_MACCR_RE_Msk DMA2D_OCOLR_GREEN_3 DMA2D_OCOLR_GREEN_3_Msk USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING (ADC_JSQR_JEXTEN_1) APSR_V_Pos 28U HAL_CORTEX_MODULE_ENABLED  TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk HRTIM_CMP1R_CMP1R HRTIM_CMP1R_CMP1R_Msk HRTIM_SET2R_TIMEVNT7_Pos (18U) FDCAN_TTOCF_EGTF FDCAN_TTOCF_EGTF_Msk RTC_CR_ITSE RTC_CR_ITSE_Msk DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk HRTIM_ODSR_TE1ODS_Pos (8U) __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_SPI2RST) __HAL_RCC_AXISRAM_CLK_SLEEP_ENABLE __HAL_RCC_D1SRAM1_CLK_SLEEP_ENABLE TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk HRTIM_ADC4R_AD4MC3 HRTIM_ADC4R_AD4MC3_Msk __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_SYSCFGEN) __HAL_RCC_SAI3_CONFIG __HAL_RCC_SAI23_CONFIG HRTIM_SET1R_EXTVNT7_Pos (27U) FDCAN_PSR_EW_Msk (0x1UL << FDCAN_PSR_EW_Pos) USB_OTG_GCCFG_BCDEN_Msk (0x1UL << USB_OTG_GCCFG_BCDEN_Pos) SEEK_END 2 LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos) __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U HRTIM_TIMICR_UPDC_Msk (0x1UL << HRTIM_TIMICR_UPDC_Pos) __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C3EN) HRTIM_ADC4R_AD4TAC4 HRTIM_ADC4R_AD4TAC4_Msk HRTIM_EECR3_EE6F_Msk (0xFUL << HRTIM_EECR3_EE6F_Pos) EXTI_PR1_PR7_Msk (0x1UL << EXTI_PR1_PR7_Pos) ETH_DMACSR_RWT ETH_DMACSR_RWT_Msk __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB RCC_PLLCFGR_DIVR1EN_Pos (18U) __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) == 0U) __NOR_ADDR_SHIFT NOR_ADDR_SHIFT FDCAN_CCCR_CCE FDCAN_CCCR_CCE_Msk DAC_SHSR2_TSAMPLE2_Pos (0U) __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE FDCAN_CCCR_FDOE_Msk (0x1UL << FDCAN_CCCR_FDOE_Pos) ETH_MACVTR_EVLRXS_Msk (0x1UL << ETH_MACVTR_EVLRXS_Pos) USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos) HRTIM_SET2R_MSTCMP1_Msk (0x1UL << HRTIM_SET2R_MSTCMP1_Pos) FMC_BCRx_WAITEN_Pos (13U) SDMMC_ICR_DBCKENDC_Pos (10U) HAL_FLASH_ERROR_DBECC FLASH_FLAG_DBECCERR CRYP_DATATYPE_32B CRYP_NO_SWAP FMC_SDCMR_NRFS_3 (0x8UL << FMC_SDCMR_NRFS_Pos) TIM_CCR3_CCR3_Pos (0U) HRTIM_EECR1_EE5FAST HRTIM_EECR1_EE5FAST_Msk DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk CoreDebug_DCRSR_REGSEL_Msk (0x1FUL ) SysTick_CTRL_CLKSOURCE_Pos 2U __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE LTDC_LxCLUTWR_CLUTADD_Pos (24U) HRTIM_OENR_TC2OEN HRTIM_OENR_TC2OEN_Msk CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos) SYSCFG_CFGR_SRAM2L_Pos (11U) CONTROL_nPRIV_Msk (1UL ) RCC_D3CCIPR_LPTIM345SEL RCC_D3CCIPR_LPTIM345SEL_Msk RCC_D3AMR_SRAM4AMEN RCC_D3AMR_SRAM4AMEN_Msk SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos) FDCAN_IE_DRXE FDCAN_IE_DRXE_Msk __CMSIS_COMPILER_H  USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos) ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) __ARM_ARCH_EXT_IDIV__ 1 __UACCUM_EPSILON__ 0x1P-16UK SYSCFG_PMCR_I2C1_FMP_Pos (0U) __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE SCB_AHBSCR_TPRI_Pos 2U ETH_MACPCSR_MGKPKTEN_Msk (0x1UL << ETH_MACPCSR_MGKPKTEN_Pos) __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock) HRTIM_FLTR_FLTLCK HRTIM_FLTR_FLTLCK_Msk FLASH_SECTOR_0 0U FMC_BCRx_MBKEN_Pos (0U) I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) HSEM_C1ISR_ISF27_Msk (0x1UL << HSEM_C1ISR_ISF27_Pos) GPIO_OSPEEDR_OSPEED11_Pos (22U) HRTIM_TIMCR_CONT HRTIM_TIMCR_CONT_Msk ETH_DMACSR_NIS_Pos (15U) DMA_SxCR_DBM_Pos (18U) FLASH_FLAG_DBECCERR FLASH_SR_DBECCERR PCCARD_ERROR HAL_PCCARD_STATUS_ERROR USART_CR3_ONEBIT_Pos (11U) IS_RCC_HSI48(HSI48) (((HSI48) == RCC_HSI48_OFF) || ((HSI48) == RCC_HSI48_ON)) EXTI_D3PMR1_MR7 EXTI_D3PMR1_MR7_Msk ETH_MACPFR_RA_Pos (31U) HRTIM_CMP2R_CMP2R HRTIM_CMP2R_CMP2R_Msk HRTIM_EEFR1_EE3FLTR_3 (0x8UL << HRTIM_EEFR1_EE3FLTR_Pos) USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD HRTIM_SET1R_TIMEVNT9 HRTIM_SET1R_TIMEVNT9_Msk SDMMC_CMD_CMDSUSPEND_Pos (16U) DAC_SHHR_THOLD1_Msk (0x3FFUL << DAC_SHHR_THOLD1_Pos) GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) OPAMP2_OTR_TRIMOFFSETP OPAMP2_OTR_TRIMOFFSETP_Msk TIM_SMCR_TS_0 (0x00001UL << TIM_SMCR_TS_Pos) USB_OTG_HCSPLT_SPLITEN_Pos (31U) ADC_SOFTWARE_START (LL_ADC_REG_TRIG_SOFTWARE) __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE __VERSION__ "11.3.1 20220712" _NOINLINE __attribute__ ((__noinline__)) FLASH_OPTSR_SECURITY_Pos (21U) __PROGRAM_START __cmsis_start UINT_LEAST64_MAX (__UINT_LEAST64_MAX__) RCC_APB4RSTR_LPTIM2RST_Pos (9U) ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) RCC_AHB2LPENR_SDMMC2LPEN_Msk (0x1UL << RCC_AHB2LPENR_SDMMC2LPEN_Pos) __HAL_RCC_SAI4_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_SAI4AMEN) IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) ETH_MACATSNR_AUXTSLO_Msk (0x7FFFFFFFUL << ETH_MACATSNR_AUXTSLO_Pos) FLASH_OPTSR_FZ_IWDG_STOP FLASH_OPTSR_FZ_IWDG_STOP_Msk FDCAN_TTILS_SE2S_Msk (0x1UL << FDCAN_TTILS_SE2S_Pos) FDCAN_CCCR_INIT FDCAN_CCCR_INIT_Msk GPIO_ODR_OD15_Pos (15U) RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos) __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos) FLASH_FLAG_QW_BANK2 (FLASH_SR_QW | 0x80000000U) RTC_ALRMAR_HU_Pos (16U) __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET RCC_RTCCLKSOURCE_HSE_DIV60 (0x0003C300U) DWT_FUNCTION_FUNCTION_Pos 0U ETH_MACL3A2R_L3A2_Pos (0U) TIM_TIM15_TI2_TIM3_CH2 (TIM_TISEL_TI2SEL_1) TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) RTC_CR_FMT RTC_CR_FMT_Msk __HAL_RCC_I2C4_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_I2C4AMEN) USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos) CEC_IER_BREIE CEC_IER_BREIE_Msk FLASH_OPTSR_IWDG1_SW FLASH_OPTSR_IWDG1_SW_Msk HRTIM_EEFR1_EE1LTCH_Pos (0U) LL_ADC_CLOCK_ASYNC_DIV10 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0) MDMA_SOURCE_BURST_64BEATS ((uint32_t)MDMA_CTCR_SBURST_1 | (uint32_t)MDMA_CTCR_SBURST_2) USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos) FDCAN_PSR_ACT FDCAN_PSR_ACT_Msk ADC_REG_RANK_14_SQRX_BITOFFSET_POS (24UL) OPAMP_CSR_VPSEL_1 (0x2UL << OPAMP_CSR_VPSEL_Pos) I2C_IT_RXI I2C_CR1_RXIE SWPMI_ICR_CRXOVRF_Msk (0x1UL << SWPMI_ICR_CRXOVRF_Pos) SYSCFG_PMCR_PC2SO_Pos (26U) ETH_MACMDIOAR_NTC_Pos (12U) SAI_PDMDLY_DLYM4L_1 (0x2UL << SAI_PDMDLY_DLYM4L_Pos) DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) SDMMC_STA_DABORT_Pos (11U) RCC_APB1LENR_I2C2EN_Msk (0x1UL << RCC_APB1LENR_I2C2EN_Pos) HRTIM_ADC4R_AD4EEV6 HRTIM_ADC4R_AD4EEV6_Msk JPEG_CONFR1_YSIZE_Msk (0xFFFFUL << JPEG_CONFR1_YSIZE_Pos) SPI_I2SCFGR_I2SDIV_Msk (0xFFUL << SPI_I2SCFGR_I2SDIV_Pos) ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) ETH_MACVIR_VLC ETH_MACVIR_VLC_Msk TIM_GROUPCH5_NONE 0x00000000U MDMA_GISR0_GIF7_Pos (7U) USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) HRTIM_TIMDIER_RST2DE HRTIM_TIMDIER_RST2DE_Msk __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(RCC->CFGR & RCC_CFGR_SWS)) SYSCFG_CFGR_SRAM1L_Msk (0x1UL << SYSCFG_CFGR_SRAM1L_Pos) LL_ADC_LP_AUTOWAIT (ADC_CFGR_AUTDLY) USART_CR1_DEAT USART_CR1_DEAT_Msk HRTIM_BDMUPR_MCMP3 HRTIM_BDMUPR_MCMP3_Msk SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk TIM_CCMR3_OC5M_1 (0x2UL << TIM_CCMR3_OC5M_Pos) __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE HRTIM_TIMISR_CMP4 HRTIM_TIMISR_CMP4_Msk OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 HRTIM_RSTCR_TIMECMP2_Pos (29U) TIM_TISEL_TI3SEL_3 (0x8UL << TIM_TISEL_TI3SEL_Pos) ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk FDCAN_NDAT2_ND34 FDCAN_NDAT2_ND34_Msk OPAMP2_CSR_OPAEN_Msk (0x1UL << OPAMP2_CSR_OPAEN_Pos) RCC_CR_CSSHSEON_Msk (0x1UL << RCC_CR_CSSHSEON_Pos) USART_PRESC_PRESCALER_Msk (0xFUL << USART_PRESC_PRESCALER_Pos) ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) FDCAN_TTTMC_TME_Pos (16U) __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC->CIER, (__INTERRUPT__)) QUADSPI_AR_ADDRESS_Pos (0U) HRTIM_CR1_ADC3USRC HRTIM_CR1_ADC3USRC_Msk SPI_CFG2_SP_0 (0x1UL << SPI_CFG2_SP_Pos) SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk MDMA_CESR_TEA MDMA_CESR_TEA_Msk HRTIM_BMTRGR_TACMP2 HRTIM_BMTRGR_TACMP2_Msk USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE RCC_IT_HSI14 RCC_IT_HSI14RDY IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FF) EXTI_EMR2_EM39_Msk (0x1UL << EXTI_EMR2_EM39_Pos) DMA2D_IFCR_CTCIF_Pos (1U) ADC_OFR4_OFFSET4_9 (0x0000200UL << ADC_OFR4_OFFSET4_Pos) HRTIM_CPT2CR_SWCPT_Pos (0U) EXTI_EMR1_EM26_Pos (26U) DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos) __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI2EN); UNUSED(tmpreg); } while(0) SYSCFG_CFGR_FLASHL_Pos (3U) RCC_PLLMUL_48 RCC_PLL_MUL48 __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE)) HRTIM_TIMICR_CPT1C HRTIM_TIMICR_CPT1C_Msk FLASH_FLAG_WRPERR_BANK1 FLASH_SR_WRPERR SAI_PDMDLY_DLYM1R_Msk (0x7UL << SAI_PDMDLY_DLYM1R_Pos) SCnSCB_ACTLR_FPEXCODIS_Pos 10U SYSCFG_EXTICR1_EXTI2_PI (0x00000800U) GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) RCC_PLLCFGR_PLL3RGE_Pos (10U) RCC_DFSDM1CLKSOURCE_D2PCLK1 (0x00000000U) TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) GPIO_IDR_ID14_Pos (14U) ADC_OFR2_OFFSET2_13 (0x0002000UL << ADC_OFR2_OFFSET2_Pos) DMAMUX_RGCFR_COF5 DMAMUX_RGCFR_COF5_Msk RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) HRTIM_EECR2_EE8SNS_Pos (15U) RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos) JPEG_DIR_DATAIN JPEG_DIR_DATAIN_Msk __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14 HRTIM_TIMDIER_CMP2DE_Pos (17U) __HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) HRTIM_ADC4R_AD4TBC4_Msk (0x1UL << HRTIM_ADC4R_AD4TBC4_Pos) RCC_APB4ENR_LPUART1EN_Pos (3U) IS_SYSCFG_SWITCH_STATE(STATE) ((((STATE) & SYSCFG_SWITCH_PA0_OPEN) == SYSCFG_SWITCH_PA0_OPEN) || (((STATE) & SYSCFG_SWITCH_PA0_CLOSE) == SYSCFG_SWITCH_PA0_CLOSE) || (((STATE) & SYSCFG_SWITCH_PA1_OPEN) == SYSCFG_SWITCH_PA1_OPEN) || (((STATE) & SYSCFG_SWITCH_PA1_CLOSE) == SYSCFG_SWITCH_PA1_CLOSE) || (((STATE) & SYSCFG_SWITCH_PC2_OPEN) == SYSCFG_SWITCH_PC2_OPEN) || (((STATE) & SYSCFG_SWITCH_PC2_CLOSE) == SYSCFG_SWITCH_PC2_CLOSE) || (((STATE) & SYSCFG_SWITCH_PC3_OPEN) == SYSCFG_SWITCH_PC3_OPEN) || (((STATE) & SYSCFG_SWITCH_PC3_CLOSE) == SYSCFG_SWITCH_PC3_CLOSE)) FDCAN_IE_TCE FDCAN_IE_TCE_Msk __HAL_RCC_JPGDEC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_JPGDECLPEN) != 0U) FMC_SDCMR_MRD_Msk (0x1FFFUL << FMC_SDCMR_MRD_Pos) __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPDIFRXEN) == 0U) HRTIM_CPT1CR_TA1RST_Pos (13U) RCC_CICR_PLL2RDYC_Msk (0x1UL << RCC_CICR_PLL2RDYC_Pos) HRTIM_CPT1CR_TIMECMP1 HRTIM_CPT1CR_TIMECMP1_Msk HRTIM_TIMDIER_UPDDE_Msk (0x1UL << HRTIM_TIMDIER_UPDDE_Pos) SYSCFG_PKGR_PKG_Msk (0xFUL << SYSCFG_PKGR_PKG_Pos) RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos) RCC_AHB4ENR_GPIOCEN_Msk (0x1UL << RCC_AHB4ENR_GPIOCEN_Pos) LTDC_CDSR_HDES_Pos (1U) RCC_APB1LENR_HDMICECEN_Pos RCC_APB1LENR_CECEN_Pos HAL_FLASH_ERROR_SNECC_BANK2 FLASH_FLAG_SNECCERR_BANK2 BDMA_IFCR_CHTIF2 BDMA_IFCR_CHTIF2_Msk HRTIM_CPT1CR_SWCPT_Msk (0x1UL << HRTIM_CPT1CR_SWCPT_Pos) SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL LTDC_LxCLUTWR_GREEN_Msk (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos) IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING)) RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL) RCC_APB1LENR_TIM5EN_Pos (3U) HRTIM_RSTBR_TIMCCMP1_Pos (22U) HRTIM_FLTINR1_FLT1LCK HRTIM_FLTINR1_FLT1LCK_Msk USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos) __GCC_ATOMIC_LONG_LOCK_FREE 2 HSEM_C1ISR_ISF18_Msk (0x1UL << HSEM_C1ISR_ISF18_Pos) RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) __ATOMIC_ACQUIRE 2 DMA2D_NLR_PL_Pos (16U) __HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOKLPEN)) == 0U) FDCAN_NDAT1_ND20_Pos (20U) GPIO_BSRR_BR3_Pos (19U) HRTIM_ADC1R_AD1TEC2_Msk (0x1UL << HRTIM_ADC1R_AD1TEC2_Pos) MDMA_GISR0_GIF10_Pos (10U) JPEG_CONFR6_NB_Msk (0xFUL << JPEG_CONFR6_NB_Pos) __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM2LPEN)) != 0U) RCC_IT_PLLRDY (0x00000040U) HRTIM_RSTCR_TIMACMP1_Msk (0x1UL << HRTIM_RSTCR_TIMACMP1_Pos) __HAL_I2C_GENERATE_START I2C_GENERATE_START DMA2D_OPFCCR_CM DMA2D_OPFCCR_CM_Msk USB_OTG_GAHBCFG_HBSTLEN_Pos (1U) OB_BOR_LEVEL3 (FLASH_OPTSR_BOR_LEV_1 | FLASH_OPTSR_BOR_LEV_0) USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk MDMA_CTBR_DBUS_Msk (0x1UL << MDMA_CTBR_DBUS_Pos) ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) ETH_MACTSEACR_OSTEAC_Msk (0xFFFFFFFFUL << ETH_MACTSEACR_OSTEAC_Pos) IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2)) IS_RCC_PLL3CLOCKOUT_VALUE(VALUE) (((VALUE) == RCC_PLL3_DIVP) || ((VALUE) == RCC_PLL3_DIVQ) || ((VALUE) == RCC_PLL3_DIVR)) GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET USART_ISR_CMF USART_ISR_CMF_Msk ETH_MACTFCR_PLT_MINUS144 ETH_MACTFCR_PLT_MINUS144_Msk HRTIM_FLTINR1_FLT3E_Msk (0x1UL << HRTIM_FLTINR1_FLT3E_Pos) EXTI_FTSR2_TR51 EXTI_FTSR2_TR51_Msk LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ ((LL_ADC_CHANNEL_DAC1CH2_ADC2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) FDCAN_RXF1S_F1FL_Msk (0x7FUL << FDCAN_RXF1S_F1FL_Pos) USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) PWR_WKUPEPR_WKUPP4_Pos (11U) MDMA_DEST_BURST_32BEATS ((uint32_t)MDMA_CTCR_DBURST_0 | (uint32_t)MDMA_CTCR_DBURST_2) ETH_MACTFCR_TFE ETH_MACTFCR_TFE_Msk SYSCFG_SWITCH_PA0_OPEN SYSCFG_PMCR_PA0SO __HAL_RCC_HRTIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_HRTIMLPEN)) != 0U) SPI_SR_TXP_Msk (0x1UL << SPI_SR_TXP_Pos) __ARM_ARCH_PROFILE __UINT8_TYPE__ unsigned char I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk __HAL_RCC_SPDIFRX_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_SPDIFRXEN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_SPDIFRXEN); UNUSED(tmpreg); } while(0) DAC_MCR_MODE1_0 (0x1UL << DAC_MCR_MODE1_Pos) ETH_MACVIR_VLT ETH_MACVIR_VLT_Msk EXTI_RTSR3_TR86_Msk (0x1UL << EXTI_RTSR3_TR86_Pos) DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) CRC_DR_DR CRC_DR_DR_Msk RCC_PERIPHCLK_SPI1 RCC_PERIPHCLK_SPI123 FDCAN_TTIE_TXUE_Msk (0x1UL << FDCAN_TTIE_TXUE_Pos) __ARM_FEATURE_BF16_VECTOR_ARITHMETIC M_IVLN10 0.43429448190325182765 HRTIM_RSTR_TIMCCMP4_Pos (24U) __SSP_FORTIFY_LEVEL 0 RTC_DR_DU_Pos (0U) FLASH_CRC_SECTORS FLASH_CRCCR_CRC_BY_SECT DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x80UL) DBGMCU_APB1LFZ1_DBG_I2C3_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C3_Pos) EXTI_D3PMR2_MR52_Msk (0x1UL << EXTI_D3PMR2_MR52_Pos) LTDC_IRQn EXTI_TARGET_MSK_CPU1 (0x02UL << EXTI_TARGET_SHIFT) ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos) USART_ISR_UDR_Pos (13U) HRTIM_CPT1CR_EXEV9CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV9CPT_Pos) EXTI_EMR1_EM31_Pos (31U) SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) IS_RCC_STOP_KERWAKEUPCLOCK(SOURCE) (((SOURCE) == RCC_STOP_KERWAKEUPCLOCK_CSI) || ((SOURCE) == RCC_STOP_KERWAKEUPCLOCK_HSI)) RCC_D3AMR_VREFAMEN_Msk (0x1UL << RCC_D3AMR_VREFAMEN_Pos) TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE TIM_TRGO2_OC4REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2) TIM1_AF1_BKINE_Pos (0U) HRTIM_ODSR_TD2ODS HRTIM_ODSR_TD2ODS_Msk __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C3RST) HSEM_C1IER_ISE25 HSEM_C1IER_ISE25_Msk LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE USE_HAL_SPI_REGISTER_CALLBACKS 0U IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS)) QUADSPI_CCR_INSTRUCTION_5 (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos) RCC_APB4_DIV4 RCC_D3CFGR_D3PPRE_DIV4 __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET __HAL_I2C_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK)) __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI2LPEN) ETH_MACRWUPFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUPFR_D_Pos) JPEG_CONFR4_HSF_Pos (12U) __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 LL_ADC_AWD_CHANNEL_18_REG_INJ ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) SCB_CCSIDR_WA_Pos 28U GPIO_AFRH_AFSEL13_Pos (20U) LL_ADC_OVS_SHIFT_RIGHT_8 (ADC_CFGR2_OVSS_3 ) ADC_CALFACT2_LINCALFACT_8 (0x00000100UL << ADC_CALFACT2_LINCALFACT_Pos) MDMA_GISR0_GIF0_Pos (0U) TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) EXTI_LINE_20 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x14U) DMA2D_OCOLR_RED_4_Msk (0xFUL << DMA2D_OCOLR_RED_4_Pos) HRTIM_RST2R_EXTVNT2 HRTIM_RST2R_EXTVNT2_Msk DCMI_CR_LSM_Pos (19U) ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) _REENT_STDERR(_ptr) ((_ptr)->_stderr) I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE RCC_RSR_PORRSTF RCC_RSR_PORRSTF_Msk SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos) USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos) GPIO_AF0_RTC_50Hz ((uint8_t)0x00) HRTIM_CMP1CR_CMP1CR_Pos (0U) SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) HRTIM_CPT1CR_TIMDCMP2_Pos (27U) SPI_CFG2_AFCNTR SPI_CFG2_AFCNTR_Msk ETH_MACHWF0R_HDSEL ETH_MACHWF0R_HDSEL_Msk FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) USART_ISR_CTS USART_ISR_CTS_Msk ADC_EOC_SEQ_CONV (ADC_ISR_EOS) EXTI_RTSR1_TR_Pos (0U) QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk HRTIM1_TIMC_BASE (HRTIM1_BASE + 0x00000180UL) __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET RTC_TSTR_HT RTC_TSTR_HT_Msk ETH_MACL3L4CR_L4DPM_Msk (0x1UL << ETH_MACL3L4CR_L4DPM_Pos) RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI ETH_MACCR_SARC_REPADDR1 ETH_MACCR_SARC_REPADDR1_Msk RTC_TSDR_MU_Pos (8U) FDCAN_TXBC_NDTB_Pos (16U) RTC_ISR_SHPF_Pos (3U) ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk PWR_WKUPEPR_WKUPEN_Pos (0U) DLYB_CFGR_LNG_Pos (16U) FDCAN_TTIE_AWE_Msk (0x1UL << FDCAN_TTIE_AWE_Pos) ADC_AWD2_EVENT (ADC_FLAG_AWD2) TIM_TIM8_ETR_ADC3_AWD3 TIM8_AF1_ETRSEL_3 DMAMUX2_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel2_BASE) BDMA_ISR_GIF7 BDMA_ISR_GIF7_Msk MDIOS_CR_EIE MDIOS_CR_EIE_Msk DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos) HRTIM_EEFR1_EE4FLTR_3 (0x8UL << HRTIM_EEFR1_EE4FLTR_Pos) USB_OTG_HPTXSTS_PTXQTOP_Pos (24U) FLASH_CCR_CLR_EOP_Pos (16U) HRTIM_MDIER_MCMP2DE_Msk (0x1UL << HRTIM_MDIER_MCMP2DE_Pos) USE_HAL_RNG_REGISTER_CALLBACKS 0U __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM14LPEN)) != 0U) HRTIM_ADC4R_AD4EEV8_Pos (7U) PWR_PVD_MODE_NORMAL (0x00000000U) RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk BDMA_ISR_GIF5 BDMA_ISR_GIF5_Msk EXTI_IMR2_IM46_Pos (14U) PWR_D3CR_VOSRDY PWR_D3CR_VOSRDY_Msk HAL_DMAMUX2_SYNC_DMAMUX2_CH2_EVT 2U DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos) __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE SYSCFG_EXTICR3_EXTI11_PJ (0x00009000U) DMA_FLAG_DMEIF0_4 ((uint32_t)0x00000004U) SYSCFG_EXTICR2_EXTI6_PH (0x00000700U) BDMA_FLAG_GL4 ((uint32_t)0x00010000) HRTIM_CPT2CR_TIMECMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMECMP1_Pos) RCC_IT_CSSHSE RCC_IT_CSS BDMA_ISR_GIF3 BDMA_ISR_GIF3_Msk EXTI_LINE_67 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x03U) FMC_BCRx_WAITCFG_Pos (11U) TIM17_AF1_BKINE TIM17_AF1_BKINE_Msk PWR_WKUPFR_WKUPF3 PWR_WKUPFR_WKUPF3_Msk PWR_PVD_MODE_IT_RISING_FALLING (0x00010003U) USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) RTC_ALRMBR_MSK4_Pos (31U) HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 SYSCFG_EXTICR4_EXTI14_PI (0x00000800U) __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 DMA_LIFCR_CHTIF3_Pos (26U) SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos) SDMMC_ICR_ACKFAILC SDMMC_ICR_ACKFAILC_Msk RCC_PLLCKSELR_PLLSRC_NONE RCC_PLLCKSELR_PLLSRC_NONE_Msk BDMA_ISR_GIF1 BDMA_ISR_GIF1_Msk GPIO_AF9_SPDIF ((uint8_t)0x09) ETH_MACVTR_VL_VID_Pos (0U) IS_MDMA_BLOCK_COUNT(__COUNT__) (((__COUNT__) > 0U ) && ((__COUNT__) <= 4096U)) SWPMI_ICR_CRDYF_Msk (0x1UL << SWPMI_ICR_CRDYF_Pos) DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) ADC_CHANNEL_1_SMP (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM15) || ((__INSTANCE__) == TIM8)) EXTI_D3PCR1L_PCS13 EXTI_D3PCR1L_PCS13_Msk SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) DBGMCU_APB4FZ1_DBG_LPTIM2 DBGMCU_APB4FZ1_DBG_LPTIM2_Msk RCC_AHB4LPENR_CRCLPEN_Pos (19U) HRTIM_EEFR2_EE7FLTR HRTIM_EEFR2_EE7FLTR_Msk __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE RCC_AHB4LPENR_GPIOGLPEN RCC_AHB4LPENR_GPIOGLPEN_Msk ADC_REG_RANK_3_SQRX_BITOFFSET_POS (18UL) RCC_D3CCIPR_ADCSEL_Pos (16U) I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) BDMA_CCR_TEIE BDMA_CCR_TEIE_Msk ADC_RESOLUTION_12B (LL_ADC_RESOLUTION_12B) M_TWOPI (M_PI * 2.0) JPEG_CFR_CEOCF JPEG_CFR_CEOCF_Msk HRTIM_MDIER_MCMP4IE_Msk (0x1UL << HRTIM_MDIER_MCMP4IE_Pos) RTC_BKP9R_Pos (0U) DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk RCC_D3CCIPR_LPUART1SEL_0 (0x1UL << RCC_D3CCIPR_LPUART1SEL_Pos) ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_DCMIEN) == 0U) HRTIM_FLTINR1_FLT4SRC_Pos (26U) ADC_IT_JEOS ADC_IER_JEOSIE HRTIM_TIMICR_REPC_Pos (4U) ETH_MACWTR_WTO_2KB (0U) HRTIM_ADC3R_AD3MC4_Pos (3U) RCC_CRRCR_HSI48CAL_2 (0x004UL << RCC_CRRCR_HSI48CAL_Pos) PWR_CPUCR_CSSF_Pos (9U) MDMA_CISR_CRQA MDMA_CISR_CRQA_Msk HSEM_C1ICR_ISC24 HSEM_C1ICR_ISC24_Msk SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk DWT_EXCCNT_EXCCNT_Msk (0xFFUL ) SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk RCC_APB2RSTR_TIM1RST_Pos (0U) ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) RCC_APB2RSTR_SAI1RST_Pos (22U) BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB SDMMC_MASK_CKSTOPIE_Msk (0x1UL << SDMMC_MASK_CKSTOPIE_Pos) TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) TIM15_AF1_BKDF1BK2E_Pos (8U) _INT32_T_DECLARED  HSEM_C1ICR_ISC9_Msk (0x1UL << HSEM_C1ICR_ISC9_Pos) __HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM12EN) != 0U) PWR_AVD_MODE_IT_RISING_FALLING (0x00010003U) PWR_WKUPEPR_WKUPPUPD6_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD6_Pos) MDIOS_SR_TERF MDIOS_SR_TERF_Msk RCC_D2CCIP1R_FDCANSEL RCC_D2CCIP1R_FDCANSEL_Msk RCC_AHB3ENR_DMA2DEN_Pos (4U) ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) RCC_AHB1LPENR_USB2OTGFSULPILPEN RCC_AHB1LPENR_USB2OTGFSULPILPEN_Msk ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) MDIOS_CR_PORT_ADDRESS_3 (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos) HRTIM_FLTINR1_FLT4E HRTIM_FLTINR1_FLT4E_Msk HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC LL_ADC_IT_JQOVF ADC_IER_JQOVFIE __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos) SYSCFG_UR7_SAEND_BANK1_Msk (0xFFFUL << SYSCFG_UR7_SAEND_BANK1_Pos) OPAMP_CSR_PGGAIN_1 (0x2UL << OPAMP_CSR_PGGAIN_Pos) __HAL_RCC_SWPMI1_CONFIG(__SWPMI1CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SWPSEL, (uint32_t)(__SWPMI1CLKSource__)) ADC_TRIGGEREDMODE_MULTI_TRIGGER (LL_ADC_OVS_REG_DISCONT) MDMA_CISR_TCIF_Pos (4U) HRTIM_BMTRGR_OCHPEV_Pos (31U) ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk __FLT64_DIG__ 15 USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos) MDMA_SOURCE_BURST_4BEATS ((uint32_t)MDMA_CTCR_SBURST_1) DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos) DCMI_ESCR_LSC_Pos (8U) FDCAN_TTILS_ELCS FDCAN_TTILS_ELCS_Msk DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) ADC_CDR2_RDATA_ALT_Msk (0xFFFFFFFFUL << ADC_CDR2_RDATA_ALT_Pos) COMP_CFGRx_BLANKING_1 (0x2UL << COMP_CFGRx_BLANKING_Pos) LTDC_CDSR_VSYNCS LTDC_CDSR_VSYNCS_Msk __HAL_DBGMCU_UnFreeze_TIM13() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM13)) EXC_RETURN_HANDLER (0xFFFFFFF1UL) USART_ISR_FE_Pos (1U) GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk __CMSIS_VERSION_H  SWPMI_IER_RXBFIE_Pos (0U) GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) USB_OTG_DIEPCTL_EPDIS_Pos (30U) DMA2D_BGPFCCR_AI_Pos (20U) RCC_CICR_LSERDYC_Pos (1U) RCC_SPI5CLKSOURCE_CSI RCC_SPI45CLKSOURCE_CSI ADC_CHANNEL_8_SMP (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) DWT_CTRL_SYNCTAP_Pos 10U __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE RCC_APB4_DIV16 RCC_D3CFGR_D3PPRE_DIV16 DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos) _POSIX_C_SOURCE ADC_TEMPSENSOR_DELAY_US (LL_ADC_DELAY_TEMPSENSOR_STAB_US) HSEM_C1ICR_ISC8_Pos (8U) BDMA_IFCR_CTEIF6_Msk (0x1UL << BDMA_IFCR_CTEIF6_Pos) RCC_PLL3VCOMEDIUM RCC_PLLCFGR_PLL3VCOSEL DFSDM_FLTJDATAR_JDATA_Pos (8U) DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk RCC_RTCCLKSOURCE_LSE (0x00000100U) DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk CRS_ISR_ERRF CRS_ISR_ERRF_Msk __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB HRTIM_RST1R_EXTVNT3_Pos (23U) IS_ADC_REGOVERSAMPLING_MODE(__MODE__) (((__MODE__) == ADC_REGOVERSAMPLING_CONTINUED_MODE) || ((__MODE__) == ADC_REGOVERSAMPLING_RESUMED_MODE) ) DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos) ADC_ISR_EOC_Pos (2U) RCC_CSICFGR_CSICAL_6 (0x40UL << RCC_CSICFGR_CSICAL_Pos) USART_CR1_RXFFIE_Msk (0x1UL << USART_CR1_RXFFIE_Pos) AHB1ENR PWR_WKUPEPR_WKUPP4_Msk (0x1UL << PWR_WKUPEPR_WKUPP4_Pos) FDCAN_PSR_EP FDCAN_PSR_EP_Msk HRTIM_ADC4R_AD4TBC2_Msk (0x1UL << HRTIM_ADC4R_AD4TBC2_Pos) ADC_PCSEL_PCSEL_10 (0x00400UL << ADC_PCSEL_PCSEL_Pos) HRTIM_RSTCR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTCR_TIMBCMP2_Pos) RCC_AHB1RSTR_USB2OTGFSRST_Msk (0x1UL << RCC_AHB1RSTR_USB2OTGFSRST_Pos) USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE __UINT64_TYPE__ long long unsigned int TIM_CCER_CC1NP_Pos (3U) LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos) USART_CR3_SCEN USART_CR3_SCEN_Msk __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG1 ETH_MACVIR_VLC_VLANTAGDELETE_Pos (16U) FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL) ADC_CFGR2_TROVS_Pos (9U) GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) RTC_BKP30R_Msk (0xFFFFFFFFUL << RTC_BKP30R_Pos) HRTIM_TIMDIER_DLYPRTIE_Pos (14U) DMA2D_BGPFCCR_CM_0 (0x1UL << DMA2D_BGPFCCR_CM_Pos) DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL) RCC_D1CFGR_D1CPRE_DIV512_Msk (0xFUL << RCC_D1CFGR_D1CPRE_DIV512_Pos) HRTIM_MCNTR_MCNTR_Msk (0xFFFFUL << HRTIM_MCNTR_MCNTR_Pos) HRTIM_IER_FLT5 HRTIM_IER_FLT5_Msk DMA_LIFCR_CHTIF2_Pos (20U) ETH_MACACR_ATSFC ETH_MACACR_ATSFC_Msk USE_HAL_COMP_REGISTER_CALLBACKS 0U USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) FDCAN_XIDFC_LSE_Msk (0x7FUL << FDCAN_XIDFC_LSE_Pos) TIM4_BASE (D2_APB1PERIPH_BASE + 0x0800UL) GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) DMAMUX1_Channel10_BASE (DMAMUX1_BASE + 0x0028UL) ETH_MACPPSTTNR_TTSL0_Pos (0U) TIM_TIM15_TI1_TIM3_CH1 TIM_TISEL_TI1SEL_1 EXTI_LINE_47 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0FU) FMC_BWTRx_ADDHLD_Pos (4U) HRTIM_RST2R_MSTCMP4_Pos (11U) __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L FDCAN_IE_HPME_Msk (0x1UL << FDCAN_IE_HPME_Pos) TIM_TISEL_TI3SEL_2 (0x4UL << TIM_TISEL_TI3SEL_Pos) HSEM_C1MISR_MISF26_Pos (26U) IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER ETH_MACTTSSSR_TXTSSHI ETH_MACTTSSSR_TXTSSHI_Msk HAL_PWR_MODULE_ENABLED  HRTIM_TIMICR_RST1C HRTIM_TIMICR_RST1C_Msk HRTIM_EEFR1_EE1LTCH_Msk (0x1UL << HRTIM_EEFR1_EE1LTCH_Pos) RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk IS_RCC_D1PCLK1 IS_RCC_CDPCLK1 DMA2D_BGPFCCR_ALPHA_Pos (24U) HRTIM_RSTCR_TIMBCMP1_Pos (22U) RTC_CALR_CALW16_Pos (13U) IS_ADC_RESOLUTION_8_BITS(__RESOLUTION__) (((__RESOLUTION__) == ADC_RESOLUTION_8B)) USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk __SA_FBIT__ 15 HRTIM_RSTER_TIMDCMP1 HRTIM_RSTER_TIMDCMP1_Msk SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) TIM_TIM2_TI4_COMP1_COMP2 (TIM_TISEL_TI4SEL_0 | TIM_TISEL_TI4SEL_1) ETH_DMACSR_TEB_Pos (16U) ADC_OFR2_OFFSET2_16 (0x0010000UL << ADC_OFR2_OFFSET2_Pos) EXTI_LINE_46 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_NONE | 0x0EU) IS_MDMA_PRIORITY(__PRIORITY__) (((__PRIORITY__) == MDMA_PRIORITY_LOW ) || ((__PRIORITY__) == MDMA_PRIORITY_MEDIUM) || ((__PRIORITY__) == MDMA_PRIORITY_HIGH) || ((__PRIORITY__) == MDMA_PRIORITY_VERY_HIGH)) DBGMCU_APB2FZ1_DBG_TIM16_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM16_Pos) TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) SYSCFG_EXTICR4_EXTI12_PH (0x00000007U) ETH_MACA1HR_ADDRHI_Pos (0U) I2C_ISR_ADDR I2C_ISR_ADDR_Msk LTDC_GCR_DEPOL_Pos (29U) ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 HRTIM_EECR2_EE8POL HRTIM_EECR2_EE8POL_Msk __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN TIM_TRGO_OC1REF TIM_CR2_MMS_2 ADC_OFR1_OFFSET1_25 (0x2000000UL << ADC_OFR1_OFFSET1_Pos) FDCAN_HPMS_BIDX_Pos (0U) RCC_D3AMR_LPTIM5AMEN RCC_D3AMR_LPTIM5AMEN_Msk __HAL_RCC_ETH1MAC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETH1MACLPEN)) CRS_ICR_SYNCOKC_Pos (0U) IS_ADC_ANALOG_WATCHDOG_NUMBER(__WATCHDOG__) (((__WATCHDOG__) == ADC_ANALOGWATCHDOG_1) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_2) || ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_3) ) __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) (0xFFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))) OTG_FS_EP1_IN_IRQn HRTIM_RSTER_TIMBCMP1 HRTIM_RSTER_TIMBCMP1_Msk I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk HRTIM_CR1_ADC2USRC_Msk (0x7UL << HRTIM_CR1_ADC2USRC_Pos) HSE_VALUE (8000000UL) EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk FDCANCCU_CCFG_OCPM_Pos (8U) USB_OTG_DIEPEACHMSK1_BIM_Pos (9U) GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) LPTIM3 ((LPTIM_TypeDef *) LPTIM3_BASE) __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U) ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) BDMA_REQUEST_GENERATOR0 1U LTDC_LxCFBAR_CFBADD LTDC_LxCFBAR_CFBADD_Msk HRTIM_RST1R_TIMEVNT5_Pos (16U) RCC_RTCCLKSOURCE_HSE_DIV61 (0x0003D300U) GPIO_AF15_EVENTOUT ((uint8_t)0x0F) SYSCFG_CFGR_SRAM4L SYSCFG_CFGR_SRAM4L_Msk USB_OTG_DIEPMSK_TOM_Pos (3U) HRTIM_ODSR_TB2ODS_Pos (3U) USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk OPAMP1_CSR_CALOUT_Msk (0x1UL << OPAMP1_CSR_CALOUT_Pos) ADC_LTR_LT_Pos (0U) ETH_MACPFR_HUC_Msk (0x1UL << ETH_MACPFR_HUC_Pos) RCC_APB4LPENR_LPUART1LPEN RCC_APB4LPENR_LPUART1LPEN_Msk USB_OTG_EPNUM_Pos (0U) ETH_MTLRQDR_RRCSTS ETH_MTLRQDR_RRCSTS_Msk __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE FDCAN_TTOCN_TMG_Msk (0x1UL << FDCAN_TTOCN_TMG_Pos) IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI) RTC_TSDR_DT_Pos (4U) ETH_DMASBMR_MB ETH_DMASBMR_MB_Msk DMAMUX_RGSR_OF6_Pos (6U) OB_USER_ALL (OB_USER_IWDG1_SW | OB_USER_NRST_STOP_D1 | OB_USER_NRST_STDBY_D1 | OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_ST_RAM_SIZE | OB_USER_SECURITY | OB_USER_IOHSLV | OB_USER_SWAP_BANK ) HRTIM_ADC2R_AD2TDC3_Msk (0x1UL << HRTIM_ADC2R_AD2TDC3_Pos) MDMA_CBNDTR_BRC_Msk (0xFFFUL << MDMA_CBNDTR_BRC_Pos) CR_HSEON_BB RCC_CR_HSEON_BB __HAL_RCC_PLLFRACN_CONFIG(__RCC_PLL1FRACN__) MODIFY_REG(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1, (uint32_t)(__RCC_PLL1FRACN__) << RCC_PLL1FRACR_FRACN1_Pos) RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x200UL) WWDG_SR_EWIF_Pos (0U) USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk EXTI_IMR3_IM79 EXTI_IMR3_IM79_Msk USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter HRTIM_EECR2_EE10SRC_1 (0x2UL << HRTIM_EECR2_EE10SRC_Pos) SPI_CFG2_MIDI SPI_CFG2_MIDI_Msk USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING (LL_ADC_REG_TRIG_EXT_RISINGFALLING) MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK NOR_ERROR HAL_NOR_STATUS_ERROR SDMMC_STA_CMDREND_Msk (0x1UL << SDMMC_STA_CMDREND_Pos) ADC_JDR2_JDATA_22 (0x00400000UL << ADC_JDR2_JDATA_Pos) HRTIM_CR2_TERST_Pos (13U) FLASH_OPTCR_OPTSTART FLASH_OPTCR_OPTSTART_Msk __HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM15LPEN)) == 0U) ETH_MACAHR_MBC_Pos (24U) HRTIM_OUTR_POL1_Msk (0x1UL << HRTIM_OUTR_POL1_Pos) GPIO_AFRH_AFSEL8_Pos (0U) DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk OPAMP_CSR_VMSEL_Pos (5U) SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk USB_OTG_HCINT_ACK_Pos (5U) __HAL_RCC_SPI45_CONFIG(__RCC_SPI45CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI45SEL, (__RCC_SPI45CLKSource__)) ETH_MTLRQOMR_RQS_Pos (20U) SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP 11U __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3) || ((INSTANCE) == I2C4)) QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk ETH_MACTSEACR_OSTEAC_Pos (0U) FMC_SWAPBMAP_SDRAM_SRAM FMC_BCR1_BMAP_0 I2C_GET_DIR(__HANDLE__) ((uint8_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U)) RCC_APB1LLPENR_LPTIM1LPEN_Pos (9U) RTC_BKP9R RTC_BKP9R_Msk USE_HAL_DTS_REGISTER_CALLBACKS 0U SYSCFG_UR10_SABEG_BANK2_Pos (16U) QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk SAI_xCR1_MODE_Pos (0U) EXTI_FTSR1_TR21_Pos (21U) IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2)) HRTIM_CPT1CR_TIMCCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMCCMP2_Pos) __LFRACT_IBIT__ 0 USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos) HRTIM_CPT2R_CPT2R HRTIM_CPT2R_CPT2R_Msk SDMMC_DCTRL_DBLOCKSIZE_2 (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos) EXTI_D3PCR2H_PCS50_Msk (0x3UL << EXTI_D3PCR2H_PCS50_Pos) RCC_APB1LENR_SPI3EN RCC_APB1LENR_SPI3EN_Msk DBGMCU_APB1LFZ1_DBG_TIM3 DBGMCU_APB1LFZ1_DBG_TIM3_Msk USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk ETH_MACLCSR_RLPIEX_Msk (0x1UL << ETH_MACLCSR_RLPIEX_Pos) PWR_CR3_USB33RDY PWR_CR3_USB33RDY_Msk EXTI_D3PCR1L_PCS12_Pos (24U) TIM_BDTR_DTG_Pos (0U) SPI_CR1_CSUSP_Pos (10U) DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk GPIO_MODER_MODE2_Pos (4U) ADC1_BASE (D2_AHB1PERIPH_BASE + 0x2000UL) HRTIM_ADC2R_AD2TBPER_Msk (0x1UL << HRTIM_ADC2R_AD2TBPER_Pos) ADC_JDR3_JDATA_22 (0x00400000UL << ADC_JDR3_JDATA_Pos) MPU_REGION_SIZE_256MB ((uint8_t)0x1B) RCC_AHB1LPENR_USB1OTGHSULPILPEN RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) USB_OTG_GINTSTS_ISOODRP_Pos (14U) RCC_APB2LPENR_DFSDM1LPEN_Pos (28U) SPDIFRX_DR1_PE_Msk (0x1UL << SPDIFRX_DR1_PE_Pos) ETH_MACHWF0R_MACADR32SEL_Msk (0x1UL << ETH_MACHWF0R_MACADR32SEL_Pos) __HAL_DMA_DISABLE(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR &= ~DMA_SxCR_EN) : (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR &= ~BDMA_CCR_EN)) EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) ETH_MTLQICSR_RXOVFIS_Pos (16U) __USACCUM_EPSILON__ 0x1P-8UHK USB_OTG_DIEPINT_TOC_Pos (3U) QSPI_BASE (0x90000000UL) __FLT32X_HAS_DENORM__ 1 EXTI_RTSR1_TR1 EXTI_RTSR1_TR1_Msk TIM_TISEL_TI3SEL_0 (0x1UL << TIM_TISEL_TI3SEL_Pos) TIM_OCMODE_TIMING 0x00000000U USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk TIM_TIM23_TI4_COMP2 TIM_TISEL_TI4SEL_1 ETH_MACVTR_ESVL ETH_MACVTR_ESVL_Msk ITM_TCR_TSENA_Pos 1U SAI_xSR_FLVL SAI_xSR_FLVL_Msk IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE RCC_AHB2LPENR_SRAM1LPEN RCC_AHB2LPENR_SRAM1LPEN_Msk EXTI_REG_MASK (EXTI_REG1 | EXTI_REG2 | EXTI_REG3) __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE GPIO_OSPEEDR_OSPEED9_Pos (18U) BDMA_CCR_PL_Pos (12U) FDCAN_TTOCN_SWP_Pos (2U) I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) SYSCFG_EXTICR3_EXTI10_PK (0x00000A00U) SPDIFRX_IMR_RXNEIE_Msk (0x1UL << SPDIFRX_IMR_RXNEIE_Pos) I2C_GENERALCALL_DISABLE (0x00000000U) FDCAN_TXBTIE_TIE_Pos (0U) HSEM_C1IER_ISE17_Pos (17U) _NEWLIB_STDIO_H  ETH_MTLTQOMR_TTC_384BITS (0x00000060U) GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos) FDCAN_NDAT1_ND17 FDCAN_NDAT1_ND17_Msk SYSCFG_EXTICR2_EXTI5_PF (0x00000050U) HRTIM_RST1R_CMP3_Pos (5U) CRS_ISR_ERRF_Msk (0x1UL << CRS_ISR_ERRF_Pos) CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) HSEM_C1ICR_ISC16_Pos (16U) __HAL_MDMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CBNDTR |= ((__COUNTER__) & MDMA_CBNDTR_BNDT)) _SYS_REENT_H_  RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE CoreDebug_DEMCR_MON_PEND_Pos 17U HRTIM_CPT1CR_TIMACMP2 HRTIM_CPT1CR_TIMACMP2_Msk FLASH_ACR_LATENCY_3WS (0x00000003UL) HRTIM_ADC3R_AD3MC1_Pos (0U) FDCAN_RXF0A_F0AI FDCAN_RXF0A_F0AI_Msk __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_USART2EN) TIM8 ((TIM_TypeDef *) TIM8_BASE) HSEM_C1ISR_ISF8_Msk (0x1UL << HSEM_C1ISR_ISF8_Pos) FMC_SDTRx_TXSR_1 (0x2UL << FMC_SDTRx_TXSR_Pos) PWR_WKUPEPR_WKUPEN1 PWR_WKUPEPR_WKUPEN1_Msk MDMA_GISR0_GIF9_Pos (9U) HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 MPU_REGION_SIZE_2GB ((uint8_t)0x1E) USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) FDCAN_RXBC_RBSA FDCAN_RXBC_RBSA_Msk IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE) || ((INSTANCE) == GPIOF) || ((INSTANCE) == GPIOG) || ((INSTANCE) == GPIOH) || ((INSTANCE) == GPIOI) || ((INSTANCE) == GPIOJ) || ((INSTANCE) == GPIOK)) ETH_DMAMR_INTM_0 (0x0UL << ETH_DMAMR_INTM_Pos) BDMA_ISR_HTIF6 BDMA_ISR_HTIF6_Msk HRTIM_SET1R_MSTCMP3_Msk (0x1UL << HRTIM_SET1R_MSTCMP3_Pos) SPDIFRX_SR_OVR_Pos (3U) EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) FMC_BCRx_WAITEN_Msk (0x1UL << FMC_BCRx_WAITEN_Pos) COMP_IRQn GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk OPAMP_CSR_USERTRIM OPAMP_CSR_USERTRIM_Msk RCC_D3AMR_RTCAMEN_Pos (16U) LL_ADC_INJ_RANK_1 (ADC_JDR1_REGOFFSET | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS) EXTI_LINE_81 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x11U) OB_USER_IWDG_STOP 0x0008U __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE FLASH_CCR_CLR_CRCRDERR_Pos (28U) RCC_D3CCIPR_SAI4BSEL_Msk (0x7UL << RCC_D3CCIPR_SAI4BSEL_Pos) RCC_I2C123CLKSOURCE_CSI (RCC_D2CCIP2R_I2C123SEL_0 | RCC_D2CCIP2R_I2C123SEL_1) DMA_REQUEST_TIM7_UP 70U HRTIM_CPT1CR_TIMACMP1_Pos (14U) ADC_PCSEL_PCSEL_Pos (0U) COMP_ICFR_C2IF_Pos (17U) ETH_DMASBMR_RB ETH_DMASBMR_RB_Msk RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) HRTIM_ODSR_TA2ODS HRTIM_ODSR_TA2ODS_Msk SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos) HRTIM_ADC2R_AD2TEC4_Pos (30U) DBGMCU_BASE (0x5C001000UL) __HAL_RCC_WWDG1_IS_CLK_SLEEP_ENABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_WWDG1LPEN)) != 0U) EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) FLASH_OPTSR_BOR_LEV_1 (0x2UL << FLASH_OPTSR_BOR_LEV_Pos) ETH_MACIER_TSIE ETH_MACIER_TSIE_Msk __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE USB_OTG_DIEPCTL_SNAK_Pos (27U) __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE __HAL_RCC_GET_UART4_SOURCE __HAL_RCC_GET_USART234578_SOURCE DMA_SxCR_PSIZE_Pos (11U) __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET GPIO_PIN_5 ((uint16_t)0x0020) FMC_BWTRx_DATAST_Pos (8U) ETH_MAC1USTCR_TIC1USCNTR ETH_MAC1USTCR_TIC1USCNTR_Msk MPU_REGION_SIZE_16KB ((uint8_t)0x0D) SCB_DCCISW_SET_Pos 5U RCC_D1CFGR_D1CPRE_Msk (0xFUL << RCC_D1CFGR_D1CPRE_Pos) OPAMP1_HSOTR_TRIMHSOFFSETN OPAMP1_HSOTR_TRIMHSOFFSETN_Msk LL_ADC_MULTI_DUAL_REG_SIMULT ( ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 ) ETH_MTLQICSR_RXOVFIS ETH_MTLQICSR_RXOVFIS_Msk _SIZE_T_DEFINED  JPEG_CONFR6_QT_Msk (0x3UL << JPEG_CONFR6_QT_Pos) EXTI_RTSR3_TR84 EXTI_RTSR3_TR84_Msk DFSDM_FLTCR1_JEXTSEL_1 (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos) HRTIM_SET2R_UPDATE HRTIM_SET2R_UPDATE_Msk SYSCFG_UR8_MESAD_BANK2_Pos (16U) RCC_USART3CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI COMP_SR_C2VAL_Pos (1U) RTC_TR_ST_Pos (4U) TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER FLASH_PRAR_PROT_AREA_START FLASH_PRAR_PROT_AREA_START_Msk SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) ADC_RESOLUTION6b ADC_RESOLUTION_6B __HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_OPAMPLPEN)) == 0U) I2C_CR1_RXIE_Pos (2U) LL_ADC_IT_EOC ADC_IER_EOCIE SYSCFG_UR2_BORH SYSCFG_UR2_BORH_Msk SYSCFG_UR7_SABEG_BANK1 SYSCFG_UR7_SABEG_BANK1_Msk RNG_CR_CED_Msk (0x1UL << RNG_CR_CED_Pos) DWT_FUNCTION_FUNCTION_Msk (0xFUL ) SAI_PDMCR_CKEN3_Msk (0x1UL << SAI_PDMCR_CKEN3_Pos) GPIO_AF13_DCMI ((uint8_t)0x0D) DMAMUX_CSR_SOF10_Pos (10U) DMA2D_OCOLR_ALPHA_1 DMA2D_OCOLR_ALPHA_1_Msk HRTIM_BDTUPR_TIMREP_Msk (0x1UL << HRTIM_BDTUPR_TIMREP_Pos) SDMMC_ICR_DABORTC_Pos (11U) FDCANCCU_CCFG_TQBT_Pos (0U) __HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SPI4EN) ADC_AWD_CR12_REGOFFSETGAP_VAL (0x00000024UL) __SCHAR_WIDTH__ 8 __HAL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,__TEMPSENSOR_TYP_CALX_V__,__TEMPSENSOR_CALX_TEMP__,__VREFANALOG_VOLTAGE__,__TEMPSENSOR_ADC_DATA__,__ADC_RESOLUTION__) __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS((__TEMPSENSOR_TYP_AVGSLOPE__), (__TEMPSENSOR_TYP_CALX_V__), (__TEMPSENSOR_CALX_TEMP__), (__VREFANALOG_VOLTAGE__), (__TEMPSENSOR_ADC_DATA__), (__ADC_RESOLUTION__)) SYSCFG_EXTICR1_EXTI2_PD (0x00000300U) LPLVDS_BitNumber LPLVDS_BIT_NUMBER ContextQueue __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET RCC_RTCCLKSOURCE_HSE_DIV24 (0x00018300U) RCC_PERIPHCLK_CKPER ((uint64_t)(0x80000000U)) FDCAN_TTGTP_CTP_Pos (16U) SCB_ICSR_RETTOBASE_Pos 11U ADC_CHANNEL_TEMPSENSOR (LL_ADC_CHANNEL_TEMPSENSOR) DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk SYSCFG_EXTICR4_EXTI15_PE (0x00004000U) EXTI_EMR1_EM16 EXTI_EMR1_EM16_Msk LL_ADC_GROUP_REGULAR_INJECTED (0x00000003UL) EXTI_IMR3_IM72_Pos (8U) __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) EXTI_D3PCR1L_PCS8 EXTI_D3PCR1L_PCS8_Msk _DEFAULT_SOURCE 1 ETH_MACMDIODR_RA_Pos (16U) ADC_CALFACT2_LINCALFACT_28 (0x10000000UL << ADC_CALFACT2_LINCALFACT_Pos) __UTQ_IBIT__ 0 ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) ETH_MACVTR_ERIVLT_Msk (0x1UL << ETH_MACVTR_ERIVLT_Pos) FLASH_CRCCR_CRC_BY_SECT_Msk (0x1UL << FLASH_CRCCR_CRC_BY_SECT_Pos) ETH_MTLTQDR_PTXQ_Msk (0x7UL << ETH_MTLTQDR_PTXQ_Pos) __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) sMasterConfig EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk HRTIM_ADC3R_AD3TDC3 HRTIM_ADC3R_AD3TDC3_Msk ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE FDCAN_PSR_DLEC FDCAN_PSR_DLEC_Msk TIM_CCMR1_OC2FE_Pos (10U) HRTIM_ADC3R_AD3TAC3_Pos (11U) ETH_MACCR_SARC_REPADDR0_Pos (28U) TPI_FIFO1_ITM1_Pos 8U HRTIM_BDTUPR_TIMRST1R HRTIM_BDTUPR_TIMRST1R_Msk RCC_AHB4ENR_ADC3EN_Msk (0x1UL << RCC_AHB4ENR_ADC3EN_Pos) HRTIM_RSTDR_TIMBCMP2 HRTIM_RSTDR_TIMBCMP2_Msk QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos) __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) != 0U) ETH_MACIVIR_VLTI_Pos (20U) FLASH_FLAG_SNECCERR FLASH_SR_SNECCERR FDCAN_NDAT2_ND63_Msk (0x1UL << FDCAN_NDAT2_ND63_Pos) HRTIM_RSTCR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTCR_TIMDCMP4_Pos) FDCAN_TTILS_TXUS FDCAN_TTILS_TXUS_Msk HRTIM_SET2R_EXTVNT7_Msk (0x1UL << HRTIM_SET2R_EXTVNT7_Pos) I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) PWR_SUPPLY_CONFIG_MASK (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS) RCC_AHB4ENR_GPIOHEN_Pos (7U) FDCANCCU_CREL_DAY_Msk (0xFFUL << FDCANCCU_CREL_DAY_Pos) USART_CR1_MME_Pos (13U) SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos) TIM_TRGO_RESET 0x00000000U ADC_OFR1_OFFSET1_13 (0x0002000UL << ADC_OFR1_OFFSET1_Pos) RCC_CR_HSERDY RCC_CR_HSERDY_Msk LL_ADC_REG_RANK_7 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS) GPIO_OSPEEDR_OSPEED3_Pos (6U) ETH_MACLMIR_LSI ETH_MACLMIR_LSI_Msk RCC_CICR_PLLRDYC_Pos (6U) ADC_CALFACT2_LINCALFACT_21 (0x00200000UL << ADC_CALFACT2_LINCALFACT_Pos) HRTIM_ADC3R_AD3EEV5_Msk (0x1UL << HRTIM_ADC3R_AD3EEV5_Pos) HRTIM_TIMISR_CPPSTAT_Msk (0x1UL << HRTIM_TIMISR_CPPSTAT_Pos) I2C4 ((I2C_TypeDef *) I2C4_BASE) RCC_D2CCIP2R_I2C123SEL_Pos (12U) MDMA_REQUEST_DMA2D_TW ((uint32_t)0x0000001AU) SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos) ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos) SYSCFG_EXTICR4_EXTI14_PA (0U) FLASH_CRCEADD_CRC_END_ADDR_Msk (0xFFFFFFFFUL << FLASH_CRCEADD_CRC_END_ADDR_Pos) HAL_NVIC_SetPriority EXTI_LINE69 ((uint32_t)0x45) RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk STM32H7xx_HAL_DMA_EX_H  EXTI_SWIER1_SWIER19 EXTI_SWIER1_SWIER19_Msk __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var)) __HAL_FLASH_SET_PSIZE(__PSIZE__,__BANK__) (((__BANK__) == FLASH_BANK_1) ? MODIFY_REG(FLASH->CR1, FLASH_CR_PSIZE, (__PSIZE__)) : MODIFY_REG(FLASH->CR2, FLASH_CR_PSIZE, (__PSIZE__))) ETH_MACTSCR_TSCTRLSSR_Msk (0x1UL << ETH_MACTSCR_TSCTRLSSR_Pos) HRTIM_CR2_TCRST_Msk (0x1UL << HRTIM_CR2_TCRST_Pos) __HAL_SYSCFG_BREAK_BKRAM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_BKRAML) EXTI_PR1_PR2_Msk (0x1UL << EXTI_PR1_PR2_Pos) USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U) TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) HRTIM_BMTRGR_TDEEV8 HRTIM_BMTRGR_TDEEV8_Msk SDMMC_DCOUNT_DATACOUNT_Pos (0U) LL_ADC_REG_TRIG_EXT_TIM1_CH3 (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) FLASH_PROGRAMMING_DELAY_0 0x00000000U DWT_CTRL_POSTINIT_Pos 5U TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) __HAL_RCC_ADC12_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_ADC12RST)) __HAL_RCC_BDMA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BDMALPEN)) != 0U) GPIO_AFRL_AFSEL4_Pos (16U) ETH_MACL4AR_L4SP_Msk (0xFFFFUL << ETH_MACL4AR_L4SP_Pos) TPI_FIFO0_ITM_bytecount_Pos 27U ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM3LPEN)) == 0U) HRTIM_FLTINR1_FLT3F_Msk (0xFUL << HRTIM_FLTINR1_FLT3F_Pos) FDCAN_IR_PEA_Pos (27U) HRTIM_CPT2CR_EXEV5CPT_Pos (6U) EXTI_EMR2_EM51_Pos (19U) QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos) EXTI_RTSR1_TR12_Msk (0x1UL << EXTI_RTSR1_TR12_Pos) __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE __HAL_RCC_USB2_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSEN) == 0U) ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1 ) RCC_AHB1LPENR_ETH1TXLPEN_Pos (16U) GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk HRTIM_FLTINR1_FLT3F_3 (0x8UL << HRTIM_FLTINR1_FLT3F_Pos) HRTIM_TIMCR_TDU HRTIM_TIMCR_TDU_Msk __HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_I2C4LPEN)) == 0U) LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos) HRTIM_BMTRGR_MSTCMP2_Pos (4U) SPDIFRX_VERR_MAJREV_Pos (4U) RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) DMA2D_AMTCR_DT_Pos (8U) WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) ETH_DMACTCR_TPBL_Msk (0x3FUL << ETH_DMACTCR_TPBL_Pos) __VFP_FP__ 1 GPIO_AF1_TIM2 ((uint8_t)0x01) ETH_MMCRCRCEPR_RXCRCERR_msk (0xFFFFFFFFUL << ETH_MMCRCRCEPR_RXCRCERR_Pos) SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) ADC_REGOVERSAMPLING_RESUMED_MODE (LL_ADC_OVS_GRP_REGULAR_RESUMED) USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk LL_ADC_CHANNEL_10 (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP | ADC_CHANNEL_10_BITFIELD) OPAMP1_CSR_FORCEVP_Msk (0x1UL << OPAMP1_CSR_FORCEVP_Pos) ETH_MACL3L4CR_L3DAM_Msk (0x1UL << ETH_MACL3L4CR_L3DAM_Pos) CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) HSEM_C1ICR_ISC23_Msk (0x1UL << HSEM_C1ICR_ISC23_Pos) JPEG_CONFR6_HSF_2 (0x4UL << JPEG_CONFR6_HSF_Pos) EXTI_LINE_82 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x12U) DBGMCU_APB2FZ1_DBG_TIM8_Pos (1U) __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE FDCAN_TTMLM_ENTT_Pos (16U) RCC_AHB3LPENR_DMA2DLPEN RCC_AHB3LPENR_DMA2DLPEN_Msk piston1 DMA2D_OCOLR_BLUE_3_Msk (0x1FUL << DMA2D_OCOLR_BLUE_3_Pos) RCC_PLLCFGR_PLL2VCOSEL RCC_PLLCFGR_PLL2VCOSEL_Msk HRTIM_SET1R_UPDATE_Msk (0x1UL << HRTIM_SET1R_UPDATE_Pos) ETH_MMCRIR_RXLPIUSCIS_Pos (26U) RCC_AHB4RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOGRST_Pos) ETH_MACPOCR_DRRDIS_Pos (6U) FDCAN_IR_DRX_Msk (0x1UL << FDCAN_IR_DRX_Pos) __hidden __attribute__((__visibility__("hidden"))) OB_BOOTADDR_ITCM_RAM 0x0000U ADC_SAMPLETIME_8CYCLES_5 (LL_ADC_SAMPLINGTIME_8CYCLES_5) PWR_WKUPFR_WKUPF2_Pos (1U) __HAL_DBGMCU_UnFreeze_LPTIM1() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_LPTIM1)) RCC_APB1HLPENR_SWPMILPEN_Pos (2U) ETH_DMADSR_TPS_READING ETH_DMADSR_TPS_READING_Msk TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk _REENT_SIG_FUNC(_ptr) ((_ptr)->_sig_func) ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING __CHAR_UNSIGNED__ 1 USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos) ADC_INDEPENDENT_OR_NONMULTIMODEINJECTED_SLAVE(__HANDLE__) ( ( ((__HANDLE__)->Instance == ADC1) || ((__HANDLE__)->Instance == ADC3) )? SET : ( ((ADC12_COMMON->CCR & ADC_CCR_DUAL) == ADC_MODE_INDEPENDENT) || ((ADC12_COMMON->CCR & ADC_CCR_DUAL) == ADC_DUALMODE_REGSIMULT) || ((ADC12_COMMON->CCR & ADC_CCR_DUAL) == ADC_DUALMODE_INTERL) )) FDCAN_NDAT1_ND19_Pos (19U) __HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) == 0U) MDMA_SOURCE_BURST_16BEATS ((uint32_t)MDMA_CTCR_SBURST_2) DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos) TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk HRTIM_ADC3R_AD3TCC4_Msk (0x1UL << HRTIM_ADC3R_AD3TCC4_Pos) DMA2D_CR_CEIE_Pos (13U) __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SAI1RST) DCMI_CR_BSM_Msk (0x3UL << DCMI_CR_BSM_Pos) RTC_CR_ALRAE_Pos (8U) RCC_SPDIFRXCLKSOURCE_PLL3 RCC_D2CCIP1R_SPDIFSEL_1 ETH_DMACMFCR_MFC ETH_DMACMFCR_MFC_Msk USART_ISR_ABRF USART_ISR_ABRF_Msk HSEON_BitNumber RCC_HSEON_BIT_NUMBER APB4CLKDivider TIM_DMABase_ARR TIM_DMABASE_ARR EXTI_D3PMR1_MR25_Pos (24U) PWR_CR1_FLPS_Pos (9U) CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk RCC_AHB3RSTR_MDMARST_Pos (0U) __HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOHEN); UNUSED(tmpreg); } while(0) TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING ETH_MMCTSCGPR_TXSNGLCOLG_msk (0xFFFFFFFFUL << ETH_MMCTSCGPR_TXSNGLCOLG_Pos) __HAL_DBGMCU_FREEZE_I2C1() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C1)) SYSCFG_CFGR_ITCML SYSCFG_CFGR_ITCML_Msk FDCAN_NDAT2_ND54_Msk (0x1UL << FDCAN_NDAT2_ND54_Pos) FDCAN_CCCR_CSR FDCAN_CCCR_CSR_Msk DMA_FLAG_HTIF0_4 ((uint32_t)0x00000010U) PLLFRACN COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 ADC_JDR3_JDATA_25 (0x02000000UL << ADC_JDR3_JDATA_Pos) FDCAN_DBTP_DBRP FDCAN_DBTP_DBRP_Msk RCC_PLL3DIVR_R3_Msk (0x7FUL << RCC_PLL3DIVR_R3_Pos) FDCAN_RXF1C_F1SA FDCAN_RXF1C_F1SA_Msk EXTI_EMR2_EM44_Pos (12U) SAI_xSR_FREQ SAI_xSR_FREQ_Msk HRTIM_BMTRGR_EEV7 HRTIM_BMTRGR_EEV7_Msk DMA2D_FGCMAR_MA_Pos (0U) HAL_DMA_ERROR_FE (0x00000002U) COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7 IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE )) __HAL_RCC_MDIOS_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_MDIOSLPEN)) != 0U) ETH_MACHWF0R_HDSEL_Pos (2U) __HAL_RCC_SPI2_CONFIG __HAL_RCC_SPI123_CONFIG FDCAN_IR_MRAF FDCAN_IR_MRAF_Msk RCC_AHB4ENR_GPIODEN RCC_AHB4ENR_GPIODEN_Msk HRTIM_RST1R_PER HRTIM_RST1R_PER_Msk LL_ADC_AWD_CHANNEL_12_REG ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) RCC_PLL2FRACR_FRACN2_Msk (0x1FFFUL << RCC_PLL2FRACR_FRACN2_Pos) PWR ((PWR_TypeDef *) PWR_BASE) SCB_CSSELR_IND_Msk (1UL ) GPIO_IDR_ID0 GPIO_IDR_ID0_Msk LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE HRTIM_ADC2R_AD2MC3_Msk (0x1UL << HRTIM_ADC2R_AD2MC3_Pos) SPDIFRX_VERR_MAJREV_Msk (0xFUL << SPDIFRX_VERR_MAJREV_Pos) SPI_CFG1_CRCSIZE_1 (0x02UL << SPI_CFG1_CRCSIZE_Pos) USB_OTG_GINTSTS_SRQINT_Pos (30U) DMA2D ((DMA2D_TypeDef *) DMA2D_BASE) __HAL_RCC_BDMA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BDMAEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BDMAEN); UNUSED(tmpreg); } while(0) TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 _GCC_MAX_ALIGN_T  PCSEL DMA1 ((DMA_TypeDef *) DMA1_BASE) LTDC_LxCLUTWR_RED_Pos (16U) RNG_CR_RNGEN RNG_CR_RNGEN_Msk DMA_FLAG_DMEIF3_7 ((uint32_t)0x01000000U) RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk HRTIM_EECR1_EE1SNS_Msk (0x3UL << HRTIM_EECR1_EE1SNS_Pos) HRTIM_SET2R_TIMEVNT4_Pos (15U) TIM_CHANNEL_3 0x00000008U USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk LL_ADC_CLOCK_ASYNC_DIV6 (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) FDCAN_GFC_ANFE FDCAN_GFC_ANFE_Msk FDCAN_IR_TFE FDCAN_IR_TFE_Msk ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) HRTIM_SET2R_RESYNC HRTIM_SET2R_RESYNC_Msk ADC_CONVERSIONDATA_DMA_ONESHOT ((uint32_t)ADC_CFGR_DMNGT_0) ETH_MTLTQOMR_TTC_192BITS (0x00000040U) EXTI_FTSR1_TR14 EXTI_FTSR1_TR14_Msk __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_AVD) SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk RCC_D3AMR_BKPRAMAMEN RCC_D3AMR_BKPRAMAMEN_Msk USB_OTG_GINTSTS_DISCINT_Pos (29U) HRTIM_SET1R_EXTVNT4_Pos (24U) __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN)) HRTIM_RST2R_EXTVNT3_Msk (0x1UL << HRTIM_RST2R_EXTVNT3_Pos) SDMMC_STA_ACKTIMEOUT_Pos (24U) RTC_BKP24R RTC_BKP24R_Msk HRTIM_CPT2CR_TB1RST_Msk (0x1UL << HRTIM_CPT2CR_TB1RST_Pos) GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk FDCAN_TTIE_SBCE FDCAN_TTIE_SBCE_Msk EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock RESERVED2 HSEM_C1MISR_MISF21 HSEM_C1MISR_MISF21_Msk CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos) GPIO_IDR_ID9_Pos (9U) MDMA_REQUEST_JPEG_INFIFO_NF ((uint32_t)0x00000012U) RESERVED7 SPI_FRLVL_QUARTER_FULL SPI_RX_FIFO_1PACKET ADC_CR_ADSTP ADC_CR_ADSTP_Msk BDMA_ISR_TEIF3 BDMA_ISR_TEIF3_Msk SPI_IFCR_CRCEC_Msk (0x1UL << SPI_IFCR_CRCEC_Pos) IS_ADC_CALFACT(__CALIBRATION_FACTOR__) ((__CALIBRATION_FACTOR__) <= (0x7FU)) __HAL_RCC_PLL2CLKOUT_ENABLE(__RCC_PLL2ClockOut__) SET_BIT(RCC->PLLCFGR, (__RCC_PLL2ClockOut__)) EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk __HAL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__,__CHANNEL__) __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE((__ADC_INSTANCE__), (__CHANNEL__)) EXTI_SWIER1_SWIER0_Pos (0U) USE_HAL_GFXMMU_REGISTER_CALLBACKS 0U __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) RCC_D2CCIP2R_I2C123SEL_1 (0x2UL << RCC_D2CCIP2R_I2C123SEL_Pos) DCMI_CR_CRE_Pos (12U) ETH_MACISR_LPIIS_Msk (0x1UL << ETH_MACISR_LPIIS_Pos) HRTIM_ICR_FLT1C HRTIM_ICR_FLT1C_Msk __HAL_RCC_WWDG1_IS_CLK_ENABLED() ((RCC->APB3ENR & RCC_APB3ENR_WWDG1EN) != 0U) DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk EXTI_EMR2_EM37_Msk (0x1UL << EXTI_EMR2_EM37_Pos) ETH_DMACSR_FBE_Msk (0x1UL << ETH_DMACSR_FBE_Pos) HRTIM_ADC3R_AD3EEV4 HRTIM_ADC3R_AD3EEV4_Msk SPI_I2SCFGR_I2SMOD_Pos (0U) DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk HRTIM_EECR1_EE1SRC HRTIM_EECR1_EE1SRC_Msk RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) ETH_MACCR_SARC_INSADDR1 ETH_MACCR_SARC_INSADDR1_Msk FMC_PATT_ATTSET_0 (0x01UL << FMC_PATT_ATTSET_Pos) HRTIM_RST1R_MSTCMP4 HRTIM_RST1R_MSTCMP4_Msk ADC_OFR3_OFFSET3_Pos (0U) RCC_APB1LLPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM3LPEN_Pos) I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) HSEM_C1ICR_ISC14_Msk (0x1UL << HSEM_C1ICR_ISC14_Pos) PWR_WAKEUP_PIN6_LOW (PWR_WKUPEPR_WKUPP6 | PWR_WKUPEPR_WKUPEN6) ADC_DIFSEL_DIFSEL_Msk (0xFFFFFUL << ADC_DIFSEL_DIFSEL_Pos) RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos) __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET HRTIM_SET2R_MSTCMP2_Msk (0x1UL << HRTIM_SET2R_MSTCMP2_Pos) EXTI_FALLING_EDGE ((uint32_t)0x00200000) GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) RTC_TAMPCR_TAMP3MF_Pos (24U) DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) HRTIM_ADC1R_AD1TARST_Msk (0x1UL << HRTIM_ADC1R_AD1TARST_Pos) SDMMC_POWER_VSWITCHEN SDMMC_POWER_VSWITCHEN_Msk IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE)) RAMECC_IER_GECCDEBWIE_Pos (3U) EXTI_EMR2_EM36 EXTI_EMR2_EM36_Msk LPTIM_ICR_UPCF_Pos (5U) SYSCFG_UR3_BOOT_ADD1 SYSCFG_UR3_BOOT_ADD1_Msk SCB_HFSR_FORCED_Pos 30U TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0 WCHAR_MAX (__WCHAR_MAX__) ETH_MACVTR_EDVLP ETH_MACVTR_EDVLP_Msk ADC_JDR2_JDATA_9 (0x00000200UL << ADC_JDR2_JDATA_Pos) ETH_MACVTR_VL_Pos (0U) HRTIM_CPT2CR_EXEV8CPT HRTIM_CPT2CR_EXEV8CPT_Msk ETH_MMCRIMR_RXLPITRCIM_Pos (27U) HRTIM_IER_FLT4_Msk (0x1UL << HRTIM_IER_FLT4_Pos) RCC_CRS_SYNC_SOURCE_PIN (0x00000000U) USB_OTG_DOEPINT_AHBERR_Pos (2U) MDMA_Channel7 ((MDMA_Channel_TypeDef *)MDMA_Channel7_BASE) ADC_CFGR2_RSHIFT4_Msk (0x1UL << ADC_CFGR2_RSHIFT4_Pos) MDMA_REQUEST_DMA2_Stream0_TC ((uint32_t)0x00000008U) SCB_AIRCR_VECTKEYSTAT_Pos 16U EXTI_IMR2_IM44 EXTI_IMR2_IM44_Msk ETH_MACTSCR_TSINIT_Msk (0x1UL << ETH_MACTSCR_TSINIT_Pos) ADC_FLAG_RDY ADC_ISR_ADRDY RTC_ALRMBR_PM_Pos (22U) __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) FMC_BCRx_CPSIZE_Msk (0x7UL << FMC_BCRx_CPSIZE_Pos) __HAL_RCC_LPTIM3_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM3LPEN)) == 0U) EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk __int_least32_t_defined 1 SDMMC_STA_DPSMACT SDMMC_STA_DPSMACT_Msk IS_RCC_SPI2CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI2CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SPI2CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI2CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI2CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SPI2CLKSOURCE_PIN)) LSE_STARTUP_TIMEOUT (5000UL) USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos) RTC_DR_MT RTC_DR_MT_Msk HRTIM_ADC1R_AD1TAPER HRTIM_ADC1R_AD1TAPER_Msk USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_CECLPEN)) == 0U) HRTIM_MCR_TCCEN_Msk (0x1UL << HRTIM_MCR_TCCEN_Pos) SYSCFG_UR11_SAEND_BANK2 SYSCFG_UR11_SAEND_BANK2_Msk QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk RCC_CFGR_MCO1_Msk (0x7UL << RCC_CFGR_MCO1_Pos) BDCR_BDRST_BB RCC_BDCR_BDRST_BB EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk GPIO_ODR_OD12_Pos (12U) isunordered(__x,__y) (__builtin_isunordered (__x, __y)) FDCAN_NDAT2_ND45_Msk (0x1UL << FDCAN_NDAT2_ND45_Pos) LTDC_AWCR_AAH_Msk (0x7FFUL << LTDC_AWCR_AAH_Pos) ADC_JDR2_JDATA_21 (0x00200000UL << ADC_JDR2_JDATA_Pos) RCC_APB3_DIV4 RCC_D1CFGR_D1PPRE_DIV4 GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) PWR_BATTERY_CHARGING_RESISTOR_1_5 PWR_CR3_VBRS RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk HRTIM_RST2R_EXTVNT9 HRTIM_RST2R_EXTVNT9_Msk EXTI_SWIER3_SWIER86_Pos (22U) FDCAN_TTIR_TXO_Pos (11U) HRTIM_ADC3R_AD3EEV3 HRTIM_ADC3R_AD3EEV3_Msk __HAL_RCC_USB_OTG_HS_RELEASE_RESET() __HAL_RCC_USB1_OTG_HS_RELEASE_RESET() __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE DMA_REQUEST_SWPMI_TX 92U GPIO_AFRL_AFSEL7_Pos (28U) DWT_CTRL_NOPRFCNT_Pos 24U USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk RCC_D2CCIP1R_SAI1SEL_0 (0x1UL << RCC_D2CCIP1R_SAI1SEL_Pos) ETH_MACPOCR_ASYNCEN ETH_MACPOCR_ASYNCEN_Msk SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk FDCAN_TTCSM_CSM FDCAN_TTCSM_CSM_Msk ETH_MACPFR_RA ETH_MACPFR_RA_Msk ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk Request HSEM_C1MISR_MISF29_Msk (0x1UL << HSEM_C1MISR_MISF29_Pos) JPEG_CONFR5_HSF_0 (0x1UL << JPEG_CONFR5_HSF_Pos) ETH_DMACRCR_RPBL_Msk (0x3FUL << ETH_DMACRCR_RPBL_Pos) EXTI_EMR3_EM67_Msk (0x1UL << EXTI_EMR3_EM67_Pos) UINT64_MAX (__UINT64_MAX__) __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock) DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U) DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos) RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk BDMA_ISR_GIF4_Pos (16U) FLASH_SR_SNECCERR FLASH_SR_SNECCERR_Msk SWPMI_IER_TXBEIE_Msk (0x1UL << SWPMI_IER_TXBEIE_Pos) DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos) ADC_JDR3_JDATA_10 (0x00000400UL << ADC_JDR3_JDATA_Pos) TIM_FLAG_CC6 TIM_SR_CC6IF I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk ETH_MACMDIOAR_CR_DIV16AR ETH_MACMDIOAR_CR_DIV16AR_Msk CSICFGR ETH_MACL3L4CR_L3DAIM_Pos (5U) EXTI_LINE_32 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x00U) ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) RCC_APB1LRSTR_USART2RST_Pos (17U) HRTIM_SET2R_MSTCMP1_Pos (8U) __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT()) HRTIM_EECR2_EE9SNS_Pos (21U) SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos) SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE OPAMP2_HSOTR_TRIMHSOFFSETP_Msk (0x1FUL << OPAMP2_HSOTR_TRIMHSOFFSETP_Pos) __ULLACCUM_IBIT__ 32 GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) GPIO_AF2_TIM12 ((uint8_t)0x02) GPIO_OSPEEDR_OSPEED13_Pos (26U) BDMA_Channel1 ((BDMA_Channel_TypeDef *) BDMA_Channel1_BASE) RCC_SPI6CLKSOURCE_PLL3 RCC_D3CCIPR_SPI6SEL_1 DMA_SxPAR_PA DMA_SxPAR_PA_Msk ETH_MMCTPCGR_TXPKTG ETH_MMCTPCGR_TXPKTG_msk PWR_REGULATOR_VOLTAGE_SCALE1 (PWR_D3CR_VOS_1 | PWR_D3CR_VOS_0) GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk ETH_MACRXTXSR_LCOL ETH_MACRXTXSR_LCOL_Msk EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk OPAMP2_CSR_PGGAIN_3 (0x8UL << OPAMP2_CSR_PGGAIN_Pos) DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) SAI_xCR1_MCKDIV_Msk (0x3FUL << SAI_xCR1_MCKDIV_Pos) SWPMI_OR_CLASS_Pos (1U) SPI_CFG1_DSIZE_1 (0x02UL << SPI_CFG1_DSIZE_Pos) __HAL_RCC_VREF_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_VREFLPEN) RCC_AHB2LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB2LPENR_SRAM1LPEN_Pos) RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) DLYB_CFGR_UNIT_5 (0x20UL << DLYB_CFGR_UNIT_Pos) __LFRACT_FBIT__ 31 DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk ADC_OFR1_OFFSET1_16 (0x0010000UL << ADC_OFR1_OFFSET1_Pos) GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) TIM17_AF1_BKCMP1P_Msk (0x1UL << TIM17_AF1_BKCMP1P_Pos) GPIO_IDR_ID11_Pos (11U) HRTIM_RST2R_TIMEVNT7 HRTIM_RST2R_TIMEVNT7_Msk DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) ETH_MACTSCR_TSCFUPDT ETH_MACTSCR_TSCFUPDT_Msk ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk RCC_USART3CLKSOURCE_HSI RCC_USART234578CLKSOURCE_HSI FDCAN_CREL_STEP_Msk (0xFUL << FDCAN_CREL_STEP_Pos) DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk FDCAN_TTIR_TTMI FDCAN_TTIR_TTMI_Msk ETH_MAC_ADDR0 (0x02UL) HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC ADC_REGOVERSAMPLING_CONTINUED_MODE (LL_ADC_OVS_GRP_REGULAR_CONTINUED) ETH_MMCRFCECR 0x00000194U FLASH_ACR_LATENCY_10WS (0x0000000AUL) HRTIM_RST1R_CMP2 HRTIM_RST1R_CMP2_Msk ETH_MACATSSR_AUXTSHI ETH_MACATSSR_AUXTSHI_Msk USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos) GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) RAMECC_SR_DEBWDF_Msk (0x1UL << RAMECC_SR_DEBWDF_Pos) EXTI_IMR3_IM70 EXTI_IMR3_IM70_Msk LL_ADC_CLOCK_ASYNC_DIV12 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 ) USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) HRTIM_CR1_TBUDIS_Pos (2U) CRS_CFGR_SYNCPOL CRS_CFGR_SYNCPOL_Msk ETH_MACIVIR_VLC_VLANTAGDELETE_Pos (16U) __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED __HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) != 0U) DMAMUX_CxCR_NBREQ_Pos (19U) __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) FDCAN_IE_TCE_Pos (9U) LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos) HRTIM_EECR3_EE9F_3 (0x8UL << HRTIM_EECR3_EE9F_Pos) HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase HRTIM_TIMDIER_SET2IE_Msk (0x1UL << HRTIM_TIMDIER_SET2IE_Pos) MDMA_Channel13 ((MDMA_Channel_TypeDef *)MDMA_Channel13_BASE) SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk HSEM_C1ISR_ISF12 HSEM_C1ISR_ISF12_Msk __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) GPIO_BSRR_BR0_Pos (16U) DLYB_CFGR_SEL_2 (0x3UL << DLYB_CFGR_SEL_Pos) __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPDIFRXLPEN)) == 0U) FDCAN_TTOST_QCS FDCAN_TTOST_QCS_Msk CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL ) HRTIM_EECR3_EE10F HRTIM_EECR3_EE10F_Msk ETH_MACRFCR_UP_Pos (1U) HRTIM_DTR_DTF_8 (0x100UL << HRTIM_DTR_DTF_Pos) PWR_FLAG_WKUP5 PWR_WKUPCR_WKUPC5 __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do { __IO uint32_t tmpreg = 0x00; if((__REGULATOR__) == PWR_REGULATOR_VOLTAGE_SCALE0) { MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, PWR_REGULATOR_VOLTAGE_SCALE1); tmpreg = READ_BIT(PWR->D3CR, PWR_D3CR_VOS); SET_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); tmpreg = READ_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); } else { CLEAR_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); tmpreg = READ_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, (__REGULATOR__)); tmpreg = READ_BIT(PWR->D3CR, PWR_D3CR_VOS); } UNUSED(tmpreg); } while(0) ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) RCC_LPTIM3CLKSOURCE_CLKP RCC_LPTIM345CLKSOURCE_CLKP ADC_RIGHTBITSHIFT_5 (LL_ADC_OVS_SHIFT_RIGHT_5) FDCAN_SIDFC_LSS FDCAN_SIDFC_LSS_Msk LTDC_GCR_HSPOL LTDC_GCR_HSPOL_Msk FDCAN_TXBRP_TRP FDCAN_TXBRP_TRP_Msk FLASH_SR_CRC_BUSY FLASH_SR_CRC_BUSY_Msk COMP_CFGRx_HYST_Pos (8U) RCC_APB1LRSTR_TIM3RST_Pos (1U) SDMMC_STA_DCRCFAIL_Pos (1U) ADC_SINGLEDIFF_CHANNEL_MASK (ADC_CHANNEL_ID_BITFIELD_MASK) JPEG_CONFR6_HSF_Pos (12U) HRTIM_SET2R_TIMEVNT1 HRTIM_SET2R_TIMEVNT1_Msk ETH_MACVIR_VLC_VLANTAGREPLACE_Pos (16U) SYSCFG_EXTICR2_EXTI7_PC (0x00002000U) DAC_CR_MAMP1_Pos (8U) RCC_APB1LLPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C2LPEN_Pos) RCC_SPI3CLKSOURCE_PLL3 RCC_SPI123CLKSOURCE_PLL3 ETH_MACLCSR_PLS_Msk (0x1UL << ETH_MACLCSR_PLS_Pos) HRTIM_FLTINR2_FLTSD_Msk (0x3UL << HRTIM_FLTINR2_FLTSD_Pos) PWR_CR1_PLS_Pos (5U) JPEG_CR_IFTIE_Msk (0x1UL << JPEG_CR_IFTIE_Pos) USB_OTG_GRXSTSP_BCNT_Pos (4U) USB_OTG_DEACHINT_IEP1INT_Pos (1U) SYSCFG_EXTICR4_EXTI14_Pos (8U) DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos) PWR_WKUPEPR_WKUPPUPD3 PWR_WKUPEPR_WKUPPUPD3_Msk TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) CRS_CFGR_RELOAD CRS_CFGR_RELOAD_Msk DMA2D_FGMAR_MA DMA2D_FGMAR_MA_Msk HAL_MDMA_ERROR_NONE ((uint32_t)0x00000000U) ETH_MACRXTXSR_LCARR_Pos (2U) RCC_D3CCIPR_SPI6SEL_0 (0x1UL << RCC_D3CCIPR_SPI6SEL_Pos) __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C1EN); UNUSED(tmpreg); } while(0) FDCAN_TTTMK_LCKM_Msk (0x1UL << FDCAN_TTTMK_LCKM_Pos) ADC_JDR2_JDATA_28 (0x10000000UL << ADC_JDR2_JDATA_Pos) IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) PWR_BATTERY_CHARGING_RESISTOR_5 (0x00000000U) HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 ETH_MACRFCR_RFE_Msk (0x1UL << ETH_MACRFCR_RFE_Pos) __SHRT_WIDTH__ 16 HSEM_CR_COREID_CPU1 (HSEM_CPU1_COREID << HSEM_CR_COREID_Pos) main FMC_BWTRx_ADDSET_1 (0x2UL << FMC_BWTRx_ADDSET_Pos) HRTIM_FLTINR2_FLT5P_Msk (0x1UL << HRTIM_FLTINR2_FLT5P_Pos) __HAL_ADC_IS_ENABLED ADC_IS_ENABLE __nonnull_all __attribute__((__nonnull__)) ETH_MMCTIR_TXLPIUSCIS_Msk (0x1UL << ETH_MMCTIR_TXLPIUSCIS_Pos) _WANT_REENT_SMALL 1 HRTIM_RSTER_TIMACMP1_Msk (0x1UL << HRTIM_RSTER_TIMACMP1_Pos) __HAL_RCC_FDCAN_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_FDCANLPEN) __FLT32X_MAX__ 1.7976931348623157e+308F32x ADC_JDR2_JDATA_31 (0x80000000UL << ADC_JDR2_JDATA_Pos) RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) TIM_DMABase_CCER TIM_DMABASE_CCER pBuffPtr ADC_CR_BOOST_1 (0x2UL << ADC_CR_BOOST_Pos) SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) FDCAN_IE_PEAE_Msk (0x1UL << FDCAN_IE_PEAE_Pos) OPAMP2_CSR_TSTREF_Msk (0x1UL << OPAMP2_CSR_TSTREF_Pos) JPEG_DOR_DATAOUT_Msk (0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos) FLASH_OPTSR_ST_RAM_SIZE FLASH_OPTSR_ST_RAM_SIZE_Msk PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED DFSDM_FLTAWHTR_BKAWH_Pos (0U) FMC_PATT_ATTHOLD_6 (0x40UL << FMC_PATT_ATTHOLD_Pos) USB_OTG_HCCHAR_CHDIS_Pos (30U) GPIO_IDR_ID14 GPIO_IDR_ID14_Msk TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos) TIM_IT_CC1 TIM_DIER_CC1IE RCC_D1CFGR_HPRE_DIV64 RCC_D1CFGR_HPRE_DIV64_Msk HRTIM_BMCR_TBBM_Msk (0x1UL << HRTIM_BMCR_TBBM_Pos) ETH_MACL3A2R_L3A2_Msk (0xFFFFFFFFUL << ETH_MACL3A2R_L3A2_Pos) __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE __HAL_RCC_CSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_CSIKERON) ADC_CALFACT_CALFACT_S_5 (0x020UL << ADC_CALFACT_CALFACT_S_Pos) HRTIM_MICR_SYNC_Pos (5U) BDMA_Channel7_BASE (BDMA_BASE + 0x0094UL) __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED SYSCFG_EXTICR3_EXTI8_PH (0x00000007U) __uint8_t GPIO_IDR_ID12 GPIO_IDR_ID12_Msk USB_OTG_DCTL_SDIS_Pos (1U) __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOAEN) RCC_D3CFGR_D3PPRE_DIV4_Msk (0x5UL << RCC_D3CFGR_D3PPRE_DIV4_Pos) RCC_APB1HENR_FDCANEN RCC_APB1HENR_FDCANEN_Msk LL_ADC_REG_TRIG_EXT_TIM1_TRGO2 (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) LL_ADC_AWD_CHANNEL_13_INJ ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) __INT_LEAST16_TYPE__ short int EXTI_EVENT (0x01UL << EXTI_EVENT_PRESENCE_SHIFT) ETH_MTLRQOMR_DISTCPEF ETH_MTLRQOMR_DISTCPEF_Msk TIM_SR_CC2IF_Pos (2U) SDMMC_CMD_BOOTEN_Pos (15U) HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP HAL_DMAMUX2_REQ_GEN_SPI6_WKUP __HAL_I2C_CLEAR_FLAG(__HANDLE__,__FLAG__) (((__FLAG__) == I2C_FLAG_TXE) ? ((__HANDLE__)->Instance->ISR |= (__FLAG__)) : ((__HANDLE__)->Instance->ICR = (__FLAG__))) SDMMC_STA_RXFIFOF_Pos (17U) GPIO_IDR_ID10 GPIO_IDR_ID10_Msk OPAMP2_CSR_OPAHSM_Pos (8U) CEC_IRQn RCC_CSICFGR_CSICAL_7 (0x80UL << RCC_CSICFGR_CSICAL_Pos) RCC_AHB4LPENR_GPIODLPEN RCC_AHB4LPENR_GPIODLPEN_Msk HRTIM_RSTDR_TIMECMP4_Pos (30U) FLASH_CRCCR_START_CRC_Pos (16U) __HAL_PWR_AVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_AVD) SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos) USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) ADC_OFR4_OFFSET4_19 (0x0080000UL << ADC_OFR4_OFFSET4_Pos) RCC_PERIPHCLK_I2C123 ((uint64_t)(0x00000008U)) FLASH_CRCCR_CRC_BY_SECT_Pos (8U) RCC_SAI1CLKSOURCE_CLKP RCC_D2CCIP1R_SAI1SEL_2 HRTIM_FLTR_FLT1EN_Pos (0U) ETH_MACIVIR_VLT_UP ETH_MACIVIR_VLT_UP_Msk SCnSCB_ACTLR_DISDI_Pos 16U DAC_SR_BWST1_Pos (15U) I2C_ISR_PECERR_Pos (11U) QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos) EXTI_EMR3_EM80_Msk (0x1UL << EXTI_EMR3_EM80_Pos) __HAL_RCC_GET_I2C123_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_I2C123SEL))) TIM8_AF1_ETRSEL_0 (0x1UL << TIM8_AF1_ETRSEL_Pos) EXTI_FTSR3_TR85_Pos (21U) HRTIM_ADC2R_AD2TAC2_Msk (0x1UL << HRTIM_ADC2R_AD2TAC2_Pos) __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET SPI_CFG2_MIDI_0 (0x1UL << SPI_CFG2_MIDI_Pos) SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos) TIM_CCMR2_IC3F_Pos (4U) HRTIM_SET2R_MSTCMP1 HRTIM_SET2R_MSTCMP1_Msk HRTIM_ADC1R_AD1TEC3_Msk (0x1UL << HRTIM_ADC1R_AD1TEC3_Pos) ADC_CR_ADDIS ADC_CR_ADDIS_Msk RCC_D1CFGR_D1CPRE_DIV512_Pos (8U) RCC_USART1CLKSOURCE_PLL3 RCC_USART16CLKSOURCE_PLL3 ETH_MACISR_TSIS ETH_MACISR_TSIS_Msk __HAL_RCC_COMP12_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_COMP12EN) != 0U) SingleDiff DMAMUX_RGSR_OF6 DMAMUX_RGSR_OF6_Msk USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk FDCAN_NDAT2_ND36_Msk (0x1UL << FDCAN_NDAT2_ND36_Pos) RCC_SPI6CLKSOURCE_CSI RCC_D3CCIPR_SPI6SEL_2 CoreDebug_DHCSR_C_HALT_Pos 1U FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos) FMC_PATT_ATTWAIT_Msk (0xFFUL << FMC_PATT_ATTWAIT_Pos) HRTIM_SET2R_MSTPER_Msk (0x1UL << HRTIM_SET2R_MSTPER_Pos) FDCAN_TTOCF_TM_Pos (4U) ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) ETH_MACLCSR_LPITCSE_Pos (21U) __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { (__HANDLE__)->State = HAL_TIM_STATE_RESET; (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; } while(0) HRTIM_ADC3R_AD3TEC3 HRTIM_ADC3R_AD3TEC3_Msk HRTIM_TIMISR_REP HRTIM_TIMISR_REP_Msk QUADSPI_CCR_INSTRUCTION_6 (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos) USB_OTG_DOEPINT_EPDISD_Pos (1U) ADC_ANALOGWATCHDOG_1 (LL_ADC_AWD1) RCC_APB4LPENR_LPTIM5LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM5LPEN_Pos) EXTI_FTSR1_TR17 EXTI_FTSR1_TR17_Msk FMC_SR_IRS FMC_SR_IRS_Msk FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE FDCANCCU_CSTAT_OCPC_Pos (0U) __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG FDCAN_TTCSM_CSM_Pos (0U) RCC_CR_CSIRDY_Msk (0x1UL << RCC_CR_CSIRDY_Pos) LPTIM_CR_SNGSTRT_Pos (1U) SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk ADC_OFFSET_3 (LL_ADC_OFFSET_3) RCC_CR_PLL1RDY_Msk (0x1UL << RCC_CR_PLL1RDY_Pos) GPIO_AF14_LTDC ((uint8_t)0x0E) TIM_DMABASE_CCMR1 0x00000006U HRTIM_CPT1CR_TB1SET_Pos (16U) ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) PWR_CSR1_ACTVOSRDY_Pos (13U) MDIOS ((MDIOS_TypeDef *) MDIOS_BASE) TIM_CCER_CC2E TIM_CCER_CC2E_Msk SWPMI_CR_SWPEN SWPMI_CR_SWPEN_Msk ETH_MACHWF0R_GMIISEL_Pos (1U) GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) FLASH_CR_CRCRDERRIE FLASH_CR_CRCRDERRIE_Msk RCC_PLLCFGR_PLL3FRACEN RCC_PLLCFGR_PLL3FRACEN_Msk FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) ETH_DMACTCR_TSE ETH_DMACTCR_TSE_Msk BDMA_FLAG_HT1 ((uint32_t)0x00000040) DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos) ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos) RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk HRTIM_ADC2R_AD2MPER_Pos (4U) EXTI_SWIER1_SWIER9_Msk (0x1UL << EXTI_SWIER1_SWIER9_Pos) EXTI_FTSR3_TR86_Pos (22U) FDCAN_DBTP_DBRP_Msk (0x1FUL << FDCAN_DBTP_DBRP_Pos) RCC_D2CFGR_D2PPRE2_DIV4 RCC_D2CFGR_D2PPRE2_DIV4_Msk ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos) __HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOFEN) FDCAN_TEST_LBCK_Pos (4U) USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) FDCAN_RXBC_RBSA_Pos (2U) SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE ADC_RESOLUTION8b ADC_RESOLUTION_8B __TA_IBIT__ 64 GPIOE_PIN_AVAILABLE GPIO_PIN_All ATOMIC_SETH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0) DMAMUX2_RequestGenerator6 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator6_BASE) TIM_BDTR_OSSI_Pos (10U) HRTIM_SET2R_EXTVNT3 HRTIM_SET2R_EXTVNT3_Msk PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING RCC_CR_HSIDIV_2 (0x1UL << RCC_CR_HSIDIV_Pos) HRTIM_BDMUPR_MDIER_Msk (0x1UL << HRTIM_BDMUPR_MDIER_Pos) USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) HRTIM_ADC3R_AD3TEC3_Msk (0x1UL << HRTIM_ADC3R_AD3TEC3_Pos) ADC12_COMMON ((ADC_Common_TypeDef *) ADC12_COMMON_BASE) __HAL_RCC_FMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_FMCEN) != 0U) ETH_MACVTR_EIVLS_ALWAYSSTRIP ETH_MACVTR_EIVLS_ALWAYSSTRIP_Msk TIM_CCER_CC5P TIM_CCER_CC5P_Msk USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U) RCC_PLLCKSELR_DIVM2_2 (0x04UL << RCC_PLLCKSELR_DIVM2_Pos) HAL_HASHEx_IRQHandler HAL_HASH_IRQHandler MDMA_PRIORITY_HIGH ((uint32_t)MDMA_CCR_PL_1) I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos) GPIO_AF0_C1DSLEEP ((uint8_t)0x00) RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk EXTI_EMR2_EM43 EXTI_EMR2_EM43_Msk HRTIM_FLTINR1_FLT2E_Pos (8U) USB_OTG_GPWRDN_ADPIF_Msk (0x1UL << USB_OTG_GPWRDN_ADPIF_Pos) MDMA_DEST_BURST_8BEATS ((uint32_t)MDMA_CTCR_DBURST_0 | (uint32_t)MDMA_CTCR_DBURST_1) TIM_CCER_CC6E TIM_CCER_CC6E_Msk HRTIM_BMTRGR_MSTCMP4_Pos (6U) TIM_CCR2_CCR2_Pos (0U) RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos) USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk SysTick_CALIB_SKEW_Pos 30U FLASH_FLAG_WDW FLASH_FLAG_WBNE ETH_MACHWF0R_VLHASH ETH_MACHWF0R_VLHASH_Msk TIM_CCER_CC3P TIM_CCER_CC3P_Msk ADC_CR_BOOST_Msk (0x3UL << ADC_CR_BOOST_Pos) GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) __HAL_RCC_LSECSS_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, RCC_EXTI_LINE_LSECSS) ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) EXTI_IMR2_IM51 EXTI_IMR2_IM51_Msk USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) FDCAN_NDAT2_ND35 FDCAN_NDAT2_ND35_Msk GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) SDMMC_STA_CMDREND_Pos (6U) FDCAN_TTIE_WTE FDCAN_TTIE_WTE_Msk RCC_D3CCIPR_SAI4BSEL_0 (0x1UL << RCC_D3CCIPR_SAI4BSEL_Pos) HRTIM_ADC3R_AD3TAC3 HRTIM_ADC3R_AD3TAC3_Msk __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART6EN) != 0U) SYSCFG_UR2_BOOT_ADD0_Msk (0xFFFFUL << SYSCFG_UR2_BOOT_ADD0_Pos) FDCAN_IR_RF0N_Msk (0x1UL << FDCAN_IR_RF0N_Pos) PWR_CR1_PLS_LEV4 PWR_CR1_PLS_LEV4_Msk FDCAN_TTIE_GTDE FDCAN_TTIE_GTDE_Msk TIM_CCER_CC4E TIM_CCER_CC4E_Msk ETH_MACATSNR_AUXTSLO ETH_MACATSNR_AUXTSLO_Msk __HAL_RCC_USART3_CONFIG __HAL_RCC_USART234578_CONFIG LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2 (ADC_JSQR_JEXTSEL_4 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ADC_CFGR_EXTEN_Pos (10U) DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos) LL_ADC_CLOCK_SYNC_PCLK_DIV2 (ADC_CCR_CKMODE_1 ) HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT EXTI_IMR2_IM60_Msk (0x1UL << EXTI_IMR2_IM60_Pos) __thumb__ 1 __HAL_RCC_GET_USART234578_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USART28SEL))) ADC_JSQR_JEXTSEL_Pos (2U) DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos) ADC_OFR2_OFFSET2_24 (0x1000000UL << ADC_OFR2_OFFSET2_Pos) SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk FMC_PMEM_MEMWAIT FMC_PMEM_MEMWAIT_Msk CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos) SPDIFRX_IFCR_OVRCF_Msk (0x1UL << SPDIFRX_IFCR_OVRCF_Pos) SYSCFG_EXTICR3_EXTI9_PA (0U) MDMA_CTCR_DINC_0 (0x1UL << MDMA_CTCR_DINC_Pos) HRTIM_BMTRGR_TDEEV8_Msk (0x1UL << HRTIM_BMTRGR_TDEEV8_Pos) GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk GPIO_AF13_LTDC ((uint8_t)0x0D) __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_RNGRST)) DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos) IS_BDMA_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX2_SYNC_EXTI2) USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk ETH_MACPOCR_DN ETH_MACPOCR_DN_Msk TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos) JPEG_CONFR5_NB_3 (0x8UL << JPEG_CONFR5_NB_Pos) HRTIM_ADC3R_AD3MC3 HRTIM_ADC3R_AD3MC3_Msk SDMMC_ICR_CCRCFAILC_Pos (0U) JPEG_CONFR1_DE_Pos (3U) ETH_MACCR_SARC_INSADDR0_Pos (29U) USB_OTG_GCCFG_DCDET_Msk (0x1UL << USB_OTG_GCCFG_DCDET_Pos) ENABLE FILENAME_MAX 1024 RCC_CIER_LSECSSIE RCC_CIER_LSECSSIE_Msk RCC_AHB4LPENR_GPIOFLPEN_Pos (5U) GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) PWR_STOPENTRY_WFE (0x02U) LL_ADC_OVS_SHIFT_RIGHT_10 (ADC_CFGR2_OVSS_3 | ADC_CFGR2_OVSS_1 ) __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL HRTIM_BDMADR_BDMADR_Pos (0U) CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD RCC_SPI45CLKSOURCE_PCLK1 RCC_SPI45CLKSOURCE_PCLK2 FMC_BTRx_ADDSET FMC_BTRx_ADDSET_Msk OPAMP_CSR_OPAMPxEN_Pos (0U) HRTIM_SET1R_TIMEVNT2 HRTIM_SET1R_TIMEVNT2_Msk DCMI_CR_BSM_1 (0x2UL << DCMI_CR_BSM_Pos) USART_CR2_CLKEN_Pos (11U) DAC_DHR12R2_DACC2DHR_Pos (0U) SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) TIM_SMCR_SMS TIM_SMCR_SMS_Msk __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk HRTIM_ADC1R_AD1MPER HRTIM_ADC1R_AD1MPER_Msk HSEM_C1ISR_ISF6_Msk (0x1UL << HSEM_C1ISR_ISF6_Pos) SYSCFG_EXTICR3_EXTI11_PE (0x00004000U) EXTI_D3PMR2_MR53 EXTI_D3PMR2_MR53_Msk PLL3FRACR __LFRACT_EPSILON__ 0x1P-31LR RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos) DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk RCC_UART8CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 ADC_CFGR_CONT_Pos (13U) HAL_DMA_ERROR_NO_XFER (0x00000080U) RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) SPI_CFG1_CRCSIZE_4 (0x10UL << SPI_CFG1_CRCSIZE_Pos) LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES_5 ( ADC_CCR_DELAY_0) HRTIM_RSTBR_TIMACMP2_Pos (20U) HRTIM_RSTBR_TIMDCMP4 HRTIM_RSTBR_TIMDCMP4_Msk SDMMC_DCTRL_DTDIR_Msk (0x1UL << SDMMC_DCTRL_DTDIR_Pos) FDCAN_RXF1S_F1GI_Pos (8U) TIM16 ((TIM_TypeDef *) TIM16_BASE) USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_APB1HLPENR_FDCANLPEN_Msk (0x1UL << RCC_APB1HLPENR_FDCANLPEN_Pos) HRTIM_TIMDIER_SET2DE_Pos (27U) __HAL_RCC_FDCAN_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_FDCANLPEN)) == 0U) HRTIM_DTR_SDTR_Msk (0x1UL << HRTIM_DTR_SDTR_Pos) __HAL_RCC_LPUART1_CONFIG(__LPUART1CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPUART1SEL, (uint32_t)(__LPUART1CLKSource__)) __ARM_ASM_SYNTAX_UNIFIED__ 1 HRTIM_MDIER_MREPIE HRTIM_MDIER_MREPIE_Msk MPU_REGION_NUMBER3 ((uint8_t)0x03) ADC_INJ_TRIG_EXTEN_BITOFFSET_POS ( 6UL) EXTI_IMR3_IM75_Msk (0x1UL << EXTI_IMR3_IM75_Pos) USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk ADC_CFGR2_LSHIFT_3 (0x8UL << ADC_CFGR2_LSHIFT_Pos) FLASH_CCR_CLR_RDPERR FLASH_CCR_CLR_RDPERR_Msk IS_LPTIM_INSTANCE(INSTANCE) (((INSTANCE) == LPTIM1) || ((INSTANCE) == LPTIM2) || ((INSTANCE) == LPTIM3) || ((INSTANCE) == LPTIM4) || ((INSTANCE) == LPTIM5)) RTC_DR_YT RTC_DR_YT_Msk FDCAN_IE_RF0NE FDCAN_IE_RF0NE_Msk HRTIM_RSTER_TIMDCMP4_Pos (30U) __HAL_DBGMCU_UnFreeze_TIM14() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM14)) ADC_JSQR_JEXTSEL_Msk (0x1FUL << ADC_JSQR_JEXTSEL_Pos) __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE HRTIM_RST1R_TIMEVNT8 HRTIM_RST1R_TIMEVNT8_Msk FDCAN_ILS_WDIE_Pos (26U) RMVF_BitNumber RCC_RMVF_BIT_NUMBER FDCAN_IR_WDI_Pos (26U) SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) MPU_RASR_XN_Pos 28U __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk HSEM_C1ISR_ISF25 HSEM_C1ISR_ISF25_Msk SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) RCC_AHB3LPENR_DTCM2LPEN_Pos (29U) HRTIM_OENR_TD2OEN HRTIM_OENR_TD2OEN_Msk EXTI_D3PCR1L_PCS14 EXTI_D3PCR1L_PCS14_Msk DCMI_CR_EDM_0 (0x00000400U) CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos) SYSCFG_EXTICR1_EXTI1_PG (0x00000060U) RCC_LPTIM5CLKSOURCE_LSI RCC_LPTIM345CLKSOURCE_LSI HRTIM_CPT2CR_EXEV5CPT HRTIM_CPT2CR_EXEV5CPT_Msk ETH_DMADSR_TPS_WAITING_Pos (13U) FLASH_CRCCR_CRC_SECT FLASH_CRCCR_CRC_SECT_Msk FMC_SDCRx_RPIPE_0 (0x1UL << FMC_SDCRx_RPIPE_Pos) FDCAN_TTIR_SMC_Msk (0x1UL << FDCAN_TTIR_SMC_Pos) TIM_DIER_UIE TIM_DIER_UIE_Msk FDCAN_CREL_MON FDCAN_CREL_MON_Msk DMA2D_CR_LOM DMA2D_CR_LOM_Msk PWR_WKUPFR_WKUPF4_Pos (3U) FDCAN_IE_RF0WE_Pos (1U) GPIO_AF12_COMP2 ((uint8_t)0x0C) ETH_MACVTR_VL_Msk (0xFFFFUL << ETH_MACVTR_VL_Pos) IS_RCC_CECCLKSOURCE(SOURCE) (((SOURCE) == RCC_CECCLKSOURCE_LSE) || ((SOURCE) == RCC_CECCLKSOURCE_LSI) || ((SOURCE) == RCC_CECCLKSOURCE_CSI)) USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) ETH_MACDR_TFCSTS_Pos (17U) SYSCFG_UR13_D1SBRST_Msk (0x1UL << SYSCFG_UR13_D1SBRST_Pos) DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk HRTIM_EECR3_EE9F_2 (0x4UL << HRTIM_EECR3_EE9F_Pos) DFSDM1_Channel6_BASE (DFSDM1_BASE + 0xC0UL) DMA2D_OCOLR_ALPHA_3 DMA2D_OCOLR_ALPHA_3_Msk __HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) == 0U) RAMECC2_Monitor4 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor4_BASE) SPDIFRX_IFCR_SBDCF_Msk (0x1UL << SPDIFRX_IFCR_SBDCF_Pos) __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE GPIO_PUPDR_PUPD10_Pos (20U) HSEM_C1ICR_ISC13_Pos (13U) FDCAN_ILS_BOE_Pos (25U) ETH_MACCR_JE_Msk (0x1UL << ETH_MACCR_JE_Pos) DBGMCU_CR_DBG_SLEEPD1 DBGMCU_CR_DBG_SLEEPD1_Msk TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) TIM_CCx_DISABLE 0x00000000U RCC_APB2ENR_TIM15EN_Pos (16U) RCC_PLLCFGR_PLL2FRACEN_Pos (4U) _SYS_CDEFS_H_  __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOFLPEN) FDCAN_TTOST_MS_Pos (2U) JPEG_CR_OFTIE JPEG_CR_OFTIE_Msk IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_ANALOGFILTER_ENABLE) || ((FILTER) == I2C_ANALOGFILTER_DISABLE)) ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE ADC_EXTERNALTRIGINJEC_LPTIM1_OUT (LL_ADC_INJ_TRIG_EXT_LPTIM1_OUT) EXTI_PR1_PR10_Pos (10U) __HAL_RCC_LPUART1_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPUART1AMEN) __ADDR_3rd_CYCLE ADDR_3RD_CYCLE ADC_PCSEL_PCSEL_7 (0x00080UL << ADC_PCSEL_PCSEL_Pos) DAC_SR_BWST1_Msk (0x4001UL << DAC_SR_BWST1_Pos) SPDIFRX_DR1_DR_Pos (8U) TIM_TISEL_TI2SEL TIM_TISEL_TI2SEL_Msk HRTIM_CPT2CR_TIMCCMP1_Pos (22U) RTC_BKP18R_Pos (0U) TIM_DMABase_BDTR TIM_DMABASE_BDTR ETH_MACVTR_VL_CFIDEI_Msk (0x1UL << ETH_MACVTR_VL_CFIDEI_Pos) I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) RCC_CICR_PLL2RDYC_Pos (7U) DMA2D_RGB888 DMA2D_OUTPUT_RGB888 __ACCUM_MIN__ (-0X1P15K-0X1P15K) DMA_SxPAR_PA_Pos (0U) DMA1_Stream0_BASE (DMA1_BASE + 0x010UL) OPAMP1_CSR_VPSEL_1 (0x2UL << OPAMP1_CSR_VPSEL_Pos) TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) JPEG_CONFR5_HSF JPEG_CONFR5_HSF_Msk RCC_HSI_DIV1 (RCC_CR_HSIDIV_1 | RCC_CR_HSION) RCC_APB1LENR_SPI2EN_Msk (0x1UL << RCC_APB1LENR_SPI2EN_Pos) RCC_FLAG_HSIRDY ((uint8_t)0x22) ETH_MTLRQDR_RXQSTS_FULL_Pos (4U) IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLL1QCLK) || ((SOURCE) == RCC_MCO1SOURCE_HSI48)) FMC_SDCRx_CAS_Msk (0x3UL << FMC_SDCRx_CAS_Pos) HAL_HRTIM_WaveformCounterStart_IT HAL_HRTIM_WaveformCountStart_IT EXTI_FTSR1_TR10_Msk (0x1UL << EXTI_FTSR1_TR10_Pos) SPI_CFG2_MIDI_Msk (0xFUL << SPI_CFG2_MIDI_Pos) ADC_JDR2_JDATA_11 (0x00000800UL << ADC_JDR2_JDATA_Pos) DMA_REQUEST_SWPMI_RX 91U TIM_TypeDef DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk FDCAN_TTILS_GTWS_Msk (0x1UL << FDCAN_TTILS_GTWS_Pos) FDCAN_IR_EW_Pos (24U) I2C_FIRST_FRAME ((uint32_t)I2C_SOFTEND_MODE) FMC_PATT_ATTHIZ_3 (0x08UL << FMC_PATT_ATTHIZ_Pos) _END_STD_C  ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk TIM_DIER_UDE_Pos (8U) ADC_JDR4_JDATA_1 (0x00000002UL << ADC_JDR4_JDATA_Pos) ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) DCMI_CR_PCKPOL_Pos (5U) __LACCUM_MIN__ (-0X1P31LK-0X1P31LK) FDCAN_TTILS_SMCS_Msk (0x1UL << FDCAN_TTILS_SMCS_Pos) HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 RCC_PLL3VCIRANGE_0 RCC_PLLCFGR_PLL3RGE_0 math_errhandling (_MATH_ERRHANDLING_ERRNO | _MATH_ERRHANDLING_ERREXCEPT) USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos) ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos) RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) SYSCFG_EXTICR1_EXTI1_PA (0U) TIM8_AF1_BKINP_Pos (9U) CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) DFSDM_FLTRDATAR_RDATACH_Pos (0U) ETH_DMADSR_TPS_Pos (12U) OPAMP_HSOTR_TRIMHSOFFSETP_Pos (8U) RCC_APB1HRSTR_FDCANRST_Msk (0x1UL << RCC_APB1HRSTR_FDCANRST_Pos) FDCAN_TEST_TX FDCAN_TEST_TX_Msk __HAL_RCC_MDIOS_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_MDIOSLPEN) __HAL_RCC_PLL3_VCIRANGE(__RCC_PLL3VCIRange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL3RGE, (__RCC_PLL3VCIRange__)) __HAL_RCC_SAI4_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SAI4LPEN)) == 0U) ETH_MACLMIR_DRSYNCR ETH_MACLMIR_DRSYNCR_Msk DMA2D_FGPFCCR_AI_Pos (20U) LSEON_BitNumber RCC_LSEON_BIT_NUMBER GPIO_AF6_DFSDM1 ((uint8_t)0x06) USB_OTG_HPRT_PPWR_Pos (12U) PWR_CR1_ALS PWR_CR1_ALS_Msk HRTIM_MISR_SYNC_Pos (5U) EXTI_D3PMR2_MR49_Pos (17U) RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk TIM_DIER_CC1DE_Pos (9U) OPAMP1_CSR_USERTRIM_Msk (0x1UL << OPAMP1_CSR_USERTRIM_Pos) FDCAN_TTIE_TXUE_Pos (10U) BDMA_FLAG_TC3 ((uint32_t)0x00002000) RCC_APB1LRSTR_TIM7RST_Msk (0x1UL << RCC_APB1LRSTR_TIM7RST_Pos) GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) HSEM_C1IER_ISE14_Pos (14U) STM32H7xx_HAL_FLASH_EX_H  SPI_IER_TXPIE_Msk (0x1UL << SPI_IER_TXPIE_Pos) BDMA_IFCR_CGIF5_Pos (20U) DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) RCC_CICR_HSECSSC_Msk (0x1UL << RCC_CICR_HSECSSC_Pos) TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) FDCAN_TEST_RX FDCAN_TEST_RX_Msk DCMI_MIS_FRAME_MIS_Pos (0U) ADC_REGULAR_RANK_2 (LL_ADC_REG_RANK_2) FDCAN_TTILS_SBCS FDCAN_TTILS_SBCS_Msk HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 OPAMP_CSR_VPSEL OPAMP_CSR_VPSEL_Msk USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos) ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) __PTRDIFF_TYPE__ int HRTIM_TIMDIER_RST1IE HRTIM_TIMDIER_RST1IE_Msk TIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__))) AHB4RSTR __noinline __attribute__ ((__noinline__)) RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) DMA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH) USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk SCnSCB_ACTLR_DISCRITAXIRUR_Pos 15U __HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM13LPEN)) != 0U) SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) SAI_PDMCR_CKEN1_Msk (0x1UL << SAI_PDMCR_CKEN1_Pos) TIM_TISEL_TI3SEL TIM_TISEL_TI3SEL_Msk SDMMC_CLKCR_CLKDIV_Msk (0x3FFUL << SDMMC_CLKCR_CLKDIV_Pos) ADC_CSR_EOS_SLV ADC_CSR_EOS_SLV_Msk DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos) RCC_PLL3VCOWIDE (0x00000000U) I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) BDMA_ISR_TCIF6 BDMA_ISR_TCIF6_Msk ETH_MMCRUPGR_RXUCASTG_msk (0xFFFFFFFFUL << ETH_MMCRUPGR_RXUCASTG_Pos) HRTIM_ADC2R_AD2TDC4_Msk (0x1UL << HRTIM_ADC2R_AD2TDC4_Pos) FDCAN_IR_ELO_Msk (0x1UL << FDCAN_IR_ELO_Pos) DMAMUX2_RequestGenerator2_BASE (DMAMUX2_BASE + 0x0108UL) SYSCFG_PMCR_I2C_PB8_FMP_Pos (6U) HRTIM_BDTUPR_TIMCR_Msk (0x1UL << HRTIM_BDTUPR_TIMCR_Pos) HRTIM_EECR3_EE9F_0 (0x1UL << HRTIM_EECR3_EE9F_Pos) _SSIZE_T_DECLARED  __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); } while(0); FDCAN_RXF0S_F0FL_Msk (0x7FUL << FDCAN_RXF0S_F0FL_Pos) SPDIFRX_DR1_U_Pos (2U) IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET HSEM_RLR_COREID HSEM_RLR_COREID_Msk ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk SDMMC_IDMABSIZE_IDMABNDT SDMMC_IDMABSIZE_IDMABNDT_Msk I2C_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1 FMC_BCRx_MWID FMC_BCRx_MWID_Msk ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk STM32H7xx_HAL_DMA_H  __HAL_FLASH_GET_FLAG_BANK1(__FLAG__) (READ_BIT(FLASH->SR1, (__FLAG__)) == (__FLAG__)) DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) FPU_MVFR0_FP_excep_trapping_Pos 12U HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback DMA2D_IRQn EXTI_EMR2_EM48_Msk (0x1UL << EXTI_EMR2_EM48_Pos) SYSCFG_EXTICR1_EXTI3_PC (0x00002000U) TIM1_AF1_BKCMP1P_Msk (0x1UL << TIM1_AF1_BKCMP1P_Pos) TIM_TIM2_ETR_RCC_LSE (TIM2_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) FDCAN_TTIE_CERE_Pos (18U) HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT 0U __CONCAT1(x,y) x ## y EXTI_IMR3_IM71 EXTI_IMR3_IM71_Msk HUGE_VALF (__builtin_huge_valf()) DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) HRTIM_RSTR_TIMECMP1_Msk (0x1UL << HRTIM_RSTR_TIMECMP1_Pos) FDCAN_NDAT2_ND50 FDCAN_NDAT2_ND50_Msk RCC_CFGR_SW_Msk (0x7UL << RCC_CFGR_SW_Pos) __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5PE) : ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6PE)) DMA2D_BGPFCCR_RBS_Pos (21U) TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk USB_OTG_DOEPINT_STPKTRX_Pos (15U) FDCAN_TTILS_CSMS FDCAN_TTILS_CSMS_Msk RCC_CLOCKTYPE_HCLK (0x00000002U) __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM2)) RCC_SPI123CLKSOURCE_CLKP RCC_D2CCIP1R_SPI123SEL_2 JPEG_CONFR7_QT_1 (0x2UL << JPEG_CONFR7_QT_Pos) SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk SWPMI_OR_TBYP_Msk (0x1UL << SWPMI_OR_TBYP_Pos) GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) RCC_HSI48_OFF ((uint8_t)0x00) RCC_CRRCR_HSI48CAL_0 (0x001UL << RCC_CRRCR_HSI48CAL_Pos) UART4 ((USART_TypeDef *) UART4_BASE) FDCANCCU_CWD_WDC_Msk (0xFFFFUL << FDCANCCU_CWD_WDC_Pos) __HAL_RCC_CEC_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_CECLPEN) USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) USART_ISR_BUSY_Pos (16U) ETH_MTLTQDR_TRCSTS ETH_MTLTQDR_TRCSTS_Msk STM32H7_DEV_ID 0x450UL TIM_DIER_CC1IE_Pos (1U) USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk ADC_EXTERNALTRIGCONVEDGE_NONE (0x00000000UL) HRTIM_RSTR_TIMCCMP2 HRTIM_RSTR_TIMCCMP2_Msk ETH_MACHWF1R_DBGMEMA_Msk (0x1UL << ETH_MACHWF1R_DBGMEMA_Pos) FDCAN_DBTP_TDC_Msk (0x1UL << FDCAN_DBTP_TDC_Pos) __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)) HRTIM_ICR_FLT5C_Pos (4U) DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) GPIO_AF5_CEC ((uint8_t)0x05) TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) HRTIM_ADC2R_AD2TAPER_Msk (0x1UL << HRTIM_ADC2R_AD2TAPER_Pos) MDMA_CTCR_DINC MDMA_CTCR_DINC_Msk ETH_MACLCSR_TLPIEN ETH_MACLCSR_TLPIEN_Msk EXTI_SWIER3_SWIER85_Pos (21U) SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk RCC_APB4ENR_I2C4EN_Msk (0x1UL << RCC_APB4ENR_I2C4EN_Pos) FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS SWPMI1 ((SWPMI_TypeDef *) SWPMI1_BASE) SDMMC_STA_DABORT SDMMC_STA_DABORT_Msk ETH_MACMDIOAR_RDA_Msk (0x1FUL << ETH_MACMDIOAR_RDA_Pos) IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN)) RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk FDCAN_IE_TCFE_Pos (10U) HRTIM_RSTBR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTBR_TIMCCMP2_Pos) MemInc FDCAN_TXBCIE_CFIE_Msk (0xFFFFFFFFUL << FDCAN_TXBCIE_CFIE_Pos) SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos) FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL) LL_ADC_DELAY_TEMPSENSOR_STAB_US ( 26UL) DMA_REQUEST_DAC1_CH1 67U FDCAN_NBTP_NBRP_Pos (16U) TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) log2(x) (log (x) / _M_LN2) MPU_REGION_SIZE_32KB ((uint8_t)0x0E) DMA_REQUEST_GENERATOR3 4U FDCAN_NDAT2_ND48 FDCAN_NDAT2_ND48_Msk ETH_MACHWF0R_VLHASH_Msk (0x1UL << ETH_MACHWF0R_VLHASH_Pos) CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) HRTIM_FLTINR1_FLT2P_Pos (9U) __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE ADC_VREFINT_INSTANCE(__HANDLE__) (((__HANDLE__)->Instance) == ADC3) HRTIM_EECR2_EE7SRC HRTIM_EECR2_EE7SRC_Msk DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk EXTI_EMR2_EM50 EXTI_EMR2_EM50_Msk QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos) __LEAST8 "hh" ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE DFSDM_FLTISR_CKABF_Msk (0xFFUL << DFSDM_FLTISR_CKABF_Pos) RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) HAL_LPTIM_ReadCompare HAL_LPTIM_ReadCapturedValue __HAL_RCC_ETH1MAC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1MACEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1MACEN); UNUSED(tmpreg); } while(0) ETH_MACIVIR_VLP ETH_MACIVIR_VLP_Msk _SYS__TYPES_H  TIM_TIM1_TI1_COMP1 TIM_TISEL_TI1SEL_0 TIM1_AF1_BKCMP1E_Msk (0x1UL << TIM1_AF1_BKCMP1E_Pos) ADC_INJECTED_RANK_2 (LL_ADC_INJ_RANK_2) FDCAN_NDAT1_ND3 FDCAN_NDAT1_ND3_Msk __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE TIM_EGR_TG_Pos (6U) EXTI_EMR3_EM78_Msk (0x1UL << EXTI_EMR3_EM78_Pos) USART_CR2_ADD_Pos (24U) FDCAN_TXEFS_TEFL FDCAN_TXEFS_TEFL_Msk JPEG_CR_OFF_Msk (0x1UL << JPEG_CR_OFF_Pos) GPIO_AFRL_AFSEL0_Pos (0U) USE_HAL_ADC_REGISTER_CALLBACKS 0U __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0) USART_CR3_WUS_Pos (20U) __HAL_DBGMCU_FREEZE_I2C3() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C3)) LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk JPEG_CONFR7_NB_Msk (0xFUL << JPEG_CONFR7_NB_Pos) USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk FMC_PATT_ATTHIZ_1 (0x02UL << FMC_PATT_ATTHIZ_Pos) WRPSTATE_DISABLE OB_WRPSTATE_DISABLE __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0x31D73033U) _REENT_CHECK_ASCTIME_BUF(var) _REENT_CHECK(var, _asctime_buf, char *, _REENT_ASCTIME_SIZE, memset((var)->_asctime_buf, 0, _REENT_ASCTIME_SIZE)) GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk DMAMUX1_Channel7_BASE (DMAMUX1_BASE + 0x001CUL) ETH_MACVIR_VLTI_Msk (0x1UL << ETH_MACVIR_VLTI_Pos) ADC_CALFACT2_LINCALFACT_19 (0x00080000UL << ADC_CALFACT2_LINCALFACT_Pos) __INT_FAST16_TYPE__ int SYSCFG_SWITCH_PA1_OPEN SYSCFG_PMCR_PA1SO ETH_DMAISR_DMACIS ETH_DMAISR_DMACIS_Msk PWR_WKUPEPR_WKUPEN5 PWR_WKUPEPR_WKUPEN5_Msk HRTIM_TIMDIER_REPDE_Pos (20U) ETH_MACPCSR_MGKPKTEN_Pos (1U) __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk FMC_SDRTR_REIE_Pos (14U) SAI_xCR1_MODE SAI_xCR1_MODE_Msk RCC_PLLCKSELR_PLLSRC_Pos (0U) RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) DFSDM_FLTFCR_FORD_Pos (29U) ETH_MMCRIMR_RXLPITRCIM_Msk (0x1UL << ETH_MMCRIMR_RXLPITRCIM_Pos) FLASH_CR_CRCRDERRIE_Msk (0x1UL << FLASH_CR_CRCRDERRIE_Pos) USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos) RCC_APB1HENR_OPAMPEN_Msk (0x1UL << RCC_APB1HENR_OPAMPEN_Pos) HSEM_C1ISR_ISF1 HSEM_C1ISR_ISF1_Msk DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk SCnSCB_ACTLR_DISBTACALLOC_Msk (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos) USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk TIM8_AF1_BKCMP2E_Msk (0x1UL << TIM8_AF1_BKCMP2E_Pos) HRTIM_TIMISR_RST_Msk (0x1UL << HRTIM_TIMISR_RST_Pos) TIM_TIM3_TI1_COMP1 TIM_TISEL_TI1SEL_0 SYSCFG_UR10_SABEG_BANK2_Msk (0xFFFUL << SYSCFG_UR10_SABEG_BANK2_Pos) HRTIM_CPT1CR_EXEV9CPT HRTIM_CPT1CR_EXEV9CPT_Msk I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos) SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos) EXTI_EMR2_EM55 EXTI_EMR2_EM55_Msk TIM8_AF1_BKCMP2P_Msk (0x1UL << TIM8_AF1_BKCMP2P_Pos) SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos) HRTIM_CR1_TBUDIS HRTIM_CR1_TBUDIS_Msk FLASH_ACR_LATENCY_0WS (0x00000000UL) FDCAN_IR_RF0N FDCAN_IR_RF0N_Msk RCC_APB4LPENR_RTCAPBLPEN RCC_APB4LPENR_RTCAPBLPEN_Msk HRTIM_TIMCR_TREPU_Pos (17U) TIM1_AF2_BK2CMP1E_Pos (1U) ADC_CFGR_JDISCEN_Pos (20U) DFSDM_FLTCR1_DFEN_Pos (0U) IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT HRTIM_ODISR_TA2ODIS HRTIM_ODISR_TA2ODIS_Msk DCMI_IER_LINE_IE_Pos (4U) DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) __HAL_RCC_CEC_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_CECRST) __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_CRCLPEN)) == 0U) SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk FDCAN_IR_RF0L FDCAN_IR_RF0L_Msk SDMMC_STA_ACKTIMEOUT_Msk (0x1UL << SDMMC_STA_ACKTIMEOUT_Pos) _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); } FDCAN_RXF1C_F1OM_Msk (0x1UL << FDCAN_RXF1C_F1OM_Pos) __HAL_RCC_DAC12_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_DAC12LPEN) RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos) FLASH_SR_RDPERR FLASH_SR_RDPERR_Msk ETH_MACCR_ACS_Msk (0x1UL << ETH_MACCR_ACS_Pos) EXTI_EMR3_EM87_Pos (23U) TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0) __HAL_RCC_I2C2_CONFIG __HAL_RCC_I2C123_CONFIG DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) ETH_MACPCSR_MGKPKTEN ETH_MACPCSR_MGKPKTEN_Msk short +1 __INTPTR_MAX__ 0x7fffffff ADC_CALFACT_CALFACT_S_Pos (0U) EXTI_IMR2_IM59 EXTI_IMR2_IM59_Msk JPEG_CONFR7_VSF JPEG_CONFR7_VSF_Msk ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) DMA2D_AMTCR_EN_Pos (0U) SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) ETH_MACHTLR_HTL_Pos (0U) HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) OVR_EVENT ADC_OVR_EVENT JPEG_SR_COF_Pos (7U) HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO HAL_DMAMUX1_REQ_GEN_TIM12_TRGO SDMMC_RESP4_CARDSTATUS4_Pos (0U) FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk ADC_CFGR_CONTINUOUS(__CONTINUOUS_MODE__) ((__CONTINUOUS_MODE__) << ADC_CFGR_CONT_Pos) TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos) TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk __HAL_RCC_LPTIM5_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM5LPEN) USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE HSEM_KEYR_KEY_Msk (0xFFFFUL << HSEM_KEYR_KEY_Pos) OPAMP1_CSR_OPAHSM OPAMP1_CSR_OPAHSM_Msk ETH_MACTSCR_TXTSSTSM_Pos (24U) HRTIM_ADC4R_AD4MPER_Msk (0x1UL << HRTIM_ADC4R_AD4MPER_Pos) GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) ETH_MACPOCR_APDREQTRIG ETH_MACPOCR_APDREQTRIG_Msk IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || ((__STATE__) == TIM_OCNIDLESTATE_RESET)) EXTI_GPIOD 0x00000003U PWR_D1_DOMAIN (0x00000000U) USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos) HRTIM_BDTUPR_TIMSET2R HRTIM_BDTUPR_TIMSET2R_Msk FDCAN_IR_RF0F FDCAN_IR_RF0F_Msk USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) SPDIFRX_CR_VMSK_Msk (0x1UL << SPDIFRX_CR_VMSK_Pos) RCC_APB2LPENR_USART1LPEN_Pos (4U) ETH_MACHWF0R_MMCSEL_Msk (0x1UL << ETH_MACHWF0R_MMCSEL_Pos) __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSLPEN)) _REENT_CHECK_EMERGENCY(var) _REENT_CHECK(var, _emergency, char *, _REENT_EMERGENCY_SIZE, ) HRTIM_SET1R_EXTVNT1_Pos (21U) SDMMC_CLKCR_CLKDIV_Pos (0U) IS_EXTI_D3_CLEAR(SOURCE) (((SOURCE) == BDMA_CH6_CLEAR) || ((SOURCE) == BDMA_CH7_CLEAR) || ((SOURCE) == LPTIM4_OUT_CLEAR) || ((SOURCE) == LPTIM5_OUT_CLEAR)) RCC_SPI1CLKSOURCE_CLKP RCC_SPI123CLKSOURCE_CLKP HSEM_C1ISR_ISF30_Pos (30U) DBGMCU_APB1LFZ1_DBG_I2C3 DBGMCU_APB1LFZ1_DBG_I2C3_Msk ADC_REGULAR_GROUP (LL_ADC_GROUP_REGULAR) MDMA_CTCR_SSIZE_Msk (0x3UL << MDMA_CTCR_SSIZE_Pos) RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL) LL_ADC_FLAG_JEOS_MST ADC_CSR_JEOS_MST __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET __USART_DISABLE_IT __HAL_USART_DISABLE_IT SAI4_Block_A_BASE (SAI4_BASE + 0x004UL) RTC_CR_OSEL RTC_CR_OSEL_Msk FDCAN_IR_RF1W FDCAN_IR_RF1W_Msk __ULLFRACT_IBIT__ 0 HRTIM_SET2R_EXTVNT8_Msk (0x1UL << HRTIM_SET2R_EXTVNT8_Pos) PWR_WKUPEPR_WKUPP3_Msk (0x1UL << PWR_WKUPEPR_WKUPP3_Pos) ETH_MTLRQMPOCR_MISPKTCNT ETH_MTLRQMPOCR_MISPKTCNT_Msk FMC_BCRx_MUXEN_Pos (1U) JPEG_DIR_DATAIN_Pos (0U) __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE GPIO_ODR_OD1 GPIO_ODR_OD1_Msk TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk HRTIM_CPT2CR_EXEV2CPT HRTIM_CPT2CR_EXEV2CPT_Msk PWR_WKUPEPR_WKUPPUPD4_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD4_Pos) USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) GPIO_MODER_MODE6_Pos (12U) FMC_PMEM_MEMHOLD_1 (0x02UL << FMC_PMEM_MEMHOLD_Pos) __HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOFEN); UNUSED(tmpreg); } while(0) SWPMI_CR_SWPEN_Pos (11U) HAL_I2C_STATE_BUSY_TX_LISTEN HRTIM_BMCMPR_BMCMPR_Pos (0U) TIM16_AF1_BKDF1BK2E_Msk (0x1UL << TIM16_AF1_BKDF1BK2E_Pos) HRTIM_FLTINR2_FLT5LCK HRTIM_FLTINR2_FLT5LCK_Msk ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) GPIO_AF12_SDMMC1 ((uint8_t)0x0C) USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U) I2C_FIRST_AND_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) xPSR_Z_Msk (1UL << xPSR_Z_Pos) __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET RCC_SPI45CLKSOURCE_CDPCLK1 RCC_SPI45CLKSOURCE_CDPCLK2 __SQ_IBIT__ 0 __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED HRTIM_ADC1R_AD1TDPER_Msk (0x1UL << HRTIM_ADC1R_AD1TDPER_Pos) HRTIM_SET2R_TIMEVNT3_Msk (0x1UL << HRTIM_SET2R_TIMEVNT3_Pos) TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING USART_CR1_PS_Pos (9U) PWR_WAKEUP_PIN3_HIGH PWR_WKUPEPR_WKUPEN3 FDCAN_ILS_TEFLL FDCAN_ILS_TEFLL_Msk FDCAN_PSR_RESI FDCAN_PSR_RESI_Msk PWR_PVDLEVEL_6 PWR_CR1_PLS_LEV6 ADC_CSR_EOS_MST_Msk (0x1UL << ADC_CSR_EOS_MST_Pos) JPEG_SR_EOCF_Msk (0x1UL << JPEG_SR_EOCF_Pos) __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) != 0U) HSEM_C1MISR_MISF29 HSEM_C1MISR_MISF29_Msk ETH_MACPCSR_RWKPKTEN_Msk (0x1UL << ETH_MACPCSR_RWKPKTEN_Pos) UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA HRTIM_EEFR1_EE2LTCH_Msk (0x1UL << HRTIM_EEFR1_EE2LTCH_Pos) HRTIM_RSTR_TIMECMP2 HRTIM_RSTR_TIMECMP2_Msk BDMA_CCR_PSIZE BDMA_CCR_PSIZE_Msk SPDIFRX_DR1_DR_Msk (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos) GPIOG ((GPIO_TypeDef *) GPIOG_BASE) QUADSPI_CR_SSHIFT_Pos (4U) OPAMP_CSR_OPAHSM_Pos (8U) __HAL_SYSCFG_BREAK_SRAM1_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM1L) SAI_PDMDLY_DLYM2R_Pos (12U) HRTIM_MCR_DACSYNC_Pos (25U) FDCAN_GFC_RRFE_Pos (0U) FDCAN_TTOST_WECS FDCAN_TTOST_WECS_Msk ADC_CHANNEL_14_BITFIELD (ADC_AWD2CR_AWD2CH_14) ETH_MACA0HR_ADDRHI_Pos (0U) FPU_FPDSCR_AHP_Pos 26U SDMMC1_BASE (D1_AHB1PERIPH_BASE + 0x7000UL) PWR_WKUPCR_WKUPC3_Msk (0x1UL << PWR_WKUPCR_WKUPC3_Pos) FMC_SDCRx_WP_Msk (0x1UL << FMC_SDCRx_WP_Pos) HRTIM_RSTBR_TIMDCMP2_Pos (26U) XferSize TIM_TIM5_ETR_SAI2_FSB TIM5_AF1_ETRSEL_1 ADC_JDR2_JDATA_3 (0x00000008UL << ADC_JDR2_JDATA_Pos) HRTIM_EEFR1_EE4LTCH HRTIM_EEFR1_EE4LTCH_Msk WWDG_CFR_W_Pos (0U) ADC_CFGR2_LSHIFT_2 (0x4UL << ADC_CFGR2_LSHIFT_Pos) LL_ADC_INJ_TRIG_FROM_GRP_REGULAR (ADC_CFGR_JAUTO) HSEM_C1IER_ISE4_Msk (0x1UL << HSEM_C1IER_ISE4_Pos) HSEM_C1MISR_MISF6 HSEM_C1MISR_MISF6_Msk SYSCFG_UR4_MEPAD_BANK1 SYSCFG_UR4_MEPAD_BANK1_Msk ETH_MAC_ADDR5 (0x00UL) ADC_CHANNEL_2_BITFIELD (ADC_AWD2CR_AWD2CH_2) FMC_BTRx_BUSTURN_Msk (0xFUL << FMC_BTRx_BUSTURN_Pos) TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) __HAL_RCC_BDMA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BDMALPEN)) == 0U) __FAST64 "ll" TIM16_AF1_BKCMP1E_Msk (0x1UL << TIM16_AF1_BKCMP1E_Pos) USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos) ETH_MACTTSSNR_TXTSSMIS_Pos (31U) SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) ETH_MACPCSR_GLBLUCAST_Msk (0x1UL << ETH_MACPCSR_GLBLUCAST_Pos) TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) __HAL_TIM_DISABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE) : ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE)) ETH_MACTSECNR_TSEC ETH_MACTSECNR_TSEC_Msk USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos) IS_OB_STDBY_D1_RESET(VALUE) (((VALUE) == OB_STDBY_NO_RST_D1) || ((VALUE) == OB_STDBY_RST_D1)) __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET DMA_HISR_DMEIF7_Pos (24U) MDMA_CBNDTR_BRDUM MDMA_CBNDTR_BRDUM_Msk RTC_BKP14R RTC_BKP14R_Msk __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk MDIOS_SR_TERF_Msk (0x1UL << MDIOS_SR_TERF_Pos) UR15 TIM_SR_CC2OF_Pos (10U) SPDIFRX_SR_TERR_Msk (0x1UL << SPDIFRX_SR_TERR_Pos) USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos) SPI_CFG1_CRCSIZE_3 (0x08UL << SPI_CFG1_CRCSIZE_Pos) FDCAN_IE_BECE FDCAN_IE_BECE_Msk BDMA_IFCR_CGIF0 BDMA_IFCR_CGIF0_Msk __HAL_RCC_PLL2_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLL2ON) ADC_LEFTBITSHIFT_13 (LL_ADC_LEFT_BIT_SHIFT_13) TIM_CCMR3_OC5CE_Pos (7U) FLASH_CR_CRCENDIE_Msk (0x1UL << FLASH_CR_CRCENDIE_Pos) __PACKED __attribute__((packed, aligned(1))) __SIZE_T__  RCC_PLLCFGR_DIVQ1EN RCC_PLLCFGR_DIVQ1EN_Msk ETH_MTLTQDR_STXSTSF_Msk (0x7UL << ETH_MTLTQDR_STXSTSF_Pos) DBGMCU_APB1LFZ1_DBG_I2C2_Pos (22U) PLL1FRACR GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 GPIO_MODER_MODE11_Pos (22U) USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk ETH_MTLRQOMR_FEP_Msk (0x1UL << ETH_MTLRQOMR_FEP_Pos) __disable_irq RCC_PERIPHCLK_LPTIM345 ((uint64_t)(0x00000080U)) IS_DMAMUX_SYNC_EVENT(EVENT) (((EVENT) == DISABLE) || ((EVENT) == ENABLE)) OPAMP_CSR_CALON_Pos (11U) HSEM_CLEAR_KEY_MAX (0xFFFFU) __HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DMA2DLPEN) == 0U) __int_least64_t_defined 1 __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET) LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk RCC_D3CCIPR_SPI6SEL_Pos (28U) HRTIM_MCR_TDCEN HRTIM_MCR_TDCEN_Msk __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) RAMECC_FAR_FADD_Msk (0xFFFFFFFFUL << RAMECC_FAR_FADD_Pos) HRTIM_EECR3_EE8F_1 (0x2UL << HRTIM_EECR3_EE8F_Pos) FDCAN_ILS_TEFFL FDCAN_ILS_TEFFL_Msk AES_FLAG_WRERR CRYP_FLAG_WRERR LL_ADC_REG_DR_TRANSFER (0x00000000UL) SDMMC_MASK_DABORTIE_Msk (0x1UL << SDMMC_MASK_DABORTIE_Pos) SDMMC_MASK_RXFIFOFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos) ADC_CHANNEL_9_SMP (ADC_SMPR1_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOALPEN)) == 0U) TIM_OSSI_ENABLE TIM_BDTR_OSSI DMAMUX1_Channel9 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE) ADC_OFR1_OFFSET1_0 (0x0000001UL << ADC_OFR1_OFFSET1_Pos) USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos) IS_RCC_CDPCLK1(CDPCLK1) (((CDPCLK1) == RCC_APB3_DIV1) || ((CDPCLK1) == RCC_APB3_DIV2) || ((CDPCLK1) == RCC_APB3_DIV4) || ((CDPCLK1) == RCC_APB3_DIV8) || ((CDPCLK1) == RCC_APB3_DIV16)) EXTI_D3PMR1_MR1 EXTI_D3PMR1_MR1_Msk USART_ISR_REACK USART_ISR_REACK_Msk DMA_FIFO_THRESHOLD_1QUARTERFULL ((uint32_t)0x00000000U) FDCAN_NDAT2_ND63 FDCAN_NDAT2_ND63_Msk ETH_MACHWF0R_TSSTSSEL_INTERNAL_Pos (25U) GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) EXTI_GPIOB 0x00000001U FDCAN_IE_RF0FE_Msk (0x1UL << FDCAN_IE_RF0FE_Pos) DMA_MDATAALIGN_BYTE ((uint32_t)0x00000000U) DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) == 0U) EXTI_EMR3_EM70 EXTI_EMR3_EM70_Msk RCC_APB3ENR_WWDG1EN_Pos (6U) MDMA_Channel4 ((MDMA_Channel_TypeDef *)MDMA_Channel4_BASE) ADC_IT_JQOVF ADC_IER_JQOVFIE HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback HAL_MMCEx_Write_DMADoubleBuf1CpltCallback HSEM_C1ISR_ISF27_Pos (27U) GPIO_AF6_SPI3 ((uint8_t)0x06) LTDC_LxBFCR_BF1_Pos (8U) HRTIM_MICR_MUPD_Msk (0x1UL << HRTIM_MICR_MUPD_Pos) DMAMUX_CxCR_SPOL_Pos (17U) USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) USART_CR1_RE USART_CR1_RE_Msk DMAMUX_RGSR_OF7_Msk (0x1UL << DMAMUX_RGSR_OF7_Pos) EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) HRTIM_TIMDIER_RST2DE_Msk (0x1UL << HRTIM_TIMDIER_RST2DE_Pos) ETH_MACLCSR_TLPIST_Pos (8U) ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk ADC_CHANNEL_10_BITFIELD (ADC_AWD2CR_AWD2CH_10) SYSCFG_PMCR_PA0SO SYSCFG_PMCR_PA0SO_Msk __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE RCC_AHB2RSTR_DCMIRST_Pos (0U) RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) NVIC_GetVector __NVIC_GetVector FDCAN_CCCR_DAR FDCAN_CCCR_DAR_Msk __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE SAI_xCLRFR_CCNRDY_Pos (4U) M_LN2HI 6.9314718036912381649E-1 RCC_CRS_SYNC_DIV2 CRS_CFGR_SYNCDIV_0 USB_OTG_HCINT_XFRC_Pos (0U) __HAL_RCC_SAI4B_CONFIG(__RCC_SAI4BCLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_SAI4BSEL, (__RCC_SAI4BCLKSource__)) TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1 RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) FDCAN_TXESC_TBDS FDCAN_TXESC_TBDS_Msk DLYB_CFGR_LNG_9 (0x200UL << DLYB_CFGR_LNG_Pos) RCC_SAI1CLKSOURCE_PIN (RCC_D2CCIP1R_SAI1SEL_0 | RCC_D2CCIP1R_SAI1SEL_1) __HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART4LPEN)) != 0U) HRTIM_IER_FLT4_Pos (3U) VREFBUF_CSR_VRS_OUT4_Pos (4U) USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) PeriphInc RCC_CLOCKTYPE_PCLK1 (0x00000008U) JPEG_CR_IFNFIE JPEG_CR_IFNFIE_Msk RCC_D2CFGR_D2PPRE2_DIV8_Pos (9U) PWR_WKUPFR_WKUPF6_Pos (5U) SYSCFG_UR16_FZIWDGSTP_Pos (0U) BDMA_IFCR_CHTIF4 BDMA_IFCR_CHTIF4_Msk SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) USART_CR3_TCBGTIE_Pos (24U) FDCAN_IE_BEUE FDCAN_IE_BEUE_Msk DMA_FLAG_FEIF3_7 ((uint32_t)0x00400000U) RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT BDMA_IFCR_CTEIF1 BDMA_IFCR_CTEIF1_Msk SDMMC_POWER_VSWITCH_Pos (2U) __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) HRTIM_RSTR_EXTEVNT6 HRTIM_RSTR_EXTEVNT6_Msk JPEG_CONFR3_XSIZE_Msk (0xFFFFUL << JPEG_CONFR3_XSIZE_Pos) __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,__TEMPSENSOR_TYP_CALX_V__,__TEMPSENSOR_CALX_TEMP__,__VREFANALOG_VOLTAGE__,__TEMPSENSOR_ADC_DATA__,__ADC_RESOLUTION__) ((( ( (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__)) / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)) * 1000UL) - (int32_t)(((__TEMPSENSOR_TYP_CALX_V__)) * 1000UL) ) ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__) ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__) ) HRTIM_EEFR2_EE7LTCH_Msk (0x1UL << HRTIM_EEFR2_EE7LTCH_Pos) EXTI_SWIER1_SWIER4_Pos (4U) ADC_CFGR2_RSHIFT3 ADC_CFGR2_RSHIFT3_Msk DCMI_IRQn RCC_AHB1LPENR_ETH1RXLPEN_Pos (17U) GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk SAI_PDMDLY_DLYM4L_Msk (0x7UL << SAI_PDMDLY_DLYM4L_Pos) HRTIM_EEFR1_EE1FLTR HRTIM_EEFR1_EE1FLTR_Msk __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE USB_OTG_GAHBCFG_DMAEN_Pos (5U) DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos) __HAL_RCC_DTCM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM2LPEN) == 0U) USART_CR3_DEP_Pos (15U) USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos) USB_OTG_DOEPCTL_EPDIS_Pos (30U) EXTI_RTSR1_TR6_Msk (0x1UL << EXTI_RTSR1_TR6_Pos) __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN); UNUSED(tmpreg); } while(0) ETH_DMACSR_CDE_Msk (0x1UL << ETH_DMACSR_CDE_Pos) LTDC_ICR_CFUIF LTDC_ICR_CFUIF_Msk USB_OTG_DOEPINT_B2BSTUP_Pos (6U) HRTIM_ADC2R_AD2TDC2 HRTIM_ADC2R_AD2TDC2_Msk RCC_APB2ENR_HRTIMEN_Msk (0x1UL << RCC_APB2ENR_HRTIMEN_Pos) TIM_CR1_UDIS TIM_CR1_UDIS_Msk DMA_IT_TC ((uint32_t)DMA_SxCR_TCIE) __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED RCC_D3CCIPR_LPUART1SEL_1 (0x2UL << RCC_D3CCIPR_LPUART1SEL_Pos) ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) RCC_APB3RSTR_LTDCRST_Pos (3U) PWR_PIN_POLARITY_LOW (0x00000001U) GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk HRTIM_RST2R_TIMEVNT4_Msk (0x1UL << HRTIM_RST2R_TIMEVNT4_Pos) GPIO_AF13_TIM1 ((uint8_t)0x0D) TIM_TIM15_TI1_GPIO 0x00000000U TIM_FLAG_CC2 TIM_SR_CC2IF HRTIM_SET2R_SST_Pos (0U) ETH_MMCTSCGPR_TXSNGLCOLG_Pos (0U) FLASH_CRCSADD_CRC_START_ADDR_Msk (0xFFFFFFFFUL << FLASH_CRCSADD_CRC_START_ADDR_Pos) OPAMP2_CSR_CALSEL OPAMP2_CSR_CALSEL_Msk HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7 SPI_CR2_TSER_Msk (0xFFFFUL << SPI_CR2_TSER_Pos) DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) __sfileno(p) ((p)->_file) MDMA_CISR_CRQA_Pos (16U) IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH)) CR_PMODE_BB CR_VOS_BB ETH_MACSPI1R_SPI1_Pos (0U) DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos) ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U HRTIM_CR2_TBRST HRTIM_CR2_TBRST_Msk SYSCFG_UR13_D1SBRST_Pos (16U) EXTI_EMR1_EM20_Pos (20U) HSEM_C1MISR_MISF12_Msk (0x1UL << HSEM_C1MISR_MISF12_Pos) __GNUCLIKE_MATH_BUILTIN_CONSTANTS  DMA2D_OCOLR_BLUE_3_Pos (0U) ETH_MACRXTXSR_RWT_Msk (0x1UL << ETH_MACRXTXSR_RWT_Pos) __HAL_TIM_UIFREMAP_ENABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 |= TIM_CR1_UIFREMAP)) TPI_ITATBCTR0_ATREADY2_Pos 0U SAI_PDMCR_MICNBR_Msk (0x3UL << SAI_PDMCR_MICNBR_Pos) SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk ADC_SMPR2_SMP13_Pos (9U) HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive HRTIM_SET2R_MSTCMP3_Msk (0x1UL << HRTIM_SET2R_MSTCMP3_Pos) LTDC_LxCKCR_CKRED_Pos (16U) HAL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT 0U __HAL_DBGMCU_UnFreeze_TIM2() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM2)) I2C_OA2_MASK01 ((uint8_t)0x01U) GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) ADC_JSQR_JEXTSEL_0 (0x01UL << ADC_JSQR_JEXTSEL_Pos) FLASH_CR_SNB_2 (0x4UL << FLASH_CR_SNB_Pos) DFSDM_FLTISR_JEOCF_Pos (0U) IS_RCC_PLL3M_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 63U)) MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) CF_CYLINDER_LOW ATA_CYLINDER_LOW USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U) EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk ADC3_COMMON ((ADC_Common_TypeDef *) ADC3_COMMON_BASE) HRTIM_TIMDIER_SET1DE_Msk (0x1UL << HRTIM_TIMDIER_SET1DE_Pos) __LONG_LONG_WIDTH__ 64 TIM_BDTR_BK2E_Pos (24U) EXTI_LINE_52 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x14U) ETH_MACHWF0R_SMASEL_Msk (0x1UL << ETH_MACHWF0R_SMASEL_Pos) SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos) SAI_xCR1_MONO SAI_xCR1_MONO_Msk LL_ADC_LEFT_BIT_SHIFT_12 (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2) FMC_BTRx_CLKDIV_Msk (0xFUL << FMC_BTRx_CLKDIV_Pos) ADC_SAMPLETIME_64CYCLES_5 (LL_ADC_SAMPLINGTIME_64CYCLES_5) __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE ETH_MACHWF2R_PPSOUTNUM_Msk (0x7UL << ETH_MACHWF2R_PPSOUTNUM_Pos) __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE() BDMA_ISR_TCIF3 BDMA_ISR_TCIF3_Msk HRTIM_TIMICR_SET2C_Pos (11U) __INT16_C(c) c GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos) TIM_CCMR3_OC6M_Pos (12U) HRTIM_SET1R_CMP3_Msk (0x1UL << HRTIM_SET1R_CMP3_Pos) ADC_IS_CONVERSION_ONGOING_REGULAR(__HANDLE__) (LL_ADC_REG_IsConversionOngoing((__HANDLE__)->Instance)) BDMA_ISR_GIF7_Msk (0x1UL << BDMA_ISR_GIF7_Pos) ADC_JDR1_JDATA_16 (0x00010000UL << ADC_JDR1_JDATA_Pos) __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI2LPEN)) != 0U) __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM3)) DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos) HRTIM_RSTR_TIMECMP4_Pos (30U) LL_ADC_LEFT_BIT_SHIFT_4 (ADC_CFGR2_LSHIFT_2) DCMI_CR_ESS DCMI_CR_ESS_Msk HRTIM_BMTRGR_TDEEV8_Pos (28U) HRTIM_CMP3R_CMP3R_Msk (0xFFFFUL << HRTIM_CMP3R_CMP3R_Pos) HRTIM_EECR3_EEVSD HRTIM_EECR3_EEVSD_Msk TIM_TIM15_TI1_RCC_CSI (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0) HRTIM_ADC4R_AD4EEV7_Msk (0x1UL << HRTIM_ADC4R_AD4EEV7_Pos) HRTIM_ICR_FLT1C_Pos (0U) IS_DMAMUX_SYNC_STATE(SYNC) (((SYNC) == DISABLE) || ((SYNC) == ENABLE)) RCC_AHB4RSTR_GPIOERST_Pos (4U) CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos) RCC_PLLCFGR_DIVP3EN RCC_PLLCFGR_DIVP3EN_Msk ADC_FLAG_EOC ADC_ISR_EOC GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) __HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_OFF) { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0) __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE HAL_FLASH_ERROR_CRCRD_BANK2 FLASH_FLAG_CRCRDERR_BANK2 OPAMP2_CSR_TSTREF_Pos (29U) __HAL_RCC_VREF_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_VREFEN) != 0U) HRTIM_TIMCR_TCU_Pos (21U) RCC_APB1LRSTR_SPDIFRXRST_Pos (16U) PWR_FLAG_VOSRDY (0x10U) ETH_MTLTQOMR_TSF_Pos (1U) HRTIM_RSTCR_TIMECMP1_Pos (28U) HRTIM_BMTRGR_TDCMP2_Pos (22U) USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE __LEAST32 "l" SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk FDCAN_RWD_WDV FDCAN_RWD_WDV_Msk EXTI_PR1_PR7_Pos (7U) RCC_RSR_SFTRSTF_Pos (24U) USART_CR1_UESM USART_CR1_UESM_Msk HRTIM_EEFR1_EE5FLTR_Pos (25U) HRTIM_CPT1CR_EXEV6CPT HRTIM_CPT1CR_EXEV6CPT_Msk _LONG_DOUBLE long double HAL_FLASH_ERROR_RDP_BANK2 FLASH_FLAG_RDPERR_BANK2 __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET ETH_MACVTR_EIVLS_Pos (28U) HRTIM_OUTR_IDLM1_Msk (0x1UL << HRTIM_OUTR_IDLM1_Pos) OPAMP2_CSR_CALOUT_Pos (30U) __GNUCLIKE_BUILTIN_NEXT_ARG 1 ADC_CHANNEL_12 (LL_ADC_CHANNEL_12) SAI_PDMDLY_DLYM4R_Pos (28U) RCC_PLL2FRACR_FRACN2 RCC_PLL2FRACR_FRACN2_Msk RTC_BKP4R_Pos (0U) DMAMUX2_RequestGenStatus_BASE (DMAMUX2_BASE + 0x0140UL) MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) HRTIM1_FLT_IRQn HRTIM_EECR1_EE4SNS_Msk (0x3UL << HRTIM_EECR1_EE4SNS_Pos) FDCAN_PSR_RBRS FDCAN_PSR_RBRS_Msk FDCAN_ECR_REC_Pos (8U) MDIOS_CR_WRIE_Pos (1U) FDCANCCU_CCFG_BCC_Pos (6U) __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,__ADC_RESOLUTION_CURRENT__,__ADC_RESOLUTION_TARGET__) ( (__ADC_RESOLUTION_CURRENT__ == LL_ADC_RESOLUTION_8B) ?( ((__DATA__) << (((__ADC_RESOLUTION_CURRENT__) & ~(ADC_CFGR_RES_1 | ADC_CFGR_RES_0) ) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))) >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)) ) : ( (__ADC_RESOLUTION_TARGET__ == LL_ADC_RESOLUTION_8B) ? ( ((__DATA__) << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))) >> (((__ADC_RESOLUTION_TARGET__) & ~(ADC_CFGR_RES_1 | ADC_CFGR_RES_0) ) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)) ) : ( ((__DATA__) << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))) >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)) ) ) ) HRTIM_SET2R_CMP4 HRTIM_SET2R_CMP4_Msk __UTQ_FBIT__ 128 DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos) HRTIM_EECR1_EE5FAST_Pos (29U) USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE IS_MDMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == MDMA_Channel0) || ((INSTANCE) == MDMA_Channel1) || ((INSTANCE) == MDMA_Channel2) || ((INSTANCE) == MDMA_Channel3) || ((INSTANCE) == MDMA_Channel4) || ((INSTANCE) == MDMA_Channel5) || ((INSTANCE) == MDMA_Channel6) || ((INSTANCE) == MDMA_Channel7) || ((INSTANCE) == MDMA_Channel8) || ((INSTANCE) == MDMA_Channel9) || ((INSTANCE) == MDMA_Channel10) || ((INSTANCE) == MDMA_Channel11) || ((INSTANCE) == MDMA_Channel12) || ((INSTANCE) == MDMA_Channel13) || ((INSTANCE) == MDMA_Channel14) || ((INSTANCE) == MDMA_Channel15)) HAL_MDMA_ERROR_LINKED_LIST ((uint32_t)0x00000008U) HRTIM_BDTUPR_TIMRSTR HRTIM_BDTUPR_TIMRSTR_Msk RAMECC_SR_DEDF RAMECC_SR_DEDF_Msk USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk __HAL_RCC_SPI5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN); UNUSED(tmpreg); } while(0) FLASH_CR_PG FLASH_CR_PG_Msk MX_I2C1_Init USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U) FDCAN_NDAT1_ND29_Msk (0x1UL << FDCAN_NDAT1_ND29_Pos) USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk __USER_LABEL_PREFIX__  HAL_I2C_STATE_READY HRTIM_ADC2R_AD2TEC2 HRTIM_ADC2R_AD2TEC2_Msk ETH_MACDR_RPESTS_Pos (0U) RCC_APB1LRSTR_TIM4RST RCC_APB1LRSTR_TIM4RST_Msk ADC_CALFACT_DIFF_GET(__CALIBRATION_FACTOR__) ((__CALIBRATION_FACTOR__) >> ADC_CALFACT_CALFACT_D_Pos) ADC_OFR3_OFFSET3_23 (0x0800000UL << ADC_OFR3_OFFSET3_Pos) HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig RTC_ALRMBR_MNU_Pos (8U) SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk LL_ADC_BOOST_MODE_20MHZ ( ADC_CR_BOOST_1 ) GPIO_AF9_QUADSPI ((uint8_t)0x09) RCC_RSR_CPURSTF_Pos (17U) RCC_APB2ENR_SPI1EN_Pos (12U) RCC_D2CFGR_D2PPRE1 RCC_D2CFGR_D2PPRE1_Msk WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) FDCAN_IE_TOOE_Msk (0x1UL << FDCAN_IE_TOOE_Pos) USB_OTG_GINTSTS_OEPINT_Pos (19U) DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk ETH_MACHWF1R_DCBEN_Msk (0x1UL << ETH_MACHWF1R_DCBEN_Pos) SPI_SR_RXPLVL_Pos (13U) MDMA_Channel3_BASE (MDMA_BASE + 0x00000100UL) USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE(__HANDLE__) ( ( ((__HANDLE__)->Instance == ADC1) || ((__HANDLE__)->Instance == ADC3) )? SET : ( ((ADC12_COMMON->CCR & ADC_CCR_DUAL) == ADC_MODE_INDEPENDENT) || ((ADC12_COMMON->CCR & ADC_CCR_DUAL) == ADC_DUALMODE_INJECSIMULT) || ((ADC12_COMMON->CCR & ADC_CCR_DUAL) == ADC_DUALMODE_ALTERTRIG) )) HRTIM_OENR_TA1OEN_Pos (0U) EXTI_LINE_68 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x04U) DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk GPIO_LCKR_LCKK_Pos (16U) RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) FMC_SDCMR_CTB1_Pos (4U) QUADSPI_SR_FLEVEL_Msk (0x3FUL << QUADSPI_SR_FLEVEL_Pos) BDMA_IFCR_CHTIF5_Msk (0x1UL << BDMA_IFCR_CHTIF5_Pos) ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U EXTI_EMR1_EM29_Msk (0x1UL << EXTI_EMR1_EM29_Pos) HRTIM_FLTR_FLT4EN_Pos (3U) HAL_ADC_STATE_REG_EOC (0x00000200UL) LL_ADC_REG_SEQ_DISCONT_1RANK ( ADC_CFGR_DISCEN) RCC_CRS_SYNCWARN (0x00000004U) TIM_DMABASE_CR1 0x00000000U USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos) USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos) GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) FDCANCCU_IR_CSC FDCANCCU_IR_CSC_Msk EXTI_MODE_NONE 0x00000000U OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 HRTIM_RST1R_TIMEVNT8_Pos (19U) RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) RCC_PLL1DIVR_Q1_Pos (16U) DMA2D_FGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos) EXTI_MODE_Pos 16u __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) ADC_JDR3_JDATA_27 (0x08000000UL << ADC_JDR3_JDATA_Pos) HRTIM_RSTR_EXTEVNT8_Pos (16U) FLASH_CR_RDSERRIE_Pos (24U) USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos) SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos) FDCAN_RXF1C_F1WM FDCAN_RXF1C_F1WM_Msk RCC_D2CCIP2R_CECSEL_Msk (0x3UL << RCC_D2CCIP2R_CECSEL_Pos) HRTIM_BMTRGR_TEREP_Msk (0x1UL << HRTIM_BMTRGR_TEREP_Pos) MPU_REGION_ENABLE ((uint8_t)0x01) HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback RCC_I2C1235CLKSOURCE_HSI RCC_I2C123CLKSOURCE_HSI USART_ISR_ORE USART_ISR_ORE_Msk FDCAN_ECR_TEC_Pos (0U) EXTI_FTSR1_TR17_Pos (17U) RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) RCC_UART5CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOEEN) == 0U) EXTI_PR1_PR3_Pos (3U) __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) TIM_DMABase_OR1 TIM_DMABASE_OR1 ADC_REGULAR_RANK_15 (LL_ADC_REG_RANK_15) RCC_APB2LPENR_TIM16LPEN RCC_APB2LPENR_TIM16LPEN_Msk IS_SWPMI_INSTANCE(INSTANCE) ((INSTANCE) == SWPMI1) RCC_RSR_SFTRSTF_Msk (0x1UL << RCC_RSR_SFTRSTF_Pos) SAI_PDMCR_PDMEN_Msk (0x1UL << SAI_PDMCR_PDMEN_Pos) RTC_TAMPCR_TAMP1IE_Pos (16U) CAN_TXSTATUS_PENDING ((uint8_t)0x02U) GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) TIM1_AF1_ETRSEL_3 (0x8UL << TIM1_AF1_ETRSEL_Pos) ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk RCC_AHB4LPENR_GPIOALPEN RCC_AHB4LPENR_GPIOALPEN_Msk USART_RTOR_BLEN_Pos (24U) RCC_PLLCFGR_DIVQ2EN RCC_PLLCFGR_DIVQ2EN_Msk SYSCFG_EXTICR3_EXTI10_PJ (0x00000900U) USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) HRTIM_OENR_TB1OEN_Msk (0x1UL << HRTIM_OENR_TB1OEN_Pos) RCC_PERIPHCLK_LPUART1 ((uint64_t)(0x00000004U)) USB_OTG_HS_PERIPH_BASE USB1_OTG_HS_PERIPH_BASE ETH_MTLRQDR_RRCSTS_READINGDATA ETH_MTLRQDR_RRCSTS_READINGDATA_Msk HRTIM_ODISR_TE2ODIS_Msk (0x1UL << HRTIM_ODISR_TE2ODIS_Pos) ADC_REG_TRIG_EDGE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN) << (4U * 0UL)) | ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) | ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) | ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk DAC_TRIGGER_LP2_OUT DAC_TRIGGER_LPTIM2_OUT SAI_PDMDLY_DLYM4L_2 (0x4UL << SAI_PDMDLY_DLYM4L_Pos) GPIO_PIN_14 ((uint16_t)0x4000) PWR_CR1_SVOS PWR_CR1_SVOS_Msk SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) RCC_BDCR_LSECSSON RCC_BDCR_LSECSSON_Msk DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE USB_OTG_PKTSTS_Pos (17U) FMC_PMEM_MEMHIZ_Msk (0xFFUL << FMC_PMEM_MEMHIZ_Pos) LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) EXTI_LINE6 ((uint32_t)0x06) SDMMC_STA_TXUNDERR_Msk (0x1UL << SDMMC_STA_TXUNDERR_Pos) DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk RCC_D2CCIP1R_SPDIFSEL_Msk (0x3UL << RCC_D2CCIP1R_SPDIFSEL_Pos) __HAL_RCC_ADC3_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_ADC3AMEN) SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk DMA_REQUEST_TIM8_TRIG 52U FDCAN_CREL_DAY_Msk (0xFFUL << FDCAN_CREL_DAY_Pos) __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT RCC_CLOCKTYPE_D1PCLK1 (0x00000004U) FDCAN_TTIR_GTE FDCAN_TTIR_GTE_Msk LPTIM_CFGR_TRIGSEL_Pos (13U) SDMMC_DCTRL_SDIOEN_Pos (11U) TIM_CCx_ENABLE 0x00000001U __UACCUM_IBIT__ 16 HRTIM_RSTR_TIMECMP2_Msk (0x1UL << HRTIM_RSTR_TIMECMP2_Pos) __HAL_RCC_SDMMC1_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_SDMMC1EN)) IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) __UINT32_MAX__ 0xffffffffUL ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) int +2 ETH_MACVTR_EIVLS_STRIPIFFAILS_Pos (29U) SYSCFG_BASE (D3_APB1PERIPH_BASE + 0x0400UL) HRTIM_ADC3R_AD3TCC4 HRTIM_ADC3R_AD3TCC4_Msk ADC_OFR4_SSATE_Pos (31U) HRTIM_EEFR1_EE2FLTR_Msk (0xFUL << HRTIM_EEFR1_EE2FLTR_Pos) OPAMP2_HSOTR_TRIMHSOFFSETN_Pos (0U) USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos) TIM_TS_NONE 0x0000FFFFU RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos) HRTIM_CPT2CR_TA1SET_Pos (12U) RCC_UART7CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 DMA_REQUEST_DFSDM1_FLT0 101U CRS_ICR_SYNCWARNC_Msk (0x1UL << CRS_ICR_SYNCWARNC_Pos) TIM3_AF1_ETRSEL_3 (0x8UL << TIM3_AF1_ETRSEL_Pos) HRTIM_EEFR1_EE2FLTR HRTIM_EEFR1_EE2FLTR_Msk BDMA_IFCR_CTEIF1_Msk (0x1UL << BDMA_IFCR_CTEIF1_Pos) __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET FMC_BCRx_WAITPOL_Pos (9U) __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C1EN) ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) HRTIM_EECR3_EE7F_Msk (0xFUL << HRTIM_EECR3_EE7F_Pos) FDCAN_IE_ELOE_Msk (0x1UL << FDCAN_IE_ELOE_Pos) SDMMC_CMD_WAITINT_Msk (0x1UL << SDMMC_CMD_WAITINT_Pos) DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos) CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos) HRTIM_ADC4R_AD4TAC2_Pos (10U) HRTIM_RSTER_TIMDCMP1_Msk (0x1UL << HRTIM_RSTER_TIMDCMP1_Pos) RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) FDCAN_TTOCN_LCKC_Pos (15U) HRTIM1_Master_IRQn ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk DMA2D_CR_MODE_Pos (16U) _VA_LIST_DEFINED  RTC_TSDR_MT_Pos (12U) FDCAN_CCCR_ASM_Pos (2U) HRTIM_BMTRGR_TAREP_Pos (8U) SDMMC_MASK_IDMABTCIE SDMMC_MASK_IDMABTCIE_Msk IS_RCC_SAI1CLK(__SOURCE__) (((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI1CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN)) LL_ADC_AWD_CHANNEL_2_REG ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) DMA2D_FGPFCCR_CM DMA2D_FGPFCCR_CM_Msk HSEM_C1ISR_ISF4_Msk (0x1UL << HSEM_C1ISR_ISF4_Pos) __VECTOR_TABLE_ATTRIBUTE __attribute((used, section(".vectors"))) __HAL_FLASH_GET_PSIZE(__BANK__) (((__BANK__) == FLASH_BANK_1) ? READ_BIT((FLASH->CR1), FLASH_CR_PSIZE) : READ_BIT((FLASH->CR2), FLASH_CR_PSIZE)) FLASH_ACR_LATENCY_14WS (0x0000000EUL) GPIO_AF9_TIM13 ((uint8_t)0x09) ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos) RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) __END_DECLS  LTDC_LxCLUTWR_RED_Msk (0xFFUL << LTDC_LxCLUTWR_RED_Pos) ETH_MACVR_USERVER ETH_MACVR_USERVER_Msk SPDIFRX_CR_WFA_Pos (14U) DMA2D_IFCR_CTEIF DMA2D_IFCR_CTEIF_Msk MPU_REGION_SIZE_128KB ((uint8_t)0x10) HRTIM_ADC2R_AD2TAC3_Msk (0x1UL << HRTIM_ADC2R_AD2TAC3_Pos) INT16_C(x) __INT16_C(x) RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk HRTIM_ADC2R_AD2MC2_Msk (0x1UL << HRTIM_ADC2R_AD2MC2_Pos) HRTIM_ADC1R_AD1TEC4_Msk (0x1UL << HRTIM_ADC1R_AD1TEC4_Pos) __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC->APB3LPENR) |= (RCC_APB3LPENR_LTDCLPEN) RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk ETH_MACHWF0R_RXCOESEL_Pos (16U) FDCAN_ILS_TCL_Pos (9U) ETH_MMCRIR 0x00000104U RCC_CSI_OFF (0x00000000U) hadc ETH_MMCRIR_RXUCGPIS_Msk (0x1UL << ETH_MMCRIR_RXUCGPIS_Pos) HRTIM_BDTUPR_TIMCR_Pos (0U) I2C_ICR_ARLOCF_Pos (9U) __HAL_RCC_ETH1MAC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1MACLPEN)) != 0U) EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk LTDC_SRCR_IMR LTDC_SRCR_IMR_Msk ETH_MACVIR_VLT_CFIDEI ETH_MACVIR_VLT_CFIDEI_Msk __CC_SUPPORTS___INLINE 1 ADC_SMPR2_SMP19_Pos (27U) ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U HAL_I2C_ModeTypeDef IS_COMP_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == COMP12_COMMON) DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk GPIO_BSRR_BR11_Pos (27U) ADC_LEFTBITSHIFT_2 (LL_ADC_LEFT_BIT_SHIFT_2) __UFRACT_IBIT__ 0 USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) RCC_APB1LENR_SPDIFRXEN_Pos (16U) ETH_MACVTR_EVLS_STRIPIFFAILS_Pos (22U) SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk ETH_MACIER_PHYIE_Pos (3U) FDCANCCU_CSTAT_TQC FDCANCCU_CSTAT_TQC_Msk STM32H7xx_HAL_I2C_EX_H  FMC_PMEM_MEMHOLD_4 (0x10UL << FMC_PMEM_MEMHOLD_Pos) __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE _ANSI_STDDEF_H  CRS_CR_TRIM CRS_CR_TRIM_Msk USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U) SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE) __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT ___int_wchar_t_h  __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST)) DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos) __HAL_DMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->NDTR = (uint16_t)(__COUNTER__)) : (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CNDTR = (uint16_t)(__COUNTER__))) USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART5EN) == 0U) TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U)))) ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS ( ADC_SQR1_L_2 ) SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos) USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U) RCC_PERIPHCLK_UART4 RCC_PERIPHCLK_USART234578 LL_ADC_PATH_INTERNAL_TEMPSENSOR (ADC_CCR_TSEN) BDMA_ISR_TEIF4_Msk (0x1UL << BDMA_ISR_TEIF4_Pos) SYSCFG_EXTICR3_EXTI11_PI (0x00008000U) ETH_MACHWF2R_RXQCNT ETH_MACHWF2R_RXQCNT_Msk RCC_APB2RSTR_USART1RST_Pos (4U) __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET RAMECC1_Monitor3 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor3_BASE) I2C_TIMINGR_SCLDEL_Pos (20U) FDCAN_HPMS_MSI FDCAN_HPMS_MSI_Msk SYSCFG_EXTICR4_EXTI12_PF (0x00000005U) __HAL_DBGMCU_FREEZE_I2C2() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C2)) HAL_DMAMUX2_SYNC_DMAMUX2_CH4_EVT 4U ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) LPTIM_IER_CMPOKIE_Pos (3U) SCnSCB_ACTLR_DISMCYCINT_Pos 0U MDMA_CCR_EN_Msk (0x1UL << MDMA_CCR_EN_Pos) __HAL_RCC_ETH1TX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1TXLPEN)) != 0U) HRTIM_FLTINR2_FLTSD_0 (0x1UL << HRTIM_FLTINR2_FLTSD_Pos) SCB_SHCSR_SVCALLACT_Pos 7U USB_OTG_DOEPINT_NYET_Pos (14U) HSI_VALUE (64000000UL) ADC_CR_LINCALRDYW6_Pos (27U) HSEM_C1MISR_MISF20_Pos (20U) FLASH_CR_CRC_EN_Pos (15U) __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_CRCLPEN)) != 0U) IS_MDMA_REQUEST(__REQUEST__) (((__REQUEST__) == MDMA_REQUEST_SW ) || ((__REQUEST__) <= MDMA_REQUEST_SDMMC1_COMMAND_END)) ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) IS_MDMA_SOURCE_INC(__INC__) (((__INC__) == MDMA_SRC_INC_DISABLE ) || ((__INC__) == MDMA_SRC_INC_BYTE ) || ((__INC__) == MDMA_SRC_INC_HALFWORD ) || ((__INC__) == MDMA_SRC_INC_WORD ) || ((__INC__) == MDMA_SRC_INC_DOUBLEWORD) || ((__INC__) == MDMA_SRC_DEC_BYTE) || ((__INC__) == MDMA_SRC_DEC_HALFWORD) || ((__INC__) == MDMA_SRC_DEC_WORD) || ((__INC__) == MDMA_SRC_DEC_DOUBLEWORD)) __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE() RCC_APB2RSTR_TIM17RST_Pos (18U) USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) ETH_MACLTCR_TWT_Pos (0U) TIM_TIM24_ETR_GPIO 0x00000000U FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS ETH_MTLRQCR_RQW ETH_MTLRQCR_RQW_Msk EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk RCC_GCR_WW1RSC RCC_GCR_WW1RSC_Msk TIM_CCER_CC1NE_Pos (2U) ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) USB_OTG_GOTGINT_SEDET_Pos (2U) ETH_MACMDIOAR_PA_Msk (0x1FUL << ETH_MACMDIOAR_PA_Pos) LL_ADC_CALIB_LINEARITY_WORD2 (ADC_CR_LINCALRDYW2) RAMECC_IER_GECCSEIE RAMECC_IER_GECCSEIE_Msk ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) SPI_SR_CRCE SPI_SR_CRCE_Msk DMA_REQUEST_TIM4_CH2 30U HAL_DMAMUX_REQ_GEN_FALLING DMAMUX_RGxCR_GPOL_1 __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE RCC_APB1LRSTR_TIM12RST RCC_APB1LRSTR_TIM12RST_Msk FLASH_FLAG_BSY_BANK2 (FLASH_SR_BSY | 0x80000000U) HRTIM_SET2R_CMP1_Msk (0x1UL << HRTIM_SET2R_CMP1_Pos) CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) SPI_CFG2_CPOL SPI_CFG2_CPOL_Msk SPI_CFG2_MASTER_Msk (0x1UL << SPI_CFG2_MASTER_Pos) FDCAN_IE_TEFNE_Msk (0x1UL << FDCAN_IE_TEFNE_Pos) DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos) RTC_ALRMBR_ST_Pos (4U) SWPMI_CR_SWPACT_Msk (0x1UL << SWPMI_CR_SWPACT_Pos) BDMA_CPAR_PA BDMA_CPAR_PA_Msk DMA_PDATAALIGN_BYTE ((uint32_t)0x00000000U) PWR_CR2_VBATH_Msk (0x1UL << PWR_CR2_VBATH_Pos) OPAMP2_CSR_VMSEL_Msk (0x3UL << OPAMP2_CSR_VMSEL_Pos) FDCAN_TTLGT_LT_Pos (0U) RTC_BKP_NUMBER RTC_BKP_NUMBER_Msk USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk ADC_CFGR2_OVSR_8 (0x100UL << ADC_CFGR2_OVSR_Pos) ETH_MACVIR_VLT_Msk (0xFFFFUL << ETH_MACVIR_VLT_Pos) __HAL_RCC_VREF_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_VREFRST) TIM5_AF1_ETRSEL_3 (0x8UL << TIM5_AF1_ETRSEL_Pos) FDCAN_TTIE_TXUE FDCAN_TTIE_TXUE_Msk RTC_ISR_RSF_Pos (5U) RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos) USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk LL_ADC_AWD_CHANNEL_4_INJ ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) HRTIM_MCMP1R_MCMP3R_Msk (0xFFFFUL << HRTIM_MCMP1R_MCMP3R_Pos) __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_FMCLPEN)) HSEM_C1ICR_ISC10_Pos (10U) DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos) EXTI_FTSR1_TR18 EXTI_FTSR1_TR18_Msk DMAMUX2_RequestGenerator5 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator5_BASE) ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) ADC_CHANNEL_0_NUMBER (0x00000000UL) DFSDM_FLTCR1_RCONT_Pos (18U) HRTIM_MCR_TCCEN HRTIM_MCR_TCCEN_Msk HRTIM_TIMCR_SYNCRST HRTIM_TIMCR_SYNCRST_Msk FDCAN_TXBTO_TO_Msk (0xFFFFFFFFUL << FDCAN_TXBTO_TO_Pos) __HAL_RCC_BKPRAM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BKPRAMLPEN)) == 0U) SysTick_BASE (SCS_BASE + 0x0010UL) AHB4ENR __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) JDR3 USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) CEC_ISR_RXACKE_Pos (6U) RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos) HSEM_C1MISR_MISF28_Msk (0x1UL << HSEM_C1MISR_MISF28_Pos) DMA2D_OCOLR_GREEN_2_Msk (0x7EUL << DMA2D_OCOLR_GREEN_2_Pos) SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) COMP_OR_AFOPB12 COMP_OR_AFOPB12_Msk LL_ADC_AWD_CH_VREFINT_INJ ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk LTDC_LxCR_COLKEN_Msk (0x1UL << LTDC_LxCR_COLKEN_Pos) __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM4)) ETH_MACECR_EIPG_Pos (25U) FDCANCCU_IR_CSC_Pos (1U) __HAL_RCC_UART8_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART8EN) == 0U) SPI_CFG1_RXDMAEN_Pos (14U) ETH_DMACCARBR_CURRBUFAPTR_Pos (0U) FMC_BTRx_CLKDIV_0 (0x1UL << FMC_BTRx_CLKDIV_Pos) DMA_SxNDT_Pos (0U) HRTIM_ADC2R_AD2TBC3_Pos (15U) _USE_GDTOA  ADC_ISR_EOC ADC_ISR_EOC_Msk FDCAN_IE_ELOE_Pos (22U) EXTI_EMR2_EM33_Msk (0x1UL << EXTI_EMR2_EM33_Pos) SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) __HAL_RCC_USB1_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_USB1OTGHSRST)) USART_ISR_EOBF_Pos (12U) JPEG_SR_OFNEF_Msk (0x1UL << JPEG_SR_OFNEF_Pos) TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos) HRTIM_CPT1R_CPT1R HRTIM_CPT1R_CPT1R_Msk __INT_LEAST32_MAX__ 0x7fffffffL EXTI_PR1_PR10_Msk (0x1UL << EXTI_PR1_PR10_Pos) RCC_HCLK_DIV2 RCC_D1CFGR_HPRE_DIV2 USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk HRTIM_SET1R_PER_Pos (2U) SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos) __HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_ADC3EN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_ADC3EN); UNUSED(tmpreg); } while(0) TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS SDMMC_CMD_CMDINDEX_Msk (0x3FUL << SDMMC_CMD_CMDINDEX_Pos) ETH_MACLMIR_LMPDRI_Pos (24U) HRTIM_FLTINR1_FLT1P_Msk (0x1UL << HRTIM_FLTINR1_FLT1P_Pos) RCC_APB4ENR_LPTIM5EN RCC_APB4ENR_LPTIM5EN_Msk TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD FDCAN_IR_ARA FDCAN_IR_ARA_Msk RCC_PLL1DIVR_P1_Pos (9U) IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE SYSCFG_UR0_RDP SYSCFG_UR0_RDP_Msk RCC_APB1LRSTR_SPI2RST_Msk (0x1UL << RCC_APB1LRSTR_SPI2RST_Pos) USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) MDMA_GISR0_GIF14_Msk (0x1UL << MDMA_GISR0_GIF14_Pos) D1_AXIICP_BASE (0x1FF00000UL) USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U) QUADSPI_CCR_INSTRUCTION_0 (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos) __HAL_RCC_USB1_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSEN)) TIM8_AF1_BKDFBK2E_Msk (0x1UL << TIM8_AF1_BKDFBK2E_Pos) QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos) ADC_JDR1_JDATA_13 (0x00002000UL << ADC_JDR1_JDATA_Pos) ADC_CHANNEL_ID_NUMBER_MASK (ADC_CFGR_AWD1CH) RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) HSEM_C1ISR_ISF29_Pos (29U) SDMMC_ICR_DHOLDC_Pos (9U) HRTIM_BMTRGR_MSTRST_Msk (0x1UL << HRTIM_BMTRGR_MSTRST_Pos) RCC_D1CCIPR_FMCSEL_1 (0x2UL << RCC_D1CCIPR_FMCSEL_Pos) TIM16_AF1_BKCMP1E_Pos (1U) ADC_JDR4_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR4_JDATA_Pos) _REENT_INIT(var) { 0, &__sf[0], &__sf[1], &__sf[2], 0, _NULL, _REENT_INIT_RESERVED_0 _REENT_INIT_RESERVED_1 _NULL, _NULL, _NULL, 0, 0, _NULL, _NULL, _NULL, _NULL, _NULL, _REENT_INIT_RESERVED_6_7 _REENT_INIT_RESERVED_8 _NULL, _NULL, _NULL } FLASH_CR_FW FLASH_CR_FW_Msk USART_RDR_RDR USART_RDR_RDR_Msk RCC_PLL1VCOMEDIUM RCC_PLLCFGR_PLL1VCOSEL USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk HRTIM_CPT2CR_EXEV3CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV3CPT_Pos) HRTIM_EEFR1_EE2LTCH_Pos (6U) SYSCFG_EXTICR1_EXTI1_PB (0x00000010U) PWR_PVD_MODE_IT_RISING (0x00010001U) EXTI_EMR2_EM_Pos (0U) HSEM_C1IER_ISE11_Pos (11U) LTDC_BCCR_BCRED_Msk (0xFFUL << LTDC_BCCR_BCRED_Pos) SAI_xFRCR_FRL_Pos (0U) LSEState EXTI_SWIER1_SWIER6_Pos (6U) RCC_MCODIV_4 RCC_CFGR_MCO1PRE_2 MDMA_CTCR_SSIZE_0 (0x1UL << MDMA_CTCR_SSIZE_Pos) SPI_CFG2_SSIOP SPI_CFG2_SSIOP_Msk PWR_FLAG_WKUP4 PWR_WKUPCR_WKUPC4 __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U) ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) RCC_D1CFGR_D1CPRE_DIV8_Pos (9U) USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk ADC_FLAG_JEOC ADC_ISR_JEOC FMC_BTRx_DATAST_Msk (0xFFUL << FMC_BTRx_DATAST_Pos) HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT JPEG_CONFR0_START_Msk (0x1UL << JPEG_CONFR0_START_Pos) HRTIM_BMTRGR_TCCMP1 HRTIM_BMTRGR_TCCMP1_Msk ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) __HAL_RCC_DMA2D_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_DMA2DEN)) HSEM_C1IER_ISE21 HSEM_C1IER_ISE21_Msk USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) TIM_COMMUTATION_TRGI TIM_CR2_CCUS DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk HRTIM_RSTER_TIMBCMP2_Pos (23U) SYSCFG_EXTICR1_EXTI0_Pos (0U) __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk GPIO_ODR_OD5_Pos (5U) __HAL_PWR_PVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, PWR_EXTI_LINE_PVD) FLASH_CCR_CLR_CRCEND_Pos (27U) ADC_CALFACT2_LINCALFACT_4 (0x00000010UL << ADC_CALFACT2_LINCALFACT_Pos) SYSCFG_CFGR_SRAM2L_Msk (0x1UL << SYSCFG_CFGR_SRAM2L_Pos) SDMMC_CLKCR_HWFC_EN_Msk (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos) EXTI_D3PCR1L_PCS15_Pos (30U) __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT ETH_MACHWF0R_EEESEL ETH_MACHWF0R_EEESEL_Msk USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) HAL_FLASH_ERROR_RDS_BANK1 FLASH_FLAG_RDSERR_BANK1 RCC_PLLCFGR_PLL1RGE_1 (0x1UL << RCC_PLLCFGR_PLL1RGE_Pos) USART_ISR_UDR USART_ISR_UDR_Msk ADC_InitTypeDef __HAL_RCC_LPUART1_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPUART1RST) ETH_MACL3A0R_L3A0_Pos (0U) FDCAN_TSCV_TSC_Pos (0U) USB_OTG_DIEPEACHMSK1_TOM_Pos (3U) I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) RCC_D1CFGR_D1CPRE_DIV64_Msk (0x3UL << RCC_D1CFGR_D1CPRE_DIV64_Pos) DBGMCU_CR_DBG_SLEEPD1_Pos (0U) PWR_WKUPEPR_WKUPEN1_Msk (0x1UL << PWR_WKUPEPR_WKUPEN1_Pos) USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) ETH_MMCRIR_RXCRCERPIS_Msk (0x1UL << ETH_MMCRIR_RXCRCERPIS_Pos) ETH_RX_DESC_CNT 4U RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) JPEG_CONFR6_NB_0 (0x1UL << JPEG_CONFR6_NB_Pos) HRTIM_FLTINR1_FLT2LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT2LCK_Pos) LL_ADC_AWD1 (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR1_REGOFFSET) ADC_CSR_JEOS_MST ADC_CSR_JEOS_MST_Msk ETH_MACL3L4CR_L4DPM ETH_MACL3L4CR_L4DPM_Msk IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || ((__SOURCE__) == TIM_TRGO_ENABLE) || ((__SOURCE__) == TIM_TRGO_UPDATE) || ((__SOURCE__) == TIM_TRGO_OC1) || ((__SOURCE__) == TIM_TRGO_OC1REF) || ((__SOURCE__) == TIM_TRGO_OC2REF) || ((__SOURCE__) == TIM_TRGO_OC3REF) || ((__SOURCE__) == TIM_TRGO_OC4REF)) FDCAN_CCCR_EFBI FDCAN_CCCR_EFBI_Msk USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk BDMA_FLAG_TE6 ((uint32_t)0x08000000) __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) DFSDM_FILTER_EXT_TRIG_LPTIM1 DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT RCC_D2CCIP2R_I2C123SEL RCC_D2CCIP2R_I2C123SEL_Msk HRTIM_RSTR_CMP4_Pos (3U) SCB_SHCSR_USGFAULTACT_Pos 3U HRTIM_ADC1R_AD1TEC2_Pos (28U) VREFBUF_CSR_VRS_Pos (4U) RCC_AHB4RSTR_GPIOKRST RCC_AHB4RSTR_GPIOKRST_Msk HSEM_C1IER_ISE19 HSEM_C1IER_ISE19_Msk DMA2D_IFCR_CAECIF DMA2D_IFCR_CAECIF_Msk HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 FDCAN_TTOCF_AWL FDCAN_TTOCF_AWL_Msk IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE)) RCC_D2CFGR_D2PPRE1_DIV16_Msk (0x7UL << RCC_D2CFGR_D2PPRE1_DIV16_Pos) SYSCFG_EXTICR2_EXTI6_PA (0U) HSEM_C1ISR_ISF19_Msk (0x1UL << HSEM_C1ISR_ISF19_Pos) CEC_IER_ARBLSTIE_Pos (7U) DMA2D_OCOLR_BLUE_1 DMA2D_OCOLR_BLUE_1_Msk SPDIFRX_DR0_U_Msk (0x1UL << SPDIFRX_DR0_U_Pos) RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 LL_ADC_CALIB_LINEARITY_WORD6 (ADC_CR_LINCALRDYW6) TIM_BDTR_DTG TIM_BDTR_DTG_Msk GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) GPIO_PUPDR_PUPD14_Pos (28U) HRTIM_SET1R_EXTVNT7 HRTIM_SET1R_EXTVNT7_Msk ETH_MMCCR_RSTONRD_Msk (0x1UL << ETH_MMCCR_RSTONRD_Pos) RCC_D1CCIPR_SDMMCSEL RCC_D1CCIPR_SDMMCSEL_Msk __HAL_RCC_UART7_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART7EN) FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA HRTIM_SET2R_TIMEVNT3_Pos (14U) __IEEE_LITTLE_ENDIAN  RCC_LPUART1CLKSOURCE_CSI RCC_D3CCIPR_LPUART1SEL_2 HRTIM_ICR_FLT2C_Pos (1U) FLASH_CR_STRBERRIE FLASH_CR_STRBERRIE_Msk __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE EXTI_RTSR2_TR51_Msk (0x1UL << EXTI_RTSR2_TR51_Pos) HRTIM_SET1R_CMP4 HRTIM_SET1R_CMP4_Msk __HAL_MDMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR |= MDMA_CCR_EN) __HAL_RCC_SPI6_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_SPI6AMEN) FDCAN_NBTP_NSJW_Msk (0x7FUL << FDCAN_NBTP_NSJW_Pos) RCC_D2CCIP1R_SPDIFSEL_0 (0x1UL << RCC_D2CCIP1R_SPDIFSEL_Pos) BDMA_ISR_TEIF4 BDMA_ISR_TEIF4_Msk DMA_LIFCR_CTCIF1_Pos (11U) GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) _M_LN2 0.693147180559945309417 DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk HSEM_C1IER_ISE20_Msk (0x1UL << HSEM_C1IER_ISE20_Pos) HSEM_C1MISR_MISF5_Msk (0x1UL << HSEM_C1MISR_MISF5_Pos) HRTIM_FLTR_FLT5EN HRTIM_FLTR_FLT5EN_Msk USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk MODE_AF (0x2uL << GPIO_MODE_Pos) USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) RTC_CR_POL_Pos (20U) DMA2_Stream4_IRQn EXTI_LINE62 ((uint32_t)0x3E) HRTIM_ADC2R_AD2TAC2 HRTIM_ADC2R_AD2TAC2_Msk USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) TIM_CR2_TI1S_Pos (7U) QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos) RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos) TIM_EVENTSOURCE_BREAK2 TIM_EGR_B2G HRTIM_BMCR_BMPRSC_1 (0x2UL << HRTIM_BMCR_BMPRSC_Pos) HAL_ADC_ERROR_DMA (0x04U) RCC_PLLCFGR_DIVQ2EN_Msk (0x1UL << RCC_PLLCFGR_DIVQ2EN_Pos) __HAL_RCC_LTDC_IS_CLK_DISABLED() ((RCC->APB3ENR & RCC_APB3ENR_LTDCEN) == 0U) HAL_TIM_ActiveChannel USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk ADC_CHANNEL_15_BITFIELD (ADC_AWD2CR_AWD2CH_15) EXTI_D3PMR2_MR53_Msk (0x1UL << EXTI_D3PMR2_MR53_Pos) LL_ADC_FLAG_AWD1 ADC_ISR_AWD1 ADC_CONVERSIONDATA_DFSDM ((uint32_t)ADC_CFGR_DMNGT_1) __ADDR_4th_CYCLE ADDR_4TH_CYCLE USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk ETH_MACHWF0R_RXCOESEL_Msk (0x1UL << ETH_MACHWF0R_RXCOESEL_Pos) ADC_CALFACT_DIFF_SET(__CALIBRATION_FACTOR__) (((__CALIBRATION_FACTOR__) & (ADC_CALFACT_CALFACT_D_Pos >> ADC_CALFACT_CALFACT_D_Pos) ) << ADC_CALFACT_CALFACT_D_Pos) __fastcall __attribute__((__fastcall__)) HRTIM_TIMCR_TDU_Msk (0x1UL << HRTIM_TIMCR_TDU_Pos) TIM_GROUPCH5_OC2REFC TIM_CCR5_GC5C2 GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) RCC_PLLCKSELR_DIVM1_4 (0x10UL << RCC_PLLCKSELR_DIVM1_Pos) USB_OTG_HCINT_NYET_Pos (6U) CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos) USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) __restrict restrict RCC_AHB3LPENR_MDMALPEN RCC_AHB3LPENR_MDMALPEN_Msk LL_ADC_AWD_CHANNEL_14_INJ ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) DMA_HIFCR_CHTIF4_Pos (4U) EXTI_EMR2_EM37 EXTI_EMR2_EM37_Msk ETH_MACVTR_EIVLS_Msk (0x3UL << ETH_MACVTR_EIVLS_Pos) FDCAN_TTILS_SWES FDCAN_TTILS_SWES_Msk __ADC_PTR_REG_OFFSET(__REG__,__REG_OFFFSET__) ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL)))) COMP_CFGRx_PWRMODE_0 (0x1UL << COMP_CFGRx_PWRMODE_Pos) ETH_MACIER_TSIE_Pos (12U) FDCAN_TTIE_SE2E_Msk (0x1UL << FDCAN_TTIE_SE2E_Pos) FLASH_FLAG_CRC_BUSY FLASH_SR_CRC_BUSY ETH_MMCRLPITCR_RXLPITRC_msk (0xFFFFFFFFUL << ETH_MMCRLPITCR_RXLPITRC_Pos) ETH_DMAMR_PR_5_1 (0x00004000U) __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER __HAL_RCC_ITCM_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_ITCMLPEN)) SCB_DCCSW_WAY_Pos 30U FDCAN_TXEFS_EFPI_Msk (0x1FUL << FDCAN_TXEFS_EFPI_Pos) DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos) ADC_DUALMODE_REGSIMULT_ALTERTRIG (LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT) SYSCFG_UR10_SABEG_BANK2 SYSCFG_UR10_SABEG_BANK2_Msk RCC_RSR_WWDG1RSTF_Msk (0x1UL << RCC_RSR_WWDG1RSTF_Pos) RCC_AHB3ENR_JPGDECEN_Pos (5U) ETH_MACIVIR_VLT_VID_Msk (0xFFFUL << ETH_MACIVIR_VLT_VID_Pos) __UHA_IBIT__ 8 __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE TIM_CHANNEL_5 0x00000010U USB_OTG_GUSBCFG_ULPIIPD_Pos (25U) IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL) FDCAN_SIDFC_FLSSA FDCAN_SIDFC_FLSSA_Msk __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET OB_WRP_SECTOR_5 0x00000020U __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_SDMMC2LPEN)) ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) __USACCUM_IBIT__ 8 DBGMCU_APB1HFZ1_DBG_FDCAN DBGMCU_APB1HFZ1_DBG_FDCAN_Msk RCC_CICR_HSERDYC_Pos (3U) USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos) USB_OTG_DAINT_IEPINT_Pos (0U) RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIODEN); UNUSED(tmpreg); } while(0) USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk USART6_IRQn EXTI_SWIER1_SWIER6 EXTI_SWIER1_SWIER6_Msk IS_TIM_TISEL(__TISEL__) (((__TISEL__) == TIM_TIM1_TI1_GPIO) || ((__TISEL__) == TIM_TIM1_TI1_COMP1) || ((__TISEL__) == TIM_TIM8_TI1_GPIO) || ((__TISEL__) == TIM_TIM8_TI1_COMP2) || ((__TISEL__) == TIM_TIM2_TI4_GPIO) || ((__TISEL__) == TIM_TIM2_TI4_COMP1) || ((__TISEL__) == TIM_TIM2_TI4_COMP2) || ((__TISEL__) == TIM_TIM2_TI4_COMP1_COMP2) || ((__TISEL__) == TIM_TIM3_TI1_GPIO) || ((__TISEL__) == TIM_TIM3_TI1_COMP1) || ((__TISEL__) == TIM_TIM3_TI1_COMP2) || ((__TISEL__) == TIM_TIM3_TI1_COMP1_COMP2) || ((__TISEL__) == TIM_TIM5_TI1_GPIO) || ((__TISEL__) == TIM_TIM5_TI1_CAN_TMP) || ((__TISEL__) == TIM_TIM5_TI1_CAN_RTP) || ((__TISEL__) == TIM_TIM12_TI1_SPDIF_FS) || ((__TISEL__) == TIM_TIM12_TI1_GPIO) || ((__TISEL__) == TIM_TIM15_TI1_GPIO) || ((__TISEL__) == TIM_TIM15_TI1_TIM2_CH1) || ((__TISEL__) == TIM_TIM15_TI1_TIM3_CH1) || ((__TISEL__) == TIM_TIM15_TI1_TIM4_CH1) || ((__TISEL__) == TIM_TIM15_TI1_RCC_LSE) || ((__TISEL__) == TIM_TIM15_TI1_RCC_CSI) || ((__TISEL__) == TIM_TIM15_TI1_RCC_MCO2) || ((__TISEL__) == TIM_TIM15_TI2_GPIO) || ((__TISEL__) == TIM_TIM15_TI2_TIM2_CH2) || ((__TISEL__) == TIM_TIM15_TI2_TIM3_CH2) || ((__TISEL__) == TIM_TIM15_TI2_TIM4_CH2) || ((__TISEL__) == TIM_TIM16_TI1_GPIO) || ((__TISEL__) == TIM_TIM16_TI1_RCC_LSI) || ((__TISEL__) == TIM_TIM16_TI1_RCC_LSE) || ((__TISEL__) == TIM_TIM16_TI1_WKUP_IT) || ((__TISEL__) == TIM_TIM17_TI1_GPIO) || ((__TISEL__) == TIM_TIM17_TI1_SPDIF_FS) || ((__TISEL__) == TIM_TIM17_TI1_RCC_HSE1MHZ) || ((__TISEL__) == TIM_TIM17_TI1_RCC_MCO1) || ((__TISEL__) == TIM_TIM23_TI4_GPIO) || ((__TISEL__) == TIM_TIM23_TI4_COMP1) || ((__TISEL__) == TIM_TIM23_TI4_COMP2) || ((__TISEL__) == TIM_TIM23_TI4_COMP1_COMP2) || ((__TISEL__) == TIM_TIM24_TI1_GPIO) || ((__TISEL__) == TIM_TIM24_TI1_CAN_TMP) || ((__TISEL__) == TIM_TIM24_TI1_CAN_RTP) || ((__TISEL__) == TIM_TIM24_TI1_CAN_SOC)) ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) RCC_APB1LENR_TIM5EN RCC_APB1LENR_TIM5EN_Msk __ARM_FEATURE_QRDMX EXTI_SWIER1_SWIER8_Msk (0x1UL << EXTI_SWIER1_SWIER8_Pos) DAC_DHR8RD_DACC2DHR_Pos (8U) ADC_CFGR2_OVSR_0 (0x001UL << ADC_CFGR2_OVSR_Pos) HRTIM_EECR1_EE3POL HRTIM_EECR1_EE3POL_Msk __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION USB_OTG_DAINT_OEPINT_Pos (16U) RTC_BKP29R RTC_BKP29R_Msk SPI_CFG1_DSIZE_4 (0x10UL << SPI_CFG1_DSIZE_Pos) SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) EXTI_LINE72 ((uint32_t)0x48) ETH_MACVIR_VLC_VLANTAGINSERT_Msk (0x1UL << ETH_MACVIR_VLC_VLANTAGINSERT_Pos) __I2C_HandleTypeDef MDMA_CCR_EN_Pos (0U) MDMA_CTCR_TRGM_1 (0x2UL << MDMA_CTCR_TRGM_Pos) ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) IS_RCC_SAI23CLK(__SOURCE__) (((__SOURCE__) == RCC_SAI23CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI23CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI23CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI23CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI23CLKSOURCE_PIN)) __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING I2C_ICR_TIMOUTCF_Pos (12U) HSEM_C1ICR_ISC18 HSEM_C1ICR_ISC18_Msk DCMI_ESCR_FSC_Pos (0U) OPAMP2_OTR_TRIMOFFSETP_Pos (8U) MPU_BASE (SCS_BASE + 0x0D90UL) __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk HRTIM_MCR_TDCEN_Pos (20U) GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk ETH_MACISR_PMTIS ETH_MACISR_PMTIS_Msk FDCAN_IE_TEFLE_Pos (15U) RCC_LPTIM5CLKSOURCE_PLL3 RCC_LPTIM345CLKSOURCE_PLL3 EXTI_EMR3_EM66_Pos (2U) EXTI_EMR3_EM84_Pos (20U) DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) SCnSCB_ICTR_INTLINESNUM_Pos 0U OB_BOOT_ADD1 0x02U TIM2_AF1_ETRSEL TIM2_AF1_ETRSEL_Msk FDCAN_NDAT2_ND63_Pos (31U) USART_ISR_SBKF USART_ISR_SBKF_Msk TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) RTC_CR_ALRBIE_Pos (13U) RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos) RCC_SAI3CLKSOURCE_PLL2 RCC_SAI23CLKSOURCE_PLL2 SAI_PDMDLY_DLYM3L_Pos (16U) RTC_CR_TSIE_Pos (15U) __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT HRTIM_ADC1R_AD1TBC4_Pos (17U) __SACCUM_EPSILON__ 0x1P-7HK ADC_CALFACT_CALFACT_D_1 (0x002UL << ADC_CALFACT_CALFACT_D_Pos) EXTI_EMR1_EM24 EXTI_EMR1_EM24_Msk DWT_CTRL_PCSAMPLENA_Pos 12U USART_CR1_PCE USART_CR1_PCE_Msk ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) FLASH_WPSN_WRPSN_Pos (0U) I2C_IT_NACKI I2C_CR1_NACKIE USB_OTG_HCCHAR_EPTYP_Pos (18U) SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk USART_ICR_RTOCF_Pos (11U) FLASH_OPTCR_OPTCHANGEERRIE FLASH_OPTCR_OPTCHANGEERRIE_Msk FDCAN_ILE_EINT0_Msk (0x1UL << FDCAN_ILE_EINT0_Pos) DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos) FDCAN_GFC_ANFE_Msk (0x3UL << FDCAN_GFC_ANFE_Pos) ADC_CCR_DELAY ADC_CCR_DELAY_Msk SCB_SHCSR_USGFAULTENA_Pos 18U GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) IS_DMA_STREAM_DMAMUX_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7)) ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U __HAL_RCC_UART7_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART7EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART7EN); UNUSED(tmpreg); } while(0) DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk IS_ADC3_DIFF_CHANNEL(__CHANNEL__) (((__CHANNEL__) == ADC_CHANNEL_1) || ((__CHANNEL__) == ADC_CHANNEL_2) || ((__CHANNEL__) == ADC_CHANNEL_3) || ((__CHANNEL__) == ADC_CHANNEL_4) || ((__CHANNEL__) == ADC_CHANNEL_5) || ((__CHANNEL__) == ADC_CHANNEL_10) || ((__CHANNEL__) == ADC_CHANNEL_11) || ((__CHANNEL__) == ADC_CHANNEL_13) || ((__CHANNEL__) == ADC_CHANNEL_14) || ((__CHANNEL__) == ADC_CHANNEL_15) ) USART_ISR_RWU USART_ISR_RWU_Msk DMAMUX_RGSR_OF5_Msk (0x1UL << DMAMUX_RGSR_OF5_Pos) DFSDM_CHAWSCDR_BKSCD_Pos (12U) USART_CR3_DEP USART_CR3_DEP_Msk PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos) PWR_VBAT_BELOW_LOW_THRESHOLD PWR_CR2_VBATL __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET FDCAN_PSR_ACT_Msk (0x3UL << FDCAN_PSR_ACT_Pos) __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos) TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2 __HAL_RCC_GET_SPI3_SOURCE __HAL_RCC_GET_SPI123_SOURCE _SUPPORTS_ERREXCEPT  FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos) HRTIM_CR2_TESWU HRTIM_CR2_TESWU_Msk __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET RCC_SAI4BCLKSOURCE_PIN (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1) SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk FDCAN_NDAT1_ND13_Pos (13U) RCC_APB2RSTR_SAI3RST_Msk (0x1UL << RCC_APB2RSTR_SAI3RST_Pos) FDCAN_NDAT2_ND59_Pos (27U) MDMA_CTCR_DINC_Msk (0x3UL << MDMA_CTCR_DINC_Pos) MDMA_CCR_BEX_Pos (12U) TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) LL_ADC_FLAG_LDORDY ADC_ISR_LDORDY ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk SAI_xCR1_NODIV_Pos (19U) __ARM_FEATURE_MATMUL_INT8 SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM7LPEN) __FLT_MANT_DIG__ 24 DMAMUX1_RequestGenerator6 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator6_BASE) FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) LPTIM_IER_ARRMIE_Pos (1U) FP_NAN 0 LTDC_GCR_DBW_Msk (0x7UL << LTDC_GCR_DBW_Pos) ADC_OFR4_OFFSET4_14 (0x0004000UL << ADC_OFR4_OFFSET4_Pos) __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT())) TIM_BDTR_BK2P_Pos (25U) FDCAN_ILS_EPE_Pos (23U) USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos) HAL_TIM_Base_Init PWR_D3CR_VOS_Pos (14U) __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_LSION) __HAL_RCC_SAI4_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_SAI4EN) != 0U) OPAMP2_OTR_TRIMOFFSETN OPAMP2_OTR_TRIMOFFSETN_Msk SPI_CFG1_TXDMAEN SPI_CFG1_TXDMAEN_Msk RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER HRTIM_TIMCR_RETRIG HRTIM_TIMCR_RETRIG_Msk FLASH_END (0x081FFFFFUL) DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk HRTIM_BDMUPR_MDIER HRTIM_BDMUPR_MDIER_Msk __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C1RST) HRTIM_ADC1R_AD1TBC2_Msk (0x1UL << HRTIM_ADC1R_AD1TBC2_Pos) FDCANCCU_IR_CWE_Pos (0U) RCC_UART7CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE __HAL_RCC_PLLCLKOUT_DISABLE(__RCC_PLL1ClockOut__) CLEAR_BIT(RCC->PLLCFGR, (__RCC_PLL1ClockOut__)) HRTIM_RST1R_TIMEVNT1 HRTIM_RST1R_TIMEVNT1_Msk I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk SYSCFG_UR6_PABEG_BANK1 SYSCFG_UR6_PABEG_BANK1_Msk DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos) HRTIM_RSTR_TIMDCMP4 HRTIM_RSTR_TIMDCMP4_Msk __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM5)) USART_RQR_ABRRQ_Pos (0U) __LFRACT_MAX__ 0X7FFFFFFFP-31LR TIM_EventSource_Break TIM_EVENTSOURCE_BREAK USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef __USA_IBIT__ 16 ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) TIM_CCMR1_OC1M_Pos (4U) __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET HRTIM_CMP1R_CMP1R_Msk (0xFFFFUL << HRTIM_CMP1R_CMP1R_Pos) SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE FDCANCCU_CCFG_SWR_Msk (0x1UL << FDCANCCU_CCFG_SWR_Pos) USART_CR3_RXFTCFG_0 (0x1UL << USART_CR3_RXFTCFG_Pos) TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006) HRTIM_BDMUPR_MDIER_Pos (2U) ETH_DMADSR_RPS_TIMESTAMP_WR ETH_DMADSR_RPS_TIMESTAMP_WR_Msk __HAL_RCC_CLKP_CONFIG(__CLKPSource__) MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_CKPERSEL, (uint32_t)(__CLKPSource__)) FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION __GNUCLIKE_BUILTIN_VARARGS 1 RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE ETH_MACTSSR_AUXTSTRIG_Msk (0x1UL << ETH_MACTSSR_AUXTSTRIG_Pos) TIM8_AF2_BK2CMP1E_Pos (1U) SPI_FRLVL_EMPTY SPI_RX_FIFO_0PACKET __HAL_RCC_JPEG_CLK_ENABLE __HAL_RCC_JPGDECEN_CLK_ENABLE ADC_CR_LINCALRDYW2 ADC_CR_LINCALRDYW2_Msk RCC_CIER_PLL2RDYIE_Pos (7U) IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME) || ((REQUEST) == I2C_OTHER_AND_LAST_FRAME)) RCC_APB2RSTR_SPI1RST_Pos (12U) GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) EXTI_D3PCR1H_PCS19 EXTI_D3PCR1H_PCS19_Msk I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos) PWR_FLAG_WKUP6 PWR_WKUPCR_WKUPC6 DMA2D_FGPFCCR_AM_0 (0x1UL << DMA2D_FGPFCCR_AM_Pos) ChannelState COMP_ICFR_C2IF_Msk (0x1UL << COMP_ICFR_C2IF_Pos) RCC_D3AMR_SPI6AMEN_Msk (0x1UL << RCC_D3AMR_SPI6AMEN_Pos) I2C_FLAG_STOPF I2C_ISR_STOPF QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos) __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM4LPEN) SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) HRTIM_FLTINR1_FLT4E_Msk (0x1UL << HRTIM_FLTINR1_FLT4E_Pos) USE_HAL_I2C_REGISTER_CALLBACKS 0U Mode SPI_TXDR_TXDR_Pos (0U) TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET USB_OTG_GINTMSK_FSUSPM_Pos (22U) FMC_BCR1_CCLKEN_Pos (20U) USB_OTG_DIEPINT_INEPNM_Pos (5U) HRTIM_OUTR_DIDL2 HRTIM_OUTR_DIDL2_Msk DBGMCU_APB3FZ1_DBG_WWDG1 DBGMCU_APB3FZ1_DBG_WWDG1_Msk FLASH_FLAG_DBECCE_BANK1RR FLASH_FLAG_DBECCERR_BANK1 ADC_CFGR_RES_BITOFFSET_POS (ADC_CFGR_RES_Pos) RCC_USBCLKSOURCE_HSI48 RCC_D2CCIP2R_USBSEL IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) RCC_PLL2DIVR_Q2 RCC_PLL2DIVR_Q2_Msk __HAL_RCC_BDMA_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BDMAEN) == 0U) TIM_EGR_BG TIM_EGR_BG_Msk HRTIM_OUTR_DIDL1_Msk (0x1UL << HRTIM_OUTR_DIDL1_Pos) HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD USB_OTG_DIEPINT_XFRC_Pos (0U) TIM_DMABASE_CCMR3 0x00000015U LPTIM_CFGR_CKSEL_Pos (0U) __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk RCC_IT_PLL2RDY (0x00000080U) HRTIM_ODISR_TE1ODIS_Msk (0x1UL << HRTIM_ODISR_TE1ODIS_Pos) ADC_OFR4_SSATE_Msk (0x1UL << ADC_OFR4_SSATE_Pos) ETH_MACCR_PRELEN_7 (0x0UL << ETH_MACCR_PRELEN_Pos) PWR_CPUCR_STOPF_Pos (5U) __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE ADC_JDR2_JDATA_0 (0x00000001UL << ADC_JDR2_JDATA_Pos) RCC_APB2RSTR_TIM15RST_Pos (16U) RCC_APB4RSTR_LPUART1RST_Pos (3U) MDMA_CTCR_BWM MDMA_CTCR_BWM_Msk __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE FLASH_SR_CRCRDERR_Pos (28U) ETH_DMACCR_MSS_Pos (0U) PWR_CR3_VBE_Pos (8U) FLASH_CCR_CLR_INCERR_Msk (0x1UL << FLASH_CCR_CLR_INCERR_Pos) HRTIM_SET2R_EXTVNT9_Msk (0x1UL << HRTIM_SET2R_EXTVNT9_Pos) QUADSPI_PIR_INTERVAL_Pos (0U) __GCC_ATOMIC_CHAR_LOCK_FREE 2 RCC_APB3ENR_WWDG1EN_Msk (0x1UL << RCC_APB3ENR_WWDG1EN_Pos) DCMI_CR_OELS_Pos (20U) __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM14LPEN) DMA2D_FGPFCCR_CSS_Msk (0x3UL << DMA2D_FGPFCCR_CSS_Pos) MDMA_DEST_DATASIZE_WORD ((uint32_t)MDMA_CTCR_DSIZE_1) RCC_USART2CLKSOURCE_CSI RCC_USART234578CLKSOURCE_CSI LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 TPI_ITCTRL_Mode_Msk (0x3UL ) FDCAN_CCCR_TXP_Pos (14U) HRTIM_TIMDIER_CMP3DE_Msk (0x1UL << HRTIM_TIMDIER_CMP3DE_Pos) HRTIM_FLTR_FLT3EN_Msk (0x1UL << HRTIM_FLTR_FLT3EN_Pos) USB_OTG_GINTMSK_EOPFM_Pos (15U) RCC_IT_HSERDY (0x00000008U) __INT8_C(c) c RCC_BDCR_LSECSSD_Pos (6U) USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk FMC_SDCRx_SDCLK_Msk (0x3UL << FMC_SDCRx_SDCLK_Pos) EXTI_EMR2_EM63_Pos (31U) __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) == 0U) RTC_BKP31R RTC_BKP31R_Msk JPEG_SR_EOCF JPEG_SR_EOCF_Msk PWR_CR3_USB33RDY_Pos (26U) HRTIM_FLTINR1_FLT3LCK_Pos (23U) HRTIM_MICR_MCMP3 HRTIM_MICR_MCMP3_Msk __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET TIM_DIER_COMIE_Pos (5U) ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO EXTI_D3PMR2_MR35_Msk (0x1UL << EXTI_D3PMR2_MR35_Pos) USE_HAL_OSPI_REGISTER_CALLBACKS 0U __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C3LPEN)) != 0U) HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 __FLT32_IS_IEC_60559__ 2 SCB_SHCSR_BUSFAULTACT_Pos 1U ETH_MACTFCR_PLT_Pos (4U) FMC_BTRx_ACCMOD_1 (0x2UL << FMC_BTRx_ACCMOD_Pos) PWR_FLAG_WKUP2 PWR_WKUPCR_WKUPC2 GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk RCC_D1CFGR_HPRE_DIV4 RCC_D1CFGR_HPRE_DIV4_Msk FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) CM_ARGB4444 DMA2D_INPUT_ARGB4444 __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE TIM_TRGO2_OC6REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) IS_RCC_PLL2P_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos) ETH_DMACSR_RBU_Pos (7U) Rank USB_OTG_GRSTCTL_TXFFLSH_Pos (5U) DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos) DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk EXTI_LINE_26 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1AU) RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos) __HAL_RCC_LSECSS_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk APB3ENR HAL_TIM_STATE_RESET OPAMP2_CSR_USERTRIM OPAMP2_CSR_USERTRIM_Msk APSR_V_Msk (1UL << APSR_V_Pos) FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk EXTI_PR1_PR5 EXTI_PR1_PR5_Msk I2C_OAR2_OA2MASK05_Pos (8U) SDMMC_STA_TXFIFOHE_Pos (14U) USART_CR3_EIE USART_CR3_EIE_Msk ADC_ISR_JEOC_Pos (5U) USB_OTG_FS_OVCR_Pin GPIO_PIN_7 HRTIM_SET2R_EXTVNT10 HRTIM_SET2R_EXTVNT10_Msk DMAmuxRequestGenStatusMask HRTIM_TIMISR_RST2_Msk (0x1UL << HRTIM_TIMISR_RST2_Pos) ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk FMC_PATT_ATTWAIT_5 (0x20UL << FMC_PATT_ATTWAIT_Pos) DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) HRTIM_CHPR_STRPW HRTIM_CHPR_STRPW_Msk RCC_I2C1235CLKSOURCE_CSI RCC_I2C123CLKSOURCE_CSI HRTIM_TIMDIER_CPT2IE_Msk (0x1UL << HRTIM_TIMDIER_CPT2IE_Pos) __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOBLPEN)) != 0U) SYSCFG_SWITCH_PC3_OPEN SYSCFG_PMCR_PC3SO __RAM_FUNC __attribute__((section(".RamFunc"))) LTDC_BPCR_AHBP LTDC_BPCR_AHBP_Msk PWR_AVDLEVEL_1 PWR_CR1_ALS_LEV1 __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ RCC_AHB4RSTR_GPIOHRST RCC_AHB4RSTR_GPIOHRST_Msk FMC_SDRTR_COUNT_Pos (1U) RTC_WPR_KEY RTC_WPR_KEY_Msk FMC_BCRx_MUXEN_Msk (0x1UL << FMC_BCRx_MUXEN_Pos) ETH_MTLOMR_DTXSTS_Msk (0x1UL << ETH_MTLOMR_DTXSTS_Pos) TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 HRTIM_ODISR_TB2ODIS HRTIM_ODISR_TB2ODIS_Msk RCC_SPI123CLKSOURCE_PLL2 RCC_D2CCIP1R_SPI123SEL_0 __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE RTC_TSTR_MNT_Pos (12U) FDCAN_TTIE_SE1E FDCAN_TTIE_SE1E_Msk FDCAN_IR_RF1F_Pos (6U) RCC_I2C2CLKSOURCE_CSI RCC_I2C123CLKSOURCE_CSI USB_OTG_DCTL_SGONAK_Pos (9U) __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C2EN); UNUSED(tmpreg); } while(0) HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 USB_OTG_GINTMSK_CIDSCHGM_Pos (28U) TIM_TIM15_TI2_TIM4_CH2 (TIM_TISEL_TI2SEL_0 | TIM_TISEL_TI2SEL_1) PWR_TEMP_BETWEEN_HIGH_LOW_THRESHOLD (0x00000000U) DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos) SPI_IFCR_MODFC_Pos (9U) DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos) HSEM_C1MISR_MISF0_Pos (0U) IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__) (((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE) || ((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE)) SYSCFG_EXTICR4_EXTI13_PA (0U) RCC_D1CFGR_HPRE_DIV128_Msk (0xDUL << RCC_D1CFGR_HPRE_DIV128_Pos) FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST SPI_IFCR_TSERFC_Pos (10U) DMABurstState HRTIM_RST1R_TIMEVNT8_Msk (0x1UL << HRTIM_RST1R_TIMEVNT8_Pos) RCC_PLL3DIVR_N3_Msk (0x1FFUL << RCC_PLL3DIVR_N3_Pos) RCC_APB1LENR_UART4EN_Pos (19U) DMA_DOUBLE_BUFFER_M1 ((uint32_t)(DMA_SxCR_DBM | DMA_SxCR_CT)) USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk FLASH_CRCCR_CLEAN_SECT_Pos (10U) _REENT_EMERGENCY_SIZE 25 HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT ADC_JDR4_JDATA_0 (0x00000001UL << ADC_JDR4_JDATA_Pos) FDCAN_TTIE_CERE FDCAN_TTIE_CERE_Msk EXTI_FTSR3_TR_Pos (18U) M_2_PI 0.63661977236758134308 USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk __SACCUM_FBIT__ 7 HRTIM_EECR3_EE9F HRTIM_EECR3_EE9F_Msk IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE) SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE) __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET RCC_AHB1LPENR_USB2OTGFSLPEN_Msk (0x1UL << RCC_AHB1LPENR_USB2OTGFSLPEN_Pos) RCC_APB4LPENR_LPUART1LPEN_Pos (3U) FDCAN_ILS_PEAE_Msk (0x1UL << FDCAN_ILS_PEAE_Pos) IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM13) || ((INSTANCE) == TIM14) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) RCC_AHB4LPENR_GPIOALPEN_Pos (0U) ETH_MACHWF0R_SMASEL ETH_MACHWF0R_SMASEL_Msk __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C1LPEN) LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk SPI_CFG2_SSOM SPI_CFG2_SSOM_Msk ETH_DMACRCR_RPBL_8PBL (0x00080000U) USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) EXTI_EMR2_EM44 EXTI_EMR2_EM44_Msk __HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART7LPEN)) == 0U) RCC_D1CFGR_HPRE_DIV256_Msk (0x7UL << RCC_D1CFGR_HPRE_DIV256_Pos) DAC_DHR12R1_DACC1DHR_Pos (0U) USART_PRESC_PRESCALER_2 (0x4UL << USART_PRESC_PRESCALER_Pos) __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET SDMMC_MASK_CKSTOPIE SDMMC_MASK_CKSTOPIE_Msk UINT16_MAX (__UINT16_MAX__) ETH_DMACIER_ERIE ETH_DMACIER_ERIE_Msk RCC_D3CCIPR_SPI6SEL RCC_D3CCIPR_SPI6SEL_Msk HRTIM_ADC4R_AD4MC4_Pos (3U) PWR_WKUPFR_WKUPF2_Msk (0x1UL << PWR_WKUPFR_WKUPF2_Pos) DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos) HRTIM_OUTR_DLYPRT HRTIM_OUTR_DLYPRT_Msk __COPYRIGHT(s) struct __hack GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) USB_OTG_DOEPMSK_NAKM_Pos (13U) HRTIM_SET1R_TIMEVNT2_Msk (0x1UL << HRTIM_SET1R_TIMEVNT2_Pos) __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE ADC_ANALOGWATCHDOG_ALL_REGINJEC (ADC_CFGR_AWD1EN | ADC_CFGR_JAWD1EN) FDCAN_IE_EPE FDCAN_IE_EPE_Msk TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) USB_OTG_DIEPCTL_MPSIZ_Pos (0U) EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) RCC_APB4LPENR_COMP12LPEN_Pos (14U) USB_OTG_GCCFG_BCDEN_Pos (17U) AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS HSEM_BASE (D3_AHB1PERIPH_BASE + 0x6400UL) ADC_JSQR_JL_Pos (0U) HSEM_C1IER_ISE25_Pos (25U) TIM_TISEL_TI2SEL_1 (0x2UL << TIM_TISEL_TI2SEL_Pos) HRTIM_TIMDIER_RST2IE HRTIM_TIMDIER_RST2IE_Msk EXTI_IMR2_IM EXTI_IMR2_IM_Msk HRTIM_TIMDIER_RST1DE HRTIM_TIMDIER_RST1DE_Msk DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos) FMC_PMEM_MEMWAIT_2 (0x04UL << FMC_PMEM_MEMWAIT_Pos) ETH_MACTFCR_PLT_MINUS512_Pos (4U) RTC_TSDR_MU RTC_TSDR_MU_Msk __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART1EN) != 0U) HRTIM_ADC1R_AD1TBC3_Msk (0x1UL << HRTIM_ADC1R_AD1TBC3_Pos) EXTI_D3PMR1_MR21_Pos (21U) USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) FDCAN_TURCF_NCL FDCAN_TURCF_NCL_Msk IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8) || ((INSTANCE) == LPUART1)) __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE FMC_SDTRx_TRCD_1 (0x2UL << FMC_SDTRx_TRCD_Pos) ADC_JDR3_JDATA_18 (0x00040000UL << ADC_JDR3_JDATA_Pos) HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT 6U LTDC_LxPFCR_PF_Pos (0U) HRTIM_EEFR1_EE1FLTR_2 (0x4UL << HRTIM_EEFR1_EE1FLTR_Pos) SAI_PDMDLY_DLYM2R_1 (0x2UL << SAI_PDMDLY_DLYM2R_Pos) FLASH_CR_OPERRIE_Msk (0x1UL << FLASH_CR_OPERRIE_Pos) MDMA_CTBR_SBUS_Msk (0x1UL << MDMA_CTBR_SBUS_Pos) GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) FLASH ((FLASH_TypeDef *) FLASH_R_BASE) __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT ETH_MACLMIR_LSI_Pos (0U) HAL_I2C_ERROR_DMA (0x00000010U) DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk SYSCFG_UR13_SDRS_Msk (0x3UL << SYSCFG_UR13_SDRS_Pos) IS_PWR_D1_CPU(CPU) ((CPU) == CM7_CPUID) SPI_CFG2_SSOE SPI_CFG2_SSOE_Msk EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos) __LACCUM_FBIT__ 31 DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos) GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) USB_OTG_DTHRCTL_ISOTHREN_Pos (1U) SYSCFG_UR10_PAEND_BANK2 SYSCFG_UR10_PAEND_BANK2_Msk LL_ADC_AWD_CH_VBAT_INJ ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) SPI_SR_RXPLVL_0 (0x1UL << SPI_SR_RXPLVL_Pos) TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) SYSCFG_EXTICR2_EXTI5_PK (0x000000A0U) ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk __HAL_RCC_GET_SPI1_SOURCE __HAL_RCC_GET_SPI123_SOURCE INTMAX_MIN (-INTMAX_MAX - 1) HSEM_C1MISR_MISF19_Pos (19U) TIM_TIM17_TI1_RCC_MCO1 (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) PWR_D3_DOMAIN (0x00000002U) FDCAN_CREL_STEP_Pos (24U) ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START LL_ADC_AWD_CHANNEL_0_REG ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) HRTIM_BMCR_TDBM_Msk (0x1UL << HRTIM_BMCR_TDBM_Pos) NOR_StatusTypedef HAL_NOR_StatusTypeDef HRTIM_ADC4R_AD4TCPER_Msk (0x1UL << HRTIM_ADC4R_AD4TCPER_Pos) GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) TIM16_AF1_BKINP TIM16_AF1_BKINP_Msk SDMMC_ICR_IDMATEC_Pos (27U) ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE __HAL_RCC_SPI6_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_SPI6EN) TIM_TIM16_TI1_RCC_LSE TIM_TISEL_TI1SEL_1 _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1 HRTIM_OUTR_DLYPRTEN HRTIM_OUTR_DLYPRTEN_Msk ETH_MACWTR_WTO_15KB (0x0000000DU) FDCAN_HPMS_FIDX_Msk (0x7FUL << FDCAN_HPMS_FIDX_Pos) RCC_APB2ENR_TIM15EN_Msk (0x1UL << RCC_APB2ENR_TIM15EN_Pos) EXTI_IMR1_IM18_Pos (18U) RCC_MCO_DIV2 RCC_MCODIV_2 BDMA_CCR_PL_Msk (0x3UL << BDMA_CCR_PL_Pos) EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk HRTIM_BMCR_BMPREN_Pos (10U) DMA2D_CR_TWIE_Pos (10U) HRTIM_RST1R_SRT HRTIM_RST1R_SRT_Msk EXTI_D3PMR1_MR8_Msk (0x1UL << EXTI_D3PMR1_MR8_Pos) DMA_HIFCR_CTEIF4_Pos (3U) SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI2EN) == 0U) RCC_USART234578CLKSOURCE_D2PCLK1 (0x00000000U) DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) HRTIM_BMTRGR_TCREP_Msk (0x1UL << HRTIM_BMTRGR_TCREP_Pos) MPU_RBAR_VALID_Pos 4U ETH_MACHWF0R_MACADR32SEL ETH_MACHWF0R_MACADR32SEL_Msk ADC_AWD2CR_AWD2CH_Msk (0xFFFFFUL << ADC_AWD2CR_AWD2CH_Pos) __FLT64_HAS_INFINITY__ 1 ADC_FLAG_AWD1 ADC_ISR_AWD1 USE_HAL_JPEG_REGISTER_CALLBACKS 0U MDIOS_SR_CTERF_Msk (0x1UL << MDIOS_SR_CTERF_Pos) __HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) MDMA_CESR_BSE MDMA_CESR_BSE_Msk ADC_JDR1_JDATA_9 (0x00000200UL << ADC_JDR1_JDATA_Pos) GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) RCC_D1CFGR_D1CPRE_DIV256 RCC_D1CFGR_D1CPRE_DIV256_Msk DMA1_BASE (D2_AHB1PERIPH_BASE + 0x0000UL) HRTIM_SET1R_EXTVNT9_Pos (29U) FDCAN_CCCR_PXHD_Msk (0x1UL << FDCAN_CCCR_PXHD_Pos) ETH_DMACSR_RWT_Msk (0x1UL << ETH_DMACSR_RWT_Pos) ODSWEN_BitNumber ODSWEN_BIT_NUMBER __HAL_RCC_SAI1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SAI1EN) GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11 USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk adc_conv_complete_flag SLAK_TIMEOUT CAN_TIMEOUT_VALUE RCC_APB1_DIV1 RCC_D2CFGR_D2PPRE1_DIV1 GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C3RST) HRTIM_SET2R_MSTCMP4_Msk (0x1UL << HRTIM_SET2R_MSTCMP4_Pos) __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__)) DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos) OAR1 DMAMUX2_Channel7_BASE (DMAMUX2_BASE + 0x001CUL) GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) __SFRACT_MIN__ (-0.5HR-0.5HR) USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSULPIEN) == 0U) GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk BDMA_ISR_TEIF7_Msk (0x1UL << BDMA_ISR_TEIF7_Pos) ADC_CR_BOOST ADC_CR_BOOST_Msk RCC_SPI2CLKSOURCE_CLKP RCC_SPI123CLKSOURCE_CLKP EXTI_SWIER1_SWIER8_Pos (8U) DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) ADC_CLOCK_ASYNC_DIV4 (LL_ADC_CLOCK_ASYNC_DIV4) LPTIM_ICR_CMPOKCF_Pos (3U) ETH_MACHWF0R_ARPOFFSEL_Pos (9U) OPAMP2_CSR_OPAEN OPAMP2_CSR_OPAEN_Msk __LLFRACT_FBIT__ 63 DMAMUX_CSR_SOF3_Pos (3U) DMA2D_FGPFCCR_CM_Pos (0U) IS_RCC_D3PCLK1 IS_RCC_SRDPCLK1 ETH_DMACSR_RWT_Pos (9U) ETH_MACMDIOAR_PA_Pos (21U) ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) HRTIM_RSTR_EXTEVNT5_Pos (13U) ETH_DMACSR_TEB_Msk (0x7UL << ETH_DMACSR_TEB_Pos) QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk I2C_TypeDef __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) HRTIM_OUTR_IDLES2 HRTIM_OUTR_IDLES2_Msk ADC_STOP_CONVERSION_TIMEOUT ( 5UL) IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE)) RTC_ISR_TSOVF_Pos (12U) GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) FDCAN_TTIE_SMCE_Msk (0x1UL << FDCAN_TTIE_SMCE_Pos) EXTI_FTSR1_TR14_Pos (14U) FMC_BTRx_DATAST_2 (0x04UL << FMC_BTRx_DATAST_Pos) HRTIM_CHPR_CARDTY_Pos (4U) LL_ADC_FLAG_OVR_SLV ADC_CSR_OVR_SLV FDCAN_RXF0C_F0OM FDCAN_RXF0C_F0OM_Msk __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) FLASH_CRCDATA_CRC_DATA FLASH_CRCDATA_CRC_DATA_Msk EXTI_LINE_18 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x12U) RCC_UART4CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 SDMMC_DCTRL_DBLOCKSIZE_1 (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos) USART_CR3_RTSE USART_CR3_RTSE_Msk FDCAN_PSR_RESI_Msk (0x1UL << FDCAN_PSR_RESI_Pos) DCMI_ICR_VSYNC_ISC_Pos (3U) TIM_DMA_TRIGGER TIM_DIER_TDE RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk RTC_CR_REFCKON_Pos (4U) HRTIM_ADC1R_AD1TEPER_Pos (31U) ETH_MACMACSSIR_SNSINC ETH_MACMACSSIR_SNSINC_Msk LL_ADC_IT_EOSMP ADC_IER_EOSMPIE SYSCFG_EXTICR1_EXTI3_Pos (12U) __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE HAL_FLASH_ERROR_CRCRD FLASH_FLAG_CRCRDERR BDMA_IFCR_CTCIF7_Pos (29U) HRTIM_RSTR_TIMCCMP2_Pos (23U) DCMI_SR_FNE_Pos (2U) IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION HAL_DMA_ERROR_NONE (0x00000000U) __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() HSEM_C1ISR_ISF2_Msk (0x1UL << HSEM_C1ISR_ISF2_Pos) ETH_MACIVIR_VLT ETH_MACIVIR_VLT_Msk ETH_MACHWF1R_DCBEN ETH_MACHWF1R_DCBEN_Msk putchar_unlocked(_c) _putchar_unlocked(_c) HRTIM_RST1R_TIMEVNT3_Msk (0x1UL << HRTIM_RST1R_TIMEVNT3_Pos) _WCHAR_T_  IS_RCC_PLL2N_VALUE(VALUE) ((4U <= (VALUE)) && ((VALUE) <= 512U)) FDCAN_NDAT1_ND7 FDCAN_NDAT1_ND7_Msk SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos) RCC_CIER_CSIRDYIE_Pos (4U) __HAL_RCC_SPI5_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SPI5RST) EXTI_EMR3_EM74_Msk (0x1UL << EXTI_EMR3_EM74_Pos) __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) FDCAN_TTOST_SPL FDCAN_TTOST_SPL_Msk I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk RCC_CR_CSIRDY RCC_CR_CSIRDY_Msk HRTIM_BDTUPR_TIMRST1R_Msk (0x1UL << HRTIM_BDTUPR_TIMRST1R_Pos) BDMA_ISR_TCIF7_Pos (29U) WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) JPEG_CONFR4_VSF_Pos (8U) HRTIM_TIMDIER_CMP2IE_Pos (1U) USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk GPIO_AF7_UART7 ((uint8_t)0x07) TIM_CR2_OIS6 TIM_CR2_OIS6_Msk SDMMC_CLKCR_SELCLKRX_1 (0x2UL << SDMMC_CLKCR_SELCLKRX_Pos) UINT_LEAST32_MAX (__UINT_LEAST32_MAX__) IWDG_RLR_RL_Pos (0U) USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk GPIOB ((GPIO_TypeDef *) GPIOB_BASE) ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) HRTIM_MISR_MREP HRTIM_MISR_MREP_Msk DMA1_Stream7_IRQn RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) __HAL_RCC_TIM17_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM17EN) ADC_CFGR_AWD1SGL_Pos (22U) PWR_D3CR_VOS_1 (0x2UL << PWR_D3CR_VOS_Pos) SPI_SR_SUSP SPI_SR_SUSP_Msk PWR_PIN_PULL_UP (0x00000001U) FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL) __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOELPEN) HAL_TIM_STATE_TIMEOUT USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U) MDMA_CBNDTR_BNDT_Msk (0x1FFFFUL << MDMA_CBNDTR_BNDT_Pos) RCC_PLLCFGR_PLL1RGE_3 (0x3UL << RCC_PLLCFGR_PLL1RGE_Pos) JPEG_SR_COF_Msk (0x1UL << JPEG_SR_COF_Pos) RTC_TR_HU RTC_TR_HU_Msk USART_CR2_TXINV USART_CR2_TXINV_Msk __HAL_RCC_LPTIM5_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM5AMEN) DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk IS_RCC_PLLR_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) FDCAN_TTIR_RTMI_Pos (4U) FDCAN_TXBC_TFQM FDCAN_TXBC_TFQM_Msk ETH_MMCTIR_TXGPKTIS_Pos (21U) __HAL_RCC_ETH1MAC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETH1MACRST)) DMA_HandleTypeDef __HAL_RCC_I2C4_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_I2C4RST) DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos) HSEM_C1ISR_ISF5 HSEM_C1ISR_ISF5_Msk LL_ADC_AWD_THRESHOLD_LOW (0x0UL) UINT_FAST32_MAX (__UINT_FAST32_MAX__) TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) __HAL_RCC_ETH1TX_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1TXEN)) USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos) IS_DMA2D_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DMA2D) __ARM_FEATURE_CRYPTO IS_RCC_ADCCLKSOURCE(SOURCE) (((SOURCE) == RCC_ADCCLKSOURCE_PLL2) || ((SOURCE) == RCC_ADCCLKSOURCE_PLL3) || ((SOURCE) == RCC_ADCCLKSOURCE_CLKP)) RCC_PLLCFGR_PLL1VCOSEL RCC_PLLCFGR_PLL1VCOSEL_Msk RCC_D1CFGR_D1CPRE_2 (0x4UL << RCC_D1CFGR_D1CPRE_Pos) FDCAN_IR_TEFN_Msk (0x1UL << FDCAN_IR_TEFN_Pos) EXTI_EMR3_EM68_Pos (4U) ADC_FLAG_EOSMP ADC_ISR_EOSMP QUADSPI_CR_PRESCALER_4 (0x10UL << QUADSPI_CR_PRESCALER_Pos) GPIO_AF7_SDMMC1 ((uint8_t)0x07) USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) FMC_SDRTR_REIE_Msk (0x1UL << FMC_SDRTR_REIE_Pos) HSEM_C1IER_ISE3 HSEM_C1IER_ISE3_Msk HRTIM_FLTINR1_FLT4P_Msk (0x1UL << HRTIM_FLTINR1_FLT4P_Pos) __UINT16_MAX__ 0xffff HRTIM_RSTCR_TIMACMP4_Msk (0x1UL << HRTIM_RSTCR_TIMACMP4_Pos) GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING) __HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0) ADC_CLOCK_ASYNC_DIV64 (LL_ADC_CLOCK_ASYNC_DIV64) RCC_PLL1_DIVP RCC_PLLCFGR_DIVP1EN BDMA_ISR_TCIF7 BDMA_ISR_TCIF7_Msk __HAL_RCC_USB1_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSEN) != 0U) OB_IWDG_STOP_ACTIVE FLASH_OPTSR_FZ_IWDG_STOP MDMA_CTCR_BWM_Msk (0x1UL << MDMA_CTCR_BWM_Pos) MasterOutputTrigger2 TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) __lock_try_acquire(lock) __retarget_lock_try_acquire(lock) __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE TIM_CR2_OIS4 TIM_CR2_OIS4_Msk MDMA_DEST_INC_DOUBLEWORD ((uint32_t)MDMA_CTCR_DINC_1 | (uint32_t)MDMA_CTCR_DINCOS) __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk EXTI_D3PCR1L_PCS10 EXTI_D3PCR1L_PCS10_Msk IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE)) USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk ETH_MTLQICSR_TXUNFIS_Pos (0U) HSEM_C1ICR_ISC24_Msk (0x1UL << HSEM_C1ICR_ISC24_Pos) SWPMI_CR_TXDMA_Msk (0x1UL << SWPMI_CR_TXDMA_Pos) SYSCFG_CCVR_NCV_Pos (0U) EXTI_LINE85 ((uint32_t)0x55) ADC_REGULAR_RANK_7 (LL_ADC_REG_RANK_7) ADC_IT_AWD3 ADC_IER_AWD3IE LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk EXTI_EMR3_EM64 EXTI_EMR3_EM64_Msk I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM6)) __HAL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__) __LL_ADC_IS_CHANNEL_INTERNAL((__CHANNEL__)) ETH_DMACTCR_TSE_Pos (12U) I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) SAI_PDMDLY_DLYM1R_0 (0x1UL << SAI_PDMDLY_DLYM1R_Pos) TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3 HRTIM_EEFR1_EE2FLTR_2 (0x4UL << HRTIM_EEFR1_EE2FLTR_Pos) TIM_DMABASE_CCER 0x00000008U ADC_RESOLUTION10b ADC_RESOLUTION_10B __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE PeriphBurst TIM_TIM2_ETR_SAI1_FSA TIM2_AF1_ETRSEL_2 EXTI_IMR3_IM72 EXTI_IMR3_IM72_Msk __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED ETH_MACACR_ATSEN0 ETH_MACACR_ATSEN0_Msk RCC_USART234578CLKSOURCE_CSI RCC_D2CCIP2R_USART28SEL_2 USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk FDCAN_TTILS_SE2S FDCAN_TTILS_SE2S_Msk SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) HRTIM_RSTDR_TIMBCMP4_Pos (24U) TIM8_AF2_BK2CMP2P_Msk (0x1UL << TIM8_AF2_BK2CMP2P_Pos) TIM1_AF1_BKINP_Pos (9U) FMC_SDTRx_TRC_1 (0x2UL << FMC_SDTRx_TRC_Pos) __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) HSEM_C1ICR_ISC2 HSEM_C1ICR_ISC2_Msk GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP) HRTIM_EEFR2_EE8FLTR_0 (0x1UL << HRTIM_EEFR2_EE8FLTR_Pos) TIM_TIM2_TI4_COMP1 TIM_TISEL_TI4SEL_0 HRTIM_DTR_DTPRSC_Msk (0x7UL << HRTIM_DTR_DTPRSC_Pos) FLASH_CR_FW_Msk (0x1UL << FLASH_CR_FW_Pos) PWR_WKUPEPR_WKUPP2_Msk (0x1UL << PWR_WKUPEPR_WKUPP2_Pos) SDMMC_STA_DABORT_Msk (0x1UL << SDMMC_STA_DABORT_Pos) GPIO_AF4_I2C1 ((uint8_t)0x04) RCC_AHB1ENR_USB2OTGFSEN RCC_AHB1ENR_USB2OTGFSEN_Msk RCC_APB1LRSTR_I2C2RST RCC_APB1LRSTR_I2C2RST_Msk HRTIM_MISR_MUPD_Msk (0x1UL << HRTIM_MISR_MUPD_Pos) __HAL_RCC_CRS_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_CRSEN) == 0U) __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE RCC_APB1LENR_TIM2EN RCC_APB1LENR_TIM2EN_Msk ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) SAI_xCLRFR_CAFSDET_Pos (5U) SDMMC_STA_DBCKEND_Msk (0x1UL << SDMMC_STA_DBCKEND_Pos) RCC_APB1LRSTR_UART8RST RCC_APB1LRSTR_UART8RST_Msk DMA2D_OCOLR_GREEN_3_Msk (0x3EUL << DMA2D_OCOLR_GREEN_3_Pos) HRTIM1_COMMON ((HRTIM_Common_TypeDef *) HRTIM1_COMMON_BASE) IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG) RCC_RTCCLKSOURCE_HSE_DIV43 (0x0002B300U) __USART_DISABLE __HAL_USART_DISABLE COMP1 ((COMP_TypeDef *) COMP1_BASE) FMC_BCRx_FACCEN FMC_BCRx_FACCEN_Msk __HAL_RCC_DTCM2_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM2LPEN)) FDCAN_IE_WDIE_Msk (0x1UL << FDCAN_IE_WDIE_Pos) ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) FDCAN_IE_RF1LE FDCAN_IE_RF1LE_Msk HRTIM_RSTCR_TIMACMP1 HRTIM_RSTCR_TIMACMP1_Msk RCC_AHB4RSTR_GPIOERST RCC_AHB4RSTR_GPIOERST_Msk ADC_CHANNEL_VREFINT (LL_ADC_CHANNEL_VREFINT) HRTIM_CPT1CR_TA1RST HRTIM_CPT1CR_TA1RST_Msk HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 TIM_TS_ITR0 0x00000000U TIM_TIM24_ETR_SAI1_FSB TIM2_AF1_ETRSEL_2 ETH_DMACIER_TIE ETH_DMACIER_TIE_Msk LL_ADC_AWD_CHANNEL_17_REG ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 HRTIM_ODSR_TA1ODS HRTIM_ODSR_TA1ODS_Msk TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) SPI_IER_TSERFIE_Pos (10U) ETH_MACVTR_EIVLS_STRIPIFFAILS_Msk (0x1UL << ETH_MACVTR_EIVLS_STRIPIFFAILS_Pos) CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos) TIM5_AF1_ETRSEL_Pos (14U) MDMA_GISR0_GIF10_Msk (0x1UL << MDMA_GISR0_GIF10_Pos) MDMA_BLOCK_TRANSFER ((uint32_t)MDMA_CTCR_TRGM_0) CRS_ICR_ERRC_Msk (0x1UL << CRS_ICR_ERRC_Pos) ETH_MACPFR_HPF ETH_MACPFR_HPF_Msk HRTIM_DTR_DTR_0 (0x001UL << HRTIM_DTR_DTR_Pos) RCC_I2C1235CLKSOURCE_D2PCLK1 RCC_I2C123CLKSOURCE_D2PCLK1 FDCAN_NDAT1_ND3_Msk (0x1UL << FDCAN_NDAT1_ND3_Pos) HRTIM_CR1_ADC3USRC_0 (0x1UL << HRTIM_CR1_ADC3USRC_Pos) CRS_CR_ESYNCIE_Msk (0x1UL << CRS_CR_ESYNCIE_Pos) EXTI_IMR2_IM62_Pos (30U) EXTI_EMR2_EM51 EXTI_EMR2_EM51_Msk IS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4) || ((CHANNEL) == TIM_CHANNEL_5) || ((CHANNEL) == TIM_CHANNEL_6))) || (((INSTANCE) == TIM2) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM3) && (((CHANNEL) == TIM_CHANNEL_1)|| ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM4) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM5) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4) || ((CHANNEL) == TIM_CHANNEL_5) || ((CHANNEL) == TIM_CHANNEL_6))) || (((INSTANCE) == TIM12) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM13) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM14) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM15) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM16) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM17) && (((CHANNEL) == TIM_CHANNEL_1)))) DMA_LISR_FEIF3_Pos (22U) VREFBUF_CSR_VRS_OUT3 VREFBUF_CSR_VRS_OUT3_Msk SYSCFG_CFGR_PVDL_Msk (0x1UL << SYSCFG_CFGR_PVDL_Pos) MPU_REGION_SIZE_128B ((uint8_t)0x06) SAI_PDMCR_MICNBR_Pos (4U) SYSCFG_EXTICR2_EXTI7_PJ (0x00009000U) __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE PWR_WKUPEPR_WKUPPUPD2 PWR_WKUPEPR_WKUPPUPD2_Msk ETH_MTLQICSR_TXUIE ETH_MTLQICSR_TXUIE_Msk ETH_DMAMR_DA_Pos (1U) ETH_MACWTR_WTO_11KB (0x00000009U) EXTI_D3PMR2_MR34 EXTI_D3PMR2_MR34_Msk TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) FDCAN_TTOST_WGTD_Msk (0x1UL << FDCAN_TTOST_WGTD_Pos) RAMECC2_Monitor5_BASE (RAMECC2_BASE + 0xA0UL) RTC_BKP13R_Pos (0U) EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) HRTIM_CPT1CR_EXEV7CPT_Pos (8U) TPI_FIFO0_ETM_ATVALID_Pos 26U RCC_D1CFGR_D1CPRE_DIV512 RCC_D1CFGR_D1CPRE_DIV512_Msk SDMMC_CLKCR_PWRSAV_Msk (0x1UL << SDMMC_CLKCR_PWRSAV_Pos) USE_HAL_DCMI_REGISTER_CALLBACKS 0U OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET USB_OTG_FS USB2_OTG_FS I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1) LPTIM_CFGR2_IN2SEL_0 (0x1UL << LPTIM_CFGR2_IN2SEL_Pos) EXTI_LINE38 ((uint32_t)0x26) EXTI_D3PMR2_MR50_Pos (18U) HRTIM_ADC2R_AD2TAC4_Msk (0x1UL << HRTIM_ADC2R_AD2TAC4_Pos) HRTIM_ICR_SYSFLTC_Pos (5U) USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) DAC_CR_TEN1 DAC_CR_TEN1_Msk FDCAN_TTIE_CSME FDCAN_TTIE_CSME_Msk HRTIM_RSTCR_TIMECMP1 HRTIM_RSTCR_TIMECMP1_Msk __HAL_RCC_USB1_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_USB1OTGHSRST)) TIM_UIFREMAP_ENABLE TIM_CR1_UIFREMAP __HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos) RCC_AHB3RSTR_DMA2DRST_Msk (0x1UL << RCC_AHB3RSTR_DMA2DRST_Pos) ETH_MACCR_S2KP_Pos (22U) FDCAN_TTIE_AWE_Pos (17U) SDMMC_DCTRL_DTMODE_Pos (2U) USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk FMC_SR_ILEN_Pos (4U) ETH_MACHWF0R_ACTPHYSEL ETH_MACHWF0R_ACTPHYSEL_Msk ADC_EXTERNALTRIG_LPTIM2_OUT (LL_ADC_REG_TRIG_EXT_LPTIM2_OUT) USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) RCC_AHB2RSTR_RNGRST_Pos (6U) __HAL_DBGMCU_FREEZE_LPTIM3() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM3)) IS_RCC_SPI1CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI1CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SPI1CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI1CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI1CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SPI1CLKSOURCE_PIN)) HRTIM_OUTR_IDLES1_Pos (3U) ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOGLPEN) DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD SYSCFG_EXTICR3_EXTI11_PK (0x0000A000U) __HAL_RCC_SDMMC2_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_SDMMC2RST)) ADC_CDR_RDATA_SLV_Msk (0xFFFFUL << ADC_CDR_RDATA_SLV_Pos) I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) MDIOS_CR_WRIE MDIOS_CR_WRIE_Msk ADC_OFR3_OFFSET3_14 (0x0004000UL << ADC_OFR3_OFFSET3_Pos) __HAL_RCC_LPTIM2_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM2EN) == 0U) GPIO_OSPEEDR_OSPEED5_Pos (10U) HAL_NVIC_EnableIRQ HRTIM_EECR2_EE9POL HRTIM_EECR2_EE9POL_Msk MPU_REGION_NUMBER14 ((uint8_t)0x0E) RCC_D3AMR_LPTIM4AMEN_Pos (11U) TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk TIM_MASTERSLAVEMODE_DISABLE 0x00000000U DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos) __datatype_type_tag(kind,type)  USE_HAL_RTC_REGISTER_CALLBACKS 0U LTDC_GCR_LTDCEN_Pos (0U) LTDC_LxPFCR_PF LTDC_LxPFCR_PF_Msk TIM_TIM2_ETR_COMP1_OUT TIM_TIM2_ETR_COMP1 __LDBL_MIN_10_EXP__ (-307) USB_OTG_DOEPCTL_SNPM_Pos (20U) USART_CR1_DEDT USART_CR1_DEDT_Msk USB_OTG_GUSBCFG_PTCI_Pos (24U) RCC_PLL2DIVR_N2_Pos (0U) __HAL_RCC_D3SRAM1_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_SRAM4AMEN) TIM_TIM16_TI1_GPIO 0x00000000U HRTIM_EEFR1_EE3FLTR_2 (0x4UL << HRTIM_EEFR1_EE3FLTR_Pos) DMA2D_ISR_CEIF_Pos (5U) FDCAN_TTIE_SBCE_Pos (0U) USB_OTG_DCTL_RWUSIG_Pos (0U) __HAL_RCC_D1SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAMLPEN) == 0U) USB_OTG_HPTXFSIZ_PTXFD_Pos (16U) HRTIM_RSTER_TIMACMP1_Pos (19U) DAC_CR_CEN1_Pos (14U) HAL_DMA_BURST_STATE_RESET HSEM_C1MISR_MISF11_Msk (0x1UL << HSEM_C1MISR_MISF11_Pos) RCC_APB3ENR_WWDG1EN RCC_APB3ENR_WWDG1EN_Msk __HAL_RCC_LPTIM3_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM3RST) ETH_MACMDIOAR_CR_DIV4AR ETH_MACMDIOAR_CR_DIV4AR_Msk RCC_APB2LPENR_SAI2LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos) ADC_REGULAR_RANK_1 (LL_ADC_REG_RANK_1) ETH_DMAMR_PR_Pos (12U) __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(__CSICalibrationValue__) do { if(HAL_GetREVID() <= REV_ID_Y) { if((__CSICalibrationValue__) == RCC_CSICALIBRATION_DEFAULT) { MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRIM_Msk, ((uint32_t)0x10) << HAL_RCC_REV_Y_CSITRIM_Pos); } else { MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRIM_Msk, (uint32_t)(__CSICalibrationValue__) << HAL_RCC_REV_Y_CSITRIM_Pos); } } else { MODIFY_REG(RCC->CSICFGR, RCC_CSICFGR_CSITRIM, (uint32_t)(__CSICalibrationValue__) << RCC_CSICFGR_CSITRIM_Pos); } } while(0) __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM4EN) __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES JPEG_CONFR1_COLORSPACE_Msk (0x3UL << JPEG_CONFR1_COLORSPACE_Pos) GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) RTC_TAMPCR_TAMP1E_Pos (0U) EXTI_LINE_62 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1EU) DMA_REQUEST_TIM1_CH1 11U HRTIM_CPT2CR_TA1RST_Msk (0x1UL << HRTIM_CPT2CR_TA1RST_Pos) LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos) DMA_REQUEST_TIM3_CH2 24U __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE __HAL_RCC_D2SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM1LPEN)) GPIO_OTYPER_OT13_Pos (13U) CEC_IER_RXOVRIE_Pos (2U) FDCAN_NDAT2_ND46_Msk (0x1UL << FDCAN_NDAT2_ND46_Pos) ETH_MACHWF0R_HDSEL_Msk (0x1UL << ETH_MACHWF0R_HDSEL_Pos) GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) HSEM_C1ISR_ISF26_Pos (26U) HRTIM_ICR_FLT1C_Msk (0x1UL << HRTIM_ICR_FLT1C_Pos) I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) RCC_AHB4ENR_GPIOJEN_Msk (0x1UL << RCC_AHB4ENR_GPIOJEN_Pos) DMA2D_FGPFCCR_AI_Msk (0x1UL << DMA2D_FGPFCCR_AI_Pos) IS_DMA_STREAM_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7)) FDCAN_TTOCF_EECS_Pos (15U) FMC_BWTRx_BUSTURN FMC_BWTRx_BUSTURN_Msk LTDC_GCR_DBW_Pos (4U) __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) != 0U) __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET DMAMUX1_Channel8 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE) RCC_D3CCIPR_SAI4BSEL_2 (0x4UL << RCC_D3CCIPR_SAI4BSEL_Pos) RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos) ETH_MACTSCR_TSVER2ENA_Pos (10U) HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 DMA_FLAG_TEIF1_5 ((uint32_t)0x00000200U) __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET LTDC_LxWHPCR_WHSPPOS_Pos (16U) DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos) LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos) ETH_MACCR_IPG_96BIT (0U) OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos) OB_RDP_LEVEL1 OB_RDP_LEVEL_1 FDCAN_IE_PEDE FDCAN_IE_PEDE_Msk ADC_JDR2_JDATA_30 (0x40000000UL << ADC_JDR2_JDATA_Pos) SPDIFRX_IMR_SYNCDIE_Pos (5U) __HAL_RCC_MDIOS_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_MDIOSEN) EXTI_LINE42 ((uint32_t)0x2A) UART4_BASE (D2_APB1PERIPH_BASE + 0x4C00UL) EXTI_D3PMR1_MR5 EXTI_D3PMR1_MR5_Msk __HAL_RCC_BKPRAM_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_BKPRAMEN) OB_RDP_LEVEL_0 0xAA00U __FDPIC__ DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos) FDCAN_RXF0C_F0SA_Pos (2U) ETH_MACHWF1R_ADDR64_32 (0x0UL << ETH_MACHWF1R_ADDR64_Pos) BDMA_CCR_CIRC_Msk (0x1UL << BDMA_CCR_CIRC_Pos) RCC_SPI5CLKSOURCE_HSI RCC_SPI45CLKSOURCE_HSI ScanConvMode RCC_PLLCFGR_DIVP2EN_Pos (19U) TPI_FIFO1_ITM_ATVALID_Pos 29U HRTIM_CR1_ADC2USRC_1 (0x2UL << HRTIM_CR1_ADC2USRC_Pos) DFSDM_FLTCR1_JEXTSEL_4 (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos) HSEM_C1MISR_MISF2_Pos (2U) RCC_AHB3LPENR_DTCM1LPEN RCC_AHB3LPENR_DTCM1LPEN_Msk __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk HSEM_C1IER_ISE0_Pos (0U) HRTIM_BDTUPR_TIMICR_Pos (1U) SYSCFG_CFGR_CM7L_Msk (0x1UL << SYSCFG_CFGR_CM7L_Pos) HAL_I2C_ERROR_TIMEOUT (0x00000020U) SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) JPEG_CONFR2_NMCU JPEG_CONFR2_NMCU_Msk ETH_MMCTGFSCCR 0x0000014CU HAL_DMA_ERROR_TE (0x00000001U) PWR_AVD_MODE_EVENT_FALLING (0x00020002U) ADC_PCSEL_PCSEL_16 (0x10000UL << ADC_PCSEL_PCSEL_Pos) __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) ADC_JDR2_REGOFFSET (0x00000100UL) HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT HAL_DMAMUX2_REQ_GEN_COMP1_OUT MDMA_REQUEST_DMA1_Stream7_TC ((uint32_t)0x00000007U) TIM_CLOCKSOURCE_ITR5 TIM_TS_ITR5 FDCAN_TTIR_GTW_Msk (0x1UL << FDCAN_TTIR_GTW_Pos) SDMMC_IDMA_IDMABMODE SDMMC_IDMA_IDMABMODE_Msk RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos) __HAL_RCC_UART8_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART8EN) != 0U) I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk MDIOS_IRQn HRTIM_RST1R_EXTVNT10_Pos (30U) HAL_FLASH_ERROR_PGS_BANK2 FLASH_FLAG_PGSERR_BANK2 LTDC_LxDCCR_DCRED LTDC_LxDCCR_DCRED_Msk FLASH_OPTSR_ST_RAM_SIZE_0 (0x1UL << FLASH_OPTSR_ST_RAM_SIZE_Pos) DCMI_ICR_ERR_ISC_Pos (2U) LL_ADC_REG_TRIG_EXT_LPTIM2_OUT (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk SAI_xCR1_DS SAI_xCR1_DS_Msk DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk USB_OTG_DOEPMSK_OTEPDM_Pos (4U) HRTIM_MISR_MCMP4_Msk (0x1UL << HRTIM_MISR_MCMP4_Pos) ADC_CHANNEL_5_SMP (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) FDCAN_TTOCN_TTIE FDCAN_TTOCN_TTIE_Msk LL_ADC_INJ_SEQ_DISCONT_1RANK (ADC_CFGR_JDISCEN) FMC_SDCRx_RPIPE_Pos (13U) DMA2D_OCOLR_RED_2_Pos (11U) __HAL_RCC_LPTIM5_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM5EN) USART3_IRQn I2C_OAR2_OA2EN_Pos (15U) DMA_REQUEST_SPDIF_RX_DT 93U SYSCFG_EXTICR4_EXTI13_PI (0x00000080U) NVIC_SystemReset __NVIC_SystemReset _SIZET_  xPSR_T_Msk (1UL << xPSR_T_Pos) SWPMI_ISR_SRF_Msk (0x1UL << SWPMI_ISR_SRF_Pos) ETH_MACA3LR_ADDRLO ETH_MACA3LR_ADDRLO_Msk FLASH_PSIZE_DOUBLE_WORD FLASH_CR_PSIZE RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk FDCAN_RXF1C_F1OM_Pos (31U) RTC_TSTR_SU RTC_TSTR_SU_Msk GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) SDMMC_MASK_ACKFAILIE_Pos (23U) SYSCFG_CCCR_NCC SYSCFG_CCCR_NCC_Msk JPEG_CONFR4_NB JPEG_CONFR4_NB_Msk ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk __HAL_RCC_VREF_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_VREFLPEN) RCC_AHB2LPENR_SRAM2LPEN_Pos (30U) LL_ADC_AWD_CHANNEL_17_INJ ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) SWPMI_ISR_DEACTF_Pos (10U) __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIODEN) ETH_MACMDIODR_MD_Msk (0xFFFFUL << ETH_MACMDIODR_MD_Pos) DMA1_Stream6_IRQn ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos) ETH_MACMDIOAR_CR_Pos (8U) EXTI_LINE52 ((uint32_t)0x34) HRTIM_CR1_ADC1USRC_Msk (0x7UL << HRTIM_CR1_ADC1USRC_Pos) EXTI_D3PCR1L_PCS2_Pos (4U) USART_CR2_ABRMODE_Pos (21U) OPAMP1_CSR_VMSEL_0 (0x1UL << OPAMP1_CSR_VMSEL_Pos) DMA_REQUEST_TIM3_CH3 25U __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk __HAL_RCC_D2SRAM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM2LPEN)) == 0U) USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE __trylocks_shared(...) __lock_annotate(shared_trylock_function(__VA_ARGS__)) FDCAN_ILS_RF1FL_Msk (0x1UL << FDCAN_ILS_RF1FL_Pos) HRTIM_ADC3R_AD3EEV3_Pos (7U) ETH_MACL3L4CR_L4PEN ETH_MACL3L4CR_L4PEN_Msk ETH_MACHWF0R_ACTPHYSEL_MII (0U) USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk ADC_CALFACT2_LINCALFACT_10 (0x00000400UL << ADC_CALFACT2_LINCALFACT_Pos) RCC_DFSDM1CLKSOURCE_SYS RCC_D2CCIP1R_DFSDM1SEL ETH_MACVIR_VLC_VLANTAGDELETE_Msk (0x1UL << ETH_MACVIR_VLC_VLANTAGDELETE_Pos) RCC_PLLCKSELR_DIVM3_Pos (20U) FDCAN_IR_TOO_Msk (0x1UL << FDCAN_IR_TOO_Pos) DCMI_ESUR_FEU_Pos (24U) HRTIM_CR1_ADC3USRC_Msk (0x7UL << HRTIM_CR1_ADC3USRC_Pos) ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) USART_ISR_WUF USART_ISR_WUF_Msk SYSCFG_EXTICR3_EXTI8_PA (0U) USB_OTG_GRXSTSP_DPID_Pos (15U) USART_CR3_TXFTCFG_Pos (29U) OPAMP_CSR_VMSEL_Msk (0x3UL << OPAMP_CSR_VMSEL_Pos) GPIO_AF8_UART4 ((uint8_t)0x08) HRTIM_OENR_TA2OEN_Pos (1U) TIM_TISEL_TI1SEL_3 (0x8UL << TIM_TISEL_TI1SEL_Pos) HSEM_RLR_LOCK_Pos (31U) IWDG1 ((IWDG_TypeDef *) IWDG1_BASE) ADC_LINEARITY_BIT_TOGGLE_TIMEOUT (524400UL) CEC_ISR_TXUDR_Pos (10U) HRTIM_SET1R_TIMEVNT6_Pos (17U) __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) MDMA_CESR_TEMD_Pos (9U) ADC_CCR_MULTI_DMACONTREQ(__DMACONTREQ_MODE__) ((__DMACONTREQ_MODE__) << ADC_CCR_DMACFG_Pos) ETH_DMADSR_TPS_Msk (0xFUL << ETH_DMADSR_TPS_Pos) SAI_xSLOTR_SLOTSZ_Pos (6U) MDMA_CCR_BTIE_Msk (0x1UL << MDMA_CCR_BTIE_Pos) NVIC_SetPriority __NVIC_SetPriority RCC_AHB4ENR_BDMAEN_Pos (21U) DBGMCU_APB2FZ1_DBG_TIM8_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM8_Pos) ETH_MACHWF0R_ACTPHYSEL_REVMII ETH_MACHWF0R_ACTPHYSEL_REVMII_Msk __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED RCC_PERIPHCLK_HRTIM1 ((uint64_t)(0x10000000U)) FMC_PATT_ATTSET_Pos (0U) USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos) RCC_AHB4RSTR_HSEMRST RCC_AHB4RSTR_HSEMRST_Msk QUADSPI_CR_FSEL_Pos (7U) ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) ETH_MACA1HR_ADDRHI ETH_MACA1HR_ADDRHI_Msk COMP_CFGRx_LOCK_Pos (31U) SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos) HRTIM_BDMUPR_MPER_Pos (4U) LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 | ADC_SQR1_L_0) HRTIM_EECR2_EE9SRC_1 (0x2UL << HRTIM_EECR2_EE9SRC_Pos) OPAMP2_HSOTR_TRIMHSOFFSETN OPAMP2_HSOTR_TRIMHSOFFSETN_Msk HRTIM_RSTDR_TIMECMP1_Msk (0x1UL << HRTIM_RSTDR_TIMECMP1_Pos) HSEM_C1MISR_MISF25 HSEM_C1MISR_MISF25_Msk ETH_MACECR_EIPG_Msk (0x1FUL << ETH_MACECR_EIPG_Pos) LL_ADC_REG_TRIG_EXT_LPTIM1_OUT (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) FMC_BCR1_WFDIS_Pos (21U) BDMA_CCR_PSIZE_Msk (0x3UL << BDMA_CCR_PSIZE_Pos) ETH_DMACIER_ETIE_Pos (10U) EXTI_EMR3_EM71 EXTI_EMR3_EM71_Msk SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk USB_OTG_PCGCCTL_PHYSUSP_Pos (4U) __ARM_ARCH_ISA_THUMB 2 HRTIM_FLTINR1_FLT4F_0 (0x1UL << HRTIM_FLTINR1_FLT4F_Pos) HSEM_C1MISR_MISF12 HSEM_C1MISR_MISF12_Msk ADC_SMPR2_SMP10_Pos (0U) __HAL_RCC_JPEG_RELEASE_RESET __HAL_RCC_JPGDECRST_RELEASE_RESET LPTIM_IER_UPIE_Pos (5U) HRTIM_ADC2R_AD2TCC3 HRTIM_ADC2R_AD2TCC3_Msk RCC_D3CCIPR_LPTIM345SEL_Msk (0x7UL << RCC_D3CCIPR_LPTIM345SEL_Pos) MDMA_CTCR_DINCOS_1 (0x2UL << MDMA_CTCR_DINCOS_Pos) HAL_FLASH_ERROR_SNECC FLASH_FLAG_SNECCERR ETH_MACCR_FES ETH_MACCR_FES_Msk ADC_JDR4_JDATA_16 (0x00010000UL << ADC_JDR4_JDATA_Pos) HRTIM_MDIER_MCMP4DE HRTIM_MDIER_MCMP4DE_Msk __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOBEN); UNUSED(tmpreg); } while(0) DMA2D_ISR_TEIF DMA2D_ISR_TEIF_Msk __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM7)) USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE RCC_AHB1ENR_USB1OTGHSEN RCC_AHB1ENR_USB1OTGHSEN_Msk RCC_SPI45CLKSOURCE_PCLK2 RCC_SPI45CLKSOURCE_D2PCLK2 USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) ADC_IER_AWD1IE_Pos (7U) DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) USART_CR1_M USART_CR1_M_Msk USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) LL_ADC_FLAG_AWD3_MST ADC_CSR_AWD3_MST TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) RTC_ISR_INIT RTC_ISR_INIT_Msk RCC_CSICFGR_CSITRIM_4 (0x10UL << RCC_CSICFGR_CSITRIM_Pos) USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos) DAC_TRIGGER_LP1_OUT DAC_TRIGGER_LPTIM1_OUT DAC_DOR1_DACC1DOR_Pos (0U) GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) CEC_ISR_TXEND CEC_ISR_TXEND_Msk USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) FLASH_SCAR_SEC_AREA_END FLASH_SCAR_SEC_AREA_END_Msk __WCHAR_MIN__ 0U HRTIM_ISR_FLT1 HRTIM_ISR_FLT1_Msk HRTIM_RSTBR_TIMCCMP2 HRTIM_RSTBR_TIMCCMP2_Msk DMAMUX_CSR_SOF5_Pos (5U) USB_OTG_DTHRCTL_ARPEN_Pos (27U) ETH_MACAHR_MBC_HBITS7_0 (0x10000000U) SYSCFG_EXTICR2_EXTI6_PK (0x00000A00U) RCC_MCODIV_8 RCC_CFGR_MCO1PRE_3 HRTIM_RST2R_SRT_Pos (0U) ETH_MACA0HR_AE_Msk (0x1UL << ETH_MACA0HR_AE_Pos) TIM8_AF2_BK2INP_Pos (9U) PWR_CR2_TEMPL_Msk (0x1UL << PWR_CR2_TEMPL_Pos) RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos) FLASH_ERROR_PG HAL_FLASH_ERROR_PROG __HAL_RCC_SAI2_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SAI2RST) IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE HRTIM_RSTER_TIMBCMP4 HRTIM_RSTER_TIMBCMP4_Msk DBGMCU_APB1LFZ1_DBG_TIM5_Pos (3U) USB_OTG_GCCFG_PS2DET_Pos (3U) DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos) HAL_I2CEx_ConfigDigitalFilter I2C_FLAG_PECERR I2C_ISR_PECERR FDCAN_TTOST_EL_Pos (0U) DMA2D_NLR_PL DMA2D_NLR_PL_Msk GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) HRTIM_RSTBR_TIMACMP2 HRTIM_RSTBR_TIMACMP2_Msk EXTI_TARGET_MSK_ALL_CPU EXTI_TARGET_MSK_CPU1 ETH_MACIVIR_VLC ETH_MACIVIR_VLC_Msk EXTI_PR2_PR49_Msk (0x1UL << EXTI_PR2_PR49_Pos) DMA2D_CR_TEIE_Pos (8U) HRTIM_RSTCR_TIMACMP1_Pos (19U) SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) FDCAN_PSR_RBRS_Pos (12U) ADC_OFFSET_NONE (ADC_OFFSET_4 + 1U) __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos) FLASH_SR_QW_Pos (2U) USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk HSEM_C1MISR_MISF13 HSEM_C1MISR_MISF13_Msk __NOINLINE __attribute__ ( (noinline) ) RCC_PLLCFGR_PLL2VCOSEL_Pos (5U) JPEG_CONFR6_HSF JPEG_CONFR6_HSF_Msk DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) FLASH_BOOT_ADD1 FLASH_BOOT_ADD1_Msk IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFE00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) RCC_AHB4RSTR_GPIOBRST RCC_AHB4RSTR_GPIOBRST_Msk FDCAN_PSR_EW_Pos (6U) MPU_REGION_SIZE_256B ((uint8_t)0x07) FDCAN_NDAT1_ND31_Pos (31U) ETH_MTLISR_MACIS ETH_MTLISR_MACIS_Msk HRTIM_TIMCR_PSHPLL HRTIM_TIMCR_PSHPLL_Msk LTDC_BPCR_AVBP_Pos (0U) ETH_MTLRQMPOCR_OVFCNTOVF_Pos (11U) EXTI_FTSR1_TR9_Msk (0x1UL << EXTI_FTSR1_TR9_Pos) CEC_ISR_TXERR CEC_ISR_TXERR_Msk HRTIM_CR1_TCUDIS HRTIM_CR1_TCUDIS_Msk I2S_IT_TXE I2S_IT_TXP IS_ADC1_DIFF_CHANNEL(__CHANNEL__) (((__CHANNEL__) == ADC_CHANNEL_1) || ((__CHANNEL__) == ADC_CHANNEL_2) || ((__CHANNEL__) == ADC_CHANNEL_3) || ((__CHANNEL__) == ADC_CHANNEL_4) || ((__CHANNEL__) == ADC_CHANNEL_5) || ((__CHANNEL__) == ADC_CHANNEL_10) || ((__CHANNEL__) == ADC_CHANNEL_11) || ((__CHANNEL__) == ADC_CHANNEL_12) || ((__CHANNEL__) == ADC_CHANNEL_16) || ((__CHANNEL__) == ADC_CHANNEL_18) ) __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) BDMA_ISR_HTIF3_Msk (0x1UL << BDMA_ISR_HTIF3_Pos) SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk ADC_JDR3_JDATA_28 (0x10000000UL << ADC_JDR3_JDATA_Pos) __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 IS_MDMA_SOURCE_DATASIZE(__SIZE__) (((__SIZE__) == MDMA_SRC_DATASIZE_BYTE ) || ((__SIZE__) == MDMA_SRC_DATASIZE_HALFWORD ) || ((__SIZE__) == MDMA_SRC_DATASIZE_WORD ) || ((__SIZE__) == MDMA_SRC_DATASIZE_DOUBLEWORD)) SPI_CFG2_SSM_Pos (26U) USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) D3_SRAM_BASE (0x38000000UL) ETH_MACHWF2R_TXQCNT ETH_MACHWF2R_TXQCNT_Msk SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk FMC_SDTRx_TXSR_3 (0x8UL << FMC_SDTRx_TXSR_Pos) HRTIM_CNTR_CNTR_Pos (0U) GPIO_OSPEEDR_OSPEED8_Pos (16U) JPEG_CONFR5_HD_Msk (0x1UL << JPEG_CONFR5_HD_Pos) RCC_PLL1DIVR_R1_Pos (24U) MDIOS_SR_PERF MDIOS_SR_PERF_Msk EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) != 0U) DAC_CR_WAVE1_Pos (6U) USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) _NOINLINE_STATIC _NOINLINE static ADC_EXTERNALTRIG_T2_TRGO (LL_ADC_REG_TRIG_EXT_TIM2_TRGO) RCC_LPTIM4CLKSOURCE_PLL2 RCC_LPTIM345CLKSOURCE_PLL2 JPEG_CONFR4_HA_Pos (1U) SWPMI_OR_CLASS_Msk (0x1UL << SWPMI_OR_CLASS_Pos) RCC_AHB4RSTR_GPIOJRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOJRST_Pos) RCC_HSICFGR_HSITRIM_4 (0x10UL << RCC_HSICFGR_HSITRIM_Pos) ADC_JDR2_JDATA_26 (0x04000000UL << ADC_JDR2_JDATA_Pos) EXTI_LINE_39 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x07U) SYSCFG_EXTICR3_EXTI10_PG (0x00000600U) TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) FDCAN_IR_TEFN_Pos (12U) HRTIM_RSTBR_TIMECMP2 HRTIM_RSTBR_TIMECMP2_Msk FDCAN_NDAT2_ND56_Pos (24U) ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk HRTIM_RSTR_MSTCMP1_Pos (5U) FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos) _REENT_CHECK_MP(var) _REENT_CHECK(var, _mp, struct _mprec *, sizeof *((var)->_mp), _REENT_INIT_MP(var)) __HAL_RCC_LPTIM4_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM4EN) SPI_UDRDR_UDRDR_Pos (0U) PWR_AVD_MODE_EVENT_RISING_FALLING (0x00020003U) HRTIM_EECR2_EE9SRC_0 (0x1UL << HRTIM_EECR2_EE9SRC_Pos) __HAL_RCC_SAI4A_CONFIG(__RCC_SAI4ACLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_SAI4ASEL, (__RCC_SAI4ACLKSource__)) SPI_CFG2_SSM_Msk (0x1UL << SPI_CFG2_SSM_Pos) HRTIM_RSTER_TIMDCMP4 HRTIM_RSTER_TIMDCMP4_Msk __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE) DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) BDMA_FLAG_HT6 ((uint32_t)0x04000000) USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U) FLASH_IT_CRCRDERR_BANK1 FLASH_CR_CRCRDERRIE HRTIM_CPT1CR_TC1RST_Pos (21U) PWR_CR2_VBATL_Pos (20U) LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) FDCAN_TXEFS_EFGI FDCAN_TXEFS_EFGI_Msk HAL_DMAMUX_REQ_GEN_NO_EVENT 0x00000000U DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk __HAL_RCC_D1SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_AXISRAMLPEN)) SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk EXTI_EMR2_EM55_Msk (0x1UL << EXTI_EMR2_EM55_Pos) HRTIM_RSTR_TIMBCMP1 HRTIM_RSTR_TIMBCMP1_Msk SWPMI_ICR_CTCF SWPMI_ICR_CTCF_Msk HSEM_C1ISR_ISF21 HSEM_C1ISR_ISF21_Msk IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE _REENT_INIT_MP(var) do { struct _reent *_r = (var); _r->_mp->_result_k = 0; _r->_mp->_result = _r->_mp->_p5s = _NULL; _r->_mp->_freelist = _NULL; } while (0) RCC_D1CFGR_D1PPRE_DIV16 RCC_D1CFGR_D1PPRE_DIV16_Msk __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg))) HRTIM_MCR_SYNCSTRTM_Pos (11U) USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) JPEG_CONFR6_HA_Msk (0x1UL << JPEG_CONFR6_HA_Pos) USB_OTG_GCCFG_DCDEN_Pos (18U) CAN_IT_RQCP2 CAN_IT_TME TIM_TISEL_TI1SEL TIM_TISEL_TI1SEL_Msk ADC_CR_LINCALRDYW4 ADC_CR_LINCALRDYW4_Msk EXTI_GPIOC 0x00000002U SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) HSEM_C1IER_ISE10_Pos (10U) SPI_I2SCFGR_MCKOE_Msk (0x1UL << SPI_I2SCFGR_MCKOE_Pos) TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0 RCC_CR_PLL2ON_Pos (26U) assert RTC_BKP21R RTC_BKP21R_Msk GPIO_BSRR_BS1_Pos (1U) SPI_CFG1_RXDMAEN SPI_CFG1_RXDMAEN_Msk RCC_AHB1ENR_ADC12EN RCC_AHB1ENR_ADC12EN_Msk I2C_ADDRESSINGMODE_7BIT (0x00000001U) IS_PWR_WAKEUP_PIN_POLARITY(POLARITY) (((POLARITY) == PWR_PIN_POLARITY_HIGH) || ((POLARITY) == PWR_PIN_POLARITY_LOW)) GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 HRTIM_RST1R_MSTCMP1_Msk (0x1UL << HRTIM_RST1R_MSTCMP1_Pos) __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV HRTIM_EEFR2_EE8LTCH_Pos (12U) ETH_MACTSICNR_TSIC ETH_MACTSICNR_TSIC_Msk __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED EXTI_RTSR1_TR12 EXTI_RTSR1_TR12_Msk USART2_IRQn ADC_TWOSAMPLINGDELAY_1CYCLE (LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE_5) USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos) OPAMP_CSR_USERTRIM_Msk (0x1UL << OPAMP_CSR_USERTRIM_Pos) RAMECC_IER_GECCSEIE_Msk (0x1UL << RAMECC_IER_GECCSEIE_Pos) TIM_TIM1_ETR_ADC3_AWD3 TIM1_AF1_ETRSEL_3 TIM_TIM15_TI1_RCC_LSE (TIM_TISEL_TI1SEL_2) ADC_JDR2_JDATA_5 (0x00000020UL << ADC_JDR2_JDATA_Pos) RCC_HSI_OFF (0x00000000U) USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) LL_ADC_SAMPLINGTIME_387CYCLES_5 (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 ) RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_0 HSEM_R_PROCID HSEM_R_PROCID_Msk USART_CR3_CTSE_Pos (9U) HRTIM_ADC2R_AD2MC1_Msk (0x1UL << HRTIM_ADC2R_AD2MC1_Pos) TIM1_AF2_BK2CMP1E_Msk (0x1UL << TIM1_AF2_BK2CMP1E_Pos) LTDC_SSCR_HSW_Pos (16U) RCC_APB4LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB4LPENR_SYSCFGLPEN_Pos) HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 FMC_BCR1_BMAP_1 (0x2UL << FMC_BCR1_BMAP_Pos) HRTIM_ODISR_TA1ODIS HRTIM_ODISR_TA1ODIS_Msk __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET SWPMI_CR_RXDMA_Pos (0U) __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG __HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI3EN) == 0U) __HAL_RCC_SPI6_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_SPI6RST) __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 HSEM_C1ISR_ISF19 HSEM_C1ISR_ISF19_Msk HRTIM_EEFR1_EE5FLTR_2 (0x4UL << HRTIM_EEFR1_EE5FLTR_Pos) TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2) EXTI_D3PMR2_MR51 EXTI_D3PMR2_MR51_Msk FLASH_SR_CRC_BUSY_Pos (3U) USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk ETH_MACCR_IPG_48BIT (0x06000000U) xPSR_C_Pos 29U RCC_D2CCIP2R_RNGSEL_Pos (8U) PWR_FLAG_WKUP3 PWR_WKUPCR_WKUPC3 HRTIM_CPT1CR_TIMBCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMBCMP1_Pos) SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL ) RCC_AHB4LPENR_SRAM4LPEN_Msk (0x1UL << RCC_AHB4LPENR_SRAM4LPEN_Pos) HRTIM_RST2R_MSTCMP3 HRTIM_RST2R_MSTCMP3_Msk ETH_DMACCR_DSL_128BIT (0x00100000U) RCC_PERIPHCLK_SPI4 RCC_PERIPHCLK_SPI45 __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG OPAMP1_CSR_TSTREF OPAMP1_CSR_TSTREF_Msk DAC_SHHR_THOLD1_Pos (0U) RCC_D3CFGR_D3PPRE_1 (0x2UL << RCC_D3CFGR_D3PPRE_Pos) USART_ICR_NECF USART_ICR_NECF_Msk HRTIM_DTR_DTPRSC_0 (0x1UL << HRTIM_DTR_DTPRSC_Pos) __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOFEN) != 0U) PVD_IRQn PVD_AVD_IRQn FDCAN_RXF0C_F0WM_Pos (24U) SPDIFRX_IMR_CSRNEIE_Pos (1U) ETH_MACAHR_MBC_LBITS7_0 (0x01000000U) __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE HRTIM_ADC4R_AD4EEV8 HRTIM_ADC4R_AD4EEV8_Msk __INTPTR_TYPE__ int HRTIM_TIMISR_DLYPRT_Msk (0x1UL << HRTIM_TIMISR_DLYPRT_Pos) HRTIM_RSTBR_TIMECMP1_Pos (28U) RCC_APB1LLPENR_TIM6LPEN_Pos (4U) FLASH_CCR_CLR_INCERR FLASH_CCR_CLR_INCERR_Msk __HAL_RCC_GPIOI_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOIRST) OB_BOOTADDR_SYSTEM 0x0040U ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS RCC_D2CCIP2R_I2C123SEL_Msk (0x3UL << RCC_D2CCIP2R_I2C123SEL_Pos) BDMA_ISR_HTIF4_Msk (0x1UL << BDMA_ISR_HTIF4_Pos) ADC_EXTERNALTRIGINJEC_LPTIM3_OUT (LL_ADC_INJ_TRIG_EXT_LPTIM3_OUT) USART_CR1_DEDT_Pos (16U) DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos) RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk __ICACHE_PRESENT 1U IS_RCC_PLL2R_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) EXTI_EMR3_EM85_Msk (0x1UL << EXTI_EMR3_EM85_Pos) DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk FLASH_IT_SNECCERR_BANK2 (FLASH_CR_SNECCERRIE | 0x80000000U) MDMA_SRC_DATASIZE_BYTE ((uint32_t)0x00000000U) ADC_CALFACT2_LINCALFACT_16 (0x00010000UL << ADC_CALFACT2_LINCALFACT_Pos) HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || ((__STATE__) == TIM_OSSI_DISABLE)) HRTIM_TIMDIER_RSTIE_Msk (0x1UL << HRTIM_TIMDIER_RSTIE_Pos) I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF ETH_DMACCR_DSL_Msk (0x7UL << ETH_DMACCR_DSL_Pos) MDMA_CTCR_SBURST_0 (0x1UL << MDMA_CTCR_SBURST_Pos) SDMMC_STA_TXFIFOE_Pos (18U) SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) IS_OPAMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == OPAMP12_COMMON) IS_TIM_BREAK2_STATE(__STATE__) (((__STATE__) == TIM_BREAK2_ENABLE) || ((__STATE__) == TIM_BREAK2_DISABLE)) SDMMC_RESPCMD_RESPCMD_Msk (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos) HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos) RCC_D1CFGR_HPRE_DIV128 RCC_D1CFGR_HPRE_DIV128_Msk __WFI() __ASM volatile ("wfi") ETH_MACTSCR_TSADDREG_Msk (0x1UL << ETH_MACTSCR_TSADDREG_Pos) ADC_CFGR2_RSHIFT2 ADC_CFGR2_RSHIFT2_Msk USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos) DMA2D_FGPFCCR_CSS_0 (0x1UL << DMA2D_FGPFCCR_CSS_Pos) LTDC_LxBFCR_BF1_Msk (0x7UL << LTDC_LxBFCR_BF1_Pos) USART1 ((USART_TypeDef *) USART1_BASE) GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk EXTI_FTSR1_TR20 EXTI_FTSR1_TR20_Msk GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) CEC_ISR_SBPE_Pos (4U) HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 SPI_CFG1_UDRDET SPI_CFG1_UDRDET_Msk RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6 __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE ADC_RESOLUTION_16B (LL_ADC_RESOLUTION_16B) RCC_PLL2_DIVQ RCC_PLLCFGR_DIVQ2EN JPEG_CONFR6_HA_Pos (1U) SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos) RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE USART_CR2_LBCL_Pos (8U) HRTIM_TIMISR_IPPSTAT_Msk (0x1UL << HRTIM_TIMISR_IPPSTAT_Pos) RCC_LSEDRIVE_LOW (0x00000000U) ETH_MACMDIOAR_CR_DIV18AR_Msk (0xFUL << ETH_MACMDIOAR_CR_DIV18AR_Pos) HAL_Delay HRTIM_RST2R_EXTVNT7_Pos (27U) DMA2D_OOR_LO_Pos (0U) ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) I2C_TIMEOUTR_TIDLE_Pos (12U) IS_BDMA_CHANNEL_INSTANCE(INSTANCE) (((INSTANCE) == BDMA_Channel0) || ((INSTANCE) == BDMA_Channel1) || ((INSTANCE) == BDMA_Channel2) || ((INSTANCE) == BDMA_Channel3) || ((INSTANCE) == BDMA_Channel4) || ((INSTANCE) == BDMA_Channel5) || ((INSTANCE) == BDMA_Channel6) || ((INSTANCE) == BDMA_Channel7)) HAL_DMAMUX2_SYNC_SPI6_WKUP 11U SDMMC_DCTRL_BOOTACKEN_Msk (0x1UL << SDMMC_DCTRL_BOOTACKEN_Pos) USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos) __HAL_DBGMCU_UnFreeze_WWDG1() (DBGMCU->APB3FZ1 &= ~ (DBGMCU_APB3FZ1_DBG_WWDG1)) FDCAN_PSR_RBRS_Msk (0x1UL << FDCAN_PSR_RBRS_Pos) STM32_HAL_LEGACY  VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 HRTIM_TIMDIER_DLYPRTDE HRTIM_TIMDIER_DLYPRTDE_Msk SYSCFG_UR0_BKS SYSCFG_UR0_BKS_Msk DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) JPEG_CONFR5_VSF_2 (0x4UL << JPEG_CONFR5_VSF_Pos) BDMA_ISR_HTIF7_Msk (0x1UL << BDMA_ISR_HTIF7_Pos) __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOBEN) != 0U) ETH_MACIVIR_VLT_UP_Msk (0x7UL << ETH_MACIVIR_VLT_UP_Pos) SPDIFRX_SR_CSRNE_Pos (1U) __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG TIM1_AF1_BKCMP2E_Msk (0x1UL << TIM1_AF1_BKCMP2E_Pos) HRTIM_SET1R_RESYNC_Pos (1U) FDCAN_TXEFA_EFAI_Pos (0U) DAC_SR_BWST2_Pos (31U) APSR_C_Msk (1UL << APSR_C_Pos) ETH_DMACRCR_RPF ETH_DMACRCR_RPF_Msk ETH_MTLRQDR_RXQSTS ETH_MTLRQDR_RXQSTS_Msk SYSCFG_EXTICR1_EXTI3_PA (0U) CoreDebug_DEMCR_VC_INTERR_Pos 9U HRTIM_EECR1_EE2SRC HRTIM_EECR1_EE2SRC_Msk Ratio FMC_PCR_ECCPS_Pos (17U) USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) __DBL_MAX_10_EXP__ 308 DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE SPI_CFG1_UDRDET_Msk (0x3UL << SPI_CFG1_UDRDET_Pos) IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE __HAL_FLASH_ENABLE_IT_BANK2(__INTERRUPT__) (FLASH->CR2 |= ((__INTERRUPT__) & 0x7FFFFFFFU)) IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) RCC_APB1LLPENR_DAC12LPEN_Msk (0x1UL << RCC_APB1LLPENR_DAC12LPEN_Pos) ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED USB_OTG_HPRT_PENA_Pos (2U) EXTI_RTSR1_TR3 EXTI_RTSR1_TR3_Msk __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE INTMAX_MAX (__INTMAX_MAX__) TEMPSENSOR_CAL2_TEMP (110L) ETH_MACA0HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA0HR_ADDRHI_Pos) HRTIM_TIMDIER_RSTIE_Pos (13U) __HAL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,__ADC_RESOLUTION_CURRENT__,__ADC_RESOLUTION_TARGET__) __LL_ADC_CONVERT_DATA_RESOLUTION((__DATA__), (__ADC_RESOLUTION_CURRENT__), (__ADC_RESOLUTION_TARGET__)) HRTIM_TIMDIER_CMP4DE_Pos (19U) GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 HRTIM_BDTUPR_TIMCMP3 HRTIM_BDTUPR_TIMCMP3_Msk ADC_CHANNEL_8_NUMBER ( ADC_CFGR_AWD1CH_3 ) REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) HRTIM_OUTR_DLYPRT_0 (0x1UL << HRTIM_OUTR_DLYPRT_Pos) __HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) HSEM_C1MISR_MISF27_Msk (0x1UL << HSEM_C1MISR_MISF27_Pos) SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) RCC_APB2LPENR_SAI3LPEN RCC_APB2LPENR_SAI3LPEN_Msk FDCAN_ILS_EPE FDCAN_ILS_EPE_Msk HRTIM_RST1R_EXTVNT1_Msk (0x1UL << HRTIM_RST1R_EXTVNT1_Pos) CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) DMA_REQUEST_UART4_TX 64U HSE_STARTUP_TIMEOUT (100UL) RCC_APB1LENR_HDMICECEN_Msk RCC_APB1LENR_CECEN_Msk ___int16_t_defined 1 JPEG_SR_IFTF_Msk (0x1UL << JPEG_SR_IFTF_Pos) USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U) __HAL_RCC_LPTIM3_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM3EN) DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk PWR_WAKEUP_PIN4 PWR_WKUPEPR_WKUPEN4 DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos) BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) DMA_REQUEST_UART7_TX 80U FDCAN_NDAT1_ND26 FDCAN_NDAT1_ND26_Msk USE_HAL_ETH_REGISTER_CALLBACKS 0U ETH_MACRWUPFR_D_Pos (0U) EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) RCC_MCODIV_14 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_3) ADC_ISR_JQOVF_Pos (10U) DMA_REQUEST_TIM1_UP 15U FDCAN_IE_TCFE FDCAN_IE_TCFE_Msk RCC_D1CFGR_D1CPRE_DIV2_Pos (11U) LTDC_BCCR_BCRED_Pos (16U) IS_RAMECC_MONITOR_ALL_INSTANCE(INSTANCE) (((INSTANCE) == RAMECC1_Monitor1) || ((INSTANCE) == RAMECC1_Monitor2) || ((INSTANCE) == RAMECC1_Monitor3) || ((INSTANCE) == RAMECC1_Monitor4) || ((INSTANCE) == RAMECC1_Monitor5) || ((INSTANCE) == RAMECC2_Monitor1) || ((INSTANCE) == RAMECC2_Monitor2) || ((INSTANCE) == RAMECC2_Monitor3) || ((INSTANCE) == RAMECC2_Monitor4) || ((INSTANCE) == RAMECC2_Monitor5) || ((INSTANCE) == RAMECC3_Monitor1) || ((INSTANCE) == RAMECC3_Monitor2)) COMP_CFGRx_BLANKING_Msk (0xFUL << COMP_CFGRx_BLANKING_Pos) SPI2_IRQn TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) __HAL_RCC_COMP12_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_COMP12AMEN) SCB_SHCSR_SYSTICKACT_Pos 11U ADC_CHANNEL_0_BITFIELD (ADC_AWD2CR_AWD2CH_0) FMC_BCRx_CPSIZE FMC_BCRx_CPSIZE_Msk ETH_MACCR_CST ETH_MACCR_CST_Msk SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos) RCC_PERIPHCLK_LTDC ((uint64_t)(0x20000000U)) TIM8_AF2_BK2INP_Msk (0x1UL << TIM8_AF2_BK2INP_Pos) ETH_DMAMR_SWR_Pos (0U) __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos) __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM13LPEN) LL_ADC_FLAG_EOC_MST ADC_CSR_EOC_MST __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_QSPILPEN)) HRTIM_ODSR_TE2ODS HRTIM_ODSR_TE2ODS_Msk __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE RCC_APB1HLPENR_SWPMILPEN RCC_APB1HLPENR_SWPMILPEN_Msk EXTI_D3PMR1_MR6_Msk (0x1UL << EXTI_D3PMR1_MR6_Pos) __unreachable() __builtin_unreachable() RCC_BDCR_LSECSSON_Msk (0x1UL << RCC_BDCR_LSECSSON_Pos) HRTIM_EECR2_EE9POL_Msk (0x1UL << HRTIM_EECR2_EE9POL_Pos) FDCAN_NBTP_NBRP FDCAN_NBTP_NBRP_Msk MDIOS_CR_WRIE_Msk (0x1UL << MDIOS_CR_WRIE_Pos) CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk EXTI_RTSR1_TR21_Pos (21U) FDCAN_NDAT2_ND44 FDCAN_NDAT2_ND44_Msk SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos) _WINT_T  DCMI_CR_CROP_Pos (2U) SPI_I2SCFGR_DATLEN_Pos (8U) SWPMI_IER_TIE_Pos (6U) EXTI_RTSR1_TR11_Pos (11U) RCC_CR_PLL2ON RCC_CR_PLL2ON_Msk __HAL_RCC_FDCAN_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_FDCANRST) USB_OTG_GINTMSK_USBSUSPM_Pos (11U) SPI_CFG2_IOSWP SPI_CFG2_IOSWP_Msk DMAMUX_RGCFR_COF6 DMAMUX_RGCFR_COF6_Msk FMC_BWTRx_ADDSET FMC_BWTRx_ADDSET_Msk __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS) GPIO_PIN_MASK (0x0000FFFFU) COMP_CFGRx_BRGEN COMP_CFGRx_BRGEN_Msk HRTIM_RSTR_TIMBCMP1_Pos (19U) EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk RCC_APB2RSTR_HRTIMRST RCC_APB2RSTR_HRTIMRST_Msk ADC_OFR4_OFFSET4_Pos (0U) HRTIM_BMTRGR_TAREP_Msk (0x1UL << HRTIM_BMTRGR_TAREP_Pos) PWR_WKUPEPR_WKUPPUPD1_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD1_Pos) RCC_MCODIV_9 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_3) SDMMC_STA_RXFIFOHF_Msk (0x1UL << SDMMC_STA_RXFIFOHF_Pos) MDMA_GISR0_GIF11_Pos (11U) USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE ETH_MACVTR_ESVL_Pos (18U) FDCAN_DBTP_TDC_Pos (23U) TIM15_AF1_BKCMP1E TIM15_AF1_BKCMP1E_Msk ETH_MACHWF0R_MACADR64SEL_Pos (24U) HAL_DMAMUX1_SYNC_LPTIM2_OUT 4U HRTIM_BMTRGR_MSTCMP3_Pos (5U) BDMA_CCR_MINC_Msk (0x1UL << BDMA_CCR_MINC_Pos) USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos) __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM7EN) != 0U) DAC_CR_TEN2_Pos (17U) OPAMP_CSR_PGGAIN_Pos (14U) HRTIM_EECR1_EE2SRC_Msk (0x3UL << HRTIM_EECR1_EE2SRC_Pos) HRTIM_RSTER_TIMDCMP1_Pos (28U) HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 USART_ISR_RXFT_Pos (26U) ADC_CSR_AWD3_SLV_Msk (0x1UL << ADC_CSR_AWD3_SLV_Pos) GPIO_IDR_ID5 GPIO_IDR_ID5_Msk HRTIM_EECR1_EE4SRC_Msk (0x3UL << HRTIM_EECR1_EE4SRC_Pos) SDMMC_POWER_PWRCTRL_1 (0x2UL << SDMMC_POWER_PWRCTRL_Pos) MDMA_GISR0_GIF15 MDMA_GISR0_GIF15_Msk CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) __HAL_RCC_ETH1RX_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1RXEN)) ETH_MACPPSTTSR_TSTRH0_Msk (0xFFFFFFFFUL << ETH_MACPPSTTSR_TSTRH0_Pos) HSEM_C1MISR_MISF4_Pos (4U) __HAL_RCC_COMP12_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_COMP12LPEN)) == 0U) GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) MDMA_FLAG_BRT ((uint32_t)MDMA_CISR_BRTIF) DMA_REQUEST_ADC2 10U RCC_CIER_CSIRDYIE RCC_CIER_CSIRDYIE_Msk HSEM_C1IER_ISE2_Pos (2U) EXTI_LINE_80 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x10U) EXTI_LINE55 ((uint32_t)0x37) ETH_MMCTPCGR_TXPKTG_Pos (0U) RCC_CRRCR_HSI48CAL_9 (0x200UL << RCC_CRRCR_HSI48CAL_Pos) LL_ADC_AWD_CHANNEL_3_REG_INJ ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) EXTI_LINE_69 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x05U) FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS RCC_HCLK_DIV512 RCC_D1CFGR_HPRE_DIV512 CEC_RXDR_RXD CEC_RXDR_RXD_Msk HSEM_C1MISR_MISF15_Pos (15U) ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk EXTI_D3PMR1_MR19_Msk (0x1UL << EXTI_D3PMR1_MR19_Pos) CEC_IER_TXACKEIE_Pos (12U) LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos) EXTI_IMR1_IM15_Pos (15U) USART1_IRQn RCC_FLAG_HSERDY ((uint8_t)0x31) LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk ADC_DUALMODEDATAFORMAT_8_BITS ((ADC_CCR_DAMDF_0 |ADC_CCR_DAMDF_1)) SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) HRTIM_CPT1CR_EXEV1CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV1CPT_Pos) CoreDebug_DEMCR_VC_CORERESET_Pos 0U __HAL_RCC_ETH1TX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1TXLPEN)) FDCAN_TTTMK_TICC_Pos (16U) RCC_SPI4CLKSOURCE_HSI RCC_SPI45CLKSOURCE_HSI ADC3_NONMULTIMODE_OR_MULTIMODEMASTER(__HANDLE__) ( ( ((__HANDLE__)->Instance == ADC3) )? SET : ((ADC3_COMMON->CCR & ADC_CCR_DUAL) == RESET) ) __HAL_RCC_D1SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_AXISRAMLPEN)) MDMA_CTBR_TSEL_Pos (0U) FLASH_ACR_LATENCY_8WS (0x00000008UL) RCC_APB2LPENR_HRTIMLPEN_Pos (29U) HRTIM_BDTUPR_TIMRST1R_Pos (12U) SCB_AIRCR_VECTCLRACTIVE_Pos 1U LPTIM4_BASE (D3_APB1PERIPH_BASE + 0x2C00UL) ADC_JDR4_JDATA_13 (0x00002000UL << ADC_JDR4_JDATA_Pos) GPIO_AFRL_AFSEL2_Pos (8U) __HAL_RCC_LPTIM2_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM2EN) FLASH_FLAG_ALL_BANK2 (FLASH_FLAG_BSY_BANK2 | FLASH_FLAG_WBNE_BANK2 | FLASH_FLAG_QW_BANK2 | FLASH_FLAG_CRC_BUSY_BANK2 | FLASH_FLAG_EOP_BANK2 | FLASH_FLAG_CRCEND_BANK2 | FLASH_FLAG_ALL_ERRORS_BANK2) SPI_CFG2_COMM_Pos (17U) HAL_DMAMUX2_SYNC_RTC_WKUP 13U DMA1_Stream4_IRQn EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) HRTIM_RST2R_MSTCMP2_Msk (0x1UL << HRTIM_RST2R_MSTCMP2_Pos) RCC_SAI23CLKSOURCE_PLL3 RCC_D2CCIP1R_SAI23SEL_1 __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX HRTIM_RSTR_EXTEVNT1_Pos (9U) RCC_D3AMR_LPTIM3AMEN RCC_D3AMR_LPTIM3AMEN_Msk SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE BDMA_CCR_PL_0 (0x1UL << BDMA_CCR_PL_Pos) EXTI_LINE12 ((uint32_t)0x0C) USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) HRTIM_TIMISR_CMP2_Pos (1U) FMC_BWTRx_DATAST_0 (0x01UL << FMC_BWTRx_DATAST_Pos) IS_MDMA_BLOCK_ADDR_OFFSET(__BLOCK_ADD_OFFSET__) (((__BLOCK_ADD_OFFSET__) > (-65536)) && ((__BLOCK_ADD_OFFSET__) < 65536)) FDCAN_TTOST_WFE_Pos (28U) QUADSPI_LPTR_TIMEOUT_Pos (0U) EXTI_IMR1_IM26 EXTI_IMR1_IM26_Msk TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP RCC_HCLK_DIV8 RCC_D1CFGR_HPRE_DIV8 RCC_AHB1LPENR_ETH1MACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETH1MACLPEN_Pos) USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk HRTIM_CPT1CR_TIMBCMP2_Pos (19U) FMC_PMEM_MEMHIZ_7 (0x80UL << FMC_PMEM_MEMHIZ_Pos) FLASH_ACR_LATENCY_5WS (0x00000005UL) __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE HRTIM_CPT2CR_TIMDCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMDCMP2_Pos) HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 BDMA_IFCR_CHTIF6_Pos (26U) RCC_PERIPHCLK_I2C2 RCC_PERIPHCLK_I2C123 DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos) USB_OTG_DOEPCTL_EPTYP_Pos (18U) DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk HRTIM_CR2_TASWU_Pos (1U) I2C_OA2_MASK03 ((uint8_t)0x03U) TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos) RCC_CSICFGR_CSICAL_2 (0x04UL << RCC_CSICFGR_CSICAL_Pos) ETH_MTLOMR_CNTCLR ETH_MTLOMR_CNTCLR_Msk PWR_TEMP_BELOW_LOW_THRESHOLD PWR_CR2_TEMPL BDMA_Channel4 ((BDMA_Channel_TypeDef *) BDMA_Channel4_BASE) RCC_PLL1VCOWIDE (0x00000000U) HRTIM_ADC3R_AD3EEV5_Pos (9U) __HAL_RCC_LSECSS_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) GPIOI_BASE (D3_AHB1PERIPH_BASE + 0x2000UL) GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) BDMA_ISR_HTIF6_Msk (0x1UL << BDMA_ISR_HTIF6_Pos) ADC_REG_RANK_11_SQRX_BITOFFSET_POS ( 6UL) CEC_IER_SBPEIE_Pos (4U) FDCAN_TDCR_TDCO_Msk (0x7FUL << FDCAN_TDCR_TDCO_Pos) HRTIM_RST1R_TIMEVNT2_Pos (13U) RCC_D2CCIP1R_SAI1SEL_Msk (0x7UL << RCC_D2CCIP1R_SAI1SEL_Pos) HRTIM_FLTR_FLTLCK_Msk (0x1UL << HRTIM_FLTR_FLTLCK_Pos) SPDIFRX_IFCR_SBDCF_Pos (4U) RCC_APB1HENR_FDCANEN_Pos (8U) DMA_LISR_TEIF3_Pos (25U) COMP_SR_C1VAL_Msk (0x1UL << COMP_SR_C1VAL_Pos) ADC_JDR4_JDATA_6 (0x00000040UL << ADC_JDR4_JDATA_Pos) GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) HRTIM_ADC1R_AD1TBC4_Msk (0x1UL << HRTIM_ADC1R_AD1TBC4_Pos) SCnSCB_ACTLR_DISRAMODE_Pos 11U SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk ADC_REGULAR_INJECTED_GROUP (LL_ADC_GROUP_REGULAR_INJECTED) __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE TIM_DMABase_OR TIM_DMABASE_OR ETH_MACLCSR_TLPIEX_Pos (1U) ADC_EXTERNALTRIGCONVEDGE_RISING (LL_ADC_REG_TRIG_EXT_RISING) PWR_CR1_ALS_LEV2_Pos (18U) JPEG_CONFR4_VSF_0 (0x1UL << JPEG_CONFR4_VSF_Pos) EXTI_FTSR3_TR85 EXTI_FTSR3_TR85_Msk __USFRACT_EPSILON__ 0x1P-8UHR HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 ADC_CHANNEL_3_BITFIELD (ADC_AWD2CR_AWD2CH_3) DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) ETH_MMCCR_UCDBC_Msk (0x1UL << ETH_MMCCR_UCDBC_Pos) SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk TIM_CR1_URS_Pos (2U) LTDC_LxDCCR_DCGREEN LTDC_LxDCCR_DCGREEN_Msk __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos) ADC_CSR_JQOVF_SLV ADC_CSR_JQOVF_SLV_Msk FLASH_OPTCR_MER FLASH_OPTCR_MER_Msk EXTI_D3PCR1H_PCS25_Msk (0x3UL << EXTI_D3PCR1H_PCS25_Pos) FLASH_BANK_SIZE (FLASH_SIZE >> 1) ADC_OFR4_OFFSET4_6 (0x0000040UL << ADC_OFR4_OFFSET4_Pos) __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 DAC_MCR_MODE2 DAC_MCR_MODE2_Msk FDCAN_TURCF_DC FDCAN_TURCF_DC_Msk ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U FLASH_FLAG_PGSERR FLASH_SR_PGSERR QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos) USART_ICR_TCBGTCF USART_ICR_TCBGTCF_Msk I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk ADC_JDR4_JDATA_2 (0x00000004UL << ADC_JDR4_JDATA_Pos) EXTI_D3PCR2H_PCS48_Pos (0U) HRTIM_OUTR_FAULT2 HRTIM_OUTR_FAULT2_Msk RCC_GCR_WW1RSC_Msk (0x1UL << RCC_GCR_WW1RSC_Pos) MDMA_Channel1 ((MDMA_Channel_TypeDef *)MDMA_Channel1_BASE) __USFRACT_FBIT__ 8 __HAL_FLASH_CLEAR_FLAG_BANK1(__FLAG__) WRITE_REG(FLASH->CCR1, (__FLAG__)) CM_L4 DMA2D_INPUT_L4 __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no) __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C1EN) == 0U) WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) CCCR USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) RCC_D1CFGR_HPRE_1 (0x2UL << RCC_D1CFGR_HPRE_Pos) FDCAN_TTRMC_RID_Msk (0x1FFFFFFFUL << FDCAN_TTRMC_RID_Pos) LTDC_BPCR_AVBP_Msk (0x7FFUL << LTDC_BPCR_AVBP_Pos) HRTIM_OENR_TD1OEN HRTIM_OENR_TD1OEN_Msk USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk EXTI_SWIER1_SWIER15 EXTI_SWIER1_SWIER15_Msk GPIO_PUPDR_PUPD6_Pos (12U) CRS_ISR_SYNCWARNF_Msk (0x1UL << CRS_ISR_SYNCWARNF_Pos) __HAL_RCC_I2C4_CONFIG(__I2C4CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_I2C4SEL, (uint32_t)(__I2C4CLKSource__)) GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) IS_OB_USER_SECURITY(VALUE) (((VALUE) == OB_SECURITY_ENABLE) || ((VALUE) == OB_SECURITY_DISABLE)) ADC_ISR_JEOC ADC_ISR_JEOC_Msk __HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART7LPEN)) != 0U) IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU) ADC_JDR3_JDATA_7 (0x00000080UL << ADC_JDR3_JDATA_Pos) RCC_CFGR_MCO2PRE_3 (0x8UL << RCC_CFGR_MCO2PRE_Pos) __HAL_RCC_LPTIM2_CONFIG(__LPTIM2CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM2SEL, (uint32_t)(__LPTIM2CLKSource__)) FDCAN_CREL_SUBSTEP FDCAN_CREL_SUBSTEP_Msk ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk HRTIM_ODISR_TC1ODIS_Pos (4U) MDMA_IRQn __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE PWR_CR3_USB33DEN PWR_CR3_USB33DEN_Msk DMA_HISR_TCIF7_Pos (27U) RCC_CR_HSIDIV_Msk (0x3UL << RCC_CR_HSIDIV_Pos) ETH_MACCR_LM ETH_MACCR_LM_Msk EXTI_LINE_51 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x13U) ETH_DMACSR_AIS ETH_DMACSR_AIS_Msk ETH_MACTSSR_TSTARGT0 ETH_MACTSSR_TSTARGT0_Msk ETH_MACPOCR_DRRDIS ETH_MACPOCR_DRRDIS_Msk USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL1 __HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_DMA1RST)) LTDC_LxDCCR_DCALPHA_Pos (24U) __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_SDMMC1LPEN)) HRTIM_DTR_DTR_5 (0x020UL << HRTIM_DTR_DTR_Pos) RCC_MCO_DIV128 RCC_MCODIV_128 Timing FMC_PATT_ATTWAIT_3 (0x08UL << FMC_PATT_ATTWAIT_Pos) HRTIM_BMTRGR_TECMP1 HRTIM_BMTRGR_TECMP1_Msk FDCAN_TTIR_SBC_Msk (0x1UL << FDCAN_TTIR_SBC_Pos) LTDC_LIPCR_LIPOS_Msk (0x7FFUL << LTDC_LIPCR_LIPOS_Pos) EXTI_IMR1_IM EXTI_IMR1_IM_Msk DMAMUX_CSR_SOF7_Pos (7U) FDCANCCU_CCFG_CFL_Pos (7U) EXTI_PR1_PR_Pos (0U) ETH_MACHWF1R_ADVTHWORD_Pos (13U) SPDIFRX_DR0_PT_Msk (0x3UL << SPDIFRX_DR0_PT_Pos) DBGMCU_APB1LFZ1_DBG_TIM4 DBGMCU_APB1LFZ1_DBG_TIM4_Msk C:/trumpet/STM32CubeIDE/workspace_1.14.1/trumpet/Debug ADC_JDR3_JDATA_17 (0x00020000UL << ADC_JDR3_JDATA_Pos) OB_USER_IWDG1_SW 0x0001U USART_ISR_FE USART_ISR_FE_Msk EXTI_SWIER1_SWIER7_Msk (0x1UL << EXTI_SWIER1_SWIER7_Pos) FLASH_ECC_FA_FAIL_ECC_ADDR_Msk (0x7FFFUL << FLASH_ECC_FA_FAIL_ECC_ADDR_Pos) RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER CCER DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) SDMMC_POWER_DIRPOL_Msk (0x1UL << SDMMC_POWER_DIRPOL_Pos) DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40UL) __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 SPI_SR_TXTF SPI_SR_TXTF_Msk LL_ADC_AWD_THRESHOLD_HIGH (0x1UL) ETH_MACTSSR_ATSNS_Msk (0x1FUL << ETH_MACTSSR_ATSNS_Pos) PWR_CR1_PLS_LEV5 PWR_CR1_PLS_LEV5_Msk DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk BDMA_REQUEST_GENERATOR7 8U DMA_HISR_TCIF6_Pos (21U) BDMA_IFCR_CHTIF0 BDMA_IFCR_CHTIF0_Msk HRTIM_ADC1R_AD1MC3 HRTIM_ADC1R_AD1MC3_Msk FDCAN_ILS_RF0NL FDCAN_ILS_RF0NL_Msk LTDC_AWCR_AAH LTDC_AWCR_AAH_Msk HRTIM_FLTINR1_FLT3F_2 (0x4UL << HRTIM_FLTINR1_FLT3F_Pos) __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE RCC_PLL1DIVR_N1_Msk (0x1FFUL << RCC_PLL1DIVR_N1_Pos) FMC_BTRx_DATLAT FMC_BTRx_DATLAT_Msk LL_ADC_REG_TRIG_EXT_EXTI_LINE11 (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) ETH_MAC_TXFIFO_READ 0x00100000U HRTIM_TIMDIER_CMP4IE HRTIM_TIMDIER_CMP4IE_Msk AWD3_EVENT ADC_AWD3_EVENT USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos) M_3PI_4 2.3561944901923448370E0 TIM_TIM16_TI1_RCC_LSI TIM_TISEL_TI1SEL_0 EXTI_D3PCR2H_PCS48_Msk (0x3UL << EXTI_D3PCR2H_PCS48_Pos) LTDC_CDSR_HDES LTDC_CDSR_HDES_Msk HRTIM_MCR_SYNC_OUT_1 (0x2UL << HRTIM_MCR_SYNC_OUT_Pos) DMA2D_OCOLR_RED_1 DMA2D_OCOLR_RED_1_Msk TIM1_AF2_BK2CMP2P_Pos (11U) __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB ) DIER MPU_REGION_NUMBER7 ((uint8_t)0x07) EXTI_PR3_PR82_Msk (0x1UL << EXTI_PR3_PR82_Pos) SWPMI_ISR_RDYF_Msk (0x1UL << SWPMI_ISR_RDYF_Pos) BDMA_ISR_GIF2_Pos (8U) HRTIM_EEFR1_EE1LTCH HRTIM_EEFR1_EE1LTCH_Msk __int_fast16_t_defined 1 ETH_MACMDIOAR_CR_DIV102_Pos (10U) ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) FDCAN_TTOCN_RTIE_Pos (5U) DAC_SHRR_TREFRESH2 DAC_SHRR_TREFRESH2_Msk GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) FDCAN_NDAT1_ND1_Msk (0x1UL << FDCAN_NDAT1_ND1_Pos) CF_IDENTIFY_CMD ATA_IDENTIFY_CMD MDIOS_SR_SERF_Msk (0x1UL << MDIOS_SR_SERF_Pos) DMA_REQUEST_TIM16_CH1 109U RTC_ISR_TAMP1F_Pos (13U) FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL) DFSDM_FLTAWLTR_AWLT_Pos (8U) DMA_SxCR_TEIE_Pos (2U) FDCAN_TTOCF_ECC_Msk (0x1UL << FDCAN_TTOCF_ECC_Pos) __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET LTDC_LxDCCR_DCBLUE_Msk (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos) HRTIM_EEFR2_EE6FLTR_1 (0x2UL << HRTIM_EEFR2_EE6FLTR_Pos) ETH_DMACRCR_SR ETH_DMACRCR_SR_Msk DMA2D_CR_TCIE DMA2D_CR_TCIE_Msk DBGMCU_CR_DBG_CKD3EN DBGMCU_CR_DBG_CKD3EN_Msk __HAL_RCC_D2SRAM2_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM2EN) != 0U) __HAL_RCC_LPTIM5_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM5LPEN)) != 0U) ADC_OFR1_SSATE_Pos (31U) __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET LTDC_AWCR_AAW LTDC_AWCR_AAW_Msk SAI1_Block_B_BASE (SAI1_BASE + 0x024UL) TIM_CCMR3_OC6M_0 (0x1UL << TIM_CCMR3_OC6M_Pos) CRS_ICR_ESYNCC_Pos (3U) RCC_I2C3CLKSOURCE_PLL3 RCC_I2C123CLKSOURCE_PLL3 OB_BOOTADDR_SRAM1 0x8004U LPTIM_CFGR2_IN1SEL_0 (0x1UL << LPTIM_CFGR2_IN1SEL_Pos) __HAL_RCC_SWPMI1_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_SWPMIEN) == 0U) HRTIM_RSTR_MSTCMP3_Pos (7U) EXTI_RTSR3_TR_Pos (18U) IS_PWR_WAKEUP_PIN_PULL(PULL) (((PULL) == PWR_PIN_NO_PULL) || ((PULL) == PWR_PIN_PULL_UP) || ((PULL) == PWR_PIN_PULL_DOWN)) TIM_DMA_UPDATE TIM_DIER_UDE HRTIM_TIMISR_CMP2_Msk (0x1UL << HRTIM_TIMISR_CMP2_Pos) ADC_CHANNEL_6_BITFIELD (ADC_AWD2CR_AWD2CH_6) HRTIM_EECR1_EE5FAST_Msk (0x1UL << HRTIM_EECR1_EE5FAST_Pos) RTC_BKP26R_Pos (0U) FMC_SDCRx_NB_Pos (6U) DMA_SxCR_CT_Pos (19U) ETH_DMASBMR_FB_Msk (0x1UL << ETH_DMASBMR_FB_Pos) RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) HRTIM_ODSR_TD1ODS_Pos (6U) SYSCFG_UR9_WRPN_BANK2_Msk (0xFFUL << SYSCFG_UR9_WRPN_BANK2_Pos) HRTIM_TIMICR_CPT2C HRTIM_TIMICR_CPT2C_Msk SYSCFG_EXTICR3_EXTI9_PI (0x00000080U) PWR_WKUPFR_WKUPF6_Msk (0x1UL << PWR_WKUPFR_WKUPF6_Pos) SDMMC_STA_DPSMACT_Pos (12U) HRTIM_RSTDR_TIMECMP2_Pos (29U) NVIC_GetPendingIRQ __NVIC_GetPendingIRQ EXTI_LINE_48 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x10U) SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos) __SSAT(ARG1,ARG2) __extension__ ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4)) USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) RCC_D1CFGR_D1PPRE_DIV2_Msk (0x1UL << RCC_D1CFGR_D1PPRE_DIV2_Pos) I2C_OA2_NOMASK ((uint8_t)0x00U) PWR_CR1_SVOS_0 (0x1UL << PWR_CR1_SVOS_Pos) GPIO_ODR_OD14 GPIO_ODR_OD14_Msk GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk BDMA_ISR_TEIF5 BDMA_ISR_TEIF5_Msk RAMECC2_Monitor2_BASE (RAMECC2_BASE + 0x40UL) RCC_CRS_IT_ERR CRS_CR_ERRIE GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk EXTI_LINE65 ((uint32_t)0x41) __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) != 0U) IS_TIM_TRGO2_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO2_RESET) || ((__SOURCE__) == TIM_TRGO2_ENABLE) || ((__SOURCE__) == TIM_TRGO2_UPDATE) || ((__SOURCE__) == TIM_TRGO2_OC1) || ((__SOURCE__) == TIM_TRGO2_OC1REF) || ((__SOURCE__) == TIM_TRGO2_OC2REF) || ((__SOURCE__) == TIM_TRGO2_OC3REF) || ((__SOURCE__) == TIM_TRGO2_OC3REF) || ((__SOURCE__) == TIM_TRGO2_OC4REF) || ((__SOURCE__) == TIM_TRGO2_OC5REF) || ((__SOURCE__) == TIM_TRGO2_OC6REF) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISINGFALLING) || ((__SOURCE__) == TIM_TRGO2_OC6REF_RISINGFALLING) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_RISING) || ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING) || ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_RISING) || ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING)) PWR_CSR1_ACTVOS PWR_CSR1_ACTVOS_Msk USB_OTG_DIEPCTL_SODDFRM_Pos (29U) GPIO_BSRR_BS3_Pos (3U) USB_OTG_GCCFG_VBDEN_Pos (21U) short EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) RCC_AHB3LPENR_SDMMC1LPEN_Pos (16U) MDMA_CTCR_BWM_Pos (31U) GPIO_ODR_OD12 GPIO_ODR_OD12_Msk HRTIM_OUTR_FAULT2_0 (0x1UL << HRTIM_OUTR_FAULT2_Pos) HRTIM_SET1R_TIMEVNT3 HRTIM_SET1R_TIMEVNT3_Msk GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt ETH_MAC_TXFIFO_WAITING 0x00200000U LL_ADC_MULTI_MASTER_SLAVE (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) FDCAN_TTILS_SWES_Pos (6U) __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) FDCAN_NDAT2_ND57 FDCAN_NDAT2_ND57_Msk GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET PWR_WKUPCR_WKUPC3 PWR_WKUPCR_WKUPC3_Msk HAL_DMA_STATE_ERROR __EXPORT  HRTIM_SET2R_EXTVNT8_Pos (28U) ETH_MACL3L4CR_L3DAIM_Msk (0x1UL << ETH_MACL3L4CR_L3DAIM_Pos) GPIO_ODR_OD10 GPIO_ODR_OD10_Msk ETH_MACIVIR_VLC_NOVLANTAG (0U) USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos) RTC_CR_COSEL RTC_CR_COSEL_Msk FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE USART_ISR_ORE_Pos (3U) ETH_MACALR_MACAL_Msk (0xFFFFFFFFUL << ETH_MACALR_MACAL_Pos) SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos) MDMA_CTBR_SBUS MDMA_CTBR_SBUS_Msk PWR_FLAG_SB (0x04U) EXTI_EMR2_EM38 EXTI_EMR2_EM38_Msk IWDG_KR_KEY_Pos (0U) TIM_TIM15_TI1_TIM2_CH1 TIM_TISEL_TI1SEL_0 __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__) ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK) HRTIM_ODSR_TA2ODS_Pos (1U) HRTIM_SET2R_TIMEVNT4 HRTIM_SET2R_TIMEVNT4_Msk I2C_OA2_MASK05 ((uint8_t)0x05U) __GCC_ASM_FLAG_OUTPUTS__ 1 RCC_D1CFGR_D1PPRE RCC_D1CFGR_D1PPRE_Msk VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) _MB_LEN_MAX 1 USB_OTG_DOEPINT_BERR USB_OTG_DOEPINT_BERR_Msk HRTIM_BMCR_BMCLK_3 (0x8UL << HRTIM_BMCR_BMCLK_Pos) JPEG_CONFR7_NB_2 (0x4UL << JPEG_CONFR7_NB_Pos) RCC_APB1HRSTR_FDCANRST RCC_APB1HRSTR_FDCANRST_Msk __HAL_RCC_MDMA_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_MDMARST)) ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET HRTIM_ADC3R_AD3MC3_Pos (2U) EXTI_IMR2_IM46 EXTI_IMR2_IM46_Msk RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET QUADSPI_CCR_ABSIZE_Pos (16U) FDCAN_TTTMC_TME FDCAN_TTTMC_TME_Msk HRTIM_BMTRGR_MSTCMP1_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP1_Pos) USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) LTDC_IER_LIE LTDC_IER_LIE_Msk ADC_ISR_AWD3 ADC_ISR_AWD3_Msk ETH_MTLRQOMR_RSF_Msk (0x1UL << ETH_MTLRQOMR_RSF_Pos) SCB_CCR_STKALIGN_Pos 9U DAC_SHHR_THOLD2_Pos (16U) DLYB_CFGR_LNGF_Pos (31U) DMAMUX2_RequestGenerator7 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator7_BASE) __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED SDMMC_MASK_VSWENDIE SDMMC_MASK_VSWENDIE_Msk JPEG_CONFR3_XSIZE_Pos (16U) I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk RAMECC_FAR_FDATAH RAMECC_FAR_FDATAH_Msk RCC_APB1LENR_USART2EN RCC_APB1LENR_USART2EN_Msk USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk IS_OB_USER_SWAP_BANK(VALUE) (((VALUE) == OB_SWAP_BANK_DISABLE) || ((VALUE) == OB_SWAP_BANK_ENABLE)) ADC_CALFACT2_LINCALFACT_18 (0x00040000UL << ADC_CALFACT2_LINCALFACT_Pos) FLASH_CR_STRBERRIE_Pos (19U) __HAL_RCC_VREF_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_VREFLPEN)) != 0U) ETH_MACL3L4CR_L3SAIM_Pos (3U) SAI_PDMCR_CKEN2 SAI_PDMCR_CKEN2_Msk HRTIM_ADC2R_AD2EEV7_Pos (6U) TIM_BREAK_ENABLE TIM_BDTR_BKE FLASH_FLAG_SNECCE_BANK1RR FLASH_FLAG_SNECCERR_BANK1 PWR_CR3_USB33RDY_Msk (0x1UL << PWR_CR3_USB33RDY_Pos) HRTIM_BMCR_TCBM_Msk (0x1UL << HRTIM_BMCR_TCBM_Pos) DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk HRTIM_EECR2_EE10POL HRTIM_EECR2_EE10POL_Msk HAL_I2C_Master_Transmit MDMA_SRC_DEC_DOUBLEWORD ((uint32_t)MDMA_CTCR_SINC | (uint32_t)MDMA_CTCR_SINCOS) __HAL_RCC_SAI2_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI2EN) == 0U) SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE I2C_ISR_TXIS_Pos (1U) EXTI_IMR3_IM64 EXTI_IMR3_IM64_Msk HRTIM_RST2R_EXTVNT5 HRTIM_RST2R_EXTVNT5_Msk JPEG_CFR_CHPDF_Msk (0x1UL << JPEG_CFR_CHPDF_Pos) SPI4_IRQn OPAMP2_CSR_VMSEL OPAMP2_CSR_VMSEL_Msk ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk ETH_DMACIER_TXSE_Pos (1U) USB_OTG_DSTS_SUSPSTS_Pos (0U) EXTI_LINE_37 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x05U) __HAL_RCC_SAI3_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SAI3RST) FDCAN_NDAT2_ND56_Msk (0x1UL << FDCAN_NDAT2_ND56_Pos) DWT_CTRL_CYCCNTENA_Pos 0U DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE) RCC_ADCCLKSOURCE_CLKP RCC_D3CCIPR_ADCSEL_1 LPTIM5_IRQn CoreDebug_BASE (0xE000EDF0UL) LTDC_CDSR_VDES_Msk (0x1UL << LTDC_CDSR_VDES_Pos) USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) ETH_MACDR_RFCFCSTS ETH_MACDR_RFCFCSTS_Msk DMA1_Stream3_IRQn SPDIFRX_CSR_CS_Msk (0xFFUL << SPDIFRX_CSR_CS_Pos) TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005) GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk GPIO_PIN_12 ((uint16_t)0x1000) __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT FMC_BCRx_BURSTEN_Msk (0x1UL << FMC_BCRx_BURSTEN_Pos) __HAL_RCC_I2C4_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_I2C4EN) MDMA_CIFCR_CLTCIF_Msk (0x1UL << MDMA_CIFCR_CLTCIF_Pos) EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk SAI_xSR_FREQ_Pos (3U) EXTI_LINE56 ((uint32_t)0x38) FDCAN_TOCC_TOS_Pos (1U) MPU_TEX_LEVEL0 ((uint8_t)0x00) ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) GPIO_AF1_HRTIM1 ((uint8_t)0x01) FDCAN_IR_HPM_Pos (8U) EXTI_LINE32 ((uint32_t)0x20) GPIO_OTYPER_OT10_Pos (10U) HRTIM_CPT1CR_TB1SET HRTIM_CPT1CR_TB1SET_Msk RCC_MCODIV_5 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2) FDCAN_TOCC_TOS FDCAN_TOCC_TOS_Msk JPEG_CONFR4_HSF_0 (0x1UL << JPEG_CONFR4_HSF_Pos) BDMA_IFCR_CTCIF5 BDMA_IFCR_CTCIF5_Msk FMC_BWTRx_ADDHLD_1 (0x2UL << FMC_BWTRx_ADDHLD_Pos) USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos) HSEM_C1ISR_ISF23_Pos (23U) DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) HRTIM_MCR_SYNC_SRC_1 (0x2UL << HRTIM_MCR_SYNC_SRC_Pos) __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid) ADC_SMPR1_SMP2_Pos (6U) USB_OTG_GOTGCTL_HNGSCS_Pos (8U) ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk SCB_ABFSR_AXIM_Pos 3U SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) PWR_WKUPEPR_WKUPPUPD2_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD2_Pos) RCC_RSR_D1RSTF_Msk (0x1UL << RCC_RSR_D1RSTF_Pos) RCC_APB1LENR_I2C2EN RCC_APB1LENR_I2C2EN_Msk SPDIFRX_DR1_DRNL1_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos) __HAL_FLASH_CLEAR_FLAG_BANK2(__FLAG__) WRITE_REG(FLASH->CCR2, ((__FLAG__) & 0x7FFFFFFFU)) SysTick_LOAD_RELOAD_Pos 0U GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) IS_ADC_INJECTED_NB_CONV(__LENGTH__) (((__LENGTH__) >= (1U)) && ((__LENGTH__) <= (4U))) RCC_APB4ENR_LPTIM4EN RCC_APB4ENR_LPTIM4EN_Msk FDCAN_NDAT2_ND32_Msk (0x1UL << FDCAN_NDAT2_ND32_Pos) USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos) ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk FMC_R_BASE (D1_AHB1PERIPH_BASE + 0x4000UL) RCC_D1CFGR_D1CPRE_DIV128_Msk (0xDUL << RCC_D1CFGR_D1CPRE_DIV128_Pos) __INT64_MAX__ 0x7fffffffffffffffLL IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8)) EXTI_LINE15 ((uint32_t)0x0F) DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 HRTIM_TIMCR_MSTU_Pos (24U) PWR_AVD_MODE_EVENT_RISING (0x00020001U) ARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size) ((((DisableExec) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | (((SubRegionDisable) << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | (((Size) << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | (((MPU_RASR_ENABLE_Msk)))) HRTIM_BDTUPR_TIMRSTR_Msk (0x1UL << HRTIM_BDTUPR_TIMRSTR_Pos) ETH_DMACIER_RBUE_Pos (7U) ETH_MACDR_TFCSTS_Msk (0x3UL << ETH_MACDR_TFCSTS_Pos) FDCAN_RWD_WDC FDCAN_RWD_WDC_Msk __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSULPIEN)) OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos) ETH_MACLCSR_RLPIST ETH_MACLCSR_RLPIST_Msk RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) RCC_D3CFGR_D3PPRE_DIV2_Pos (6U) __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE LL_ADC_CHANNEL_2 (ADC_CHANNEL_2_NUMBER | ADC_CHANNEL_2_SMP | ADC_CHANNEL_2_BITFIELD ) HRTIM_SET1R_TIMEVNT3_Pos (14U) FPU_FPCCR_THREAD_Pos 3U RTC_TAMPCR_TAMP1NOERASE_Pos (17U) ETH_MACPPSWR_PPSWIDTH0 ETH_MACPPSWR_PPSWIDTH0_Msk __builtin_align_down(x,align) ((__typeof__(x))((x)&(~((align)-1)))) CRS_ISR_SYNCMISS_Msk (0x1UL << CRS_ISR_SYNCMISS_Pos) ETH_MACA3HR_MBC_Pos (24U) xPSR_T_Pos 24U SCnSCB_ACTLR_DISBTACREAD_Pos 13U __HAL_RCC_PLL3_VCORANGE(__RCC_PLL3VCORange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL3VCOSEL, (__RCC_PLL3VCORange__)) __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM1EN) SPI4_BASE (D2_APB2PERIPH_BASE + 0x3400UL) HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 USART_ISR_TXFT_Msk (0x1UL << USART_ISR_TXFT_Pos) JPEG_CONFR6_VSF_3 (0x8UL << JPEG_CONFR6_VSF_Pos) ETH_MTLRQOMR_DISTCPEF_Pos (6U) signed char HRTIM_DTR_DTFSLK HRTIM_DTR_DTFSLK_Msk LL_ADC_INJ_TRIG_SOFTWARE (0x00000000UL) __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE DMA_InitTypeDef RCC_AHB2LPENR_SRAM3LPEN_Msk (0x1UL << RCC_AHB2LPENR_SRAM3LPEN_Pos) HRTIM_EECR3_EE8F_Msk (0xFUL << HRTIM_EECR3_EE8F_Pos) LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos) LTDC_GCR_DRW_Msk (0x7UL << LTDC_GCR_DRW_Pos) _REENT _impure_ptr ETH_MACTSIACR_OSTIAC_Pos (0U) HRTIM_TIMISR_REP_Pos (4U) HRTIM_ODISR_TB1ODIS HRTIM_ODISR_TB1ODIS_Msk HRTIM_EEFR2_EE7FLTR_1 (0x2UL << HRTIM_EEFR2_EE7FLTR_Pos) USB_OTG_GINTSTS_MMIS_Pos (1U) RCC_RTCCLKSOURCE_HSE_DIV14 (0x0000E300U) HRTIM_EECR2_EE8SRC_1 (0x2UL << HRTIM_EECR2_EE8SRC_Pos) HRTIM_EECR2_EE6SRC HRTIM_EECR2_EE6SRC_Msk FDCAN_IE_TFEE FDCAN_IE_TFEE_Msk __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32 USART_ISR_TXE_TXFNF USART_ISR_TXE_TXFNF_Msk __USACCUM_MAX__ 0XFFFFP-8UHK __HAL_RCC_GET_UART7_SOURCE __HAL_RCC_GET_USART234578_SOURCE htim OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE COMP_OR_AFOPE15 COMP_OR_AFOPE15_Msk RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos) __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_DCMILPEN)) __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR TPI_DEVID_NRZVALID_Pos 11U I2C_CR1_PE_Pos (0U) ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos) RCC_PERIPHCLK_SAI2 RCC_PERIPHCLK_SAI23 SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef SDMMC2 ((SDMMC_TypeDef *) SDMMC2_BASE) RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk QUADSPI_DCR_FSIZE_3 (0x08UL << QUADSPI_DCR_FSIZE_Pos) __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOAEN); UNUSED(tmpreg); } while(0) HRTIM_SET1R_CMP4_Msk (0x1UL << HRTIM_SET1R_CMP4_Pos) RCC_PLLMUL_24 RCC_PLL_MUL24 ADC_CSR_EOSMP_SLV_Pos (17U) __HAL_RCC_SAI1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI1EN) != 0U) MPU_RASR_TEX_Pos 19U ADC_JSQR_JEXTSEL_3 (0x08UL << ADC_JSQR_JEXTSEL_Pos) EXTI_LINE25 ((uint32_t)0x19) __LDBL_MIN_EXP__ (-1021) HAL_DMAMUX2_SYNC_LPUART1_RX_WKUP 6U FDCAN_TTCTC_CC_Msk (0x3FUL << FDCAN_TTCTC_CC_Pos) ADC_CHANNEL_3_NUMBER ( ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0) RCC_OSCILLATORTYPE_LSE (0x00000004U) ETH_MACVTR_EVLRXS_Pos (24U) HRTIM_EECR2_EE8SRC HRTIM_EECR2_EE8SRC_Msk JPEG_CONFR7_VSF_Msk (0xFUL << JPEG_CONFR7_VSF_Pos) GPIO_LCKR_LCK1_Pos (1U) RCC_SPI6CLKSOURCE_HSE (RCC_D3CCIPR_SPI6SEL_0 | RCC_D3CCIPR_SPI6SEL_2) COMP_CFGRx_SCALEN_Pos (2U) HRTIM_DTR_DTF_0 (0x001UL << HRTIM_DTR_DTF_Pos) CCR1 CCR2 CCR3 CCR4 CCR5 CCR6 FMC_PCR_PWAITEN_Pos (1U) DMAMUX2_OVR_IRQn DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) LL_ADC_REG_RANK_5 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS) EXTI_TRIGGER_NONE 0x00000000U RCC_USART16CLKSOURCE_CSI RCC_D2CCIP2R_USART16SEL_2 STM32H7xx_HAL_ADC_H  HSEM_C1IER_ISE3_Msk (0x1UL << HSEM_C1IER_ISE3_Pos) SDMMC_MASK_CCRCFAILIE_Pos (0U) HSEM_C1MISR_MISF6_Pos (6U) ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C2EN) != 0U) RCC_CFGR_SWS_Pos (3U) DualAddressMode HSEM_C1IER_ISE4_Pos (4U) USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos) HRTIM_OUTR_IDLM2_Msk (0x1UL << HRTIM_OUTR_IDLM2_Pos) __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET EXTI_TARGET_MASK (EXTI_TARGET_MSK_D3SRD | EXTI_TARGET_MSK_CPU1) __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE ETH_MACVIR_VLC_VLANTAGREPLACE_Msk (0x3UL << ETH_MACVIR_VLC_VLANTAGREPLACE_Pos) RCC_D1CFGR_D1CPRE_DIV4 RCC_D1CFGR_D1CPRE_DIV4_Msk FLT_EVAL_METHOD FDCAN_IR_TEFL_Pos (15U) ETH_MMCTIMR_TXSCOLGPIM_Pos (14U) EXTI_EMR2_EM59_Pos (27U) HRTIM_BMTRGR_EEV8_Pos (30U) EXTI_LINE59 ((uint32_t)0x3B) ETH_DMACIER_TBUE_Msk (0x1UL << ETH_DMACIER_TBUE_Pos) SYSCFG_EXTICR1_EXTI0_PC (0x00000002U) GPIO_ODR_OD0_Pos (0U) ETH_MACMDIOAR_PSE_Msk (0x1UL << ETH_MACMDIOAR_PSE_Pos) ADC_OFR1_OFFSET1_14 (0x0004000UL << ADC_OFR1_OFFSET1_Pos) USB_OTG_HCINTMSK_NAKM_Pos (4U) RCC_CRRCR_HSI48CAL_5 (0x020UL << RCC_CRRCR_HSI48CAL_Pos) DFSDM_CHCFGR1_SITP_Pos (0U) EXTI_D3PCR1L_PCS5_Msk (0x3UL << EXTI_D3PCR1L_PCS5_Pos) CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U SWPMI_ISR_SUSP_Pos (9U) ADC_SQR1_L_Pos (0U) FDCAN_TTILS_IWTS_Pos (15U) SYSCFG_EXTICR2_EXTI7_PE (0x00004000U) HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk FDCAN_RXF0C_F0OM_Msk (0x1UL << FDCAN_RXF0C_F0OM_Pos) HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP __INT64 "ll" ADC_AWD1_EVENT (ADC_FLAG_AWD1) MDMA_CLAR_LAR MDMA_CLAR_LAR_Msk ETH_MACMDIOAR_CR ETH_MACMDIOAR_CR_Msk ADC_JDR2_JDATA_12 (0x00001000UL << ADC_JDR2_JDATA_Pos) RTC_ALRMAR_MNT_Pos (12U) COMP_SR_C2VAL_Msk (0x1UL << COMP_SR_C2VAL_Pos) HRTIM_TIMDIER_RST1IE_Pos (10U) __HAL_RCC_FDCAN_CONFIG(__FDCANCLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_FDCANSEL, (uint32_t)(__FDCANCLKSource__)) __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE ETH_MACPOCR_PTOEN_Msk (0x1UL << ETH_MACPOCR_PTOEN_Pos) IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE DBGMCU_APB1LFZ1_DBG_TIM5 DBGMCU_APB1LFZ1_DBG_TIM5_Msk RCC_D2CCIP2R_LPTIM1SEL_0 (0x1UL << RCC_D2CCIP2R_LPTIM1SEL_Pos) __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE RCC_PLL3_DIVR RCC_PLLCFGR_DIVR3EN CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE)) RCC_PERIPHCLK_SAI1 ((uint64_t)(0x00000100U)) CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk USB_OTG_DOEPINT_XFRC_Pos (0U) HRTIM_CPT2CR_EXEV7CPT_Pos (8U) EXTI_LINE58 ((uint32_t)0x3A) HRTIM_ISR_SYSFLT HRTIM_ISR_SYSFLT_Msk RCC_RTCCLKSOURCE_HSE_DIV35 (0x00023300U) __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION ETH_MACISR_MMCTXIS_Pos (10U) SAI_xCR2_TRIS_Pos (4U) SYSCFG_EXTICR4_EXTI13_PD (0x00000030U) ADC_CFGR2_RSHIFT2_Pos (12U) USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk BDMA_IFCR_CHTIF6_Msk (0x1UL << BDMA_IFCR_CHTIF6_Pos) FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WS isnan(__x) (__builtin_isnan (__x)) BDMA_FLAG_HT4 ((uint32_t)0x00040000) GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) BDMA_ISR_TCIF6_Msk (0x1UL << BDMA_ISR_TCIF6_Pos) ADC_IER_OVRIE ADC_IER_OVRIE_Msk HRTIM_MICR_MCMP4 HRTIM_MICR_MCMP4_Msk EXTI_D3PCR1L_PCS1_Msk (0x3UL << EXTI_D3PCR1L_PCS1_Pos) EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos) CSR_RMVF_BB RCC_CSR_RMVF_BB DBGMCU_APB1LFZ1_DBG_TIM4_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM4_Pos) EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOCLPEN)) != 0U) EXTI_IMR3_IM66 EXTI_IMR3_IM66_Msk TPI_ACPR_PRESCALER_Pos 0U HRTIM_RST1R_EXTVNT10 HRTIM_RST1R_EXTVNT10_Msk __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE __FLT_EVAL_METHOD__ 0 LL_ADC_CHANNEL_15 (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP | ADC_CHANNEL_15_BITFIELD) SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM1RST) HRTIM_CHPR_CARFRQ_0 (0x1UL << HRTIM_CHPR_CARFRQ_Pos) DMA2D_CR_TEIE_Msk (0x1UL << DMA2D_CR_TEIE_Pos) __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM13EN) HAL_MDMA_ERROR_WRITE_XFER ((uint32_t)0x00000002U) COMP_CFGRx_ITEN_Pos (6U) SPI_SR_RXP_Pos (0U) GPIO_AF8_SPDIF ((uint8_t)0x08) HSEM_C1ISR_ISF9_Msk (0x1UL << HSEM_C1ISR_ISF9_Pos) __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM2RST) HSEM_C1IER_ISE30_Pos (30U) DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) FDCAN_IE_HPME FDCAN_IE_HPME_Msk __HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART8LPEN)) == 0U) TIM_CCMR2_OC4PE_Pos (11U) ETH_MMCRFAECR 0x00000198U GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) BDMA_ISR_TEIF3_Msk (0x1UL << BDMA_ISR_TEIF3_Pos) USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk ADC_CFGR2_OVSR_1 (0x002UL << ADC_CFGR2_OVSR_Pos) I2C_ISR_BERR_Pos (8U) __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE RCC_UART5CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 __HAL_RCC_LPTIM3_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM3AMEN) DBGMCU_CR_DBG_TRACECKEN DBGMCU_CR_DBG_TRACECKEN_Msk SDMMC_CMD_WAITINT_Pos (10U) TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos) EXTI_PR1_PR17_Pos (17U) ADC_CSR_EOSMP_SLV_Msk (0x1UL << ADC_CSR_EOSMP_SLV_Pos) TIM15 ((TIM_TypeDef *) TIM15_BASE) RAMECC_CR_ECCELEN RAMECC_CR_ECCELEN_Msk IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8)) DMA2D_OCOLR_RED_3_Msk (0x7CUL << DMA2D_OCOLR_RED_3_Pos) SYSCFG_SWITCH_PC3_CLOSE ((uint32_t)0x00000000) USART_RQR_MMRQ USART_RQR_MMRQ_Msk ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) LL_ADC_REG_TRIG_EXT_TIM1_CH2 (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos) ADC_CALFACT2_LINCALFACT_17 (0x00020000UL << ADC_CALFACT2_LINCALFACT_Pos) HSEM_C1ISR_ISF9 HSEM_C1ISR_ISF9_Msk HRTIM_EEFR2_EE8FLTR_1 (0x2UL << HRTIM_EEFR2_EE8FLTR_Pos) HRTIM_EECR1_EE1SNS_0 (0x1UL << HRTIM_EECR1_EE1SNS_Pos) I2S_FLAG_TXE I2S_FLAG_TXP RCC_LPTIM5CLKSOURCE_CLKP RCC_LPTIM345CLKSOURCE_CLKP CRC_IDR_IDR CRC_IDR_IDR_Msk TIM_TS_ITR12 (TIM_SMCR_TS_4) _UINTPTR_T_DECLARED  SDMMC_ICR_CTIMEOUTC_Pos (2U) RCC_PLL_OFF (0x00000001U) EXTI_EMR1_EM13_Pos (13U) Priority SYSCFG_EXTICR1_EXTI3_PI (0x00008000U) RCC_PLL2VCIRANGE_3 RCC_PLLCFGR_PLL2RGE_3 RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos) LPTIM4_IRQn DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos) HAL_I2C_MODULE_ENABLED  USB_OTG_GINTSTS_EOPF_Pos (15U) DMA1_Stream2_IRQn GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk ETH_MMCCR_UCDBC_Pos (8U) CCVR RCC_SPI123CLKSOURCE_PLL (0x00000000U) __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM1EN) == 0U) _RAND48_SEED_2 (0x1234) DMA_REQUEST_I2C3_TX 74U DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) USART_CR2_LINEN USART_CR2_LINEN_Msk DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) HUGE_VAL (__builtin_huge_val()) HRTIM_EECR2_EE7POL_Pos (8U) ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) EXTI_RTSR3_TR85_Pos (21U) __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_USART2RST) USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk EXTI_LINE68 ((uint32_t)0x44) ETH_MACTFCR_PLT_MINUS4 (0U) DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos) USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk __HAL_RCC_USB_OTG_FS_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_DISABLE() RCC_APB4LPENR_SYSCFGLPEN_Pos (1U) TIM_CR1_DIR TIM_CR1_DIR_Msk TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) Period HRTIM_SET1R_TIMEVNT5 HRTIM_SET1R_TIMEVNT5_Msk USB_OTG_GRSTCTL_AHBIDL_Pos (31U) PWR_WKUPEPR_WKUPP5 PWR_WKUPEPR_WKUPP5_Msk FDCAN_NDAT2_ND41_Pos (9U) RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 __HAL_RCC_CEC_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_CECEN) SDMMC_MASK_CTIMEOUTIE_Pos (2U) EXTI_FTSR1_TR0 EXTI_FTSR1_TR0_Msk EXTI_IMR2_IM53 EXTI_IMR2_IM53_Msk MDMA_CTCR_TLEN_Pos (18U) PVD_IRQHandler PVD_AVD_IRQHandler ETH_MACLCSR_RLPIEN_Msk (0x1UL << ETH_MACLCSR_RLPIEN_Pos) MDMA_CIFCR_CCTCIF MDMA_CIFCR_CCTCIF_Msk EXTI_LINE_50 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x12U) FDCAN_NDAT2_ND53_Pos (21U) QUADSPI_CR_PMM_Pos (23U) TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) EXTI_EMR3_EM70_Msk (0x1UL << EXTI_EMR3_EM70_Pos) FLASH_OPTSR_NRST_STOP_D1 FLASH_OPTSR_NRST_STOP_D1_Msk SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) OPAMP_CSR_PGGAIN_Msk (0xFUL << OPAMP_CSR_PGGAIN_Pos) DMAMUX_CSR_SOF9_Pos (9U) FDCAN_NDAT1_ND10_Msk (0x1UL << FDCAN_NDAT1_ND10_Pos) DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos) __UINT_FAST16_MAX__ 0xffffffffU PWR_CR2_BRRDY_Msk (0x1UL << PWR_CR2_BRRDY_Pos) DMA2D_BGPFCCR_AM DMA2D_BGPFCCR_AM_Msk PWR_WKUPEPR_WKUPEN3_Msk (0x1UL << PWR_WKUPEPR_WKUPEN3_Pos) USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos) PWR_WKUPEPR_WKUPP1_Msk (0x1UL << PWR_WKUPEPR_WKUPP1_Pos) BDMA_IFCR_CTEIF2_Msk (0x1UL << BDMA_IFCR_CTEIF2_Pos) ADC_JDR1_JDATA_Pos (0U) DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) HRTIM_ADC3R_AD3TEC3_Pos (29U) EXTI_FTSR3_TR82_Pos (18U) PWR_CSR1_ACTVOS_Pos (14U) __HAL_I2C_SPEED_FAST I2C_SPEED_FAST EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 TIM_TIM23_TI4_COMP1 TIM_TISEL_TI4SEL_0 RCC_APB2LPENR_HRTIMLPEN RCC_APB2LPENR_HRTIMLPEN_Msk EXTI_PR3_PR_Pos (18U) TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U RCC_MCO2SOURCE_SYSCLK (0x00000000U) DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk __HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM5EN); UNUSED(tmpreg); } while(0) __FLT_HAS_INFINITY__ 1 GPIO_AFRL_AFSEL6_Pos (24U) __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET MPU_RASR_SIZE_Pos 1U MDMA_Channel2_BASE (MDMA_BASE + 0x000000C0UL) RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos) USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) ETH_DMACIER_NIE_Pos (15U) RTC_BKP11R RTC_BKP11R_Msk USB_OTG_FS_PWR_EN_GPIO_Port GPIOD __HAL_RCC_LPTIM5_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM5EN) != 0U) __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOCEN) == 0U) __predict_true(exp) __builtin_expect((exp), 1) IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || ((VALUE) == FLASH_TYPEERASE_MASSERASE)) UART8_BASE (D2_APB1PERIPH_BASE + 0x7C00UL) TIM_DIER_COMDE TIM_DIER_COMDE_Msk static_assert _Static_assert HAL_FLASH_MODULE_ENABLED  MDMA_Channel0 ((MDMA_Channel_TypeDef *)MDMA_Channel0_BASE) HAL_ADC_STATE_AWD1 (0x00010000UL) SPDIFRX_DR1_C_Pos (3U) RCC_MCODIV_7 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) CEC_CFGR_LBPEGEN_Pos (6U) ETH_MMCRIR_RXLPITRCIS_Pos (27U) LTDC_ISR_TERRIF LTDC_ISR_TERRIF_Msk IS_EXTI_TRIGGER(__EXTI_LINE__) (((__EXTI_LINE__) & ~EXTI_TRIGGER_MASK) == 0x00UL) SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) FLASH_CCR_CLR_PGSERR FLASH_CCR_CLR_PGSERR_Msk RCC_FLAG_CSIRDY ((uint8_t)0x28) ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) TIM_DMA_ID_CC2 ((uint16_t) 0x0002) RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) PWR_CR2_MONEN PWR_CR2_MONEN_Msk HSEM_C1IER_ISE7 HSEM_C1IER_ISE7_Msk FDCAN_TTILS_GTDS_Pos (8U) SAI_xIMR_LFSDETIE_Pos (6U) CRS_CR_ERRIE_Pos (2U) __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART3LPEN) HRTIM_FLTINR1_FLT2F_0 (0x1UL << HRTIM_FLTINR1_FLT2F_Pos) HRTIM_SET2R_CMP4_Pos (6U) __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED FLASH_VOLTAGE_RANGE_4 FLASH_CR_PSIZE HRTIM_BMTRGR_EEV8_Msk (0x1UL << HRTIM_BMTRGR_EEV8_Pos) FDCAN_TXBRP_TRP_Pos (0U) FMC_PMEM_MEMSET_5 (0x20UL << FMC_PMEM_MEMSET_Pos) SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) HRTIM_TIMDIER_DLYPRTDE_Msk (0x1UL << HRTIM_TIMDIER_DLYPRTDE_Pos) IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) ADC_CR_ADCAL ADC_CR_ADCAL_Msk PWR_WKUPEPR_WKUPEN4 PWR_WKUPEPR_WKUPEN4_Msk HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT 3U GPIO_AF7_SPI6 ((uint8_t)0x07) DMA_LIFCR_CHTIF0_Pos (4U) TIM8_AF1_ETRSEL TIM8_AF1_ETRSEL_Msk FDCAN_IE_RF0FE_Pos (2U) TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) PWR_WKUPEPR_WKUPEN6_Msk (0x1UL << PWR_WKUPEPR_WKUPEN6_Pos) IS_RCC_SPI45CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI45CLKSOURCE_D2PCLK2) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_HSI) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_CSI) || ((__SOURCE__) == RCC_SPI45CLKSOURCE_HSE)) HRTIM_EEFR1_EE5LTCH_Pos (24U) MDMA_REQUEST_SDMMC1_DMA_ENDBUFFER ((uint32_t)0x0000001EU) FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos) RCC_CR_HSIDIV_1 (0x0UL << RCC_CR_HSIDIV_Pos) HRTIM_MISR_MCMP2_Msk (0x1UL << HRTIM_MISR_MCMP2_Pos) DMA_REQUEST_USART3_RX 45U LTDC_LxCKCR_CKRED_Msk (0xFFUL << LTDC_LxCKCR_CKRED_Pos) HRTIM_EEFR1_EE1FLTR_Msk (0xFUL << HRTIM_EEFR1_EE1FLTR_Pos) __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM7RST) ETH_MTLTQOMR_TTC_Msk (0x7UL << ETH_MTLTQOMR_TTC_Pos) SYSCFG_CCCSR_HSLV_Msk (0x1UL << SYSCFG_CCCSR_HSLV_Pos) DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) _REENT_CHECK_MISC(var) _REENT_CHECK(var, _misc, struct _misc_reent *, sizeof *((var)->_misc), _REENT_INIT_MISC(var)) GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk ADC_CFGR_REG_DISCONTINUOUS(__REG_DISCONTINUOUS_MODE__) ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos) HRTIM_BMCR_BMPRSC_2 (0x4UL << HRTIM_BMCR_BMPRSC_Pos) HAL_I2C_ERROR_BERR (0x00000001U) SDMMC_IDMA_IDMAEN SDMMC_IDMA_IDMAEN_Msk RCC_CR_D2CKRDY RCC_CR_D2CKRDY_Msk ADC_FLAG_AWD3 ADC_ISR_AWD3 FMC_SDTRx_TRCD_2 (0x4UL << FMC_SDTRx_TRCD_Pos) HRTIM_CPT2CR_TIMACMP2 HRTIM_CPT2CR_TIMACMP2_Msk ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) RCC_D1CFGR_D1CPRE_DIV128_Pos (8U) HRTIM_ADC1R_AD1TCC2_Pos (20U) HAL_DMAMUX2_SYNC_LPTIM3_OUT 9U _REENT_CVTLEN(_ptr) ((_ptr)->_cvtlen) CM_AL44 DMA2D_INPUT_AL44 FLASH_ACR_WRHIGHFREQ FLASH_ACR_WRHIGHFREQ_Msk GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) EXTI_LINE_70 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x06U) LL_ADC_LEFT_BIT_SHIFT_NONE (0x00000000UL) ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) SPI_CFG1_FTHLV_1 (0x2UL << SPI_CFG1_FTHLV_Pos) __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__RCC_STOPWUCLK__) MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, (__RCC_STOPWUCLK__)) RCC_PERIPHCLK_UART7 RCC_PERIPHCLK_USART234578 __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS ( ADC_JSQR_JL_0) MPU_REGION_PRIV_RW ((uint8_t)0x01) HRTIM_OUTR_DIDL1_Pos (7U) HSEM_C1MISR_MISF26 HSEM_C1MISR_MISF26_Msk COMP_CFGRx_BLANKING_Pos (24U) MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) HRTIM_RST1R_EXTVNT2 HRTIM_RST1R_EXTVNT2_Msk ADC_SCAN_DISABLE (0x00000000UL) _SIZE_T_  FMC_SDCRx_NR_0 (0x1UL << FMC_SDCRx_NR_Pos) VREFBUF_CSR_VRS_OUT4_Msk (0x3UL << VREFBUF_CSR_VRS_OUT4_Pos) EXTI_IMR3_IM66_Msk (0x1UL << EXTI_IMR3_IM66_Pos) HRTIM_RSTR_MSTPER HRTIM_RSTR_MSTPER_Msk ETH_MACPCSR_RWKPFE_Msk (0x1UL << ETH_MACPCSR_RWKPFE_Pos) IS_MDMA_ENDIANNESS_MODE(__ENDIANNESS__) (((__ENDIANNESS__) == MDMA_LITTLE_ENDIANNESS_PRESERVE ) || ((__ENDIANNESS__) == MDMA_LITTLE_BYTE_ENDIANNESS_EXCHANGE) || ((__ENDIANNESS__) == MDMA_LITTLE_HALFWORD_ENDIANNESS_EXCHANGE) || ((__ENDIANNESS__) == MDMA_LITTLE_WORD_ENDIANNESS_EXCHANGE)) FDCAN_NDAT1_ND1_Pos (1U) USB_OTG_GAHBCFG_TXFELVL_Pos (7U) HRTIM_ADC3R_AD3EEV4_Msk (0x1UL << HRTIM_ADC3R_AD3EEV4_Pos) ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) ETH_MACARPAR_ARPPA_Msk (0xFFFFFFFFUL << ETH_MACARPAR_ARPPA_Pos) FDCAN_TXFQS_TFGI_Msk (0x1FUL << FDCAN_TXFQS_TFGI_Pos) TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk HRTIM_MISR_MUPD HRTIM_MISR_MUPD_Msk HRTIM_RST1R_TIMEVNT9 HRTIM_RST1R_TIMEVNT9_Msk DMA_HIFCR_CFEIF7_Pos (22U) IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8) || ((INSTANCE) == LPUART1)) ADC_JDR2_JDATA_8 (0x00000100UL << ADC_JDR2_JDATA_Pos) USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos) EXTI_LINE_34 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x02U) SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) GPIO_BSRR_BS5_Pos (5U) SDMMC_ICR_CKSTOPC_Pos (26U) RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos) EXTI_D3PMR1_MR20_Pos (20U) ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk PWR_CR1_PLS_0 (0x1UL << PWR_CR1_PLS_Pos) DMA2D_BGPFCCR_AM_Pos (16U) FPU_FPCCR_LSPACT_Msk (1UL ) DMAMUX_CFR_CSOF13_Pos (13U) FDCAN_TXFQS_TFGI_Pos (8U) FMC_SDCRx_MWID_Msk (0x3UL << FMC_SDCRx_MWID_Pos) RTC_ALRMAR_MSK1_Pos (7U) EXTI_D3PMR1_MR2 EXTI_D3PMR1_MR2_Msk FLASH_OPTSR_RDP_Pos (8U) DMA_REQUEST_SAI1_B 88U __HAL_RCC_SAI1_CONFIG(__RCC_SAI1CLKSource__) MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI1SEL, (__RCC_SAI1CLKSource__)) USB_OTG_HFNUM_FTREM_Pos (16U) RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk HRTIM_EECR3_EE10F_Pos (24U) DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk HRTIM_RSTR_TIMECMP4_Msk (0x1UL << HRTIM_RSTR_TIMECMP4_Pos) HRTIM_ADC1R_AD1MC2_Pos (1U) HRTIM_SET2R_TIMEVNT6_Msk (0x1UL << HRTIM_SET2R_TIMEVNT6_Pos) DMA_FLAG_HTIF1_5 ((uint32_t)0x00000400U) BDMA_CCR_HTIE_Msk (0x1UL << BDMA_CCR_HTIE_Pos) RCC_APB1HENR_FDCANEN_Msk (0x1UL << RCC_APB1HENR_FDCANEN_Pos) RCC_CIFR_LSERDYF_Pos (1U) USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk TIMEOUTR SWPMI_IER_SRIE_Msk (0x1UL << SWPMI_IER_SRIE_Pos) HRTIM_RST2R_EXTVNT4_Pos (24U) FDCAN_TTIE_GTEE_Msk (0x1UL << FDCAN_TTIE_GTEE_Pos) TIM1_AF2_BK2INE_Pos (0U) LL_ADC_AWD_CHANNEL_17_REG_INJ ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE RCC_APB4ENR_RTCAPBEN_Pos (16U) HSEM_KEYR_KEY HSEM_KEYR_KEY_Msk __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET PWR_CR2_MONEN_Msk (0x1UL << PWR_CR2_MONEN_Pos) COMP_OR_AFOPE15_Pos (4U) OB_WRPSTATE_DISABLE 0x00000000U DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos) RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) EXTI_IMR1_IM27_Pos (27U) RCC_APB2RSTR_TIM16RST RCC_APB2RSTR_TIM16RST_Msk PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT RCC_AHB3RSTR_MDMARST_Msk (0x1UL << RCC_AHB3RSTR_MDMARST_Pos) TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk SPDIFRX_CR_CKSEN_Pos (20U) SCB_DCCISW_WAY_Pos 30U RCC_CFGR_SWS_CSI (0x00000008UL) USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos) TIM_SMCR_TS_2 (0x00004UL << TIM_SMCR_TS_Pos) GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) LTDC_GCR_LTDCEN LTDC_GCR_LTDCEN_Msk ETH_MACMDIOAR_CR_DIV6AR_Msk (0x9UL << ETH_MACMDIOAR_CR_DIV6AR_Pos) EXTI_EMR3_EM79_Msk (0x1UL << EXTI_EMR3_EM79_Pos) __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE EXTI_D3PMR1_MR4_Msk (0x1UL << EXTI_D3PMR1_MR4_Pos) USB_OTG_PCGCCTL_BASE (0xE00UL) ETH_MACMDIOAR_MB ETH_MACMDIOAR_MB_Msk __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE ETH_DMAISR_MACIS ETH_DMAISR_MACIS_Msk __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOFEN) == 0U) DMA_SxFCR_FEIE_Pos (7U) RCC_D1CFGR_HPRE_DIV2_Msk (0x1UL << RCC_D1CFGR_HPRE_DIV2_Pos) SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos) __ARRAY_ADDRESS ARRAY_ADDRESS HRTIM_RSTR_TIMECMP4 HRTIM_RSTR_TIMECMP4_Msk HRTIM_EEFR2_EE9FLTR_1 (0x2UL << HRTIM_EEFR2_EE9FLTR_Pos) HRTIM_TIMICR_RST2C_Pos (12U) EXTI_FTSR1_TR11 EXTI_FTSR1_TR11_Msk RCC_APB2ENR_TIM16EN_Pos (17U) ETH_MMCRIMR_RXCRCERPIM_Pos (5U) RCC_PERIPHCLK_SPI2 RCC_PERIPHCLK_SPI123 HRTIM_EECR2_EE7POL_Msk (0x1UL << HRTIM_EECR2_EE7POL_Pos) __HAL_SPI_1LINE_TX SPI_1LINE_TX JPEG_CONFR6_HSF_Msk (0xFUL << JPEG_CONFR6_HSF_Pos) __HAL_RCC_SDMMC1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_SDMMC1EN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_SDMMC1EN); UNUSED(tmpreg); } while(0) DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos) ETH_MACPPSCR_TRGTMODSEL0_Pos (5U) SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SPI1RST) ADC_IT_EOSMP ADC_IER_EOSMPIE __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET DMAMUX1_RequestGenerator4_BASE (DMAMUX1_BASE + 0x0110UL) HRTIM_ADC2R_AD2EEV9_Pos (8U) USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) HSEM_C1IER_ISE15 HSEM_C1IER_ISE15_Msk RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) TIM_TIM24_TI1_GPIO 0x00000000U USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk RTC_TR_PM RTC_TR_PM_Msk DMA1_Stream1_IRQn __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED SPI_UDRDR_UDRDR SPI_UDRDR_UDRDR_Msk HRTIM_MDIER_SYNCIE_Msk (0x1UL << HRTIM_MDIER_SYNCIE_Pos) ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) __HAL_RCC_JPGDECRST_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_JPGDECRST)) RCC_APB1LLPENR_SPI2LPEN RCC_APB1LLPENR_SPI2LPEN_Msk WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) FDCAN_NBTP_NTSEG1_Msk (0xFFUL << FDCAN_NBTP_NTSEG1_Pos) OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk TIM_SR_CC3OF TIM_SR_CC3OF_Msk RCC_RSR_LPWRRSTF_Msk (0x1UL << RCC_RSR_LPWRRSTF_Pos) HRTIM_CHPR_CARDTY HRTIM_CHPR_CARDTY_Msk SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) FDCAN_TXBCF_CF_Pos (0U) HSEM_C1IER_ISE30_Msk (0x1UL << HSEM_C1IER_ISE30_Pos) LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) RCC_D1CCIPR_QSPISEL_Msk (0x3UL << RCC_D1CCIPR_QSPISEL_Pos) HRTIM_RST2R_EXTVNT1 HRTIM_RST2R_EXTVNT1_Msk ADC_CFGR2_OVSR_3 (0x008UL << ADC_CFGR2_OVSR_Pos) HSEM_C1MISR_MISF10_Msk (0x1UL << HSEM_C1MISR_MISF10_Pos) HRTIM_EECR1_EE1FAST_Pos (5U) RCC_CFGR_TIMPRE_Msk (0x1UL << RCC_CFGR_TIMPRE_Pos) FMC_BWTRx_ADDHLD FMC_BWTRx_ADDHLD_Msk USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk RCC_RTCCLKSOURCE_LSI (0x00000200U) RCC_APB1LRSTR_TIM5RST_Pos (3U) ETH_MACMDIOAR_MOC_WR_Msk (0x1UL << ETH_MACMDIOAR_MOC_WR_Pos) GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) FLASH_CR_SNB FLASH_CR_SNB_Msk EXTI_LINE2 ((uint32_t)0x02) HSEM_C1ICR_ISC14 HSEM_C1ICR_ISC14_Msk __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOARST) __UQQ_IBIT__ 0 PWR_WKUPCR_WKUPC6 PWR_WKUPCR_WKUPC6_Msk TIM_COMMUTATION_SOFTWARE 0x00000000U __HAL_ADC_COMMON_INSTANCE(__ADCx__) __LL_ADC_COMMON_INSTANCE((__ADCx__)) FDCAN_TTCPT_CCV_Pos (0U) __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE FDCAN_ILS_BOE_Msk (0x1UL << FDCAN_ILS_BOE_Pos) EXTI_EMR3_EM65 EXTI_EMR3_EM65_Msk RTC_BKP27R_Msk (0xFFFFFFFFUL << RTC_BKP27R_Pos) __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET PWR_CR2_TEMPL PWR_CR2_TEMPL_Msk FLASH_CRCEADD_CRC_END_ADDR_Pos (0U) HRTIM_CPT2CR_TIMCCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMCCMP1_Pos) DBGMCU_APB2FZ1_DBG_TIM15_Pos (16U) ADC_CALFACT2_LINCALFACT_9 (0x00000200UL << ADC_CALFACT2_LINCALFACT_Pos) HRTIM_RSTER_TIMBCMP2_Msk (0x1UL << HRTIM_RSTER_TIMBCMP2_Pos) MPU_RBAR_ADDR_Pos 5U _RAND48_SEED_1 (0xabcd) BDMA_REQUEST_GENERATOR3 4U COMP_CFGRx_INMSEL_Pos (16U) EXTI_IMR2_IM40_Pos (8U) HRTIM_EECR3_EE10F_0 (0x1UL << HRTIM_EECR3_EE10F_Pos) FLASH_CR_CRC_EN FLASH_CR_CRC_EN_Msk _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_misc->_mbsrtowcs_state) EXTI_IMR3_IM73 EXTI_IMR3_IM73_Msk RTC_TSDR_DU_Pos (0U) IS_ADC_SINGLE_DIFFERENTIAL(__SING_DIFF__) (((__SING_DIFF__) == ADC_SINGLE_ENDED) || ((__SING_DIFF__) == ADC_DIFFERENTIAL_ENDED) ) RCC_AHB4LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOILPEN_Pos) RCC_PLL3DIVR_N3 RCC_PLL3DIVR_N3_Msk DBGMCU_CR_DBG_STOPD1_Msk (0x1UL << DBGMCU_CR_DBG_STOPD1_Pos) EXTI_RTSR3_TR85_Msk (0x1UL << EXTI_RTSR3_TR85_Pos) EXTI_FTSR1_TR18_Msk (0x1UL << EXTI_FTSR1_TR18_Pos) SPI_CFG1_CRCEN_Msk (0x1UL << SPI_CFG1_CRCEN_Pos) DCMI_CR_HSPOL_Pos (6U) RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) SPI_SR_TXC_Msk (0x1UL << SPI_SR_TXC_Pos) __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET GPIO_BSRR_BR8_Pos (24U) __HAL_RCC_VREF_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_VREFRST) SDMMC_MASK_DCRCFAILIE_Pos (1U) ADC_EXTERNALTRIG_T2_CC2 (LL_ADC_REG_TRIG_EXT_TIM2_CH2) SYSCFG_UR5_WRPN_BANK1_Msk (0xFFUL << SYSCFG_UR5_WRPN_BANK1_Pos) CRC_IDR_IDR_Pos (0U) __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM1RST) FMC_SDCMR_MRD_Pos (9U) MDMA_DEST_DEC_BYTE ((uint32_t)MDMA_CTCR_DINC) FDCAN_TTIE_ELCE FDCAN_TTIE_ELCE_Msk ADC_LTR_LT ADC_LTR_LT_Msk __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT GPIOD_PIN_AVAILABLE GPIO_PIN_All DMA2D_BGCOLR_RED DMA2D_BGCOLR_RED_Msk OB_BOOTADDR_AXIM_FLASH 0x2000U ETH_MACMDIOAR_MOC_WR ETH_MACMDIOAR_MOC_WR_Msk HRTIM_MISR_MCMP1 HRTIM_MISR_MCMP1_Msk PWR_CPUCR_SBF_D2 PWR_CPUCR_SBF_D2_Msk __GNUCLIKE_BUILTIN_CONSTANT_P 1 HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 DLYB_CFGR_LNG_5 (0x020UL << DLYB_CFGR_LNG_Pos) ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) HRTIM_SET2R_MSTCMP4 HRTIM_SET2R_MSTCMP4_Msk HAL_ADC_ConvHalfCpltCallback TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos) __HAL_RCC_SPI5_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI5EN) != 0U) LPTIM3_IRQn ADC_SMPR1_SMP5_Pos (15U) SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE ETH_MACCR_IPG ETH_MACCR_IPG_Msk USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) IS_FLASH_FLAG_BANK2(FLAG) (((FLAG) & FLASH_FLAG_ALL_BANK2) == (FLAG)) HRTIM_TIMICR_CMP1C_Pos (0U) FDCAN_ILS_DRXE_Pos (19U) FDCAN_PSR_BO_Pos (7U) ADC_CFGR_RES_Pos (2U) __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE EXTI_IMR1_IM12_Pos (12U) DCMI_CR_BSM DCMI_CR_BSM_Msk SWPMI_ICR_CRDYF SWPMI_ICR_CRDYF_Msk USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) HRTIM_ADC1R_AD1TCC2 HRTIM_ADC1R_AD1TCC2_Msk DAC_MCR_MODE2_0 (0x1UL << DAC_MCR_MODE2_Pos) EXTI_IMR2_IM58_Pos (26U) ETH_MACMDIOAR_CR_DIV6AR_Pos (8U) HSEM_C1ICR_ISC30_Msk (0x1UL << HSEM_C1ICR_ISC30_Pos) RCC_RTCCLKSOURCE_HSE_DIV49 (0x00031300U) ETH_MACVTR_VTIM_Msk (0x1UL << ETH_MACVTR_VTIM_Pos) I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) HRTIM_RST2R_TIMEVNT7_Msk (0x1UL << HRTIM_RST2R_TIMEVNT7_Pos) HRTIM_RST1R_EXTVNT2_Msk (0x1UL << HRTIM_RST1R_EXTVNT2_Pos) __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE CRS_CFGR_SYNCDIV_2 (0x4UL << CRS_CFGR_SYNCDIV_Pos) GPIO_AF9_FDCAN2 ((uint8_t)0x09) __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET RCC_D1CFGR_HPRE_2 (0x4UL << RCC_D1CFGR_HPRE_Pos) FDCAN_ENDN_ETV_Pos (0U) __LLACCUM_FBIT__ 31 EXTI_PR1_PR9_Pos (9U) HRTIM_ODSR_TA2ODS_Msk (0x1UL << HRTIM_ODSR_TA2ODS_Pos) HRTIM_SET1R_UPDATE HRTIM_SET1R_UPDATE_Msk EXTI_EMR2_EM52 EXTI_EMR2_EM52_Msk DCMI_CR_FCRC_1 (0x00000200U) ETH_MMCRIMR_RXLPITRCIM ETH_MMCRIMR_RXLPITRCIM_Msk HRTIM_EECR1_EE1SRC_1 (0x2UL << HRTIM_EECR1_EE1SRC_Pos) PWR_WKUPEPR_WKUPEN PWR_WKUPEPR_WKUPEN_Msk SYSCFG_EXTICR3_EXTI9_Pos (4U) USB_OTG_GUSBCFG_TSDPS_Pos (22U) LTDC_LxDCCR_DCALPHA LTDC_LxDCCR_DCALPHA_Msk FDCAN_TOCC_ETOC_Pos (0U) FDCAN_IR_RF1W_Msk (0x1UL << FDCAN_IR_RF1W_Pos) USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) EXTI_IMR2_IM60 EXTI_IMR2_IM60_Msk RCC_TIMPRES_DESACTIVATED (0x00000000U) __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET ETH_MACMDIOAR_CR_DIV4AR_Pos (11U) RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) FDCAN_TTRMC_XTD FDCAN_TTRMC_XTD_Msk ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk hadc1 HRTIM_ADC4R_AD4EEV10 HRTIM_ADC4R_AD4EEV10_Msk STLINK_RX_Pin GPIO_PIN_8 RCC_APB4ENR_SPI6EN RCC_APB4ENR_SPI6EN_Msk ADC_CLOCK_ASYNC_DIV1 (LL_ADC_CLOCK_ASYNC_DIV1) GPIO_LCKR_LCK3_Pos (3U) SAI_PDMCR_CKEN1_Pos (8U) FDCAN_IR_PEA FDCAN_IR_PEA_Msk GPIO_PIN_9 ((uint16_t)0x0200) RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) TIM_DMABASE_RCR 0x0000000CU HRTIM_ISR_FLT3_Msk (0x1UL << HRTIM_ISR_FLT3_Pos) TPI_DEVTYPE_SubType_Msk (0xFUL ) USART_RQR_SBKRQ_Pos (1U) CF_CARD_HEAD ATA_CARD_HEAD HSEM_C1IER_ISE21_Msk (0x1UL << HSEM_C1IER_ISE21_Pos) FMC_BTRx_DATLAT_3 (0x8UL << FMC_BTRx_DATLAT_Pos) _REENT_SMALL  __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET IS_RCC_FMCCLK(__SOURCE__) (((__SOURCE__) == RCC_FMCCLKSOURCE_D1HCLK) || ((__SOURCE__) == RCC_FMCCLKSOURCE_PLL) || ((__SOURCE__) == RCC_FMCCLKSOURCE_PLL2) || ((__SOURCE__) == RCC_FMCCLKSOURCE_CLKP)) ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) HSEM_C1MISR_MISF8_Pos (8U) RTC_TAMPCR_TAMP2TRG_Pos (4U) RCC_CFGR_HRTIMSEL RCC_CFGR_HRTIMSEL_Msk ETH_MACVTR_ERSVLM ETH_MACVTR_ERSVLM_Msk _POINTER_INT long __UINTPTR_TYPE__ unsigned int FMC_SDCRx_NC_Pos (0U) RCC_D2CCIP1R_SPI45SEL RCC_D2CCIP1R_SPI45SEL_Msk __HAL_SYSCFG_BREAK_CM7_LOCKUP_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_CM7L) SPDIFRX_SR_FERR_Msk (0x1UL << SPDIFRX_SR_FERR_Pos) HRTIM_ADC1R_AD1TAC4 HRTIM_ADC1R_AD1TAC4_Msk __HAL_DBGMCU_UnFreeze_IWDG1() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_IWDG1)) __HAL_DBGMCU_UnFreeze_I2C1() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C1)) DAC_WAVE_NONE 0x00000000U FDCAN_TEST_RX_Msk (0x1UL << FDCAN_TEST_RX_Pos) DMA_SxCR_MINC DMA_SxCR_MINC_Msk DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos) USART_CR3_TCBGTIE_Msk (0x1UL << USART_CR3_TCBGTIE_Pos) HSEM_C1IER_ISE30 HSEM_C1IER_ISE30_Msk __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED RCC_APB4RSTR_LPTIM3RST_Pos (10U) ETH_MACIVIR_VLTI ETH_MACIVIR_VLTI_Msk MDMA_CTCR_DINCOS MDMA_CTCR_DINCOS_Msk TIM17_AF1_BKCMP2E TIM17_AF1_BKCMP2E_Msk SCB_CFSR_MEMFAULTSR_Pos 0U DWT_CTRL_CYCEVTENA_Pos 22U HSEM_C1MISR_MISF31 HSEM_C1MISR_MISF31_Msk HRTIM_EECR1_EE3FAST HRTIM_EECR1_EE3FAST_Msk FDCAN_TXEFS_EFGI_Pos (8U) ADC_CALFACT_CALFACT_D_9 (0x200UL << ADC_CALFACT_CALFACT_D_Pos) HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode FMC_SDSR_MODES1_1 (0x2UL << FMC_SDSR_MODES1_Pos) HRTIM_OUTR_DLYPRTEN_Msk (0x1UL << HRTIM_OUTR_DLYPRTEN_Pos) FMC_PATT_ATTWAIT_6 (0x40UL << FMC_PATT_ATTWAIT_Pos) TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) TIM_OCMODE_COMBINED_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2) ADC_CHANNEL_6_SMP (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) VREFBUF_CSR_VRS_OUT2_Pos (4U) ETH_MACTSCR_TSINIT ETH_MACTSCR_TSINIT_Msk USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) HRTIM_FLTINR1_FLT4P_Pos (25U) HRTIM_TIMICR_CMP3C HRTIM_TIMICR_CMP3C_Msk HRTIM_CPT2CR_TIMBCMP2 HRTIM_CPT2CR_TIMBCMP2_Msk __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED LL_ADC_OVS_SHIFT_RIGHT_6 ( ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 ) __HAL_RCC_SAI3_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SAI3EN) FLASH_FLAG_CRCEND_BANK1 FLASH_SR_CRCEND ETH_MACMDIOAR_NTC_Msk (0x7UL << ETH_MACMDIOAR_NTC_Pos) ADC_AWD_CRX_REGOFFSET_MASK (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD_CR3_REGOFFSET) ETH_MACPCSR_RWKPRCVD_Pos (6U) TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE CoreDebug_DEMCR_VC_CHKERR_Pos 6U HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT)) RTC_TR_MNU RTC_TR_MNU_Msk __HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FMCLPEN) != 0U) LL_ADC_RESOLUTION_16B (0x00000000UL) HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP TIM_CCMR1_IC2F_Pos (12U) DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) HRTIM_DTR_DTF_1 (0x002UL << HRTIM_DTR_DTF_Pos) __SIZEOF_DOUBLE__ 8 SDMMC_MASK_DTIMEOUTIE_Pos (3U) TIM_DMABase_CR2 TIM_DMABASE_CR2 __HAL_RCC_SDMMC2_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_SDMMC2EN) != 0U) MDMA_REQUEST_JPEG_END_CONVERSION ((uint32_t)0x00000015U) RTC_TR_SU_Pos (0U) DMAMUX_RequestGenStatus_TypeDef ETH_MACTSCR_SNAPTYPSEL_Pos (16U) FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos) ETH_MMCRIMR_RXLPIUSCIM ETH_MMCRIMR_RXLPIUSCIM_Msk EXTI_IMR1_IM3_Pos (3U) SYSCFG_EXTICR2_EXTI5_PJ (0x00000090U) TIM_TIM15_TI2_GPIO 0x00000000U MDMA_CTCR_PKE MDMA_CTCR_PKE_Msk __ADDR_1st_CYCLE ADDR_1ST_CYCLE STM32H7xx_HAL_EXTI_H  ETH_MACCR_SARC_REPADDR0_Msk (0x3UL << ETH_MACCR_SARC_REPADDR0_Pos) HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor FMC_BCR1_FMCEN_Msk (0x1UL << FMC_BCR1_FMCEN_Pos) EXTI_PR1_PR11_Msk (0x1UL << EXTI_PR1_PR11_Pos) EXTI_LINE41 ((uint32_t)0x29) RTC_DR_MT_Pos (12U) EXTI_D3_PENDCLR_SRC_NONE 0x00000000U DBGMCU_APB4FZ1_DBG_LPTIM2_Pos (9U) HRTIM_BDTUPR_TIMCR HRTIM_BDTUPR_TIMCR_Msk FLASH_OPTSR_SWAP_BANK_OPT FLASH_OPTSR_SWAP_BANK_OPT_Msk Direction GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) CRS_CFGR_SYNCDIV_0 (0x1UL << CRS_CFGR_SYNCDIV_Pos) SDMMC_STA_VSWEND_Msk (0x1UL << SDMMC_STA_VSWEND_Pos) ADC_CSR_EOC_MST_Pos (2U) __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SPI4LPEN) SPI_SR_UDR_Pos (5U) USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET ADC_REGULAR_RANK_10 (LL_ADC_REG_RANK_10) ETH_MACAHR_MBC_LBITS23_16 (0x04000000U) FLASH_OPTSR_NRST_STBY_D1 FLASH_OPTSR_NRST_STBY_D1_Msk RTC_PRER_PREDIV_A_Pos (16U) GPIOG_BASE (D3_AHB1PERIPH_BASE + 0x1800UL) USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk ETH_MACHWF1R_RXFIFOSIZE ETH_MACHWF1R_RXFIFOSIZE_Msk ADC_CFGR_RES_2 (0x4UL << ADC_CFGR_RES_Pos) SWPMI_IER_TCIE_Msk (0x1UL << SWPMI_IER_TCIE_Pos) SPI_IER_MODFIE_Pos (9U) __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE DBGMCU_APB1LFZ1_DBG_TIM14 DBGMCU_APB1LFZ1_DBG_TIM14_Msk SPI_CFG1_CRCSIZE_Pos (16U) DMA2D_OCOLR_BLUE_1_Pos (0U) ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) TIM_MasterConfigTypeDef ADC_CALFACT2_LINCALFACT_14 (0x00004000UL << ADC_CALFACT2_LINCALFACT_Pos) DMA_REQUEST_SPI4_RX 83U ETH_MACWTR_WTO_5KB (0x00000003U) SDMMC_STA_DTIMEOUT_Pos (3U) FMC_PMEM_MEMSET FMC_PMEM_MEMSET_Msk HRTIM_BDTUPR_TIMSET2R_Msk (0x1UL << HRTIM_BDTUPR_TIMSET2R_Pos) HRTIM_ODISR_TC1ODIS HRTIM_ODISR_TC1ODIS_Msk SPDIFRX_DR0_V_Msk (0x1UL << SPDIFRX_DR0_V_Pos) SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk FLASH_IT_WRPERR_BANK2 (FLASH_CR_WRPERRIE | 0x80000000U) GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter ETH_DMACTDRLR_TDRL_Pos (0U) __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0x00000271U) DMA2D_ISR_TCIF DMA2D_ISR_TCIF_Msk __RAND_MAX HRTIM_ADC3R_AD3TDPER HRTIM_ADC3R_AD3TDPER_Msk USB_OTG_DSTS_EERR_Pos (3U) MDMA_CTCR_PAM MDMA_CTCR_PAM_Msk LTDC_LxBFCR_BF1 LTDC_LxBFCR_BF1_Msk DMA_REQUEST_TIM3_CH1 23U USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk SAI_PDMDLY_DLYM2R_2 (0x4UL << SAI_PDMDLY_DLYM2R_Pos) HRTIM_MCR_CK_PSC HRTIM_MCR_CK_PSC_Msk SYSCFG_EXTICR4_EXTI12_PA (0U) HRTIM_SET1R_RESYNC HRTIM_SET1R_RESYNC_Msk __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE SAI_xCR1_NOMCK SAI_xCR1_NODIV RCC_AHB2ENR_D2SRAM2EN_Msk RCC_AHB2ENR_SRAM2EN_Msk __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_SPI6LPEN) RCC_LPTIM1CLKSOURCE_PLL2 RCC_D2CCIP2R_LPTIM1SEL_0 SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk FMC_SDCRx_MWID_1 (0x2UL << FMC_SDCRx_MWID_Pos) HRTIM_CPT2CR_TD1RST_Pos (25U) SDMMC_RESPCMD_RESPCMD_Pos (0U) HSEM_C1IER_ISE12_Msk (0x1UL << HSEM_C1IER_ISE12_Pos) __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED PWR_WKUPFR_WKUPF1_Msk (0x1UL << PWR_WKUPFR_WKUPF1_Pos) DMA_LIFCR_CTEIF0_Pos (3U) __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC->CICR = (__INTERRUPT__)) HRTIM_RSTR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTR_TIMDCMP2_Pos) HRTIM_FLTINR1_FLT1SRC_Msk (0x1UL << HRTIM_FLTINR1_FLT1SRC_Pos) SDMMC_MASK_TXFIFOHEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos) LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 10UL) RAMECC3_BASE (D3_AHB1PERIPH_BASE + 0x7000UL) HRTIM_CPT1CR_TIMACMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMACMP2_Pos) __SFRACT_FBIT__ 7 DAC_SHHR_THOLD1 DAC_SHHR_THOLD1_Msk LL_ADC_AWD_CHANNEL_11_INJ ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) DBGMCU_IDCODE_REV_ID_Pos (16U) __HAL_MDMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR &= ~MDMA_CCR_EN) __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__) (((__DECIMAL_NB__) <= 9UL) ? ( ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) | (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__)) | (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ) : ( ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) | (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__)) | (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ) ) SDMMC_CLKCR_DDR_Pos (18U) TIM17_AF1_BKINP_Msk (0x1UL << TIM17_AF1_BKINP_Pos) DAC_DHR8RD_DACC1DHR_Pos (0U) Resolution OPAMP_CSR_PGGAIN_3 (0x8UL << OPAMP_CSR_PGGAIN_Pos) GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk RTC_TSSSR_SS_Pos (0U) SPI_IFCR_TSERFC_Msk (0x1UL << SPI_IFCR_TSERFC_Pos) ETH_MACMDIOAR_MOC_Msk (0x3UL << ETH_MACMDIOAR_MOC_Pos) __HAL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) __LL_ADC_DIGITAL_SCALE((__ADC_RESOLUTION__)) __result_use_check __attribute__((__warn_unused_result__)) RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk RCC_IT_CSIRDY (0x00000010U) OB_IWDG1_HW 0x00000000U OPAMP_CSR_FORCEVP_Pos (1U) AHB3ENR HSEM_C1IER_ISE28 HSEM_C1IER_ISE28_Msk ETH_MMCTGFMSCCR 0x00000150U PWR_CR2_BRRDY_Pos (16U) __HAL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__,__ADC_MULTI_CONV_DATA__) __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE((__ADC_MULTI_MASTER_SLAVE__), (__ADC_MULTI_CONV_DATA__)) MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) HSEM_C1ICR_ISC28_Pos (28U) RTC_BKP2R RTC_BKP2R_Msk USB_OTG_GCCFG_PDET USB_OTG_GCCFG_PDET_Msk HRTIM_TIMISR_SET2 HRTIM_TIMISR_SET2_Msk TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) HRTIM_ADC4R_AD4TAPER_Pos (13U) RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) BDMA_IFCR_CTEIF5 BDMA_IFCR_CTEIF5_Msk INT64_MIN (-__INT64_MAX__ - 1) ITM_TCR_TSPrescale_Pos 8U FLASH_PRAR_PROT_AREA_START_Pos (0U) LPTIM2_IRQn FDCAN_RXF1S_F1FL FDCAN_RXF1S_F1FL_Msk xPSR_N_Msk (1UL << xPSR_N_Pos) ETH_MTLTQDR_TXSTSFSTS_Msk (0x1UL << ETH_MTLTQDR_TXSTSFSTS_Pos) RCC_PLLCKSELR_PLLSRC_HSI (0U) DMA1_Stream0_IRQn HRTIM_TIMCR_TEU HRTIM_TIMCR_TEU_Msk RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED HRTIM_ADC4R_AD4TEC2 HRTIM_ADC4R_AD4TEC2_Msk HRTIM_ADC2R_AD2TBC4 HRTIM_ADC2R_AD2TBC4_Msk DMA2D_FGPFCCR_CSS DMA2D_FGPFCCR_CSS_Msk HRTIM_ADC1R_AD1TAPER_Pos (13U) __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET IS_ADC_CONVERSION_GROUP(__CONVERSION__) (((__CONVERSION__) == ADC_REGULAR_GROUP) || ((__CONVERSION__) == ADC_INJECTED_GROUP) || ((__CONVERSION__) == ADC_REGULAR_INJECTED_GROUP) ) LTDC_LxCLUTWR_GREEN LTDC_LxCLUTWR_GREEN_Msk FDCAN_TTILS_SOGS FDCAN_TTILS_SOGS_Msk EXTI_EMR2_EM51_Msk (0x1UL << EXTI_EMR2_EM51_Pos) DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) ADC_SMPR2_SMP19_1 (0x2UL << ADC_SMPR2_SMP19_Pos) FLASH_PRAR_DMEP_Pos (31U) USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk D1_ITCMICP_BASE (0x00100000UL) HSEM_C1ICR_ISC27 HSEM_C1ICR_ISC27_Msk __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE HAL_DMAMUX_REQ_GEN_RISING_FALLING DMAMUX_RGxCR_GPOL RCC_APB2ENR_TIM17EN_Pos (18U) GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) JPEG_CONFR4_HSF_Msk (0xFUL << JPEG_CONFR4_HSF_Pos) USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) HRTIM_CR2_TDRST HRTIM_CR2_TDRST_Msk DMA2D_ISR_CEIF_Msk (0x1UL << DMA2D_ISR_CEIF_Pos) HRTIM_RSTER_TIMDCMP4_Msk (0x1UL << HRTIM_RSTER_TIMDCMP4_Pos) HRTIM_SET2R_EXTVNT5_Pos (25U) HRTIM_DTR_DTR_3 (0x008UL << HRTIM_DTR_DTR_Pos) RCC_RTCCLKSOURCE_HSE_DIV23 (0x00017300U) ETH_MACLCSR_TLPIEX ETH_MACLCSR_TLPIEX_Msk EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos) __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL SYSCFG_EXTICR2_EXTI4_Pos (0U) FMC_BTRx_ADDSET_Pos (0U) SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) RTC_TSTR_ST_Pos (4U) HRTIM_EECR2_EE7SRC_1 (0x2UL << HRTIM_EECR2_EE7SRC_Pos) ETH_MACPCSR_RWKPKTEN ETH_MACPCSR_RWKPKTEN_Msk USE_HAL_IRDA_REGISTER_CALLBACKS 0U SPI_CFG2_MASTER SPI_CFG2_MASTER_Msk FDCAN_TTOST_SYS_Pos (4U) SPI_I2SCFGR_WSINV_Pos (13U) FDCAN_TTIR_TTMI_Pos (5U) EXTI_RTSR1_TR16 EXTI_RTSR1_TR16_Msk HRTIM_CR1_TAUDIS_Msk (0x1UL << HRTIM_CR1_TAUDIS_Pos) __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE RCC_APB2_DIV4 RCC_D2CFGR_D2PPRE2_DIV4 __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos) FDCAN_ECR_TEC_Msk (0xFFUL << FDCAN_ECR_TEC_Pos) FLASH_FLAG_RDSERR FLASH_SR_RDSERR EXTI_EMR3_EM72 EXTI_EMR3_EM72_Msk CRS_CR_ESYNCIE_Pos (3U) ETH_MACVTR_EDVLP_Msk (0x1UL << ETH_MACVTR_EDVLP_Pos) __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE ETH_DMACIER_ERIE_Pos (11U) HSEM_C1MISR_MISF0_Msk (0x1UL << HSEM_C1MISR_MISF0_Pos) RCC_AHB1RSTR_DMA1RST_Pos (0U) EXTI_FTSR1_TR5_Msk (0x1UL << EXTI_FTSR1_TR5_Pos) FDCAN_TTMLM_CSS FDCAN_TTMLM_CSS_Msk HRTIM_ADC1R_AD1TCC3_Pos (21U) SCB_SHCSR_SVCALLPENDED_Pos 15U __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE PWR_CPUCR_PDDS_D1_Pos (0U) __FLT32X_DIG__ 15 LTDC_ICR_CRRIF LTDC_ICR_CRRIF_Msk ADC_AWD_TR12_REGOFFSETGAP_MASK (ADC_AWD2CR_AWD2CH_0) DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) EXTI_IMR3_IM80 EXTI_IMR3_IM80_Msk USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) I2C_TIMINGR_SDADEL_Pos (16U) ETH_MACAHR_SA_Msk (0x1UL << ETH_MACAHR_SA_Pos) HRTIM_OUTR_DIDL2_Msk (0x1UL << HRTIM_OUTR_DIDL2_Pos) __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0) __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE EXTI_FTSR1_TR21_Msk (0x1UL << EXTI_FTSR1_TR21_Pos) HSEM_C1IER_ISE29_Pos (29U) __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) FMC_SDTRx_TRAS_Pos (8U) PWR_WKUPEPR_WKUPP1_Pos (8U) OPTIONBYTE_BOR 0x10U __HAL_RCC_CSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_CSIKERON) __GCC_ATOMIC_BOOL_LOCK_FREE 2 HRTIM_CPT2CR_TIMACMP1_Pos (14U) SPDIFRX_CR_INSEL_Pos (16U) FDCAN_TXEFC_EFS_Pos (16U) IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || ((__STATE__) == TIM_OCFAST_ENABLE)) USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) TIM_SR_B2IF TIM_SR_B2IF_Msk GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) I2C_FLAG_BERR I2C_ISR_BERR RTC_ISR_WUTWF_Pos (2U) SPDIFRX_SR_WIDTH5_Msk (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos) LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G FDCAN_NDAT1_ND3_Pos (3U) HRTIM_ISR_FLT2 HRTIM_ISR_FLT2_Msk FDCAN_CREL_MON_Msk (0xFFUL << FDCAN_CREL_MON_Pos) EXTI_EMR3_EM77_Pos (13U) SYSCFG_EXTICR3_EXTI9_PD (0x00000030U) SPI_IFCR_SUSPC SPI_IFCR_SUSPC_Msk DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos) DMA2D_OCOLR_GREEN_4_Pos (4U) EXTI_EMR3_EM_Pos (0U) __int_fast8_t_defined 1 __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE() (RCC->APB3LPENR) |= (RCC_APB3LPENR_WWDG1LPEN) __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET USART_CR1_UE_Pos (0U) GPIO_AF8_SDMMC1 ((uint8_t)0x08) __HAL_RCC_HSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIKERON) __ATOMIC_SEQ_CST 5 IS_PWR_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE0) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2) || ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE3)) OPAMP2_CSR_FORCEVP_Pos (1U) ADC_JDR3_JDATA_Pos (0U) FMC_SDTRx_TMRD_1 (0x2UL << FMC_SDTRx_TMRD_Pos) USB_OTG_DCTL_GINSTS_Pos (2U) ADC_CR_ADCALLIN_Pos (16U) RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk EXTI_EMR3_EM81_Msk (0x1UL << EXTI_EMR3_EM81_Pos) LL_ADC_AWD_CHANNEL_12_INJ ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) xPSR_ISR_Pos 0U __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN HRTIM_DTR_DTFLK_Pos (31U) RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) HRTIM_OUTR_CHP1_Pos (6U) RCC_D1CFGR_D1PPRE_DIV16_Msk (0x7UL << RCC_D1CFGR_D1PPRE_DIV16_Pos) HRTIM_RSTR_EXTEVNT2 HRTIM_RSTR_EXTEVNT2_Msk __STM32H7xx_CMSIS_DEVICE_VERSION_SUB1 (0x0A) TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk DMA2D_BGPFCCR_CS DMA2D_BGPFCCR_CS_Msk ETH_MACSTSR_TSS_Pos (0U) PWR_CR1_PLS_LEV4_Pos (7U) __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET RCC_AHB1ENR_ETH1MACEN RCC_AHB1ENR_ETH1MACEN_Msk __HAL_RCC_UART5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART5EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART5EN); UNUSED(tmpreg); } while(0) TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) FDCANCCU_IE_CWEE_Pos (0U) PWR_D3_DOMAIN_RUN (0x00000800U) SDMMC_STA_RXFIFOF_Msk (0x1UL << SDMMC_STA_RXFIFOF_Pos) EXTI_IMR2_IM47_Msk (0x1UL << EXTI_IMR2_IM47_Pos) RCC_SYSCLKSOURCE_CSI RCC_CFGR_SW_CSI DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk RCC_APB1HRSTR_OPAMPRST RCC_APB1HRSTR_OPAMPRST_Msk SWPMI_TDR_TD SWPMI_TDR_TD_Msk JPEG_CONFR7_HSF_1 (0x2UL << JPEG_CONFR7_HSF_Pos) USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) SPI_SR_TXP SPI_SR_TXP_Msk DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) MDMA_CCR_SWRQ_Msk (0x1UL << MDMA_CCR_SWRQ_Pos) RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) RTC_ALRMBR_HU_Pos (16U) USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos) RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos) IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) ETH_MACPOCR_APDREQEN ETH_MACPOCR_APDREQEN_Msk GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) __SLBF 0x0001 USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk D2_AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) ADC_ANALOGWATCHDOG_2 (LL_ADC_AWD2) LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM ( ADC_CCR_DUAL_0) __FPU_USED 1U USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos) DAC_MCR_MODE1_1 (0x2UL << DAC_MCR_MODE1_Pos) HRTIM_ICR_FLT2C HRTIM_ICR_FLT2C_Msk USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk USB_OTG_GLPMCFG_LPMACK_Pos (1U) USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64 RCC_D3CCIPR_SPI6SEL_2 (0x4UL << RCC_D3CCIPR_SPI6SEL_Pos) ETH_MACPOCR_APDREQTRIG_Pos (5U) __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_DCMIEN)) ETH_MACVTR_EIVLS_STRIPIFPASS_Msk (0x1UL << ETH_MACVTR_EIVLS_STRIPIFPASS_Pos) HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler LTDC_LxWVPCR_WVSTPOS_Msk (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos) DCMI_CR_OEBS DCMI_CR_OEBS_Msk HRTIM_ADC3R_AD3EEV2 HRTIM_ADC3R_AD3EEV2_Msk SDMMC_STA_DCRCFAIL_Msk (0x1UL << SDMMC_STA_DCRCFAIL_Pos) ADC_JDR1_JDATA_24 (0x01000000UL << ADC_JDR1_JDATA_Pos) HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_RNGLPEN)) CM_L8 DMA2D_INPUT_L8 USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) SPDIFRX_DR1_V_Pos (1U) USB_OTG_DIEPCTL_TXFNUM_Pos (22U) ETH_DMAMR_PR_2_1 (0x00001000U) USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) CoreDebug_DEMCR_TRCENA_Pos 24U RCC_SPI6CLKSOURCE_PLL2 RCC_D3CCIPR_SPI6SEL_0 EXTI_LINE_45 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_NONE | 0x0DU) DMA_REQUEST_CRYP_IN 76U DFSDM_FLTCR2_SCDIE_Pos (5U) USE_HAL_UART_REGISTER_CALLBACKS 0U __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI2LPEN)) == 0U) EXTI_SWIER1_SWIER18_Pos (18U) ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var)) HRTIM_CPT2CR_TIMCCMP2 HRTIM_CPT2CR_TIMCCMP2_Msk RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) RCC_PLLCKSELR_DIVM1 RCC_PLLCKSELR_DIVM1_Msk DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos) SPDIFRX_CR_CBDMAEN_Msk (0x1UL << SPDIFRX_CR_CBDMAEN_Pos) __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE FMC_SDTRx_TRC_2 (0x4UL << FMC_SDTRx_TRC_Pos) COMP_CFGRx_INMSEL_0 (0x1UL << COMP_CFGRx_INMSEL_Pos) HRTIM_FLTINR1_FLT3LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT3LCK_Pos) MDMA_FLAG_CTC ((uint32_t)MDMA_CISR_CTCIF) DFSDM_FLTICR_CLRSCDF_Pos (24U) ETH_MACIVIR_VLC_VLANTAGREPLACE ETH_MACIVIR_VLC_VLANTAGREPLACE_Msk __ULLFRACT_EPSILON__ 0x1P-64ULLR ETH_MACTSCR_TSIPV4ENA_Pos (13U) HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP 8U ETH_MACLCSR_LPITE ETH_MACLCSR_LPITE_Msk SPI_IFCR_MODFC SPI_IFCR_MODFC_Msk HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT 10U SYSCFG_EXTICR2_EXTI4_PD (0x00000003U) __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SPI1RST) ADC_CALFACT2_LINCALFACT_22 (0x00400000UL << ADC_CALFACT2_LINCALFACT_Pos) USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos) ADC_CFGR2_OVSR_7 (0x080UL << ADC_CFGR2_OVSR_Pos) RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk RCC_APB1LRSTR_SPI3RST_Msk (0x1UL << RCC_APB1LRSTR_SPI3RST_Pos) __int_least8_t_defined 1 QUADSPI_DCR_FSIZE_2 (0x04UL << QUADSPI_DCR_FSIZE_Pos) USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) HRTIM_TIMCR_TREPU HRTIM_TIMCR_TREPU_Msk __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET RCC_AHB4LPENR_GPIOJLPEN_Pos (9U) FDCAN_TTOCN_ESCN_Pos (13U) HRTIM_ADC1R_AD1MC4_Pos (3U) JPEG_CR_EOCIE JPEG_CR_EOCIE_Msk RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos) RCC_SAI3CLKSOURCE_CLKP RCC_SAI23CLKSOURCE_CLKP CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SAI1LPEN) EXTI_IMR3_IM77_Msk (0x1UL << EXTI_IMR3_IM77_Pos) __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ HRTIM_RSTR_EXTEVNT7_Msk (0x1UL << HRTIM_RSTR_EXTEVNT7_Pos) __HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_RTCAPBLPEN)) != 0U) HRTIM_CPT2CR_EXEV4CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV4CPT_Pos) ADC_OFR3_OFFSET3_19 (0x0080000UL << ADC_OFR3_OFFSET3_Pos) HRTIM_CPT2CR_TE1SET HRTIM_CPT2CR_TE1SET_Msk HRTIM_MDIER_MCMP1DE_Pos (16U) USART_CR2_ABREN USART_CR2_ABREN_Msk FDCAN_NDAT1_ND28_Msk (0x1UL << FDCAN_NDAT1_ND28_Pos) HRTIM_SET2R_EXTVNT6 HRTIM_SET2R_EXTVNT6_Msk JPEG_SR_HPDF_Msk (0x1UL << JPEG_SR_HPDF_Pos) GPIO_BSRR_BR1_Pos (17U) ADC_CSR_EOSMP_MST ADC_CSR_EOSMP_MST_Msk RCC_RSR_IWDG1RSTF RCC_RSR_IWDG1RSTF_Msk GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 ETH_MACMDIOAR_CR_DIV10AR_Pos (8U) ADC_MODE_INDEPENDENT (LL_ADC_MULTI_INDEPENDENT) IS_EXTI_MODE(__MODE__) (((__MODE__) & ~EXTI_MODE_MASK) == 0x00UL) HRTIM_EEFR1_EE5FLTR_0 (0x1UL << HRTIM_EEFR1_EE5FLTR_Pos) ETH_DMACCARDR_CURRDESAPTR ETH_DMACCARDR_CURRDESAPTR_Msk ADC_EXTERNALTRIG_T15_TRGO (LL_ADC_REG_TRIG_EXT_TIM15_TRGO) DMA_REQUEST_TIM4_CH3 31U HRTIM_ADC3R_AD3TAPER_Msk (0x1UL << HRTIM_ADC3R_AD3TAPER_Pos) TIM_IT_CC3 TIM_DIER_CC3IE RCC_SAI3CLKSOURCE_PLL RCC_SAI23CLKSOURCE_PLL RCC_AHB1LPENR_DMA1LPEN_Pos (0U) TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET SYSCFG_CCCR_NCC_Pos (0U) RCC_APB1LRSTR_HDMICECRST_Msk RCC_APB1LRSTR_CECRST_Msk HAL_ADC_STATE_MULTIMODE_SLAVE (0x00100000UL) HSEM_C1ISR_ISF29_Msk (0x1UL << HSEM_C1ISR_ISF29_Pos) QUADSPI_SR_TCF_Pos (1U) OscillatorType CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk EXTI_MODE_EVT ((uint32_t)0x00020000) DMA_FLAG_TCIF2_6 ((uint32_t)0x00200000U) TIM_TIM2_ETR_COMP2_OUT TIM_TIM2_ETR_COMP2 SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET SYSCFG_EXTICR4_EXTI12_PE (0x00000004U) __ALIGN_BEGIN  FMC_BTRx_BUSTURN_Pos (16U) HRTIM_SET1R_MSTCMP1 HRTIM_SET1R_MSTCMP1_Msk I2C_MEMADD_SIZE_16BIT (0x00000002U) HRTIM_BDMUPR_MCR_Msk (0x1UL << HRTIM_BDMUPR_MCR_Pos) LPTIM1_IRQn HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b RCC_APB2LPENR_SPI4LPEN_Pos (13U) ETH_MACVTR_VL ETH_MACVTR_VL_Msk __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_SYSCFGEN) == 0U) PWR_WKUPEPR_WKUPPUPD3_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD3_Pos) RCC_PLL2VCOMEDIUM RCC_PLLCFGR_PLL2VCOSEL GPIO_AF5_SPI4 ((uint8_t)0x05) HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 MDMA ((MDMA_TypeDef *)MDMA_BASE) SYSCFG_CFGR_SRAM3L_Pos (10U) RCC_APB1LENR_CECEN_Msk (0x1UL << RCC_APB1LENR_CECEN_Pos) DAC_CR_TSEL2_Pos (18U) FDCAN_TTIR_SOG FDCAN_TTIR_SOG_Msk __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED __HAL_I2C_FREQRANGE I2C_FREQRANGE HSION_BITNUMBER RCC_HSION_BIT_NUMBER RCC_APB1LLPENR_UART8LPEN_Pos (31U) EXTI_EMR2_EM56_Pos (24U) HSEM_R_COREID_Pos (8U) USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos) ADC_SQR1_L ADC_SQR1_L_Msk DMAMUX2 ((DMAMUX_Channel_TypeDef *) DMAMUX2_BASE) DMAMUX1_Channel12 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE) EXTI_LINE48 ((uint32_t)0x30) TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk HRTIM_TIMDIER_CPT2IE HRTIM_TIMDIER_CPT2IE_Msk HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef GPIO_AF4_DCMI ((uint8_t)0x04) SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX)) __ARM_EABI__ 1 DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk HAL_DMA_ERROR_PARAM (0x00000040U) RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT FDCAN_TTIE_GTWE FDCAN_TTIE_GTWE_Msk RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 FLASH_CR_CRCRDERRIE_Pos (28U) BDMA_CCR_PINC_Msk (0x1UL << BDMA_CCR_PINC_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos) FDCAN_IR_ARA_Pos (29U) RCC_AHB3RSTR_JPGDECRST_Pos (5U) FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk LL_ADC_SAMPLINGTIME_16CYCLES_5 ( ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0) BDMA_IFCR_CTEIF4_Pos (19U) SPI_I2SCFGR_CKPOL_Pos (11U) USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos) FDCAN_RXBC_RBSA_Msk (0x3FFFUL << FDCAN_RXBC_RBSA_Pos) OB_USER_IWDG_STDBY 0x0010U ETH_MACPCSR_GLBLUCAST ETH_MACPCSR_GLBLUCAST_Msk FDCAN_NDAT1_ND16_Pos (16U) RCC_APB2_DIV16 RCC_D2CFGR_D2PPRE2_DIV16 USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) RCC_PLLCFGR_DIVQ1EN_Pos (17U) __HAL_RCC_BDMA_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_BDMAAMEN) HRTIM_TIMICR_RSTC HRTIM_TIMICR_RSTC_Msk SCB_CFSR_BUSFAULTSR_Pos 8U I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) RCC_RTCCLKSOURCE_HSE_DIV62 (0x0003E300U) DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) SYSCFG_EXTICR4_EXTI13_PJ (0x00000090U) DFSDM_FLTCR1_JSCAN_Pos (4U) FDCAN1_IT0_IRQn GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk USE_HAL_SD_REGISTER_CALLBACKS 0U __HAL_RCC_RTC_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_RTCAPBEN) __HAL_RCC_USB_OTG_FS_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_ENABLE() EXTI_PR1_PR9 EXTI_PR1_PR9_Msk PWR_WKUPEPR_WKUPPUPD1 PWR_WKUPEPR_WKUPPUPD1_Msk ADC_PCSEL_PCSEL_15 (0x08000UL << ADC_PCSEL_PCSEL_Pos) SAI_xCLRFR_COVRUDR_Pos (0U) ClockPolarity FMC_PATT_ATTHIZ_0 (0x01UL << FMC_PATT_ATTHIZ_Pos) __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE __HAL_RCC_CRS_GET_IT_SOURCE(__INTERRUPT__) ((READ_BIT(CRS->CR, (__INTERRUPT__)) != 0U) ? SET : RESET) ETH_MACL3L4CR_L4SPIM_Pos (19U) ADC_CHANNEL_4_NUMBER ( ADC_CFGR_AWD1CH_2 ) ADC_CR_LINCALRDYW6_Msk (0x1UL << ADC_CR_LINCALRDYW6_Pos) ___int_least8_t_defined 1 ETH_MACVTR_EIVLS_DONOTSTRIP (0U) TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD LTDC_CDSR_HSYNCS_Msk (0x1UL << LTDC_CDSR_HSYNCS_Pos) HRTIM_FLTR_FLTLCK_Pos (31U) QUADSPI_CR_PRESCALER_6 (0x40UL << QUADSPI_CR_PRESCALER_Pos) TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) SAI_xSR_WCKCFG_Pos (2U) __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM3LPEN)) != 0U) PWR_CR1_PLS_LEV6_Pos (6U) SAI_xCR1_DMAEN_Pos (17U) ETH_DMADSR_RPS_TIMESTAMP_WR_Pos (13U) HRTIM_CR1_TDUDIS HRTIM_CR1_TDUDIS_Msk USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) SDMMC_ICR_BUSYD0ENDC SDMMC_ICR_BUSYD0ENDC_Msk USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) != 0U) DMAMUX1_Channel13_BASE (DMAMUX1_BASE + 0x0034UL) HSEM_C1IER_ISE8_Pos (8U) EXTI_PR1_PR14_Pos (14U) EXTI_RTSR1_TR4 EXTI_RTSR1_TR4_Msk GPIO_BSRR_BS15_Pos (15U) ETH_MACISR_PHYIS_Msk (0x1UL << ETH_MACISR_PHYIS_Pos) MDMA_GISR0_GIF6 MDMA_GISR0_GIF6_Msk SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE ((uint32_t)0x00000000) RTC_TAMPCR_TAMP3IE_Pos (22U) IS_DMA_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_REQ_GEN_TIM12_TRGO) IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLL2PCLK) || ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK) || ((SOURCE) == RCC_MCO2SOURCE_CSICLK) || ((SOURCE) == RCC_MCO2SOURCE_LSICLK)) SWPMI_IER_TXBEIE_Pos (1U) SCB_ITCMCR_EN_Pos 0U ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) FDCAN_TTOST_QGTP FDCAN_TTOST_QGTP_Msk __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) EXTI_EMR1_EM10_Pos (10U) SAI_PDMCR_PDMEN_Pos (0U) I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) PWR_FLAG_BRR (0x0FU) RCC_SPI4CLKSOURCE_D2PCLK1 RCC_SPI4CLKSOURCE_D2PCLK2 RCC_APB4ENR_LPTIM3EN RCC_APB4ENR_LPTIM3EN_Msk DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk ETH_DMAMR_PR_1_1 (0U) HRTIM_BDTUPR_TIMSET1R_Pos (11U) isgreater(__x,__y) (__builtin_isgreater (__x, __y)) RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) ADC_OFR1_REGOFFSET (0x00000000UL) USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk RCC_AHB3LPENR_FLASHLPEN RCC_AHB3LPENR_FLASHLPEN_Msk IS_RCC_PCLK1(PCLK1) (((PCLK1) == RCC_APB1_DIV1) || ((PCLK1) == RCC_APB1_DIV2) || ((PCLK1) == RCC_APB1_DIV4) || ((PCLK1) == RCC_APB1_DIV8) || ((PCLK1) == RCC_APB1_DIV16)) __FLT_HAS_DENORM__ 1 HRTIM_ADC2R_AD2EEV10_Msk (0x1UL << HRTIM_ADC2R_AD2EEV10_Pos) SAI_PDMDLY_DLYM2L_1 (0x2UL << SAI_PDMDLY_DLYM2L_Pos) GPIO_AF7_USART6 ((uint8_t)0x07) USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) ADC_JDR2_JDATA_14 (0x00004000UL << ADC_JDR2_JDATA_Pos) BDMA_FLAG_GL1 ((uint32_t)0x00000010) SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk SDMMC_IDMA_IDMAEN_Pos (0U) ETH_MACTSCR_TSINIT_Pos (2U) DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos) USB_OTG_GUSBCFG_HNPCAP_Pos (9U) USART_CR1_PEIE_Pos (8U) COMP_OR_AFOPB12_Msk (0x1UL << COMP_OR_AFOPB12_Pos) FDCAN_XIDAM_EIDM FDCAN_XIDAM_EIDM_Msk RCC_PLLCFGR_DIVR1EN RCC_PLLCFGR_DIVR1EN_Msk JPEG_CONFR5_HSF_Pos (12U) ADC_OFFSET_2 (LL_ADC_OFFSET_2) ADC_CFGR2_OVSR_5 (0x020UL << ADC_CFGR2_OVSR_Pos) HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT EXTI_RTSR1_TR17_Pos (17U) RCC_HCLK_DIV16 RCC_D1CFGR_HPRE_DIV16 RCC_D2CFGR_D2PPRE2_DIV8 RCC_D2CFGR_D2PPRE2_DIV8_Msk JPEG_CR_IFF JPEG_CR_IFF_Msk ADC_CFGR_DMNGT_0 (0x1UL << ADC_CFGR_DMNGT_Pos) RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos) I2C_OAR2_OA2_Pos (1U) EXTI_D3PMR1_MR12 EXTI_D3PMR1_MR12_Msk HRTIM_EECR1_EE4POL HRTIM_EECR1_EE4POL_Msk KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE CEC_CFGR_BRDNOGEN_Pos (7U) RCC_RNGCLKSOURCE_LSE RCC_D2CCIP2R_RNGSEL_1 __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_DCMIRST)) __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) EXTI_IMR1_IM5_Pos (5U) ETH_MACTSCR_SNAPTYPSEL ETH_MACTSCR_SNAPTYPSEL_Msk DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos) OPAMP_CSR_PGGAIN_2 (0x4UL << OPAMP_CSR_PGGAIN_Pos) FDCAN_TTTMK_LCKM FDCAN_TTTMK_LCKM_Msk TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk DMA_HIFCR_CTEIF7_Pos (25U) BDMA_ISR_TEIF4_Pos (19U) DMA_REQUEST_UART5_RX 65U RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk RCC_APB1LLPENR_I2C2LPEN RCC_APB1LLPENR_I2C2LPEN_Msk FMC_SDCRx_SDCLK_Pos (10U) SDMMC_DCTRL_FIFORST_Pos (13U) FDCAN_TXBCIE_CFIE_Pos (0U) SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos) HRTIM_ADC2R_AD2TDPER_Msk (0x1UL << HRTIM_ADC2R_AD2TDPER_Pos) GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9 USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) HRTIM_BMTRGR_TDRST_Msk (0x1UL << HRTIM_BMTRGR_TDRST_Pos) IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || ((__STATE__) == TIM_OSSR_DISABLE)) SWPMI_CR_RXMODE_Pos (2U) GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) ETH_MACVIR_CSVL_Pos (19U) DMA_SxCR_MINC_Pos (10U) USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) ADC_CALIB_OFFSET_LINEARITY (LL_ADC_CALIB_OFFSET_LINEARITY) ETH_MTLRQDR_RRCSTS_READINGSTATUS_Msk (0x1UL << ETH_MTLRQDR_RRCSTS_READINGSTATUS_Pos) TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos) FDCAN_RXF0S_F0PI_Pos (16U) ADC_EXTERNALTRIGINJEC_T3_CC3 (LL_ADC_INJ_TRIG_EXT_TIM3_CH3) ETH_MACVTR_EIVLS_STRIPIFFAILS ETH_MACVTR_EIVLS_STRIPIFFAILS_Msk ETH_MACCR_IPG_72BIT (0x03000000U) __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_DMA2DLPEN)) __HAL_RCC_TIM16_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM16LPEN) SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk SCB_AIRCR_PRIGROUP_Pos 8U __HAL_RCC_LPTIM4_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM4AMEN) EXTI_SWIER1_SWIER6_Msk (0x1UL << EXTI_SWIER1_SWIER6_Pos) FLASH_OPTSR_IO_HSLV_Msk (0x1UL << FLASH_OPTSR_IO_HSLV_Pos) USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) IS_RCC_LPTIM1CLK(SOURCE) (((SOURCE) == RCC_LPTIM1CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_LPTIM1CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_CLKP)) RTC_ISR_INITF RTC_ISR_INITF_Msk EXTI_IMR3_IM76_Pos (12U) JPEG_CONFR6_HD JPEG_CONFR6_HD_Msk EXTI_IMR2_IM61_Pos (29U) MDMA_GISR0_GIF11_Msk (0x1UL << MDMA_GISR0_GIF11_Pos) ETH_MACA1HR_AE_Pos (31U) RCC_APB4LPENR_COMP12LPEN RCC_APB4LPENR_COMP12LPEN_Msk TIM_SR_CC4OF_Pos (12U) ETH_DMAISR_DMACIS_Pos (0U) USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) CSSON_BitNumber RCC_CSSON_BIT_NUMBER IS_RCC_PLLQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) TIM_CCMR1_OC1CE_Pos (7U) BDMA_FLAG_GL0 ((uint32_t)0x00000001) HRTIM_SET1R_MSTCMP3_Pos (10U) GPIO_ODR_OD4_Pos (4U) DMA_NORMAL ((uint32_t)0x00000000U) LTDC_BPCR_AHBP_Pos (16U) HRTIM_RST1R_PER_Msk (0x1UL << HRTIM_RST1R_PER_Pos) LL_ADC_WriteReg(__INSTANCE__,__REG__,__VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) ETH_MACDR_TFCSTS_TRASFERIP ETH_MACDR_TFCSTS_TRASFERIP_Msk MDMA_SOURCE_BURST_32BEATS ((uint32_t)MDMA_CTCR_SBURST_0 | (uint32_t)MDMA_CTCR_SBURST_2) HSEM_C1ICR_ISC25_Msk (0x1UL << HSEM_C1ICR_ISC25_Pos) RCC_CIER_PLL3RDYIE RCC_CIER_PLL3RDYIE_Msk USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) HRTIM_DTR_DTR_8 (0x100UL << HRTIM_DTR_DTR_Pos) MPU_REGION_SIZE_16MB ((uint8_t)0x17) DMAMUX2_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel7_BASE) FMC_BTRx_DATAST_0 (0x01UL << FMC_BTRx_DATAST_Pos) __UDA_FBIT__ 32 ETH_MACAHR_MBC_LBITS15_8 (0x02000000U) TIM8_AF1_BKINP_Msk (0x1UL << TIM8_AF1_BKINP_Pos) SDMMC_MASK_TXFIFOHEIE_Pos (14U) SDMMC_RESP1_CARDSTATUS1_Pos (0U) USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk ETH_MACMDIOAR_CR_DIV42 (0U) FDCAN_TTOST_GFI_Pos (23U) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() SET_BIT(EXTI->PR1, PWR_EXTI_LINE_PVD) HRTIM_ADC2R_AD2TCC2_Pos (18U) SDMMC_CLKCR_NEGEDGE_Msk (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos) ADC_CSR_JQOVF_SLV_Pos (26U) HRTIM_BMTRGR_TDCMP2 HRTIM_BMTRGR_TDCMP2_Msk RCC_D3CCIPR_ADCSEL_0 (0x1UL << RCC_D3CCIPR_ADCSEL_Pos) FDCAN_TXBAR_AR_Msk (0xFFFFFFFFUL << FDCAN_TXBAR_AR_Pos) ETH_MACECR_DCRCC ETH_MACECR_DCRCC_Msk TIM_BDTR_MOE TIM_BDTR_MOE_Msk TIM15_AF1_BKCMP2E TIM15_AF1_BKCMP2E_Msk RCC_SAI23CLKSOURCE_CLKP RCC_D2CCIP1R_SAI23SEL_2 HRTIM_SET2R_TIMEVNT9_Pos (20U) HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 FMC_PMEM_MEMWAIT_1 (0x02UL << FMC_PMEM_MEMWAIT_Pos) _SIZE_T_DEFINED_  _REENT_INIT_RESERVED_0  FDCAN_ILS_RF1WL_Pos (5U) __LLFRACT_IBIT__ 0 ADC_SCAN_ENABLE (0x00000001UL) USB_OTG_GUSBCFG_ULPICSM_Pos (19U) SysTick_CTRL_COUNTFLAG_Pos 16U __HAL_PWR_AVD_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE(); __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE(); } while(0); __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE HRTIM_RST2R_TIMEVNT3 HRTIM_RST2R_TIMEVNT3_Msk ETH_MACECR_EIPGEN_Msk (0x1UL << ETH_MACECR_EIPGEN_Pos) FDCAN_TTIR_SMC_Pos (1U) adc_dma_result ETH_MMCTIR_TXMCOLGPIS_Msk (0x1UL << ETH_MMCTIR_TXMCOLGPIS_Pos) ADC_CR_JADSTART ADC_CR_JADSTART_Msk ETH_MACMDIOAR_CR_DIV124 ETH_MACMDIOAR_CR_DIV124_Msk EXTI_IMR1_IM27 EXTI_IMR1_IM27_Msk RCC_USART6CLKSOURCE_CSI RCC_USART16CLKSOURCE_CSI INT_FAST16_MAX (__INT_FAST16_MAX__) ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Pos (6U) FPU_MVFR1_FP_fused_MAC_Pos 28U DMA2D_BGPFCCR_CM_2 (0x4UL << DMA2D_BGPFCCR_CM_Pos) HRTIM_ADC4R_AD4MC3_Pos (2U) GPIO_AF6_SAI3 ((uint8_t)0x06) HAL_ERROR RCC_HSICFGR_HSICAL_6 (0x040UL << RCC_HSICFGR_HSICAL_Pos) COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) HSEM_C1MISR_MISF9_Msk (0x1UL << HSEM_C1MISR_MISF9_Pos) HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk AWD1_EVENT ADC_AWD1_EVENT MDMA_CISR_BTIF_Msk (0x1UL << MDMA_CISR_BTIF_Pos) HRTIM_ADC1R_AD1MPER_Msk (0x1UL << HRTIM_ADC1R_AD1MPER_Pos) CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB HRTIM_TIMDIER_REPIE_Msk (0x1UL << HRTIM_TIMDIER_REPIE_Pos) DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos) EXTI_D3PMR1_MR2_Msk (0x1UL << EXTI_D3PMR1_MR2_Pos) __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE _REENT_INIT_RESERVED_1  __HAL_RCC_GET_LPTIM2_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM2SEL))) RCC_FLAG_HSIDIV ((uint8_t)0x25) USB_OTG_HCINT_STALL_Pos (3U) __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__)) I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) DualModeData CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) __ARM_FEATURE_LDREX 7 GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) OPAMP_CSR_PGGAIN_0 (0x1UL << OPAMP_CSR_PGGAIN_Pos) HRTIM_RSTR_CMP2_Msk (0x1UL << HRTIM_RSTR_CMP2_Pos) SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) TPI_FFSR_FlInProg_Msk (0x1UL ) EXTI_SWIER1_SWIER10_Msk (0x1UL << EXTI_SWIER1_SWIER10_Pos) ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) RCC_AHB1LPENR_USB2OTGFSLPEN_Pos (27U) __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE SAI3_BASE (D2_APB2PERIPH_BASE + 0x6000UL) ETH_MACDR_TFCSTS_WAIT ETH_MACDR_TFCSTS_WAIT_Msk RCC_USART6CLKSOURCE_D2PCLK2 RCC_USART16CLKSOURCE_D2PCLK2 MPU_REGION_NUMBER10 ((uint8_t)0x0A) __HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOILPEN)) == 0U) HRTIM_TIMISR_O1STAT HRTIM_TIMISR_O1STAT_Msk __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI1EN) == 0U) RCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos) SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos) DMAMUX_CFR_CSOF10_Pos (10U) PWR_WKUPEPR_WKUPEN2_Pos (1U) RTC_WKUP_IRQn ETH_DMACSR_REB_Pos (19U) FDCAN_TTIE_GTEE FDCAN_TTIE_GTEE_Msk __HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST)) FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE MPU_REGION_SIZE_256KB ((uint8_t)0x11) PWR_CR3_VBRS PWR_CR3_VBRS_Msk ITM ((ITM_Type *) ITM_BASE ) SDMMC_CLKCR_NEGEDGE_Pos (16U) LTDC_LxCFBLR_CFBP_Pos (16U) DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos) LL_ADC_CHANNEL_0 (ADC_CHANNEL_0_NUMBER | ADC_CHANNEL_0_SMP | ADC_CHANNEL_0_BITFIELD ) FMC_BTRx_BUSTURN_1 (0x2UL << FMC_BTRx_BUSTURN_Pos) RCC_APB1HENR_CRSEN_Msk (0x1UL << RCC_APB1HENR_CRSEN_Pos) MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) DMAMUX_CxCR_SYNC_ID_Pos (24U) FLASH_CRCCR_CLEAN_SECT_Msk (0x1UL << FLASH_CRCCR_CLEAN_SECT_Pos) SPDIFRX_DR0_DR_Pos (0U) ETH_MTLRQCR_RQW_Msk (0x7UL << ETH_MTLRQCR_RQW_Pos) EXTI_IMR3_IM70_Pos (6U) HRTIM_RST2R_EXTVNT1_Pos (21U) RCC_UART5CLKSOURCE_PLL2 RCC_USART234578CLKSOURCE_PLL2 EXTI_D1 ((EXTI_Core_TypeDef *) EXTI_D1_BASE) TIM_OCMODE_RETRIGERRABLE_OPM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0) GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) TIM_CR1_CEN_Pos (0U) _WCHAR_T  USE_HAL_WWDG_REGISTER_CALLBACKS 0U LL_ADC_INJ_TRIG_EXT_LPTIM3_OUT (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) CFGR FLASH_SR_EOP_Pos (16U) ETH_MACSTNUR_TSSS_Msk (0x7FFFFFFFUL << ETH_MACSTNUR_TSSS_Pos) ETH_MACIVIR_CSVL_Pos (19U) EXTI_LINE_7 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x07U) RCC_APB2ENR_SAI2EN_Pos (23U) EXTI_PR1_PR1 EXTI_PR1_PR1_Msk RCC_FMCCLKSOURCE_PLL RCC_D1CCIPR_FMCSEL_0 __HAL_RCC_GET_QSPI_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_QSPISEL))) SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) SAI_xCR2_FFLUSH_Pos (3U) RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk ETH_MMCCR_CNTFREEZ_Pos (3U) __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,__TEMPSENSOR_ADC_DATA__,__ADC_RESOLUTION__) (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__), (__ADC_RESOLUTION__), LL_ADC_RESOLUTION_16B) * (__VREFANALOG_VOLTAGE__)) / TEMPSENSOR_CAL_VREFANALOG) - (int32_t) *TEMPSENSOR_CAL1_ADDR) ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP) ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) ) + TEMPSENSOR_CAL1_TEMP ) HRTIM_ADC3R_AD3TBC2_Pos (15U) CRS_ISR_ESYNCF_Pos (3U) __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT HRTIM_MCR_RETRIG HRTIM_MCR_RETRIG_Msk __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET FLASH_CR_SNB_Msk (0x7UL << FLASH_CR_SNB_Pos) CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk RCC_PERIPHCLK_USB ((uint64_t)(0x00040000U)) RTC_SSR_SS_Pos (0U) HRTIM_BMTRGR_MSTREP_Msk (0x1UL << HRTIM_BMTRGR_MSTREP_Pos) JPEG_CR_IFNFIE_Msk (0x1UL << JPEG_CR_IFNFIE_Pos) JPEG_CR_EOCIE_Msk (0x1UL << JPEG_CR_EOCIE_Pos) DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos) USART_CR3_IRLP USART_CR3_IRLP_Msk __HAL_RCC_USB1_OTG_HS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSLPEN)) != 0U) HSEM_C1ICR_ISC16_Msk (0x1UL << HSEM_C1ICR_ISC16_Pos) DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) RCC_PERIPHCLK_QSPI ((uint64_t)(0x02000000U)) RTC_ALRMAR_MSK3_Pos (23U) __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym) ETH_MACCR_RE_Pos (0U) HRTIM_RST1R_CMP1_Pos (3U) __HAL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__) __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL((__CHANNEL__)) ETH_MACLTCR_TWT ETH_MACLTCR_TWT_Msk ETH_MACHWF1R_TSOEN_Pos (18U) FDCAN_NDAT1_ND5_Pos (5U) FLASH_WPSN_WRPSN_Msk (0xFFUL << FLASH_WPSN_WRPSN_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 DAC_CR_DMAEN2_Pos (28U) TPI_DEVID_NrTraceInput_Msk (0x1FUL ) ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 EXTI_FTSR1_TR16_Msk (0x1UL << EXTI_FTSR1_TR16_Pos) FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos) SPI_IFCR_UDRC_Pos (5U) SAI_PDMDLY_DLYM1L_0 (0x1UL << SAI_PDMDLY_DLYM1L_Pos) SYSCFG_EXTICR1_EXTI3_PD (0x00003000U) __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7 __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE RAMECC_CR_ECCSEIE_Pos (2U) LTDC_LxWVPCR_WVSTPOS_Pos (0U) __predict_false(exp) __builtin_expect((exp), 0) ADC_CFGR_AWD1EN_BITOFFSET_POS (ADC_CFGR_AWD1EN_Pos) IS_OB_USER_IOHSLV(VALUE) (((VALUE) == OB_IOHSLV_DISABLE) || ((VALUE) == OB_IOHSLV_ENABLE)) DMA_REQUEST_DAC1_CH2 68U _Nonnull  USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk HRTIM_SET2R_PER HRTIM_SET2R_PER_Msk HRTIM_ADC4R_AD4TBC2 HRTIM_ADC4R_AD4TBC2_Msk USE_HAL_QSPI_REGISTER_CALLBACKS 0U MDMA_REQUEST_DMA1_Stream1_TC ((uint32_t)0x00000001U) EXTI_SWIER2_SWIER51_Pos (19U) FDCAN_RXF0C_F0SA_Msk (0x3FFFUL << FDCAN_RXF0C_F0SA_Pos) I2C_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN))) __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SPI1LPEN) FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk DMAMUX_CxCR_EGE_Pos (9U) USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk ADC_OFR4_OFFSET4_1 (0x0000002UL << ADC_OFR4_OFFSET4_Pos) RTC_BKP20R_Msk (0xFFFFFFFFUL << RTC_BKP20R_Pos) PWR_CPUCR_STOPF_Msk (0x1UL << PWR_CPUCR_STOPF_Pos) RCC_RTCCLKSOURCE_HSE_DIV53 (0x00035300U) __XSTRING(x) __STRING(x) RCC_SPI6CLKSOURCE_PCLK4 RCC_SPI6CLKSOURCE_D3PCLK1 FMC_SDTRx_TRAS_1 (0x2UL << FMC_SDTRx_TRAS_Pos) TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) DMA2D_ISR_TEIF_Msk (0x1UL << DMA2D_ISR_TEIF_Pos) PWR_CR1_ALS_1 (0x2UL << PWR_CR1_ALS_Pos) HRTIM_ADC1R_AD1TDPER_Pos (27U) FDCAN_NDAT2_ND47_Msk (0x1UL << FDCAN_NDAT2_ND47_Pos) FDCAN_IE_TSWE_Pos (16U) SPI_SR_TXTF_Msk (0x1UL << SPI_SR_TXTF_Pos) StreamIndex DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N JPEG_CONFR1_NF_1 (0x2UL << JPEG_CONFR1_NF_Pos) __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE TIM_DCR_DBA_Pos (0U) PTRDIFF_MAX (__PTRDIFF_MAX__) TPI_DEVID_PTINVALID_Pos 9U __CORE_CM7_H_DEPENDANT  RCC_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 EXTI_EMR2_EM62_Msk (0x1UL << EXTI_EMR2_EM62_Pos) __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE USB_OTG_DEVICE_BASE (0x800UL) DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos) HRTIM_ADC1R_AD1TEC3 HRTIM_ADC1R_AD1TEC3_Msk BDMA_CCR_DIR_Pos (4U) GPIO_AF10_SDMMC2 ((uint8_t)0x0A) PWR_CPUCR_PDDS_D3_Pos (2U) DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) ADC_JSQR_JL ADC_JSQR_JL_Msk IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) ADC_CR_LINCALRDYW3_Pos (24U) TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) ETH_MACIER_PMTIE ETH_MACIER_PMTIE_Msk TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos) __STATIC_FORCEINLINE __attribute__((always_inline)) static inline ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) SDMMC_CLKCR_BUSSPEED_Msk (0x1UL << SDMMC_CLKCR_BUSSPEED_Pos) DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos) USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos) LTDC_LxCFBLR_CFBP LTDC_LxCFBLR_CFBP_Msk HRTIM_RST2R_PER_Msk (0x1UL << HRTIM_RST2R_PER_Pos) GPIO_BSRR_BR5_Pos (21U) REV_ID_V ((uint32_t)0x2003) GPIO_OTYPER_OT12_Pos (12U) HRTIM_BMTRGR_TBCMP2_Pos (14U) FDCANCCU_CREL_MON_Pos (8U) PLL_TIMEOUT_VALUE (2U) ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) ETH_MACTTSSNR_TXTSSLO_Pos (0U) RCC_D2CFGR_D2PPRE2_DIV2_Pos (10U) TIM_CLEARINPUTSOURCE_NONE 0x00000000U HRTIM_CPT1CR_EXEV2CPT HRTIM_CPT1CR_EXEV2CPT_Msk RCC_RTCCLKSOURCE_HSE_DIV3 (0x00003300U) HSEM_C1MISR_MISF10_Pos (10U) GPIO_AF3_LPTIM3 ((uint8_t)0x03) Channel RCC_APB1HLPENR_OPAMPLPEN_Pos (4U) RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0 __NVIC_PRIO_BITS 4U SAI_xCR1_MCKEN_Pos (27U) CALFACT2 HRTIM_EECR2_EE9SRC_Msk (0x3UL << HRTIM_EECR2_EE9SRC_Pos) __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM13RST) GPIO_BSRR_BS9_Pos (9U) TIM_TIM1_ETR_COMP2 TIM1_AF1_ETRSEL_1 HRTIM_FLTINR1_FLT2F_1 (0x2UL << HRTIM_FLTINR1_FLT2F_Pos) GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) ADC_CHANNEL_16_SMP (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) FDCAN_RXF0C_F0S_Msk (0x7FUL << FDCAN_RXF0C_F0S_Pos) SYSCFG_EXTICR4_EXTI14_PB (0x00000100U) __FLT_DECIMAL_DIG__ 9 RCC_CR_HSI48RDY_Pos (13U) RCC_LPTIM2CLKSOURCE_LSI RCC_D3CCIPR_LPTIM2SEL_2 USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk __FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x BDMA_ISR_TEIF6 BDMA_ISR_TEIF6_Msk RCC_RTCCLKSOURCE_HSE_DIV46 (0x0002E300U) HRTIM_CR2_MSWU_Pos (0U) HRTIM_MCR_CONT_Msk (0x1UL << HRTIM_MCR_CONT_Pos) EXTI_D3PMR1_MR25 EXTI_D3PMR1_MR25_Msk HRTIM_SET1R_EXTVNT3 HRTIM_SET1R_EXTVNT3_Msk TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6) || ((INSTANCE) == UART7) || ((INSTANCE) == UART8)) USART_CR2_RXINV_Pos (16U) RCC_D3CFGR_D3PPRE_2 (0x4UL << RCC_D3CFGR_D3PPRE_Pos) ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) MPU_REGION_SIZE_4GB ((uint8_t)0x1F) __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED IS_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= (0x3FFF0000U)) ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) RCC_APB2ENR_TIM17EN RCC_APB2ENR_TIM17EN_Msk RCC_AHB4RSTR_GPIOGRST_Pos (6U) EXTI9_5_IRQn HRTIM_MCMP1R_MCMP1R HRTIM_MCMP1R_MCMP1R_Msk LL_ADC_REG_TRIG_EXT_TIM2_CH2 (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) __HAL_RCC_ADC12_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ADC12LPEN)) TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) FDCAN_IE_TEFFE FDCAN_IE_TEFFE_Msk _LITE_EXIT 1 RCC_APB4ENR_LPUART1EN RCC_APB4ENR_LPUART1EN_Msk JPEG_CONFR7_HSF JPEG_CONFR7_HSF_Msk I2C_CR1_PECEN I2C_CR1_PECEN_Msk __unused __attribute__((__unused__)) __HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM12LPEN) DFSDM_FLTISR_RCIP_Pos (14U) ADC_SMPR2_SMP14_Pos (12U) __WINT_TYPE__ unsigned int HRTIM_RSTER_TIMCCMP2 HRTIM_RSTER_TIMCCMP2_Msk CFR_BASE WWDG_CFR_BASE LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM ( ADC_CCR_DUAL_1 | ADC_CCR_DUAL_0) USART_CR3_WUS USART_CR3_WUS_Msk ETH_MMCCR_CNTSTOPRO ETH_MMCCR_CNTSTOPRO_Msk HRTIM_CPT1CR_TE1SET_Msk (0x1UL << HRTIM_CPT1CR_TE1SET_Pos) ADC_OFR2_OFFSET2_19 (0x0080000UL << ADC_OFR2_OFFSET2_Pos) DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) __ASM __asm FDCAN_TTOCN_NIG_Msk (0x1UL << FDCAN_TTOCN_NIG_Pos) DMA2D_RGB565 DMA2D_OUTPUT_RGB565 I2C_ISR_BUSY_Pos (15U) HRTIM_RST1R_TIMEVNT4 HRTIM_RST1R_TIMEVNT4_Msk RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) EXTI_EMR2_EM39 EXTI_EMR2_EM39_Msk HRTIM_RSTER_TIMACMP2 HRTIM_RSTER_TIMACMP2_Msk HAL_ADCEx_MultiModeConfigChannel DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos) RCC_FLAG_PORRST ((uint8_t)0x97) SPDIFRX_IMR_RXNEIE_Pos (0U) USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk HRTIM_SET1R_TIMEVNT5_Msk (0x1UL << HRTIM_SET1R_TIMEVNT5_Pos) MDIOS_CR_EN MDIOS_CR_EN_Msk HRTIM_TIMISR_CMP2 HRTIM_TIMISR_CMP2_Msk MDMA_CCR_PL_Pos (6U) ETH_MACATSSR_AUXTSHI_Pos (0U) I2C_FASTMODEPLUS_I2C2 SYSCFG_PMCR_I2C2_FMP PWR_PVDLEVEL_2 PWR_CR1_PLS_LEV2 __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) == 0U) EXTI_IMR2_IM58_Msk (0x1UL << EXTI_IMR2_IM58_Pos) HRTIM_RSTR_TIMCCMP1 HRTIM_RSTR_TIMCCMP1_Msk __HAL_RCC_PLL3_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLL3ON) DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos) TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) HRTIM_DTR_SDTF_Msk (0x1UL << HRTIM_DTR_SDTF_Pos) ETH_MACPPSWR_PPSWIDTH0_Pos (0U) FLASH_CCR_CLR_RDSERR_Pos (24U) __ACCUM_EPSILON__ 0x1P-15K __LDBL_NORM_MAX__ 1.7976931348623157e+308L LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos) SPI1_BASE (D2_APB2PERIPH_BASE + 0x3000UL) __LDBL_HAS_INFINITY__ 1 TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 ADC_EXTERNALTRIG_T3_TRGO (LL_ADC_REG_TRIG_EXT_TIM3_TRGO) TIM_CCMR3_OC6CE_Pos (15U) TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1 __HAL_RCC_GET_I2C3_SOURCE __HAL_RCC_GET_I2C123_SOURCE LTDC_LxCR_COLKEN LTDC_LxCR_COLKEN_Msk LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk OPAMP2_CSR_CALSEL_0 (0x1UL << OPAMP2_CSR_CALSEL_Pos) FDCAN_NDAT2_ND38_Msk (0x1UL << FDCAN_NDAT2_ND38_Pos) WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) FDCAN_TTIE_SBCE_Msk (0x1UL << FDCAN_TTIE_SBCE_Pos) USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U) OB_SECURE_RDP_ERASE FLASH_SCAR_DMES __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE ADC_CONVERSIONDATA_DR ((uint32_t)0x00000000) EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) HRTIM_MCR_CK_PSC_1 (0x2UL << HRTIM_MCR_CK_PSC_Pos) ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) ADC_EXTERNALTRIGINJEC_T8_TRGO2 (LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2) GPIO_AF3_LPUART ((uint8_t)0x03) GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) DMAMUX2_Channel3_BASE (DMAMUX2_BASE + 0x000CUL) ETH_DMACSR_ERI ETH_DMACSR_ERI_Msk DMA_REQUEST_DFSDM1_FLT2 103U INT_FAST32_MAX (__INT_FAST32_MAX__) USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) MDMA_CBRUR_SUV_Pos (0U) DMA_REQUEST_HASH_IN 78U FDCAN_TTILS_TTMIS FDCAN_TTILS_TTMIS_Msk __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) HRTIM_TIMDIER_RST1IE_Msk (0x1UL << HRTIM_TIMDIER_RST1IE_Pos) USE_HAL_HASH_REGISTER_CALLBACKS 0U COMP_CFGRx_HYST COMP_CFGRx_HYST_Msk __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE MDMA_CTCR_PAM_1 (0x2UL << MDMA_CTCR_PAM_Pos) RCC_AHB1ENR_ETH1RXEN RCC_AHB1ENR_ETH1RXEN_Msk DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos) USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) ETH_DMACSR_TPS_Msk (0x1UL << ETH_DMACSR_TPS_Pos) GPIO_SPEED_FREQ_VERY_HIGH (0x00000003U) RCC_AHB4LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOALPEN_Pos) DCMI_CR_ENABLE_Pos (14U) HRTIM_PER_PER HRTIM_PER_PER_Msk USART_CR3_DDRE USART_CR3_DDRE_Msk ETH_MMCTIR_TXLPIUSCIS ETH_MMCTIR_TXLPIUSCIS_Msk USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) I2C_OAR2_OA2MASK03_Pos (8U) HSEM_C1ISR_ISF19_Pos (19U) RCC_AHB1ENR_USB2OTGHSEN RCC_AHB1ENR_USB2OTGFSEN QUADSPI_DCR_FSIZE_Pos (16U) RCC_CECCLKSOURCE_LSE (0x00000000U) SWPMI_TDR_TD_Pos (0U) IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk _SYS__INTSUP_H  __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE ADC_ANALOGWATCHDOG_SINGLE_INJEC (ADC_CFGR_AWD1SGL | ADC_CFGR_JAWD1EN) HRTIM_RSTDR_TIMBCMP1_Pos (22U) ETH_MTLRQMPOCR_MISPKTCNT_Msk (0x7FFUL << ETH_MTLRQMPOCR_MISPKTCNT_Pos) HRTIM_MCR_MREPU_Msk (0x1UL << HRTIM_MCR_MREPU_Pos) GPIO_PIN_13 ((uint16_t)0x2000) __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE EXTI_EMR1_EM26 EXTI_EMR1_EM26_Msk TIM1_AF1_ETRSEL_1 (0x2UL << TIM1_AF1_ETRSEL_Pos) RCC_D3CCIPR_LPTIM345SEL_1 (0x2UL << RCC_D3CCIPR_LPTIM345SEL_Pos) DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos) HRTIM_ADC1R_AD1TCPER_Pos (23U) ADC_EXTERNALTRIG_T1_TRGO (LL_ADC_REG_TRIG_EXT_TIM1_TRGO) HRTIM_RST1R_EXTVNT3_Msk (0x1UL << HRTIM_RST1R_EXTVNT3_Pos) LL_ADC_SAMPLINGTIME_32CYCLES_5 (ADC_SMPR2_SMP10_2 ) __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM14EN) == 0U) ETH_MACIVIR_VLC_VLANTAGINSERT_Msk (0x1UL << ETH_MACIVIR_VLC_VLANTAGINSERT_Pos) __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT 28U RCC_D1CCIPR_QSPISEL_1 (0x2UL << RCC_D1CCIPR_QSPISEL_Pos) FMC_BCRx_FACCEN_Msk (0x1UL << FMC_BCRx_FACCEN_Pos) ETH_MACTSIACR_OSTIAC ETH_MACTSIACR_OSTIAC_Msk __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED LPTIM_ICR_ARROKCF_Pos (4U) USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) FDCAN_ILS_EWE_Msk (0x1UL << FDCAN_ILS_EWE_Pos) FDCAN_ILS_BECE FDCAN_ILS_BECE_Msk MDMA_REQUEST_JPEG_INFIFO_TH ((uint32_t)0x00000011U) __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM13EN) != 0U) ETH_MACDR_TPESTS ETH_MACDR_TPESTS_Msk USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos) __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET LL_ADC_FLAG_ADRDY ADC_ISR_ADRDY EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos) TIM15_AF1_BKINP_Msk (0x1UL << TIM15_AF1_BKINP_Pos) LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS SYSCFG_EXTICR1_EXTI2_PA (0U) RTC_BKP28R RTC_BKP28R_Msk __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_ADC3LPEN) FDCAN_RXF1S_F1PI_Msk (0x3FUL << FDCAN_RXF1S_F1PI_Pos) ADC_LEFTBITSHIFT_14 (LL_ADC_LEFT_BIT_SHIFT_14) RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) HRTIM_MISR_SYNC_Msk (0x1UL << HRTIM_MISR_SYNC_Pos) HRTIM_TIMISR_O2CPY_Pos (21U) RCC_D3CCIPR_SPI6SEL_Msk (0x7UL << RCC_D3CCIPR_SPI6SEL_Pos) FPU_FPCCR_USER_Pos 1U DMAMUX_CSR_SOF6_Pos (6U) HRTIM_ADC4R_AD4TCRST_Msk (0x1UL << HRTIM_ADC4R_AD4TCRST_Pos) DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE TIM_DCR_DBL TIM_DCR_DBL_Msk HRTIM_RSTDR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTDR_TIMBCMP1_Pos) __HAL_RCC_UART8_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART8RST) USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U) SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos) HSEM_C1ISR_ISF15 HSEM_C1ISR_ISF15_Msk ETH_DMACSR_FBE ETH_DMACSR_FBE_Msk EXTI_GPIOE 0x00000004U DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos) SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos) BDMA_ISR_TCIF5_Msk (0x1UL << BDMA_ISR_TCIF5_Pos) I2C_DIRECTION_RECEIVE (0x00000001U) GPIO_AF8_UART8 ((uint8_t)0x08) ADC_CHANNEL_13 (LL_ADC_CHANNEL_13) DMA_REQUEST_SPI5_RX 85U CRS_CR_SYNCWARNIE_Pos (1U) HRTIM_TIMCR_TBU HRTIM_TIMCR_TBU_Msk FDCAN_IE_RF1NE_Msk (0x1UL << FDCAN_IE_RF1NE_Pos) RTC_BKP21R_Pos (0U) HRTIM_EEFR2_EE6LTCH_Pos (0U) EXTI_LINE8 ((uint32_t)0x08) HRTIM_RSTR_EXTEVNT9 HRTIM_RSTR_EXTEVNT9_Msk __HAL_RCC_FDCAN_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_FDCANEN) != 0U) FDCAN_PSR_REDL_Pos (13U) __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT FDCAN_GFC_RRFE_Msk (0x1UL << FDCAN_GFC_RRFE_Pos) MDMA_CTCR_SINCOS_Pos (8U) __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0) USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos) RCC_D2CCIP1R_FDCANSEL_0 (0x1UL << RCC_D2CCIP1R_FDCANSEL_Pos) OversamplingStopReset RCC_AHB1ENR_ETH1MACEN_Pos (15U) BRE_BitNumber BRE_BIT_NUMBER LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS (ADC_SQR1_L_3 ) __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOHLPEN)) != 0U) RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos) RCC_D1CFGR_D1CPRE_DIV2 RCC_D1CFGR_D1CPRE_DIV2_Msk USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) COMP_CFGRx_BRGEN_Pos (1U) RCC_APB4RSTR_LPTIM5RST RCC_APB4RSTR_LPTIM5RST_Msk __ORDER_BIG_ENDIAN__ 4321 HRTIM_EECR2_EE6SRC_1 (0x2UL << HRTIM_EECR2_EE6SRC_Pos) OB_PCROP_RDP_NOT_ERASE 0x00000000U EXTI_IMR1_IM7_Pos (7U) TIM8_BRK_TIM12_IRQn TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__); } while(0) ETH_MACPFR_DNTU_Pos (21U) OPAMP_CSR_VPSEL_0 (0x1UL << OPAMP_CSR_VPSEL_Pos) RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos) EXTI_D3PCR1H_PCS21 EXTI_D3PCR1H_PCS21_Msk __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L) RCC_APB4ENR_COMP12EN_Pos (14U) LL_ADC_REG_TRIG_EXT_TIM4_TRGO (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) TIM13_BASE (D2_APB1PERIPH_BASE + 0x1C00UL) __HAL_RCC_TIM15_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM15EN) != 0U) DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos) ETH_MACLCSR_LPITCSE ETH_MACLCSR_LPITCSE_Msk HRTIM_MCR_HALF_Msk (0x1UL << HRTIM_MCR_HALF_Pos) USB_OTG_GLPMCFG_BESLTHRS_Pos (8U) TIM_BREAKINPUTSOURCE_COMP2 0x00000004U HRTIM_RST1R_TIMEVNT6_Msk (0x1UL << HRTIM_RST1R_TIMEVNT6_Pos) HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY ADC_EXTERNALTRIG_T1_TRGO2 (LL_ADC_REG_TRIG_EXT_TIM1_TRGO2) ETH_DMADSR_TPS_SUSPENDED ETH_DMADSR_TPS_SUSPENDED_Msk GPIO_LCKR_LCK7_Pos (7U) SYSCFG_EXTICR2_EXTI5_PE (0x00000040U) NVIC_GetPriority __NVIC_GetPriority HSEM_C1ICR_ISC25_Pos (25U) RCC_D3AMR_LPUART1AMEN_Pos (3U) HRTIM_SET2R_TIMEVNT1_Pos (12U) ETH_MACSTNUR_TSSS ETH_MACSTNUR_TSSS_Msk HRTIM_CPT1CR_TE1SET_Pos (28U) MDMA_CMAR_MAR_Pos (0U) LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk USB_OTG_GOTGINT_HNGDET_Pos (17U) I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk SPDIFRX_DR0_DR_Msk (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos) USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk TIM_CHANNEL_1 0x00000000U SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos) MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) RCC_LPUART1CLKSOURCE_PLL3 RCC_D3CCIPR_LPUART1SEL_1 EXTI_EMR3_EM81_Pos (17U) DWT_CTRL_EXCEVTENA_Pos 18U PWR_WKUPFR_WKUPF1 PWR_WKUPFR_WKUPF1_Msk HAL_RCC_REV_Y_HSITRIM_Pos (12U) I2C_TIMINGR_SCLH_Pos (8U) EXTI_IMR2_IM43_Pos (11U) HRTIM_EEFR2_EE9LTCH_Pos (18U) FMC_SDCRx_RBURST_Pos (12U) TIM_DMABase_RCR TIM_DMABASE_RCR SDMMC_IDMA_IDMAEN_Msk (0x1UL << SDMMC_IDMA_IDMAEN_Pos) _REENT_SIGNAL_BUF(ptr) ((ptr)->_signal_buf) RCC_APB2RSTR_SPI5RST_Msk (0x1UL << RCC_APB2RSTR_SPI5RST_Pos) IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_TRC)) QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos) EXTI_IMR2_IM32_Msk (0x1UL << EXTI_IMR2_IM32_Pos) IS_RCC_PLL2RGE_VALUE(VALUE) (((VALUE) == RCC_PLL2VCIRANGE_0) || ((VALUE) == RCC_PLL2VCIRANGE_1) || ((VALUE) == RCC_PLL2VCIRANGE_2) || ((VALUE) == RCC_PLL2VCIRANGE_3)) __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED GPIO_ODR_OD6_Pos (6U) __SIZE_T  HRTIM_CPT1CR_EXEV7CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV7CPT_Pos) HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup SYSCFG_EXTICR3_EXTI8_PE (0x00000004U) HRTIM_CPT1CR_TC1RST HRTIM_CPT1CR_TC1RST_Msk __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid) ETH_MTLQICSR_TXUIE_Msk (0x1UL << ETH_MTLQICSR_TXUIE_Pos) EXTI_IMR3_IM82 EXTI_IMR3_IM82_Msk SAI_xCR2_CPL SAI_xCR2_CPL_Msk RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 FMC_ECCR3_ECC3_Msk (0xFFFFFFFFUL << FMC_ECCR3_ECC3_Pos) TIM8_AF2_BK2INP TIM8_AF2_BK2INP_Msk __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE SPI_IER_RXPIE_Msk (0x1UL << SPI_IER_RXPIE_Pos) TIM3_AF1_ETRSEL_1 (0x2UL << TIM3_AF1_ETRSEL_Pos) HRTIM_SET2R_EXTVNT2_Pos (22U) BDMA_FLAG_TE4 ((uint32_t)0x00080000) USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U) DMAMUX_RGxCR_GPOL_Pos (17U) FMC_PMEM_MEMWAIT_4 (0x10UL << FMC_PMEM_MEMWAIT_Pos) DMA_REQUEST_MEM2MEM 0U OSPEEDR HRTIM_MDIER_MUPDIE_Pos (6U) CR_CSSON_BB RCC_CR_CSSON_BB MDMA_GISR0_GIF11 MDMA_GISR0_GIF11_Msk HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT HRTIM_BMCR_BMPRSC_3 (0x8UL << HRTIM_BMCR_BMPRSC_Pos) HRTIM_MCR_HALF_Pos (5U) HRTIM_FLTR_FLT4EN HRTIM_FLTR_FLT4EN_Msk FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV USART_PRESC_PRESCALER_Pos (0U) HSEM_C1IER_ISE6_Pos (6U) __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM7LPEN) ETH_MACHWF0R_ACTPHYSEL_Msk (0x7UL << ETH_MACHWF0R_ACTPHYSEL_Pos) RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos) TIM_ARR_ARR TIM_ARR_ARR_Msk ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) RCC_PLL2FRACR_FRACN2_Pos (3U) HRTIM_MCR_PREEN_Msk (0x1UL << HRTIM_MCR_PREEN_Pos) _LOCK_RECURSIVE_T _LOCK_T FDCAN_NDAT2_ND49_Pos (17U) RCC_APB1HLPENR_SWPMILPEN_Msk (0x1UL << RCC_APB1HLPENR_SWPMILPEN_Pos) __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE HRTIM_ADC4R_AD4TEC2_Pos (28U) __GXX_ABI_VERSION 1016 HRTIM_BMCR_TEBM_Pos (21U) SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) IS_OB_IWDG1_SOURCE(SOURCE) (((SOURCE) == OB_IWDG1_SW) || ((SOURCE) == OB_IWDG1_HW)) SPI_CFG2_SP_1 (0x2UL << SPI_CFG2_SP_Pos) FDCAN_IE_RF0LE FDCAN_IE_RF0LE_Msk DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x0018UL) HSEM_CR_COREID_Pos (8U) __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET EXTI_D3PMR1_MR15_Pos (15U) DMA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1) RCC_CRS_IT_ERROR_MASK ((uint32_t)(RCC_CRS_IT_TRIMOVF | RCC_CRS_IT_SYNCERR | RCC_CRS_IT_SYNCMISS)) EXTI15_10_IRQn ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) FDCAN_TTILS_SWES_Msk (0x1UL << FDCAN_TTILS_SWES_Pos) FMC_SDCRx_RPIPE_Msk (0x3UL << FMC_SDCRx_RPIPE_Pos) RCC_D2CCIP2R_LPTIM1SEL_1 (0x2UL << RCC_D2CCIP2R_LPTIM1SEL_Pos) GPIOH_PIN_AVAILABLE GPIO_PIN_All FLASH_FLAG_STRBER_BANK2R FLASH_FLAG_STRBERR_BANK2 DMA_LIFCR_CDMEIF1_Pos (8U) __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET HRTIM_RST2R_TIMEVNT6_Msk (0x1UL << HRTIM_RST2R_TIMEVNT6_Pos) TIM_SR_BIF TIM_SR_BIF_Msk FDCAN_NDAT1_ND0_Msk (0x1UL << FDCAN_NDAT1_ND0_Pos) IS_RCC_PLL3N_VALUE(VALUE) ((4U <= (VALUE)) && ((VALUE) <= 512U)) __FLT32X_HAS_QUIET_NAN__ 1 RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos) HSEM_C1IER_ISE26_Pos (26U) __USFRACT_IBIT__ 0 USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos) EXTI_EMR1_EM29 EXTI_EMR1_EM29_Msk PWR_WKUPEPR_WKUPPUPD1_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD1_Pos) HRTIM_ODISR_TD2ODIS_Msk (0x1UL << HRTIM_ODISR_TD2ODIS_Pos) PWR_CR2_TEMPH PWR_CR2_TEMPH_Msk RCC_APB2ENR_SAI2EN_Msk (0x1UL << RCC_APB2ENR_SAI2EN_Pos) USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk EXTI_IMR3_IM67 EXTI_IMR3_IM67_Msk ADC_JDR3_JDATA_4 (0x00000010UL << ADC_JDR3_JDATA_Pos) HRTIM_ODSR_TC2ODS_Pos (5U) USART_ISR_TC_Pos (6U) FDCAN_PSR_ACT_Pos (3U) TEMPSENSOR_CAL1_TEMP (30L) IS_DMA_DMAMUX_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7) || ((INSTANCE) == BDMA_Channel0) || ((INSTANCE) == BDMA_Channel1) || ((INSTANCE) == BDMA_Channel2) || ((INSTANCE) == BDMA_Channel3) || ((INSTANCE) == BDMA_Channel4) || ((INSTANCE) == BDMA_Channel5) || ((INSTANCE) == BDMA_Channel6) || ((INSTANCE) == BDMA_Channel7)) ETH_MACIVIR_VLT_CFIDEI_Pos (12U) FLASH_SR_QW_Msk (0x1UL << FLASH_SR_QW_Pos) ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) TIM5_AF1_ETRSEL_1 (0x2UL << TIM5_AF1_ETRSEL_Pos) DMA_REQUEST_TIM5_CH1 55U EXTI_EMR3_EM74_Pos (10U) RCC_CFGR_HRTIMSEL_Msk (0x1UL << RCC_CFGR_HRTIMSEL_Pos) LPTIM4_OUT_CLEAR ((uint32_t)0x00000002) RCC_APB4RSTR_VREFRST_Pos (15U) SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk RAMECC_SR_SEDCF_Pos (0U) SCnSCB_ACTLR_DISMCYCINT_Msk (1UL ) DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos) PVD_AVD_IRQn ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) SPI_SR_RXPLVL SPI_SR_RXPLVL_Msk COMP_OR_AFOPG2_Msk (0x1UL << COMP_OR_AFOPG2_Pos) FLASH_IT_OPERR_BANK2 (FLASH_CR_OPERRIE | 0x80000000U) HSEM_C1ISR_ISF30 HSEM_C1ISR_ISF30_Msk PWR_WKUPEPR_WKUPEN4_Pos (3U) USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos) __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOELPEN) TPI_FFSR_FlInProg_Pos 0U USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U) __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) ADC_OFR3_OFFSET3_3 (0x0000008UL << ADC_OFR3_OFFSET3_Pos) HSEM_C1MISR_MISF9 HSEM_C1MISR_MISF9_Msk __HAL_RCC_TIM14_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM14EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM14EN); UNUSED(tmpreg); } while(0) I2C_FASTMODEPLUS_I2C3 SYSCFG_PMCR_I2C3_FMP ETH_MACVTR_EVLS_Msk (0x3UL << ETH_MACVTR_EVLS_Pos) FDCAN_TSCV_TSC_Msk (0xFFFFUL << FDCAN_TSCV_TSC_Pos) PMODE_BIT_NUMBER VOS_BIT_NUMBER __HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM5LPEN)) == 0U) HRTIM_ADC4R_AD4TCC2_Msk (0x1UL << HRTIM_ADC4R_AD4TCC2_Pos) ETH_MACA3HR_AE_Pos (31U) EXTI_TRIGGER_RISING 0x00000001U ETH_MACPFR_PCF_FORWARDALL ETH_MACPFR_PCF_FORWARDALL_Msk USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk EXTI_D3PMR1_MR6 EXTI_D3PMR1_MR6_Msk ETH_DMACIER_RBUE_Msk (0x1UL << ETH_DMACIER_RBUE_Pos) USART_ISR_TEACK USART_ISR_TEACK_Msk DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) ADC_CFGR2_OVSR_Msk (0x3FFUL << ADC_CFGR2_OVSR_Pos) ADC_FLAG_JQOVF ADC_ISR_JQOVF FDCAN_TTIE_SMCE_Pos (1U) SYSCFG_CCVR_PCV SYSCFG_CCVR_PCV_Msk EXTI_LINE_42 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0AU) USB_OTG_GUSBCFG_SRPCAP_Pos (8U) __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk HRTIM_REP_REP HRTIM_REP_REP_Msk GPIO_MODER_MODE9_Pos (18U) SCB_ICSR_NMIPENDSET_Pos 31U DMA2D_BGPFCCR_AM_1 (0x2UL << DMA2D_BGPFCCR_AM_Pos) RCC_LPTIM3CLKSOURCE_LSI RCC_LPTIM345CLKSOURCE_LSI __WCHAR_TYPE__ unsigned int FDCANCCU_CREL_REL FDCANCCU_CREL_REL_Msk SPI_SR_TSERF SPI_SR_TSERF_Msk MDIOS_CR_EN_Pos (0U) __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE __HAL_RCC_SAI3_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SAI3RST) GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) SPI_IFCR_OVRC SPI_IFCR_OVRC_Msk HRTIM_EECR2_EE7SRC_Msk (0x3UL << HRTIM_EECR2_EE7SRC_Pos) ETH_MACDR_RPESTS_Msk (0x1UL << ETH_MACDR_RPESTS_Pos) RCC_PLLCKSELR_DIVM3_3 (0x08UL << RCC_PLLCKSELR_DIVM3_Pos) DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20UL) EXTI_EMR2_EM32_Pos (0U) EXTI_EMR2_EM46 EXTI_EMR2_EM46_Msk DLYB_SDMMC1_BASE (D1_AHB1PERIPH_BASE + 0x8000UL) HRTIM_BDTUPR_TIMCMP2_Pos (7U) FLASH_CRCCR_START_CRC_Msk (0x1UL << FLASH_CRCCR_START_CRC_Pos) ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON)) FDCAN_NDAT2_ND38 FDCAN_NDAT2_ND38_Msk EXTI_IMR3_IM77_Pos (13U) LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk FLASH_CCR_CLR_CRCRDERR FLASH_CCR_CLR_CRCRDERR_Msk ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) PWR_D3CR_VOS PWR_D3CR_VOS_Msk HRTIM_TIMISR_O2CPY_Msk (0x1UL << HRTIM_TIMISR_O2CPY_Pos) EXTI_FTSR1_TR1 EXTI_FTSR1_TR1_Msk DMA_REQUEST_DFSDM1_FLT1 102U EXTI_IMR2_IM54 EXTI_IMR2_IM54_Msk RCC_D3CFGR_D3PPRE_DIV2 RCC_D3CFGR_D3PPRE_DIV2_Msk BusFault_IRQn ETH_MACIVIR_VLC_VLANTAGINSERT ETH_MACIVIR_VLC_VLANTAGINSERT_Msk TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED SDMMC_IDMABSIZE_IDMABNDT_Pos (5U) EXTI_PR1_PR0_Msk (0x1UL << EXTI_PR1_PR0_Pos) RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) EXTI_SWIER1_SWIER15_Pos (15U) FDCAN_NDAT1_ND7_Pos (7U) ETH_MACVIR_VLTI_Pos (20U) ETH_MACVTR_DOVLTC ETH_MACVTR_DOVLTC_Msk TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos) MDMA_CTCR_SINCOS_Msk (0x3UL << MDMA_CTCR_SINCOS_Pos) FDCAN_PSR_REDL FDCAN_PSR_REDL_Msk ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) ETH_MACSPI1R_SPI1 ETH_MACSPI1R_SPI1_Msk getchar_unlocked() _getchar_unlocked() SPI_IER_DXPIE SPI_IER_DXPIE_Msk CoreDebug_DHCSR_C_MASKINTS_Pos 3U HRTIM_RST2R_CMP2_Pos (4U) HAL_ADC_ConvCpltCallback DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) BDMA_IFCR_CTCIF2_Msk (0x1UL << BDMA_IFCR_CTCIF2_Pos) ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) SPI_IFCR_EOTC_Pos (3U) TIM_EGR_UG_Pos (0U) I2C_HandleTypeDef USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) EXTI_EMR2_EM60_Pos (28U) RTC_ALRMBR_DT_Pos (28U) USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos) DBGMCU_APB3FZ1_DBG_WWDG1_Msk (0x1UL << DBGMCU_APB3FZ1_DBG_WWDG1_Pos) TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk HRTIM_DTR_DTFSLK_Pos (30U) EXTI_PR1_PR5_Msk (0x1UL << EXTI_PR1_PR5_Pos) HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC RCC_SAI4BCLKSOURCE_PLL2 RCC_D3CCIPR_SAI4BSEL_0 ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos) PWR_PVDLEVEL_5 PWR_CR1_PLS_LEV5 CRC_CR_RESET_Pos (0U) ETH_MACPFR_SAIF_Pos (8U) PWR_WKUPCR_WKUPC1 PWR_WKUPCR_WKUPC1_Msk USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos) RAMECC_IER_GIE_Msk (0x1UL << RAMECC_IER_GIE_Pos) MDMA_CTCR_SSIZE_Pos (4U) LTDC_IER_FUIE_Msk (0x1UL << LTDC_IER_FUIE_Pos) RCC_D3AMR_I2C4AMEN_Msk (0x1UL << RCC_D3AMR_I2C4AMEN_Pos) HAL_DMAMUX2_REQ_GEN_ADC3_IT 26U GPIO_LCKR_LCK14_Pos (14U) USB_OTG_DIEPCTL_USBAEP_Pos (15U) COMP_IRQHandler COMP1_IRQHandler HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos) LL_ADC_FLAG_JEOS_SLV ADC_CSR_JEOS_SLV PWR_CR1_PLS_LEV1 PWR_CR1_PLS_LEV1_Msk __size_t__  HRTIM_BDMUPR_MPER HRTIM_BDMUPR_MPER_Msk DBGMCU_APB4FZ1_DBG_RTC_Pos (16U) ETH_MACCR_BL_1 (0x3UL << ETH_MACCR_BL_Pos) RTC_ISR_ITSF_Msk (0x1UL << RTC_ISR_ITSF_Pos) ETH_MACHWF0R_MMCSEL ETH_MACHWF0R_MMCSEL_Msk __USART_ENABLE __HAL_USART_ENABLE USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) FDCAN_TXBCIE_CFIE FDCAN_TXBCIE_CFIE_Msk HAL_MDMA_ERROR_READ_XFER ((uint32_t)0x00000001U) PWR_FLAG_ACTVOS (0x0EU) SYSCFG_EXTICR2_EXTI6_PC (0x00000200U) USART6_BASE (D2_APB2PERIPH_BASE + 0x1400UL) ADC_SAMPLETIME_1CYCLE_5 (LL_ADC_SAMPLINGTIME_1CYCLE_5) USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED RCC_D1CFGR_D1PPRE_DIV2 RCC_D1CFGR_D1PPRE_DIV2_Msk QUADSPI_DCR_CKMODE_Pos (0U) NOR_SUCCESS HAL_NOR_STATUS_SUCCESS BDMA_ISR_HTIF1_Pos (6U) SYSCFG_PMCR_EPIS_SEL_0 (0x1UL << SYSCFG_PMCR_EPIS_SEL_Pos) GPIO_AFRH_AFSEL12_Pos (16U) DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos) HAL_FLASH_ERROR_STRB_BANK2 FLASH_FLAG_STRBERR_BANK2 __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOELPEN)) != 0U) TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk REV_ID_X ((uint32_t)0x2001) GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk ADC_AWD_TR12_REGOFFSETGAP_VAL (0x00000022UL) RCC_D2CFGR_D2PPRE2_DIV1 (0U) _UINT32_T_DECLARED  HSEM_C1ISR_ISF28 HSEM_C1ISR_ISF28_Msk FDCAN_TXFQS_TFFL_Msk (0x3FUL << FDCAN_TXFQS_TFFL_Pos) SDMMC_CMD_BOOTMODE_Pos (14U) SAI_xIMR_FREQIE_Pos (3U) ADC_CHANNEL_3_SMP (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) __HAL_RCC_LTDC_IS_CLK_ENABLED() ((RCC->APB3ENR & RCC_APB3ENR_LTDCEN) != 0U) ETH_MTLTQDR_TXSTSFSTS ETH_MTLTQDR_TXSTSFSTS_Msk HRTIM_RST2R_TIMEVNT4_Pos (15U) SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos) RCC_APB1HRSTR_OPAMPRST_Pos (4U) CRS_CR_ERRIE CRS_CR_ERRIE_Msk __HAL_DBGMCU_FREEZE_RTC() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_RTC)) SPI_I2SCFGR_I2SDIV SPI_I2SCFGR_I2SDIV_Msk EXTI_PR1_PR11_Pos (11U) __FPU_PRESENT 1U _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = &__sf[0]; (var)->_stdout = &__sf[1]; (var)->_stderr = &__sf[2]; } VREFBUF_CSR_VRS VREFBUF_CSR_VRS_Msk RCC_AHB2ENR_SRAM1EN_Pos (29U) GPIOA_BASE (D3_AHB1PERIPH_BASE + 0x0000UL) ETH_MACSTSR_TSS ETH_MACSTSR_TSS_Msk USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk FDCAN_IR_MRAF_Msk (0x1UL << FDCAN_IR_MRAF_Pos) FMC_PATT_ATTWAIT_7 (0x80UL << FMC_PATT_ATTWAIT_Pos) RCC_PLLCFGR_PLL2RGE_1 (0x1UL << RCC_PLLCFGR_PLL2RGE_Pos) __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART4EN) == 0U) HRTIM_SET1R_MSTCMP1_Msk (0x1UL << HRTIM_SET1R_MSTCMP1_Pos) ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) LL_ADC_CHANNEL_16 (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | ADC_CHANNEL_16_BITFIELD) XferM1HalfCpltCallback RCC_PLLSOURCE_HSE (0x00000002U) IS_PWR_STOP_MODE_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_SVOS_SCALE3) || ((VOLTAGE) == PWR_REGULATOR_SVOS_SCALE4) || ((VOLTAGE) == PWR_REGULATOR_SVOS_SCALE5)) RCC_AHB4LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOBLPEN_Pos) DMA2D_OPFCCR_CM_Pos (0U) TIM17_IRQn RCC_CRS_SYNC_DIV64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) HRTIM_ADC3R_AD3TARST HRTIM_ADC3R_AD3TARST_Msk ADC_ISR_JEOS_Pos (6U) HAL_I2C_ERROR_AF (0x00000004U) SYSCFG_EXTICR2_EXTI7_PK (0x0000A000U) __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART3LPEN)) != 0U) EXTI_EMR2_EM53_Pos (21U) FLASH_BANK_2 0x02U TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos) RCC_D2CCIP1R_SAI1SEL_2 (0x4UL << RCC_D2CCIP1R_SAI1SEL_Pos) PWR_CR1_LPDS PWR_CR1_LPDS_Msk QUADSPI_CR_APMS_Pos (22U) LL_ADC_LEFT_BIT_SHIFT_10 (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_1) HRTIM_ADC2R_AD2EEV6 HRTIM_ADC2R_AD2EEV6_Msk ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 FDCAN_TTCTC_CT_Pos (0U) IS_ADC_REGULAR_NB_CONV(__LENGTH__) (((__LENGTH__) >= (1UL)) && ((__LENGTH__) <= (16UL))) __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk LTDC_LxCR_LEN_Pos (0U) DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos) SCB_SHCSR_MEMFAULTPENDED_Pos 13U HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 HRTIM_FLTINR1_FLT2SRC HRTIM_FLTINR1_FLT2SRC_Msk FMC_PATT_ATTWAIT FMC_PATT_ATTWAIT_Msk FDCAN_TTIE_RTMIE FDCAN_TTIE_RTMIE_Msk DMA_HIFCR_CTCIF4_Pos (5U) __HAL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) __LL_ADC_CHANNEL_TO_DECIMAL_NB((__CHANNEL__)) JPEG_SR_IFNFF_Msk (0x1UL << JPEG_SR_IFNFF_Pos) DMA2D_ISR_CEIF DMA2D_ISR_CEIF_Msk RCC_I2C3CLKSOURCE_HSI RCC_I2C123CLKSOURCE_HSI SAI_PDMDLY_DLYM1R_Pos (4U) FDCAN_TTILS_CERS_Msk (0x1UL << FDCAN_TTILS_CERS_Pos) __RESTRICT __restrict __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN)) GPIO_AF2_HRTIM1 ((uint8_t)0x02) USB_OTG_DCFG_NZLSOHSK_Pos (2U) HAL_DMAMUX2_SYNC_COMP1_OUT 12U TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos) I2C1_BASE (D2_APB1PERIPH_BASE + 0x5400UL) USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk TIM_DMABase_CCR1 TIM_DMABASE_CCR1 ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) HRTIM_MDIER_MCMP2IE_Pos (1U) HRTIM_OUTR_IDLM2 HRTIM_OUTR_IDLM2_Msk JPEG_SR_OFNEF_Pos (4U) ETH_MACTSAR_TSAR ETH_MACTSAR_TSAR_Msk TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS GPIO_MODER_MODE14_Pos (28U) CRS_CR_TRIM_Pos (8U) HRTIM_DTR_DTF_6 (0x040UL << HRTIM_DTR_DTF_Pos) HRTIM_RSTCR_TIMACMP4 HRTIM_RSTCR_TIMACMP4_Msk GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5 SYSCFG_PMCR_I2C_PB9_FMP SYSCFG_PMCR_I2C_PB9_FMP_Msk RCC_APB1LENR_DAC12EN_Pos (29U) UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE HRTIM_ISR_FLT4_Msk (0x1UL << HRTIM_ISR_FLT4_Pos) __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) __HAL_RCC_JPGDECEN_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_JPGDECEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_JPGDECEN); UNUSED(tmpreg); } while(0) ETH_DMACSR_TEB ETH_DMACSR_TEB_Msk DMA_SxCR_DMEIE_Pos (1U) HRTIM_RSTDR_TIMECMP1_Pos (28U) PWR_AVD_MODE_IT_FALLING (0x00010002U) EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) FDCAN_RXF1S_F1FL_Pos (0U) USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) RCC_CRS_HSI48CALIBRATION_DEFAULT (0x00000020U) DMA_REQUEST_GENERATOR5 6U MDMA_DEST_DEC_HALFWORD ((uint32_t)MDMA_CTCR_DINC | (uint32_t)MDMA_CTCR_DINCOS_0) FDCAN_NDAT2_ND53 FDCAN_NDAT2_ND53_Msk ETH_MMCRIMR_RXALGNERPIM_Pos (6U) FDCAN_NDAT1_ND28_Pos (28U) COMP_OR_AFOPK2 COMP_OR_AFOPK2_Msk HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT 2U USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos) ETH_MACVIR_VLT_VID ETH_MACVIR_VLT_VID_Msk RCC_CICR_HSI48RDYC_Pos (5U) RCC_PLLCFGR_DIVR3EN_Msk (0x1UL << RCC_PLLCFGR_DIVR3EN_Pos) HRTIM_ODISR_TE1ODIS HRTIM_ODISR_TE1ODIS_Msk FMC_BWTRx_DATAST_3 (0x08UL << FMC_BWTRx_DATAST_Pos) SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) __HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM5EN) != 0U) HRTIM_DTR_DTRLK HRTIM_DTR_DTRLK_Msk FLASH_SR_CRCEND FLASH_SR_CRCEND_Msk __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG1 RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) HRTIM_CPT1CR_EXEV4CPT_Pos (5U) SAI_xCR1_SYNCEN_Pos (10U) __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM4EN); UNUSED(tmpreg); } while(0) __HAL_RCC_ITCM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_ITCMLPEN) == 0U) HRTIM_RSTR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTR_TIMCCMP1_Pos) FDCAN_TTCTC_CC FDCAN_TTCTC_CC_Msk GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) GPIO_BSRR_BS12_Pos (12U) RCC_AHB2ENR_SRAM1EN_Msk (0x1UL << RCC_AHB2ENR_SRAM1EN_Pos) RCC_UART4CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE ETH_MMCTIMR_TXLPIUSCIM_Pos (26U) EXTI_IMR3_IM80_Pos (16U) HRTIM_SET1R_RESYNC_Msk (0x1UL << HRTIM_SET1R_RESYNC_Pos) RCC_BDCR_BDRST_Pos (16U) __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) EXTI_FTSR1_TR0_Pos (0U) SYSCFG_EXTICR3_EXTI11_PF (0x00005000U) TIM_DMABASE_CCR5 0x00000016U DFSDM_CHCFGR1_CKOUTSRC_Pos (30U) USART_CR1_WAKE USART_CR1_WAKE_Msk EXTI_FTSR3_TR EXTI_FTSR3_TR_Msk RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) WWDG_CFR_EWI WWDG_CFR_EWI_Msk LL_ADC_REG_TRIG_EXT_TIM15_TRGO (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) __HAL_RCC_SAI2_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI2EN) != 0U) __HAL_RCC_WWDG1_IS_CLK_SLEEP_DISABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_WWDG1LPEN)) == 0U) __HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_SDMMC2LPEN)) == 0U) HRTIM_BMTRGR_TBRST_Msk (0x1UL << HRTIM_BMTRGR_TBRST_Pos) __HAL_RCC_ADC_CONFIG(__ADCCLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL, (uint32_t)(__ADCCLKSource__)) SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk PWR_WKUPEPR_WKUPPUPD4_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD4_Pos) MDMA_SRC_DATASIZE_WORD ((uint32_t)MDMA_CTCR_SSIZE_1) __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC, (__PLLSOURCE__)) LL_ADC_CALIB_OFFSET (ADC_CALIB_FACTOR_OFFSET_REGOFFSET) HRTIM_RSTCR_TIMECMP4 HRTIM_RSTCR_TIMECMP4_Msk __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11 SYSCFG_UR3_BOOT_ADD1_Pos (0U) I2C_IT_TCI I2C_CR1_TCIE ETH_MACPFR_SAIF ETH_MACPFR_SAIF_Msk HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP 9U RCC_D2CCIP2R_USART16SEL RCC_D2CCIP2R_USART16SEL_Msk SYSCFG_UR4_MEPAD_BANK1_Pos (16U) SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos) OPAMP_HSOTR_TRIMHSOFFSETP OPAMP_HSOTR_TRIMHSOFFSETP_Msk PWR_WAKEUP_PIN3_LOW (PWR_WKUPEPR_WKUPP3 | PWR_WKUPEPR_WKUPEN3) SPI_IFCR_UDRC_Msk (0x1UL << SPI_IFCR_UDRC_Pos) __HAL_DBGMCU_UnFreeze_TIM17() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM17)) __HAL_RCC_DMA2D_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_DMA2DEN) == 0U) LL_ADC_INJ_SEQ_SCAN_DISABLE (0x00000000UL) HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 JPEG_CONFR0_START_Pos (0U) RTC_CR_BKP_Pos (18U) FDCAN_TTIR_GTW_Pos (7U) ETH_MACTFCR_DZPQ_Pos (7U) ETH_MACHWF0R_ARPOFFSEL_Msk (0x1UL << ETH_MACHWF0R_ARPOFFSEL_Pos) RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSLPEN)) EXTI_RTSR1_TR14_Pos (14U) __GCC_IEC_559 2 __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOCLPEN) __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) __HAL_BDMA_GET_GI_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_ISR_GIF0 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_ISR_GIF1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_ISR_GIF2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_ISR_GIF3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_ISR_GIF4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_ISR_GIF5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_ISR_GIF6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_ISR_GIF7 : (uint32_t)0x00000000) SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI CRS_ICR_SYNCWARNC_Pos (1U) __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOGLPEN) RAMECC3 ((RAMECC_TypeDef *)RAMECC3_BASE) HRTIM_RSTDR_TIMECMP4_Msk (0x1UL << HRTIM_RSTDR_TIMECMP4_Pos) USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk SWPMI_IER_TXUNRIE SWPMI_IER_TXUNRIE_Msk LTDC_GCR_LTDCEN_Msk (0x1UL << LTDC_GCR_LTDCEN_Pos) I2C3 ((I2C_TypeDef *) I2C3_BASE) HRTIM_TIMISR_CPT2_Msk (0x1UL << HRTIM_TIMISR_CPT2_Pos) HRTIM_EECR2_EE9SNS_1 (0x2UL << HRTIM_EECR2_EE9SNS_Pos) FMC_PATT_ATTHOLD_2 (0x04UL << FMC_PATT_ATTHOLD_Pos) ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) EXTI_FTSR2_TR_Pos (17U) CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk RCC_D3CCIPR_LPUART1SEL_2 (0x4UL << RCC_D3CCIPR_LPUART1SEL_Pos) RCC_AHB4ENR_GPIOFEN_Pos (5U) RCC_APB2ENR_SPI5EN_Msk (0x1UL << RCC_APB2ENR_SPI5EN_Pos) USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk ETH_MMCRUPGR_RXUCASTG ETH_MMCRUPGR_RXUCASTG_msk __HAL_RCC_FMC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); UNUSED(tmpreg); } while(0) EXTI_EMR3_EM66 EXTI_EMR3_EM66_Msk I2C_ISR_OVR I2C_ISR_OVR_Msk EXTI_IMR2_IM61 EXTI_IMR2_IM61_Msk _stderr_r(x) _REENT_STDERR(x) FDCAN_IR_TCF FDCAN_IR_TCF_Msk SPI_CFG1_RXDMAEN_Msk (0x1UL << SPI_CFG1_RXDMAEN_Pos) HRTIM_TIMDIER_RST2IE_Msk (0x1UL << HRTIM_TIMDIER_RST2IE_Pos) USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) FLASH_FLAG_OPERR_BANK1 FLASH_SR_OPERR EXTI_D3PCR1L_PCS6 EXTI_D3PCR1L_PCS6_Msk LPTIM_ARR_ARR_Pos (0U) TIM_CCMR2_IC3PSC_Pos (2U) DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos) TIM8_AF2_BK2CMP1E TIM8_AF2_BK2CMP1E_Msk WAKEUP_PIN_IRQn EXTI_IMR3_IM74 EXTI_IMR3_IM74_Msk __HAL_RCC_ADC12_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ADC12RST)) __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE LPTIM_ISR_UP_Pos (5U) DMA_FLAG_HTIF2_6 ((uint32_t)0x00100000U) __SIZEOF_WCHAR_T__ 4 DAC_SR_DMAUDR2_Pos (29U) RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) BDMA_ISR_TCIF1_Pos (5U) SYSCFG_EXTICR1_EXTI2_PH (0x00000700U) USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk IS_ADC_INJECTED_RANK(__CHANNEL__) (((__CHANNEL__) == ADC_INJECTED_RANK_1) || ((__CHANNEL__) == ADC_INJECTED_RANK_2) || ((__CHANNEL__) == ADC_INJECTED_RANK_3) || ((__CHANNEL__) == ADC_INJECTED_RANK_4) ) HSEM_C1MISR_MISF10 HSEM_C1MISR_MISF10_Msk DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) RCC_APB4RSTR_SPI6RST_Pos (5U) RCC_HSICFGR_HSICAL_3 (0x008UL << RCC_HSICFGR_HSICAL_Pos) USB_OTG_HCINTMSK_ACKM_Pos (5U) RCC_D2CCIP1R_SWPSEL_Pos (31U) __SIZEOF_WINT_T__ 4 FDCAN_PSR_PXE_Msk (0x1UL << FDCAN_PSR_PXE_Pos) __HAL_SYSCFG_BREAK_SRAM3_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM3L) __SIZEOF_LONG_DOUBLE__ 8 EXTI_D3PMR1_MR0_Msk (0x1UL << EXTI_D3PMR1_MR0_Pos) GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) DMA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0) HRTIM_TIMISR_RST2_Pos (12U) FDCAN_CCCR_DAR_Msk (0x1UL << FDCAN_CCCR_DAR_Pos) RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) DMAMUX2_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel3_BASE) VREFBUF_CSR_HIZ VREFBUF_CSR_HIZ_Msk __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C2RST) __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_QSPIEN) == 0U) __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM3LPEN) CRYP_DATATYPE_1B CRYP_BIT_SWAP FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk JPEG_CR_OFNEIE JPEG_CR_OFNEIE_Msk DMA_LISR_TEIF2_Pos (19U) __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE DMA_SxM1AR_M1A_Pos (0U) MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) HRTIM_IER_BMPER HRTIM_IER_BMPER_Msk FMC_BTRx_ADDSET_0 (0x1UL << FMC_BTRx_ADDSET_Pos) ETH_MACHWF1R_OSTEN_Pos (11U) PWR_WAKEUP_PIN1 PWR_WKUPEPR_WKUPEN1 SDMMC_MASK_TXFIFOEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos) __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) (((__ADCXY_COMMON__) == ADC12_COMMON) ? ( (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2) ) ) : ( (LL_ADC_IsEnabled(ADC3)) ) ) RCC_PERIPHCLK_LPTIM3 RCC_PERIPHCLK_LPTIM345 HSEM_C1IER_ISE8_Msk (0x1UL << HSEM_C1IER_ISE8_Pos) RCC_PLL_NONE (0x00000000U) FMC_PATT_ATTSET_2 (0x04UL << FMC_PATT_ATTSET_Pos) __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM2RST) __GNUCLIKE_CTOR_SECTION_HANDLING 1 I2C_CR2_ADD10 I2C_CR2_ADD10_Msk USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_ADC3EN) != 0U) SDMMC_IDMABSIZE_IDMABNDT_Msk (0xFFUL << SDMMC_IDMABSIZE_IDMABNDT_Pos) RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U RCC_PLLCKSELR_DIVM1_Msk (0x3FUL << RCC_PLLCKSELR_DIVM1_Pos) TIM_CCER_CC6E_Pos (20U) __ISO_C_VISIBLE 2011 Error_Handler RCC_USART234578CLKSOURCE_PLL2 RCC_D2CCIP2R_USART28SEL_0 EXTI_LINE71 ((uint32_t)0x47) RCC_APB2LPENR_HRTIMLPEN_Msk (0x1UL << RCC_APB2LPENR_HRTIMLPEN_Pos) RCC_BDCR_RTCSEL_Pos (8U) SYSCFG_EXTICR4_EXTI14_PJ (0x00000900U) LTDC_GCR_PCPOL_Msk (0x1UL << LTDC_GCR_PCPOL_Pos) __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym))) __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET ETH_MACECR_EIPGEN ETH_MACECR_EIPGEN_Msk EXTI_EMR2_EM53 EXTI_EMR2_EM53_Msk __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_LPTIM1LPEN)) != 0U) HRTIM_ADC2R_AD2TEC2_Msk (0x1UL << HRTIM_ADC2R_AD2TEC2_Pos) stdin _REENT_STDIN(_REENT) ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) OPAMP_CSR_VMSEL_0 (0x1UL << OPAMP_CSR_VMSEL_Pos) HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode TIM_CR2_OIS3_Pos (12U) HRTIM_BMPER_BMPER_Pos (0U) SysTick_CTRL_TICKINT_Pos 1U ADC_OFR4_OFFSET4_23 (0x0800000UL << ADC_OFR4_OFFSET4_Pos) GPIO_LCKR_LCK9_Pos (9U) SYSCFG_EXTICR3_EXTI11_PH (0x00007000U) RCC_SYSCLK_DIV128 RCC_D1CFGR_D1CPRE_DIV128 RTC_TR_MNT_Pos (12U) RCC_PLLMUL_12 RCC_PLL_MUL12 RCC_SWPMI1CLKSOURCE_HSI RCC_D2CCIP1R_SWPSEL QUADSPI_DCR_FSIZE_0 (0x01UL << QUADSPI_DCR_FSIZE_Pos) FDCAN_TTOST_RTO_Msk (0xFFUL << FDCAN_TTOST_RTO_Pos) GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk ADC_CHANNEL_ID_INTERNAL_CH (0x80000000UL) RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) USB_OTG_DCFG_PERSCHIVL_Pos (24U) TIM_DIER_TIE TIM_DIER_TIE_Msk GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk USART_CR1_M_Pos (12U) TIM_TIM5_ETR_SAI4_FSB TIM5_AF1_ETRSEL_1 HRTIM_MDIER_SYNCDE HRTIM_MDIER_SYNCDE_Msk __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos) TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk __HAL_RCC_MDIOS_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_MDIOSLPEN) GPIO_PIN_8 ((uint16_t)0x0100) TIM16_IRQn ETH_DMACRCR_RPBL_4PBL (0x00040000U) USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos) RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos) __HAL_RCC_ADC3_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_ADC3RST) ETH_MTLOMR_CNTPRST_Msk (0x1UL << ETH_MTLOMR_CNTPRST_Pos) DMAMUX2_RequestGenerator5_BASE (DMAMUX2_BASE + 0x0114UL) RTC_CR_BKP RTC_CR_BKP_Msk FDCAN_TTIR_WT_Pos (16U) ___int_least32_t_defined 1 DMA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC) LTDC_ISR_LIF_Pos (0U) RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) SAI_PDMDLY_DLYM2R_Msk (0x7UL << SAI_PDMDLY_DLYM2R_Pos) __HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM12LPEN)) == 0U) QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos) DCMI_ICR_LINE_ISC_Pos (4U) DFSDM_FLTCR2_AWDIE_Pos (4U) USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk WWDG_SR_EWIF WWDG_SR_EWIF_Msk GPIO_ODR_OD8_Pos (8U) BDMA_IFCR_CGIF6_Msk (0x1UL << BDMA_IFCR_CGIF6_Pos) TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk USART_CR1_M1_Pos (28U) HRTIM_EECR2_EE7SNS_0 (0x1UL << HRTIM_EECR2_EE7SNS_Pos) DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos) I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) SPI_SR_TIFRE SPI_SR_TIFRE_Msk EXTI_FTSR1_TR14_Msk (0x1UL << EXTI_FTSR1_TR14_Pos) SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) FDCAN_TTIE_WTE_Msk (0x1UL << FDCAN_TTIE_WTE_Pos) FDCAN_IR_RF0F_Pos (2U) RCC_AHB1ENR_ADC12EN_Msk (0x1UL << RCC_AHB1ENR_ADC12EN_Pos) HRTIM_EECR1_EE3SRC HRTIM_EECR1_EE3SRC_Msk LTDC_LxCFBLR_CFBLL LTDC_LxCFBLR_CFBLL_Msk I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) GPIO_AF7_SPI3 ((uint8_t)0x07) __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) TIM8_AF1_BKCMP1P_Pos (10U) COMP2_BASE (COMP12_BASE + 0x10UL) PWR_CSR1_PVDO_Pos (4U) TIM_SMCR_ECE TIM_SMCR_ECE_Msk HRTIM_EECR3_EE8F_3 (0x8UL << HRTIM_EECR3_EE8F_Pos) __INT_FAST8_TYPE__ int FLASH_CRC_BURST_SIZE_64 FLASH_CRCCR_CRC_BURST_1 HRTIM_CR1_TAUDIS_Pos (1U) DBGMCU_APB2FZ1_DBG_HRTIM_Pos (29U) isgreaterequal(__x,__y) (__builtin_isgreaterequal (__x, __y)) SYSCFG_EXTICR1_EXTI0_PG (0x00000006U) RCC_PERIPHCLK_SPI123 ((uint64_t)(0x00001000U)) RTC_TSDR_MT RTC_TSDR_MT_Msk HRTIM_ODISR_TB1ODIS_Pos (2U) INAK_TIMEOUT CAN_TIMEOUT_VALUE ETH_MMCTPCGR_TXPKTG_msk (0xFFFFFFFFUL << ETH_MMCTPCGR_TXPKTG_Pos) ADC_OFR2_OFFSET2_4 (0x0000010UL << ADC_OFR2_OFFSET2_Pos) EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) HRTIM_MDIER_MREPDE_Pos (20U) HRTIM_EECR1_EE4FAST_Msk (0x1UL << HRTIM_EECR1_EE4FAST_Pos) MDMA_CISR_TEIF_Msk (0x1UL << MDMA_CISR_TEIF_Pos) HRTIM_EECR3_EE9F_Msk (0xFUL << HRTIM_EECR3_EE9F_Pos) DBGMCU_CR_DBG_STANDBYD1_Msk (0x1UL << DBGMCU_CR_DBG_STANDBYD1_Pos) EXTI_IMR1_IM9_Pos (9U) __HAL_RCC_SAI3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI3LPEN) SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos) TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) RCC_SPI4CLKSOURCE_D2PCLK2 RCC_SPI45CLKSOURCE_D2PCLK2 __HAL_FLASH_GET_FLAG_BANK2(__FLAG__) (READ_BIT(FLASH->SR2, ((__FLAG__) & 0x7FFFFFFFU)) == (((__FLAG__) & 0x7FFFFFFFU))) SPI_CFG1_UDRCFG SPI_CFG1_UDRCFG_Msk ETH_MACL3L4CR_L3HDBM_Msk (0x1FUL << ETH_MACL3L4CR_L3HDBM_Pos) FLASH_CR_PGSERRIE_Msk (0x1UL << FLASH_CR_PGSERRIE_Pos) __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1) __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C3LPEN) ETH_MMCTSCGPR_TXSNGLCOLG ETH_MMCTSCGPR_TXSNGLCOLG_msk ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) ETH_MACLCSR_RLPIEN ETH_MACLCSR_RLPIEN_Msk BDMA_ISR_HTIF2_Pos (10U) EXTI_FTSR1_TR1_Msk (0x1UL << EXTI_FTSR1_TR1_Pos) __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED MDMA_DEST_DEC_DOUBLEWORD ((uint32_t)MDMA_CTCR_DINC | (uint32_t)MDMA_CTCR_DINCOS) ITM_TCR_GTSFREQ_Pos 10U MDMA_REQUEST_DMA2_Stream7_TC ((uint32_t)0x0000000FU) HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt HRTIM_ADC1R_AD1TAC4_Pos (12U) TIM_DMABase_CCR4 TIM_DMABASE_CCR4 SYSCFG_EXTICR2_EXTI6_PG (0x00000600U) HRTIM_EECR1_EE3SRC_Pos (12U) DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos) OPAMP1_CSR_VPSEL_0 (0x1UL << OPAMP1_CSR_VPSEL_Pos) __HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) == 0U) LTDC_IER_TERRIE_Msk (0x1UL << LTDC_IER_TERRIE_Pos) __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) __GCC_ATOMIC_POINTER_LOCK_FREE 2 RTC_ALRMAR_DT_Pos (28U) LL_ADC_IT_ADRDY ADC_IER_ADRDYIE ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_SPI3RST) __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1 USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT ETH_MACIER_TXSTSIE_Msk (0x1UL << ETH_MACIER_TXSTSIE_Pos) FDCAN_ILE_EINT1_Pos (1U) __align_down(x,y) __builtin_align_down(x, y) RCC_APB3RSTR_LTDCRST_Msk (0x1UL << RCC_APB3RSTR_LTDCRST_Pos) HRTIM_MCNTR_MCNTR HRTIM_MCNTR_MCNTR_Msk DCMI_CWSTRT_HOFFCNT_Pos (0U) __HAL_DMA_STREAM_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR &= ~(__INTERRUPT__)) : (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR &= ~(__INTERRUPT__))) ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) PWR_WKUPEPR_WKUPEN6_Pos (5U) RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk TIM_CCMR2_IC4F_Pos (12U) __HAL_RCC_FDCAN_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_FDCANEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_FDCANEN); UNUSED(tmpreg); } while(0) ETH_MACISR_MMCIS_Pos (8U) HRTIM_CR2_TARST HRTIM_CR2_TARST_Msk USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk MDMA_CIFCR_CBRTIF_Msk (0x1UL << MDMA_CIFCR_CBRTIF_Pos) HRTIM_RST2R_CMP1_Pos (3U) HRTIM_BMTRGR_TARST HRTIM_BMTRGR_TARST_Msk RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) ETH_MACHWF0R_TXCOESEL_Msk (0x1UL << ETH_MACHWF0R_TXCOESEL_Pos) FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) _MACHINE__DEFAULT_TYPES_H  WKUPEPR RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) HRTIM_TIMISR_O2STAT_Pos (19U) ADC_ISR_LDORDY_Msk (0x1UL << ADC_ISR_LDORDY_Pos) RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos) OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN RCC_FDCANCLKSOURCE_HSE (0x00000000U) EXTI_SWIER1_SWIER11_Msk (0x1UL << EXTI_SWIER1_SWIER11_Pos) PWR_WKUPEPR_WKUPEN5_Msk (0x1UL << PWR_WKUPEPR_WKUPEN5_Pos) FMC_SR_ILS FMC_SR_ILS_Msk FDCAN_TXEFS_EFF_Pos (24U) __HAL_RCC_WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk ETH_MMCCR_UCDBC ETH_MMCCR_UCDBC_Msk RTC_ALRMBR_SU_Pos (0U) SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos) __HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_DMA2EN)) HRTIM_ADC3R_AD3MC4_Msk (0x1UL << HRTIM_ADC3R_AD3MC4_Pos) SWPMI_ISR_TCF_Msk (0x1UL << SWPMI_ISR_TCF_Pos) __HAL_RCC_DFSDM1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_DFSDM1EN) == 0U) ETH_MACHWF1R_L3L4FNUM ETH_MACHWF1R_L3L4FNUM_Msk EXTI_IMR2_IM43_Msk (0x1UL << EXTI_IMR2_IM43_Pos) __int20__ MDMA_CBNDTR_BRSUM_Msk (0x1UL << MDMA_CBNDTR_BRSUM_Pos) FDCAN_TTILS_GTES_Msk (0x1UL << FDCAN_TTILS_GTES_Pos) LL_ADC_CLOCK_ASYNC_DIV2 (ADC_CCR_PRESC_0) __UINT_LEAST16_MAX__ 0xffff ETH_MACVHTR_VLHT_Pos (0U) ETH_MACHWF1R_HASHTBLSZ_Msk (0x3UL << ETH_MACHWF1R_HASHTBLSZ_Pos) HRTIM_BDTUPR_TIMCMP4_Pos (9U) SAI_PDMDLY_DLYM1L SAI_PDMDLY_DLYM1L_Msk BDMA_IFCR_CTCIF6_Pos (25U) QUADSPI_CCR_DCYC_0 (0x01UL << QUADSPI_CCR_DCYC_Pos) FDCAN_ILS_BECE_Msk (0x1UL << FDCAN_ILS_BECE_Pos) RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) DBGMCU_CR_DBG_TRACECKEN_Pos (20U) HRTIM_CHPR_CARFRQ_Pos (0U) LTDC_CPSR_CYPOS_Msk (0xFFFFUL << LTDC_CPSR_CYPOS_Pos) DLYB_CFGR_SEL DLYB_CFGR_SEL_Msk HRTIM_FLTINR1_FLT1LCK_Pos (7U) LL_ADC_CHANNEL_DAC1CH1_ADC2 (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) MDMA_CCR_TCIE MDMA_CCR_TCIE_Msk ADC_OFR3_OFFSET3_10 (0x0000400UL << ADC_OFR3_OFFSET3_Pos) JPEG_SR_EOCF_Pos (5U) GPIO_IDR_ID1 GPIO_IDR_ID1_Msk __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED ADC_CCR_DAMDF_1 (0x2UL << ADC_CCR_DAMDF_Pos) __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_SPI2LPEN) STM32H7xx_HAL_TIM_EX_H  SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos) __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOILPEN) TIM_TS_ITR2 TIM_SMCR_TS_1 TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED DMA_SxCR_DBM DMA_SxCR_DBM_Msk SDMMC_DCTRL_SDIOEN_Msk (0x1UL << SDMMC_DCTRL_SDIOEN_Pos) FDCAN_NDAT1_ND9_Pos (9U) BDMA_IFCR_CHTIF7 BDMA_IFCR_CHTIF7_Msk __attribute_pure__  FLASH_FLAG_QW FLASH_SR_QW FDCAN_TTOCF_TM_Msk (0x1UL << FDCAN_TTOCF_TM_Pos) BDMA_IFCR_CTEIF4 BDMA_IFCR_CTEIF4_Msk OB_IOHSLV_ENABLE FLASH_OPTSR_IO_HSLV LL_ADC_OFFSET_RSHIFT_DISABLE (0x00000000UL) SAI_PDMDLY_DLYM3R_Msk (0x7UL << SAI_PDMDLY_DLYM3R_Pos) GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3 ETH_MACVTR_EVLS ETH_MACVTR_EVLS_Msk DMA_LISR_TCIF1_Pos (11U) ADC_SMPR2_SMP19_2 (0x4UL << ADC_SMPR2_SMP19_Pos) CEC_IER_TXERRIE_Pos (11U) __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSLPEN)) HRTIM_EECR2_EE6POL_Pos (2U) SDMMC_DLEN_DATALENGTH_Pos (0U) __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT ETH_MTLRQMPOCR_OVFPKTCNT_Pos (0U) EOC_SEQ_CONV ADC_EOC_SEQ_CONV ADC_OFR1_OFFSET1_7 (0x0000080UL << ADC_OFR1_OFFSET1_Pos) WRITE_REG(REG,VAL) ((REG) = (VAL)) EXTICR USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos) FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) EXTI_IMR2_IM52_Pos (20U) I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) IS_RCC_CRS_RELOADVALUE(__VALUE__) (((__VALUE__) <= 0xFFFFU)) USB_OTG_GINTMSK_SRQIM_Pos (30U) QUADSPI_CR_SMIE_Pos (19U) ETH_MACA2LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA2LR_ADDRLO_Pos) ETH_DMACTCR_TPBL_Pos (16U) CRS_ICR_ERRC_Pos (2U) HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE) DMA2D_BGPFCCR_AI DMA2D_BGPFCCR_AI_Msk ETH_MACA2HR_ADDRHI ETH_MACA2HR_ADDRHI_Msk HRTIM_EECR1_EE4POL_Msk (0x1UL << HRTIM_EECR1_EE4POL_Pos) PWR_D3CR_VOS_Msk (0x3UL << PWR_D3CR_VOS_Pos) FLASH_CCR_CLR_INCERR_Pos (21U) COMP_ICFR_C1IF_Msk (0x1UL << COMP_ICFR_C1IF_Pos) ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSULPIEN)) HAL_HRTIM_WaveformCounterStop_IT HAL_HRTIM_WaveformCountStop_IT SDMMC_ICR_CKSTOPC_Msk (0x1UL << SDMMC_ICR_CKSTOPC_Pos) DMA_SxCR_MBURST_Pos (23U) USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos) __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_OPAMPLPEN) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD TIM17_AF1_BKCMP1E TIM17_AF1_BKCMP1E_Msk RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos) EXTI_IMR3_IM_Pos (0U) PWR_AVDLEVEL_3 PWR_CR1_ALS_LEV3 _T_WCHAR_  USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos) MPU_REGION_SIZE_1MB ((uint8_t)0x13) HAL_MAX_DELAY 0xFFFFFFFFU RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos) BDMA_FLAG_HT5 ((uint32_t)0x00400000) RCC_D1CFGR_D1CPRE_DIV4_Pos (8U) ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) LL_ADC_REG_TRIG_EXT_HRTIM_TRG1 (ADC_CFGR_EXTSEL_4 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) JPEG_CONFR7_HSF_Pos (12U) ETH_MACMDIOAR_BTB_Pos (26U) FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk EXTI_IMR3_IM73_Msk (0x1UL << EXTI_IMR3_IM73_Pos) DMA_REQUEST_UART8_TX 82U RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos) LL_ADC_FLAG_EOC ADC_ISR_EOC ADC_JDR4_JDATA_24 (0x01000000UL << ADC_JDR4_JDATA_Pos) FLASH_CCR_CLR_STRBERR_Pos (19U) ETH_MAC_ADDR2 (0x00UL) DMA_HISR_FEIF5_Pos (6U) IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) MDMA_CTCR_SINCOS_0 (0x1UL << MDMA_CTCR_SINCOS_Pos) DMAMUX_RGCFR_COF7_Msk (0x1UL << DMAMUX_RGCFR_COF7_Pos) ADC_CHANNEL_18_BITFIELD (ADC_AWD2CR_AWD2CH_18) LL_ADC_RESOLUTION_14B_OPT (ADC_CFGR_RES_2 | ADC_CFGR_RES_0) FLASH_SR_PGSERR_Pos (18U) FDCAN_TTIE_SWEE_Msk (0x1UL << FDCAN_TTIE_SWEE_Pos) SPDIFRX_IMR_SBLKIE_Msk (0x1UL << SPDIFRX_IMR_SBLKIE_Pos) ADC_CR_LINCALRDYW5_Msk (0x1UL << ADC_CR_LINCALRDYW5_Pos) SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk EXTI_D3PMR2_MR49 EXTI_D3PMR2_MR49_Msk DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk DMA2D_OPFCCR_RBS DMA2D_OPFCCR_RBS_Msk RTC_BKP18R RTC_BKP18R_Msk HRTIM_ADC1R_AD1TBPER_Pos (18U) __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) TIM15_IRQn __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE PWR_WKUPCR_WKUPC2_Pos (1U) FLASH_CCR_CLR_DBECCERR FLASH_CCR_CLR_DBECCERR_Msk __HAL_RCC_CRS_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_CRSRST) LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4 (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) FMC_SDCRx_RBURST_Msk (0x1UL << FMC_SDCRx_RBURST_Pos) USB_OTG_DOEPCTL_USBAEP_Pos (15U) SAI2_BASE (D2_APB2PERIPH_BASE + 0x5C00UL) BDMA_ISR_TCIF6_Pos (25U) HRTIM_ADC4R_AD4TCPER_Pos (21U) BDMA_CCR_MEM2MEM_Msk (0x1UL << BDMA_CCR_MEM2MEM_Pos) __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1 USB_OTG_GCCFG_DCDET_Pos (0U) GPIO_MODE_ANALOG MODE_ANALOG HRTIM_CPT2CR_TIMACMP1 HRTIM_CPT2CR_TIMACMP1_Msk DCMI_ICR_FRAME_ISC_Pos (0U) FLASH_FLAG_WBNE_BANK2 (FLASH_SR_WBNE | 0x80000000U) ETH_DMADSR_TPS ETH_DMADSR_TPS_Msk HAL_DMAMUX2_REQ_GEN_I2C4_WKUP 15U EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) USART_ISR_TCBGT USART_ISR_TCBGT_Msk FDCAN_TOCC_TOP_Msk (0xFFFFUL << FDCAN_TOCC_TOP_Pos) TIM_OCMODE_ASSYMETRIC_PWM2 TIM_CCMR1_OC1M __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC HRTIM_RST2R_CMP4_Pos (6U) PWR_CR1_FLPS_Msk (0x1UL << PWR_CR1_FLPS_Pos) TIM_OSSI_DISABLE 0x00000000U ADC_OFR4_OFFSET4_17 (0x0020000UL << ADC_OFR4_OFFSET4_Pos) MDMA_CTCR_SBURST_Pos (12U) HRTIM_CPT1CR_EXEV2CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV2CPT_Pos) DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) BDMA_CCR_MINC_Pos (7U) HRTIM_TIMCR_UPDGAT_2 (0x4UL << HRTIM_TIMCR_UPDGAT_Pos) ETH_MAC_READCONTROLLER_IDLE 0x00000000U __HAL_RCC_MDIOS_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_MDIOSEN) != 0U) FDCAN_NDAT1_ND20_Msk (0x1UL << FDCAN_NDAT1_ND20_Pos) _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock)) isfinite(__x) (__builtin_isfinite (__x)) HRTIM_ISR_FLT3 HRTIM_ISR_FLT3_Msk GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk PWR_CR1_ALS_LEV3 PWR_CR1_ALS_LEV3_Msk SYSCFG_EXTICR2_EXTI4_PA (0U) RCC_D1CFGR_D1PPRE_Msk (0x7UL << RCC_D1CFGR_D1PPRE_Pos) ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) RESERVED3 HAL_DMAMUX_SYNC_NO_EVENT 0x00000000U HRTIM_CHPR_STRPW_Pos (7U) USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk SDMMC_MASK_RXOVERRIE_Pos (5U) RCC_PLLCKSELR_PLLSRC_NONE_Pos (0U) DMA_REQUEST_SPI3_RX 61U __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) USB_OTG_GLPMCFG_SLPSTS_Pos (15U) RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos) __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG()) ETH_MACWTR_WTO ETH_MACWTR_WTO_Msk BDMA_ISR_HTIF6_Pos (26U) FDCAN_TXBC_TFQM_Pos (30U) __returns_twice __attribute__((__returns_twice__)) LL_ADC_AWD_CHANNEL_5_INJ ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) JPEG_CONFR7_HSF_2 (0x4UL << JPEG_CONFR7_HSF_Pos) EXTI_IMR3_IM74_Pos (10U) FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE __HAL_RCC_DAC12_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_DAC12RST) _BSD_SIZE_T_DEFINED_  SPI_CFG1_UDRDET_0 (0x1UL << SPI_CFG1_UDRDET_Pos) ETH_MACAHR_AE ETH_MACAHR_AE_Msk __ARM_FEATURE_IDIV 1 RCC_D3CCIPR_I2C4SEL_Pos (8U) HSEM_C1ISR_ISF16_Pos (16U) SCB_CCR_IC_Pos 17U ETH_MACTFCR_PT_Msk (0xFFFFUL << ETH_MACTFCR_PT_Pos) DMA2D_OCOLR_RED_4 DMA2D_OCOLR_RED_4_Msk __FLT64_MANT_DIG__ 53 __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) HRTIM_RSTCR_TIMACMP2_Pos (20U) __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET __HAL_RCC_DAC12_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_DAC12EN) FLASH_FLAG_DBECCERR_BANK2 (FLASH_SR_DBECCERR | 0x80000000U) BDMA_IFCR_CHTIF7_Msk (0x1UL << BDMA_IFCR_CHTIF7_Pos) ETH_MACARPAR_ARPPA ETH_MACARPAR_ARPPA_Msk RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos) SYSCFG_EXTICR1_EXTI1_PF (0x00000050U) EXTI_SWIER3_SWI_Pos (18U) __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE DMA2D_OPFCCR_SB DMA2D_OPFCCR_SB_Msk ETH_MACCR_DO_Pos (10U) SCB_AHBPCR_SZ_Pos 1U SAI3_Block_A_BASE (SAI3_BASE + 0x004UL) EXTI_EMR2_EM60 EXTI_EMR2_EM60_Msk ETH_MACAHR_SA ETH_MACAHR_SA_Msk HRTIM_ADC3R_AD3TDC2_Msk (0x1UL << HRTIM_ADC3R_AD3TDC2_Pos) ETH_DMACIER_FBEE_Msk (0x1UL << ETH_DMACIER_FBEE_Pos) DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk DMA_REQUEST_TIM5_TRIG 60U ETH_MACRXTXSR_RWT_Pos (8U) RCC_AHB4LPENR_GPIOELPEN_Pos (4U) BDMA_IFCR_CTEIF3_Msk (0x1UL << BDMA_IFCR_CTEIF3_Pos) SYSCFG_EXTICR2_EXTI7_PA (0U) EXTI_LINE75 ((uint32_t)0x4B) DFSDM_FLTCR2_ROVRIE_Pos (3U) _MATH_H_  OPAMP1_CSR_PGGAIN OPAMP1_CSR_PGGAIN_Msk RTC_TAMPCR_TAMPPRCH_Pos (13U) ADC_CFGR_CONT ADC_CFGR_CONT_Msk HRTIM_MDIER_MCMP2IE HRTIM_MDIER_MCMP2IE_Msk FDCAN_TURCF_DC_Pos (16U) FDCAN_TTILS_TXUS_Msk (0x1UL << FDCAN_TTILS_TXUS_Pos) HAL_DMAMUX2_REQ_GEN_RTC_WKUP 19U CRS_ISR_ESYNCF_Msk (0x1UL << CRS_ISR_ESYNCF_Pos) FDCAN_TTIE_GTWE_Pos (7U) QUADSPI_CCR_DHHC_Pos (30U) __INT_LEAST32_WIDTH__ 32 __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET USART_CR2_SWAP_Pos (15U) ETH_DMAMR_PR_Msk (0x7UL << ETH_DMAMR_PR_Pos) RCC_PLLCFGR_DIVP2EN_Msk (0x1UL << RCC_PLLCFGR_DIVP2EN_Pos) HRTIM_RST1R_EXTVNT4_Msk (0x1UL << HRTIM_RST1R_EXTVNT4_Pos) USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk SWPMI_ISR_SUSP_Msk (0x1UL << SWPMI_ISR_SUSP_Pos) FDCAN_ILS_MRAFE FDCAN_ILS_MRAFE_Msk RTC_PRER_PREDIV_S_Pos (0U) FLASH_OPTSR_RDP FLASH_OPTSR_RDP_Msk RCC_CECCLKSOURCE_LSI RCC_D2CCIP2R_CECSEL_0 TIM_BDTR_AOE_Pos (14U) RCC_RTCCLKSOURCE_HSE_DIV2 (0x00002300U) ETH_MACTSCR_TSCTRLSSR ETH_MACTSCR_TSCTRLSSR_Msk ETH_MACVR_SNPSVER_Msk (0xFFUL << ETH_MACVR_SNPSVER_Pos) SYSCFG_UR5_WRPN_BANK1 SYSCFG_UR5_WRPN_BANK1_Msk EXTI_SWIER1_SWIER5_Msk (0x1UL << EXTI_SWIER1_SWIER5_Pos) LTDC_IER_RRIE LTDC_IER_RRIE_Msk SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE SDMMC_ICR_RXOVERRC_Pos (5U) __UINT_LEAST64_TYPE__ long long unsigned int HRTIM_BMTRGR_MSTCMP1 HRTIM_BMTRGR_MSTCMP1_Msk GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) RCC_PERIPHCLK_RNG ((uint64_t)(0x00020000U)) USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) LTDC_TWCR_TOTALW LTDC_TWCR_TOTALW_Msk HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 CSR1 DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk SDMMC_STA_IDMABTC_Msk (0x1UL << SDMMC_STA_IDMABTC_Pos) __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET HRTIM_ODISR_TA2ODIS_Pos (1U) ETH_MACVHTR_VLHT_Msk (0xFFFFUL << ETH_MACVHTR_VLHT_Pos) HSEM_C1IER_ISE27 HSEM_C1IER_ISE27_Msk ETH_MTLTQOMR_FTQ_Msk (0x1UL << ETH_MTLTQOMR_FTQ_Pos) MDMA_CCR_BRTIE MDMA_CCR_BRTIE_Msk stderr _REENT_STDERR(_REENT) ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos) DFSDM_FLTCR2_REOCIE_Pos (1U) DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos) EXTI_IMR1_IM31_Pos (31U) USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk BDMA_Channel7 ((BDMA_Channel_TypeDef *) BDMA_Channel7_BASE) ETH_MTLRQDR_RXQSTS_Msk (0x3UL << ETH_MTLRQDR_RXQSTS_Pos) __HAL_RCC_DTCM1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM1LPEN)) DFSDM_FLTJDATAR_JDATACH_Pos (0U) ADC_CLOCK_ASYNC_DIV16 (LL_ADC_CLOCK_ASYNC_DIV16) RCC_PLL1VCIRANGE_0 RCC_PLLCFGR_PLL1RGE_0 HRTIM_EECR3_EE8F_2 (0x4UL << HRTIM_EECR3_EE8F_Pos) FDCAN_XIDFC_FLESA_Msk (0x3FFFUL << FDCAN_XIDFC_FLESA_Pos) DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos) MPU_REGION_NUMBER1 ((uint8_t)0x01) SYSCFG_CFGR_BKRAML_Pos (7U) __HAL_RCC_GET_RTC_SOURCE() ((uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))) HRTIM_RST2R_EXTVNT9_Pos (29U) RCC_PLLCFGR_PLL1FRACEN_Pos (0U) HSEM_C1IER_ISE11 HSEM_C1IER_ISE11_Msk FDCAN_RXF0S_F0GI_Pos (8U) ETH_MACHWF0R_TSSTSSEL_BOTH_Msk (0x3UL << ETH_MACHWF0R_TSSTSSEL_BOTH_Pos) __HAL_RCC_COMP12_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_COMP12EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_COMP12EN); UNUSED(tmpreg); } while(0) IS_EXTI_D1_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE22) || ((LINE) == EXTI_LINE23) || ((LINE) == EXTI_LINE24) || ((LINE) == EXTI_LINE25) || ((LINE) == EXTI_LINE26) || ((LINE) == EXTI_LINE27) || ((LINE) == EXTI_LINE28) || ((LINE) == EXTI_LINE29) || ((LINE) == EXTI_LINE30) || ((LINE) == EXTI_LINE31) || ((LINE) == EXTI_LINE32) || ((LINE) == EXTI_LINE33) || ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || ((LINE) == EXTI_LINE36) || ((LINE) == EXTI_LINE37) || ((LINE) == EXTI_LINE38) || ((LINE) == EXTI_LINE39) || ((LINE) == EXTI_LINE40) || ((LINE) == EXTI_LINE41) || ((LINE) == EXTI_LINE42) || ((LINE) == EXTI_LINE43) || ((LINE) == EXTI_LINE44) || ((LINE) == EXTI_LINE47) || ((LINE) == EXTI_LINE48) || ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE54) || ((LINE) == EXTI_LINE55) || ((LINE) == EXTI_LINE56) || ((LINE) == EXTI_LINE57) || ((LINE) == EXTI_LINE58) || ((LINE) == EXTI_LINE59) || ((LINE) == EXTI_LINE60) || ((LINE) == EXTI_LINE61) || ((LINE) == EXTI_LINE62) || ((LINE) == EXTI_LINE63) || ((LINE) == EXTI_LINE64) || ((LINE) == EXTI_LINE65) || ((LINE) == EXTI_LINE66) || ((LINE) == EXTI_LINE67) || ((LINE) == EXTI_LINE68) || ((LINE) == EXTI_LINE69) || ((LINE) == EXTI_LINE70) || ((LINE) == EXTI_LINE71) || ((LINE) == EXTI_LINE72) || ((LINE) == EXTI_LINE73) || ((LINE) == EXTI_LINE74) || ((LINE) == EXTI_LINE75) || ((LINE) == EXTI_LINE76) || ((LINE) == EXTI_LINE85) || ((LINE) == EXTI_LINE86) || ((LINE) == EXTI_LINE87) || ((LINE) == EXTI_LINE88) || ((LINE) == EXTI_LINE89) || ((LINE) == EXTI_LINE90) || ((LINE) == EXTI_LINE91)) USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) RTC_DR_YT_Pos (20U) DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) SWPMI_ICR_CTXBEF_Msk (0x1UL << SWPMI_ICR_CTXBEF_Pos) HAL_DMAMUX2_REQUEST_GEN_SPI6_IT HAL_DMAMUX2_REQ_GEN_SPI6_IT USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos) IS_SPI_HIGHEND_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) RTC_BKP31R_Msk (0xFFFFFFFFUL << RTC_BKP31R_Pos) RCC_APB4ENR_LPTIM5EN_Pos (12U) USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) TIM_EGR_CC2G_Pos (2U) FDCAN_TOCV_TOC_Msk (0xFFFFUL << FDCAN_TOCV_TOC_Pos) MDMA_CTCR_TLEN_Msk (0x7FUL << MDMA_CTCR_TLEN_Pos) MDMA_CCR_PL MDMA_CCR_PL_Msk USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos) SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk DMA2D_BGCOLR_RED_Msk (0xFFUL << DMA2D_BGCOLR_RED_Pos) __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOFLPEN) DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk FDCAN_NDAT1_ND11_Msk (0x1UL << FDCAN_NDAT1_ND11_Pos) __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE ATOMIC_CLEAR_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0) SWPMI_RFL_RFL_Msk (0x1FUL << SWPMI_RFL_RFL_Pos) COMP_OR_AFOPE15_Msk (0x1UL << COMP_OR_AFOPE15_Pos) GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk SCB_CSSELR_IND_Pos 0U HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo ETH_MACSPI2R_SPI2_Msk (0xFFFFUL << ETH_MACSPI2R_SPI2_Pos) TIM_TIM5_ETR_SAI2_FSA TIM5_AF1_ETRSEL_0 DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos) HSEM_C1ICR_ISC22_Pos (22U) DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) EXTI_PR3_PR82_Pos (18U) SYSCFG_VREFBUF_VOLTAGE_SCALE0 VREFBUF_CSR_VRS_OUT1 hdma_adc1 __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE __HAL_RCC_PLL3FRACN_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) HRTIM_ADC1R_AD1TBPER HRTIM_ADC1R_AD1TBPER_Msk ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk FLASH_FLAG_INCERR_BANK1 FLASH_SR_INCERR FDCAN_ILS_ARAE_Pos (29U) DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos) GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) RCC_APB1HENR_SWPMIEN_Msk (0x1UL << RCC_APB1HENR_SWPMIEN_Pos) ADC_VER_V5_X  ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) HSEM_C1ICR_ISC10 HSEM_C1ICR_ISC10_Msk BDMA_CH6_CLEAR ((uint32_t)0x00000000) RTC_TSTR_PM RTC_TSTR_PM_Msk INTPTR_MIN (-__INTPTR_MAX__ - 1) RCC_MCODIV_12 ((uint32_t)RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_3) RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos) ETH_DMAMR_DA_Msk (0x1UL << ETH_DMAMR_DA_Pos) USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk DMA2D_BGPFCCR_RBS_Msk (0x1UL << DMA2D_BGPFCCR_RBS_Pos) RCC_SYSCLK_DIV2 RCC_D1CFGR_D1CPRE_DIV2 OPAMP2_CSR_PGGAIN_Pos (14U) __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM8)) USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos) LTDC_IER_RRIE_Pos (3U) RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE __HAL_RCC_SAI2_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SAI2RST) ADC_JDR2_JDATA_27 (0x08000000UL << ADC_JDR2_JDATA_Pos) GPIO_MODER_MODE5_Pos (10U) COMP_OR_AFOPG3_Msk (0x1UL << COMP_OR_AFOPG3_Pos) SYSCFG_CCCSR_READY_Pos (8U) SDMMC_ICR_VSWENDC_Pos (25U) RCC_PERIPHCLK_LPTIM2 ((uint64_t)(0x00000040U)) HRTIM_IER_FLT2_Pos (1U) IS_SYSCFG_BOOT_REGISTER(REGISTER) (((REGISTER) == SYSCFG_BOOT_ADDR0)|| ((REGISTER) == SYSCFG_BOOT_ADDR1)) BDMA_CCR_PL BDMA_CCR_PL_Msk TIM3_BASE (D2_APB1PERIPH_BASE + 0x0400UL) HRTIM_BMCR_BMCLK_Msk (0xFUL << HRTIM_BMCR_BMCLK_Pos) __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOKLPEN) __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS LL_ADC_FLAG_ADRDY_SLV ADC_CSR_ADRDY_SLV HRTIM_SET2R_CMP3_Msk (0x1UL << HRTIM_SET2R_CMP3_Pos) HRTIM_ADC2R_AD2TAPER HRTIM_ADC2R_AD2TAPER_Msk DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) ADC_OFR2_OFFSET2_23 (0x0800000UL << ADC_OFR2_OFFSET2_Pos) RCC_D1CCIPR_CKPERSEL_Pos (28U) SPI_SR_RXP SPI_SR_RXP_Msk __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 DAC_WAVEGENERATION_NONE DAC_WAVE_NONE HRTIM_BDMUPR_MCR HRTIM_BDMUPR_MCR_Msk __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos) ADC_OFR4_OFFSET4_16 (0x0010000UL << ADC_OFR4_OFFSET4_Pos) PWR_CR1_SVOS_Msk (0x3UL << PWR_CR1_SVOS_Pos) TIM_TIM17_TI1_RCC_HSE1MHZ TIM_TISEL_TI1SEL_1 CRC_INIT_INIT CRC_INIT_INIT_Msk ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk USB_OTG_GCCFG_PDEN_Msk (0x1UL << USB_OTG_GCCFG_PDEN_Pos) ETH_MACMDIODR_RA ETH_MACMDIODR_RA_Msk __HAL_RCC_CEC_CONFIG(__CECCLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_CECSEL, (uint32_t)(__CECCLKSource__)) LPTIM_ICR_DOWNCF_Pos (6U) GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) TPI_ITATBCTR2_ATREADY1_Msk (0x1UL ) EXTI_D3PMR2_MR35_Pos (3U) OB_BOR_LEVEL2 FLASH_OPTSR_BOR_LEV_1 RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) FDCAN_TTCTC_CC_Pos (16U) QUADSPI_DR_DATA_Pos (0U) SPI_IT_RXNE SPI_IT_RXP ETH_MACHWF1R_SPHEN_Pos (17U) HRTIM_MISR_MCMP3_Msk (0x1UL << HRTIM_MISR_MCMP3_Pos) AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR LL_ADC_MULTI_DUAL_REG_INTERL ( ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 | ADC_CCR_DUAL_0) DMA_LIFCR_CTCIF3_Pos (27U) FDCAN_TTOCN_SGT_Pos (0U) ADC_ISR_EOS ADC_ISR_EOS_Msk SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos) EXTI_D3PCR1L_PCS7_Pos (14U) FMC_BWTRx_DATAST_5 (0x20UL << FMC_BWTRx_DATAST_Pos) ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) FDCAN_NDAT2_ND46_Pos (14U) RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk RCC_CIFR_HSERDYF_Pos (3U) RCC_AHB1RSTR_USB2OTGHSRST RCC_AHB1RSTR_USB2OTGFSRST D3_APB1PERIPH_BASE (PERIPH_BASE + 0x18000000UL) ETH_MACPPSTTNR_TTSL0_Msk (0x7FFFFFFFUL << ETH_MACPPSTTNR_TTSL0_Pos) ETH_MACMDIOAR_SKAP_Pos (4U) CRS_CR_AUTOTRIMEN_Pos (6U) TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS ETH_DMAMR_INTM_1 (0x1UL << ETH_DMAMR_INTM_Pos) __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE EXTI_D3PMR1_MR12_Pos (12U) CEC_ISR_RXOVR_Pos (2U) ADC_DUALMODE_REGSIMULT_INJECSIMULT (LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM) FDCAN_TTIE_SOGE_Pos (3U) RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) FDCANCCU_IR_CWE FDCANCCU_IR_CWE_Msk __INT_LEAST8_TYPE__ signed char HRTIM_CMP4R_CMP4R_Pos (0U) EXTI_FTSR1_TR13 EXTI_FTSR1_TR13_Msk FDCAN_TSCC_TSS_Msk (0x3UL << FDCAN_TSCC_TSS_Pos) HSEM_C1IER_ISE23_Pos (23U) TIM1_CC_IRQn HRTIM_RSTR_MSTCMP2 HRTIM_RSTR_MSTCMP2_Msk CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) __HAL_RCC_TIM16_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM16RST) HRTIM_EECR3_EE8F_0 (0x1UL << HRTIM_EECR3_EE8F_Pos) __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG COMP_OR_AFOPI4_Pos (9U) IS_TIM_CCXN_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3))) || (((INSTANCE) == TIM15) && ((CHANNEL) == TIM_CHANNEL_1)) || (((INSTANCE) == TIM16) && ((CHANNEL) == TIM_CHANNEL_1)) || (((INSTANCE) == TIM17) && ((CHANNEL) == TIM_CHANNEL_1))) EXTI_D3PCR1L_PCS0_Msk (0x3UL << EXTI_D3PCR1L_PCS0_Pos) EXTI_SWIER1_SWIER12_Pos (12U) ETH_MACCR_BL_Pos (5U) RTC_TSTR_MNT RTC_TSTR_MNT_Msk ETH_MACACR_ATSEN1_Pos (5U) __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_SPI6LPEN) TIM17_AF1_BKCMP2P_Msk (0x1UL << TIM17_AF1_BKCMP2P_Pos) FLASH_SR_DBECCERR FLASH_SR_DBECCERR_Msk LL_ADC_FLAG_ADRDY_MST ADC_CSR_ADRDY_MST I2C_IT_TXI I2C_CR1_TXIE NULL DMA_LIFCR_CTCIF2_Pos (21U) ETH_MACVTR_ETV_Pos (16U) USART_ISR_EOBF USART_ISR_EOBF_Msk TIM_CCxN_DISABLE 0x00000000U EXTI_EMR3_EM68_Msk (0x1UL << EXTI_EMR3_EM68_Pos) USB_OTG_GINTMSK_GONAKEFFM_Pos (7U) GPIO_AF12_MDIOS ((uint8_t)0x0C) EXTI_EMR2_EM38_Msk (0x1UL << EXTI_EMR2_EM38_Pos) IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_FIRST_FRAME) || ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || ((REQUEST) == I2C_NEXT_FRAME) || ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME) || ((REQUEST) == I2C_LAST_FRAME_NO_STOP) || IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST)) RCC_I2C2CLKSOURCE_HSI RCC_I2C123CLKSOURCE_HSI BDMA_Channel5_BASE (BDMA_BASE + 0x006CUL) LTDC_BPCR_AHBP_Msk (0xFFFUL << LTDC_BPCR_AHBP_Pos) TIM_SMCR_TS_4 (0x20000UL << TIM_SMCR_TS_Pos) SAI_GCR_SYNCIN_Pos (0U) RCC_PLL_ON (0x00000002U) USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOAEN) == 0U) RCC_FLAG_D2RST ((uint8_t)0x94) TIM_BREAK_SYSTEM_LOCKUP SYSCFG_CFGR2_CLL ClockType RAMECC_FECR_FEC_Msk (0xFFFFFFFFUL << RAMECC_FECR_FEC_Pos) __UFRACT_MAX__ 0XFFFFP-16UR HRTIM_OENR_TC1OEN_Pos (4U) RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk TIM_ETRPRESCALER_DIV1 0x00000000U DMA2D_BGPFCCR_CM_Msk (0xFUL << DMA2D_BGPFCCR_CM_Pos) DMA2D_IFCR_CCEIF_Pos (5U) JPEG_CONFR4_NB_0 (0x1UL << JPEG_CONFR4_NB_Pos) TIM17_AF1_BKCMP1E_Pos (1U) HRTIM_IER_BMPER_Pos (17U) TIM_DMA_ID_CC1 ((uint16_t) 0x0001) __lock_acquire(lock) __retarget_lock_acquire(lock) MPU_REGION_SIZE_1GB ((uint8_t)0x1D) HRTIM_FLTINR2_FLT5F_3 (0x8UL << HRTIM_FLTINR2_FLT5F_Pos) __HAL_SMBUS_GET_DIR SMBUS_GET_DIR LL_ADC_INJ_TRIG_EXT_TIM4_TRGO (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) SAI_xCLRFR_CMUTEDET_Pos (1U) RTC_TSTR_ST RTC_TSTR_ST_Msk LL_ADC_CLOCK_SYNC_PCLK_DIV1 (ADC_CCR_CKMODE_0) __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIODEN) != 0U) ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) TPI_FIFO1_ITM0_Pos 0U __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_SYSCFGLPEN) JPEG_CR_JCEN JPEG_CR_JCEN_Msk SPI_SR_RXPLVL_Msk (0x3UL << SPI_SR_RXPLVL_Pos) HRTIM_TIMCR_CONT_Msk (0x1UL << HRTIM_TIMCR_CONT_Pos) MDMA_CCR_TEIE MDMA_CCR_TEIE_Msk APB1CLKDivider ETH_DMACCR_8PBL (0x00010000U) SPI_CFG2_AFCNTR_Pos (31U) ETH_MACCR_JD ETH_MACCR_JD_Msk __CM7_REV 0x0100U HRTIM_ADC4R_AD4TCC3_Msk (0x1UL << HRTIM_ADC4R_AD4TCC3_Pos) I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) BDMA_CCR_DIR_Msk (0x1UL << BDMA_CCR_DIR_Pos) USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos) EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) RCC_PLL2DIVR_R2 RCC_PLL2DIVR_R2_Msk ADC_PCSEL_PCSEL_19 (0x80000UL << ADC_PCSEL_PCSEL_Pos) HRTIM_CPT2CR_TIMBCMP1 HRTIM_CPT2CR_TIMBCMP1_Msk DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk FMC_BCR1_BMAP_Msk (0x3UL << FMC_BCR1_BMAP_Pos) SPI_IER_TSERFIE_Msk (0x1UL << SPI_IER_TSERFIE_Pos) __INT8_MAX__ 0x7f __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED ETH_MTLTQUR_UFCNTOVF ETH_MTLTQUR_UFCNTOVF_Msk EXTI_EMR3_EM80 EXTI_EMR3_EM80_Msk ADC_OFR4_OFFSET4_10 (0x0000400UL << ADC_OFR4_OFFSET4_Pos) LTDC_ICR_CLIF_Pos (0U) HRTIM_RSTR_EXTEVNT4_Msk (0x1UL << HRTIM_RSTR_EXTEVNT4_Pos) __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED FDCAN_TTRMC_XTD_Msk (0x1UL << FDCAN_TTRMC_XTD_Pos) HRTIM_TIMISR_SET2_Msk (0x1UL << HRTIM_TIMISR_SET2_Pos) GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) SYSCFG_UR15_FZIWDGSTB_Msk (0x1UL << SYSCFG_UR15_FZIWDGSTB_Pos) SYSCFG_UR10_PAEND_BANK2_Pos (0U) FLASH_SR_OPERR FLASH_SR_OPERR_Msk TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM8LPEN) SPI_CR1_CRC33_17_Msk (0x1UL << SPI_CR1_CRC33_17_Pos) PWR_REGULATOR_VOLTAGE_SCALE2 (PWR_D3CR_VOS_1) EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk LPTIM_ISR_ARROK_Pos (4U) HRTIM_ADC2R_AD2TDC4_Pos (25U) RCC_PLL1FRACR_FRACN1 RCC_PLL1FRACR_FRACN1_Msk PAGESIZE FLASH_PAGE_SIZE __HAL_RCC_HRTIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_HRTIMEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_HRTIMEN); UNUSED(tmpreg); } while(0) SPI_CFG2_SP SPI_CFG2_SP_Msk ETH_MTLRQOMR_FEP ETH_MTLRQOMR_FEP_Msk HRTIM_CR1_ADC2USRC_Pos (19U) USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk SPDIFRX_DR0_PE_Msk (0x1UL << SPDIFRX_DR0_PE_Pos) DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk MDMA_CCR_WEX_Pos (14U) HAL_ADC_Start_DMA HRTIM_BMTRGR_MSTCMP4_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP4_Pos) RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) MDMA_CCR_BTIE MDMA_CCR_BTIE_Msk RTC_DR_DU RTC_DR_DU_Msk TIM15_AF1_BKCMP1P_Msk (0x1UL << TIM15_AF1_BKCMP1P_Pos) MDMA_CBNDTR_BRC_Pos (20U) ADC_JDR3_REGOFFSET (0x00000200UL) RCC_APB1HENR_MDIOSEN_Pos (5U) LPTIM_CR_CNTSTRT_Pos (2U) TIM_TIM1_ETR_COMP1 TIM1_AF1_ETRSEL_0 __FRACT_MIN__ (-0.5R-0.5R) HRTIM_RSTR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTR_TIMDCMP4_Pos) EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) MRLVDS_BitNumber MRLVDS_BIT_NUMBER GPIO_AF1_SAI4 ((uint8_t)0x01) RCC_MCO_DIV16 RCC_MCODIV_16 FDCAN_RXF1S_F1PI FDCAN_RXF1S_F1PI_Msk __FLT_MIN_10_EXP__ (-37) __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR RCC_CR_HSI48ON RCC_CR_HSI48ON_Msk LTDC_LIPCR_LIPOS LTDC_LIPCR_LIPOS_Msk I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk __pure __attribute__((__pure__)) UINT_FAST64_MAX (__UINT_FAST64_MAX__) __HAL_RCC_COMP12_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_COMP12LPEN) CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) __FP_FAST_FMAF32x 1 LowPowerAutoWait USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) FDCAN_TXBC_TFQM_Msk (0x1UL << FDCAN_TXBC_TFQM_Pos) FDCAN_ILS_PEDE_Pos (28U) FDCAN_TTOST_WECS_Pos (30U) TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 LL_ADC_OVS_REG_CONT (0x00000000UL) MDMA_CTCR_SINCOS MDMA_CTCR_SINCOS_Msk DMA2D_BGPFCCR_CS_Pos (8U) GPIO_LCKR_LCK11_Pos (11U) HRTIM_RST2R_CMP1_Msk (0x1UL << HRTIM_RST2R_CMP1_Pos) HRTIM_TIMISR_SET1 HRTIM_TIMISR_SET1_Msk __UINT_LEAST32_MAX__ 0xffffffffUL FDCAN_TXBC_NDTB_Msk (0x3FUL << FDCAN_TXBC_NDTB_Pos) FDCAN_TTOST_AWE_Msk (0x1UL << FDCAN_TTOST_AWE_Pos) HRTIM_EEFR1_EE4LTCH_Pos (18U) EXTI_LINE_77 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x0DU) __DQ_IBIT__ 0 RCC_APB1HLPENR_CRSLPEN RCC_APB1HLPENR_CRSLPEN_Msk GPIO_AF3_TIM8 ((uint8_t)0x03) ADC_CHANNEL_19 (LL_ADC_CHANNEL_19) BDMA_FLAG_TC4 ((uint32_t)0x00020000) LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING HRTIM_FLTINR1_FLT1F HRTIM_FLTINR1_FLT1F_Msk ADC_LEFTBITSHIFT_8 (LL_ADC_LEFT_BIT_SHIFT_8) USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos) IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE GPIO_ODR_OD6 GPIO_ODR_OD6_Msk HRTIM_CPT1CR_EXEV6CPT_Pos (7U) USB_OTG_DIEPTXF_INEPTXSA_Pos (0U) RCC_CR_PLL2RDY RCC_CR_PLL2RDY_Msk FMC_SDTRx_TRP FMC_SDTRx_TRP_Msk ETH_MACMDIOAR_PSE ETH_MACMDIOAR_PSE_Msk HRTIM_BDTUPR_TIMDIER_Msk (0x1UL << HRTIM_BDTUPR_TIMDIER_Pos) EXTI_EMR2_EM36_Pos (4U) BDMA_IFCR_CHTIF5_Pos (22U) FDCAN_CREL_REL FDCAN_CREL_REL_Msk ETH_MACLMIR_LMPDRI_Msk (0xFFUL << ETH_MACLMIR_LMPDRI_Pos) TPI_SPPR_TXMODE_Pos 0U ETH_MACL3L4CR_L4DPM_Pos (20U) SYSCFG_PMCR_I2C3_FMP SYSCFG_PMCR_I2C3_FMP_Msk ChannelNState IS_RCC_SAI3CLK(__SOURCE__) (((__SOURCE__) == RCC_SAI3CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI3CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI3CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI3CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI3CLKSOURCE_PIN)) ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) HRTIM_ADC3R_AD3TBC3 HRTIM_ADC3R_AD3TBC3_Msk USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U __SACCUM_MIN__ (-0X1P7HK-0X1P7HK) MPU_REGION_SIZE_4KB ((uint8_t)0x0B) HASH_RNG_IRQn RNG_IRQn __HAL_RCC_HSEM_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_HSEMRST) RCC_CR_CSIKERON RCC_CR_CSIKERON_Msk __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE HRTIM_TIMDIER_SET2IE HRTIM_TIMDIER_SET2IE_Msk DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos) TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos) ETH_MACTFCR_PLT_MINUS28 ETH_MACTFCR_PLT_MINUS28_Msk BDMA_ISR_HTIF5_Pos (22U) ADC3_COMMON_BASE (D3_AHB1PERIPH_BASE + 0x6300UL) SYSCFG_PMCR_I2C1_FMP SYSCFG_PMCR_I2C1_FMP_Msk USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk HRTIM_EEFR2_EE9FLTR_Msk (0xFUL << HRTIM_EEFR2_EE9FLTR_Pos) USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET STM32H7xx_HAL_CORTEX_H  MDMA_REQUEST_LTDC_LINE_IT ((uint32_t)0x00000010U) DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos) ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) FLASH_CRCCR_CRC_BURST_0 (0x1UL << FLASH_CRCCR_CRC_BURST_Pos) EXTI_PR2_PR_Msk (0x5UL << EXTI_PR2_PR_Pos) EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos) RCC_PLLCKSELR_DIVM1_Pos (4U) CF_SECTOR_COUNT ATA_SECTOR_COUNT RCC_APB1HLPENR_MDIOSLPEN RCC_APB1HLPENR_MDIOSLPEN_Msk ETH_MACCR_PRELEN_3 (0x2UL << ETH_MACCR_PRELEN_Pos) LL_ADC_REG_TRIG_EXT_TIM6_TRGO (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) HRTIM_ADC3R_AD3TCC4_Pos (22U) HAL_DMAMUX_SYNC_RISING_FALLING DMAMUX_CxCR_SPOL ADC_LTR_LT_Msk (0x3FFFFFFUL << ADC_LTR_LT_Pos) HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x0140UL) USART_CR2_SLVEN USART_CR2_SLVEN_Msk ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) FDCAN_IE_RF1NE_Pos (4U) LL_ADC_INJ_RANK_4 (ADC_JDR4_REGOFFSET | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS) __ARM_FEATURE_CRC32 ADC_CHANNEL_11_SMP (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) __HAL_SYSCFG_BREAK_ITCM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_ITCML) FDCAN_RXESC_RBDS_Msk (0x7UL << FDCAN_RXESC_RBDS_Pos) EXTI_EMR3_EM82_Msk (0x1UL << EXTI_EMR3_EM82_Pos) HSEM_C1IER_ISE24 HSEM_C1IER_ISE24_Msk MDIOS_SR_CTERF MDIOS_SR_CTERF_Msk QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos) FDCAN_TSCC_TSS FDCAN_TSCC_TSS_Msk RCC_D2CCIP1R_SPI45SEL_2 (0x4UL << RCC_D2CCIP1R_SPI45SEL_Pos) JPEG_CONFR7_VSF_Pos (8U) HRTIM_ODISR_TD2ODIS_Pos (7U) RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) HAL_DMAMUX2_SYNC_EXTI2 15U HRTIM_CR1_TEUDIS HRTIM_CR1_TEUDIS_Msk TIM_SR_UIF_Pos (0U) USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) HSEM_C1ISR_ISF10_Msk (0x1UL << HSEM_C1ISR_ISF10_Pos) RCC_APB2ENR_TIM17EN_Msk (0x1UL << RCC_APB2ENR_TIM17EN_Pos) USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos) MDMA_CCR_SWRQ_Pos (16U) DWT_FOLDCNT_FOLDCNT_Pos 0U RCC_D2CCIP2R_RNGSEL_Msk (0x3UL << RCC_D2CCIP2R_RNGSEL_Pos) LL_ADC_CHANNEL_3 (ADC_CHANNEL_3_NUMBER | ADC_CHANNEL_3_SMP | ADC_CHANNEL_3_BITFIELD ) RAMECC2_Monitor5 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor5_BASE) PWR_CR1_PVDEN PWR_CR1_PVDEN_Msk LL_ADC_FLAG_EOSMP ADC_ISR_EOSMP GPIO_PIN_All ((uint16_t)0xFFFF) __HAL_RCC_DAC12_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_DAC12RST) HRTIM_EECR2_EE9SRC HRTIM_EECR2_EE9SRC_Msk BDMA_CCR_TCIE BDMA_CCR_TCIE_Msk FDCAN_NDAT1_ND14_Pos (14U) DMA_HIFCR_CFEIF6_Pos (16U) RCC_AHB3ENR_SDMMC1EN_Pos (16U) RCC_PLL2DIVR_R2_Pos (24U) ADC_LEFTBITSHIFT_11 (LL_ADC_LEFT_BIT_SHIFT_11) UINT8_C(x) __UINT8_C(x) HRTIM_CR2_TDSWU HRTIM_CR2_TDSWU_Msk __WCHAR_WIDTH__ 32 JPEG_CFR_CEOCF_Pos (4U) GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk SPI_SR_EOT_Pos (3U) OUTPUT_OD (0x1uL << OUTPUT_TYPE_Pos) COMP12_BASE (D3_APB1PERIPH_BASE + 0x3800UL) __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() HRTIM_RSTCR_TIMDCMP2_Pos (26U) USART_CR1_TXFEIE USART_CR1_TXFEIE_Msk __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET ETH_MACL3L4CR_L3SAIM_Msk (0x1UL << ETH_MACL3L4CR_L3SAIM_Pos) HAL_DMA_ERROR_TIMEOUT (0x00000020U) HRTIM_ADC2R_AD2EEV10_Pos (9U) SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk HRTIM_EECR3_EE7F_1 (0x2UL << HRTIM_EECR3_EE7F_Pos) __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE ETH_DMACCARDR_CURRDESAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCARDR_CURRDESAPTR_Pos) HRTIM_FLTINR1_FLT4LCK_Pos (31U) FDCAN_TTTMC_TME_Msk (0x7FUL << FDCAN_TTTMC_TME_Pos) RCC_PLLMUL_32 RCC_PLL_MUL32 FDCAN_NDAT1_ND25_Pos (25U) HRTIM_CR2_TARST_Msk (0x1UL << HRTIM_CR2_TARST_Pos) EXTI_MODE_IT ((uint32_t)0x00010000) HRTIM_ADC4R_AD4TAC3 HRTIM_ADC4R_AD4TAC3_Msk HSEM_C1IER_ISE22_Msk (0x1UL << HSEM_C1IER_ISE22_Pos) MDMA_GISR0_GIF15_Pos (15U) ADC_CSR_ADRDY_MST ADC_CSR_ADRDY_MST_Msk GPIO_AF5_SPI1 ((uint8_t)0x05) __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_LPTIM1LPEN) DBGMCU_APB4FZ1_DBG_I2C4_Pos (7U) FDCAN_TTIE_AWE FDCAN_TTIE_AWE_Msk EWUP_BitNumber EWUP_BIT_NUMBER PWR_WKUPCR_WKUPC4_Pos (3U) FDCAN_TTOCF_LDSDL FDCAN_TTOCF_LDSDL_Msk __HAL_RCC_ETH1TX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1TXLPEN)) == 0U) RCC_D2CCIP2R_USART16SEL_0 (0x1UL << RCC_D2CCIP2R_USART16SEL_Pos) ETH_MACA2HR_SA_Pos (30U) EXTI_SWIER1_SWIER11 EXTI_SWIER1_SWIER11_Msk ADC_CSR_EOSMP_SLV ADC_CSR_EOSMP_SLV_Msk SDMMC_STA_BUSYD0_Msk (0x1UL << SDMMC_STA_BUSYD0_Pos) USART_CR1_RXFFIE_Pos (31U) RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 HRTIM_OENR_TE2OEN_Msk (0x1UL << HRTIM_OENR_TE2OEN_Pos) SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) SYSCFG_PMCR_I2C_PB6_FMP SYSCFG_PMCR_I2C_PB6_FMP_Msk USART_ICR_TCCF_Pos (6U) __HAL_RCC_SAI4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_SAI4EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_SAI4EN); UNUSED(tmpreg); } while(0) LTDC_LxDCCR_DCBLUE_Pos (0U) USB_OTG_DOEPMSK_XFRCM_Pos (0U) EXTI_IMR2_IM54_Msk (0x1UL << EXTI_IMR2_IM54_Pos) __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED SPI_IER_TIFREIE_Pos (8U) TIM_TS_ITR4 (TIM_SMCR_TS_3) HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP 13U __HAL_RCC_VREF_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_VREFEN) == 0U) DFSDM_CHCFGR2_DTRBS_Pos (3U) __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0); RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 RCC_RSR_PORRSTF_Msk (0x1UL << RCC_RSR_PORRSTF_Pos) USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos) I2C_TIMEOUTR_TIMEOUTB_Pos (16U) GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) HRTIM_TIMICR_CPT1C_Pos (7U) DMA_REQUEST_UART8_RX 81U SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos) LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk QUADSPI_SR_FLEVEL_1 (0x02UL << QUADSPI_SR_FLEVEL_Pos) USB_OTG_DIEPINT_NAK_Pos (13U) HRTIM_TIMISR_UPD_Pos (6U) ETH_MACPFR_PCF ETH_MACPFR_PCF_Msk TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || ((__MODE__) == TIM_OCMODE_ACTIVE) || ((__MODE__) == TIM_OCMODE_INACTIVE) || ((__MODE__) == TIM_OCMODE_TOGGLE) || ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE) || ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM1) || ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM2)) USB_OTG_DVBUSDIS_VBUSDT_Pos (0U) _REENT_CHECK_VERIFY 1 SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) I2C_ISR_BUSY I2C_ISR_BUSY_Msk ETH_MACTFCR_PLT_MINUS256_Msk (0x1UL << ETH_MACTFCR_PLT_MINUS256_Pos) HRTIM_ADC1R_AD1TDC4 HRTIM_ADC1R_AD1TDC4_Msk FDCAN_TTOCF_EVTP_Pos (26U) DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos) FLASH_BOOT_ADD1_Pos (16U) __ORDER_PDP_ENDIAN__ 3412 USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED RCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk HRTIM_ADC3R_AD3TCPER_Msk (0x1UL << HRTIM_ADC3R_AD3TCPER_Pos) HRTIM_ADC1R_AD1TBRST HRTIM_ADC1R_AD1TBRST_Msk __lock_release_recursive(lock) __retarget_lock_release_recursive(lock) RCC_SYSCLK_DIV64 RCC_D1CFGR_D1CPRE_DIV64 ETH_MTLTQDR_STXSTSF ETH_MTLTQDR_STXSTSF_Msk TIM_OCNIDLESTATE_RESET 0x00000000U ADC_JDR1_JDATA_30 (0x40000000UL << ADC_JDR1_JDATA_Pos) FDCAN_TTIR_WT_Msk (0x1UL << FDCAN_TTIR_WT_Pos) HSEM_C1MISR_MISF13_Msk (0x1UL << HSEM_C1MISR_MISF13_Pos) RCC_SYSCLK_DIV4 RCC_D1CFGR_D1CPRE_DIV4 SCB_CACR_ECCEN_Pos 1U SPI_IER_TIFREIE_Msk (0x1UL << SPI_IER_TIFREIE_Pos) _ELIDABLE_INLINE static __inline__ SPI_CR1_HDDIR_Pos (11U) HSEM_C1ICR_ISC18_Msk (0x1UL << HSEM_C1ICR_ISC18_Pos) HRTIM_ADC2R_AD2MPER HRTIM_ADC2R_AD2MPER_Msk HRTIM_RST1R_EXTVNT9 HRTIM_RST1R_EXTVNT9_Msk HSEM_C1MISR_MISF18 HSEM_C1MISR_MISF18_Msk I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) ETH_DMACSR_NIS ETH_DMACSR_NIS_Msk SYSCFG_EXTICR2_EXTI4_PH (0x00000007U) ETH_MTLRQOMR_FEP_Pos (4U) __ARM_FEATURE_COPROC RCC_CIER_PLL2RDYIE RCC_CIER_PLL2RDYIE_Msk QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos) GPIO_AF3_HRTIM1 ((uint8_t)0x03) FDCANCCU_CWD_WDV FDCANCCU_CWD_WDV_Msk RCC_APB1LRSTR_UART7RST RCC_APB1LRSTR_UART7RST_Msk USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk RGCR FMC_SDCMR_NRFS_2 (0x4UL << FMC_SDCMR_NRFS_Pos) RAMECC2_Monitor3 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor3_BASE) IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & I2C_FASTMODEPLUS_PB6) == I2C_FASTMODEPLUS_PB6) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB7) == I2C_FASTMODEPLUS_PB7) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB8) == I2C_FASTMODEPLUS_PB8) || (((__CONFIG__) & I2C_FASTMODEPLUS_PB9) == I2C_FASTMODEPLUS_PB9) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C1) == I2C_FASTMODEPLUS_I2C1) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C2) == I2C_FASTMODEPLUS_I2C2) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C3) == I2C_FASTMODEPLUS_I2C3) || (((__CONFIG__) & I2C_FASTMODEPLUS_I2C4) == I2C_FASTMODEPLUS_I2C4)) HSEM_C1ICR_ISC23 HSEM_C1ICR_ISC23_Msk DMA2D_CR_MODE DMA2D_CR_MODE_Msk EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk JPEG_CONFR1_NF_Pos (0U) OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2 GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) DMA2D_FGPFCCR_AM_Msk (0x3UL << DMA2D_FGPFCCR_AM_Pos) __HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SPI6LPEN)) == 0U) SPI_CFG2_CPOL_Msk (0x1UL << SPI_CFG2_CPOL_Pos) USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED FLASH_SCAR_SEC_AREA_END_Pos (16U) HRTIM_TIMCR_TRSTU_Pos (18U) EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk TIM_FLAG_CC1 TIM_SR_CC1IF ETH_MACHWF2R_TXQCNT_Msk (0xFUL << ETH_MACHWF2R_TXQCNT_Pos) TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING __HAL_MDMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->CCR & (__INTERRUPT__))) SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos) RCC_APB1LENR_HDMICECEN RCC_APB1LENR_CECEN USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) EXTI_IMR2_IM48 EXTI_IMR2_IM48_Msk LTDC_LxCKCR_CKGREEN_Pos (8U) FLASH_CRCSADD_CRC_START_ADDR_Pos (0U) GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE DMA2D_BGCOLR_GREEN DMA2D_BGCOLR_GREEN_Msk __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos) GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk COMP_OR_AFOPI4_Msk (0x1UL << COMP_OR_AFOPI4_Pos) EXTI_IMR3_IM84_Msk (0x1UL << EXTI_IMR3_IM84_Pos) SMCR __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE ETH_MMCTIR_TXSCOLGPIS_Msk (0x1UL << ETH_MMCTIR_TXSCOLGPIS_Pos) SYSCFG_EXTICR4_EXTI15_PG (0x00006000U) RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE LTDC_ISR_LIF LTDC_ISR_LIF_Msk __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET GPIO_AF7_USART3 ((uint8_t)0x07) GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk HRTIM_RSTCR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTCR_TIMDCMP2_Pos) ETH_DMADSR_TPS_WAITING_Msk (0x1UL << ETH_DMADSR_TPS_WAITING_Pos) ADC_OFR3_OFFSET3_17 (0x0020000UL << ADC_OFR3_OFFSET3_Pos) DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk _REENT_RAND48_ADD(ptr) ((ptr)->_r48->_add) USB_OTG_DAINTMSK_IEPM_Pos (0U) USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk RCC_D2CCIP2R_RNGSEL RCC_D2CCIP2R_RNGSEL_Msk HRTIM_CPT2CR_TIMCCMP1 HRTIM_CPT2CR_TIMCCMP1_Msk SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk HRTIM_BMTRGR_TACMP1 HRTIM_BMTRGR_TACMP1_Msk RAMECC2_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor2_BASE) GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk HTR1 HTR2 HTR3 MDMA_CTCR_DINC_Pos (2U) __HAL_DBGMCU_FREEZE_I2C4() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_I2C4)) __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE HRTIM_BDTUPR_TIMCHPR_Pos (18U) __HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM14RST) BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) BDMA_IFCR_CGIF4_Msk (0x1UL << BDMA_IFCR_CGIF4_Pos) HSEM_C1IER_ISE13_Msk (0x1UL << HSEM_C1IER_ISE13_Pos) USB_OTG_GINTSTS_HCINT_Pos (25U) PWR_WKUPEPR_WKUPP2 PWR_WKUPEPR_WKUPP2_Msk BDMA_ISR_TEIF7 BDMA_ISR_TEIF7_Msk EXTI_FTSR1_TR12_Msk (0x1UL << EXTI_FTSR1_TR12_Pos) TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk __ARM_ARCH_PROFILE 77 DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) DMA_LISR_FEIF1_Pos (6U) USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) ETH_MACIER_TXSTSIE ETH_MACIER_TXSTSIE_Msk EXTI_IMR3_IM65_Pos (1U) PWR_WKUPEPR_WKUPPUPD5_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD5_Pos) DMA2D_CR_TWIE DMA2D_CR_TWIE_Msk ETH_MACMDIOAR_CR_DIV26 ETH_MACMDIOAR_CR_DIV26_Msk RCC_APB1LLPENR_DAC12LPEN_Pos (29U) ETH_MACHWF2R_RXQCNT_Pos (0U) __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK FMC_BTRx_BUSTURN_0 (0x1UL << FMC_BTRx_BUSTURN_Pos) GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) HRTIM_TIMDIER_RST2DE_Pos (28U) IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG1) RCC_AHB1RSTR_ADC12RST_Pos (5U) EXTI_LINE_78 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x0EU) IS_RCC_QSPICLK(__SOURCE__) (((__SOURCE__) == RCC_QSPICLKSOURCE_D1HCLK) || ((__SOURCE__) == RCC_QSPICLKSOURCE_PLL) || ((__SOURCE__) == RCC_QSPICLKSOURCE_PLL2) || ((__SOURCE__) == RCC_QSPICLKSOURCE_CLKP)) GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) CEC_CFGR_SFT_Pos (0U) HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP HAL_DMAMUX2_REQ_GEN_RTC_WKUP IS_RCC_PLLM_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 63U)) HRTIM_EEFR2_EE10FLTR_1 (0x2UL << HRTIM_EEFR2_EE10FLTR_Pos) FDCAN_CREL_SUBSTEP_Msk (0xFUL << FDCAN_CREL_SUBSTEP_Pos) HRTIM_SET2R_CMP1_Pos (3U) __offsetof(type,field) offsetof(type, field) I2C_ICR_PECCF_Pos (11U) GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk TIM4 ((TIM_TypeDef *) TIM4_BASE) RCC_CICR_CSIRDYC RCC_CICR_CSIRDYC_Msk DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos) COMP_SR_C2IF_Pos (17U) GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk OPAMP2_OTR_TRIMOFFSETN_Pos (0U) ADC_CHANNEL_13_BITFIELD (ADC_AWD2CR_AWD2CH_13) DMAMUX2_Channel6_BASE (DMAMUX2_BASE + 0x0018UL) FMC_SDSR_MODES2_1 (0x2UL << FMC_SDSR_MODES2_Pos) FDCAN_SIDFC_FLSSA_Pos (2U) __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER HRTIM_EECR3_EE8F HRTIM_EECR3_EE8F_Msk BDMA_IFCR_CGIF2 BDMA_IFCR_CGIF2_Msk FPU_MVFR1_D_NaN_mode_Pos 4U USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk EXTI_TARGET_MSK_NONE (0x00UL << EXTI_TARGET_SHIFT) RCC_APB2ENR_USART6EN_Pos (5U) FDCANCCU_CSTAT_TQC_Msk (0x7FFUL << FDCANCCU_CSTAT_TQC_Pos) DMA_REQUEST_GENERATOR0 1U DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk APB1LENR USB_OTG_GOTGINT_SRSSCHG_Pos (8U) SWPMI_ISR_TCF SWPMI_ISR_TCF_Msk LL_ADC_PATH_INTERNAL_VBAT (ADC_CCR_VBATEN) EXTI_LINE_28 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1CU) RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) __ULLACCUM_FBIT__ 32 ADC_EXTERNALTRIGINJEC_T3_TRGO (LL_ADC_INJ_TRIG_EXT_TIM3_TRGO) ADC_CSR_JEOC_MST_Pos (5U) SWPMI_ISR_RXOVRF_Pos (3U) HRTIM_OUTR_DTEN_Msk (0x1UL << HRTIM_OUTR_DTEN_Pos) ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) EXTI_FTSR1_TR4_Pos (4U) SYSCFG_EXTICR4_EXTI12_PI (0x00000008U) USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) HRTIM_MDIER_MCMP3IE HRTIM_MDIER_MCMP3IE_Msk HRTIM_RSTDR_TIMCCMP2_Pos (26U) LTDC_GCR_DBW LTDC_GCR_DBW_Msk DMAMUX2_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator0_BASE) FDCAN_DBTP_DSJW FDCAN_DBTP_DSJW_Msk _REENT_SIGNAL_SIZE 24 TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM HRTIM_ADC3R_AD3TARST_Pos (14U) ADC_CHANNEL_2_SMP (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) PWR_CR1_PVDEN_Msk (0x1UL << PWR_CR1_PVDEN_Pos) __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE EXTI_PR1_PR12_Msk (0x1UL << EXTI_PR1_PR12_Pos) SPI_CFG1_MBR_Pos (28U) RTC_ALRMASSR_MASKSS_Pos (24U) USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) FDCAN_ILS_RF1NL FDCAN_ILS_RF1NL_Msk ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) BDMA_ISR_GIF3_Pos (12U) __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE RCC_USART2CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE GPIOE ((GPIO_TypeDef *) GPIOE_BASE) __thumb2__ 1 ADC_CHANNEL_1_NUMBER ( ADC_CFGR_AWD1CH_0) HSEM_C1MISR_MISF23_Pos (23U) USART_CR3_TXFTIE_Pos (23U) HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 DMAMUX_RGCFR_COF4_Msk (0x1UL << DMAMUX_RGCFR_COF4_Pos) DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk RCC_RSR_D1RSTF_Pos (19U) RCC_CRS_FLAG_ERR CRS_ISR_ERRF COMP_OR_AFOPE6 COMP_OR_AFOPE6_Msk USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) DMA2D_BGCOLR_GREEN_Msk (0xFFUL << DMA2D_BGCOLR_GREEN_Pos) ETH_MACACR_ATSEN3 ETH_MACACR_ATSEN3_Msk GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 RCC_APB1LENR_LPTIM1EN RCC_APB1LENR_LPTIM1EN_Msk FMC_BWTRx_ADDHLD_3 (0x8UL << FMC_BWTRx_ADDHLD_Pos) RCC_AHB1LPENR_USB2OTGHSLPEN_Msk RCC_AHB1LPENR_USB2OTGFSLPEN_Msk SPDIFRX_SR_SBD_Pos (4U) DFSDM_FLTISR_SCDF_Pos (24U) TIM1_AF1_ETRSEL_2 (0x4UL << TIM1_AF1_ETRSEL_Pos) HRTIM_CPT1CR_TIMECMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMECMP1_Pos) ETH_MACHWF1R_ADDR64 ETH_MACHWF1R_ADDR64_Msk ETH_MACTSCR_TSMSTRENA_Pos (15U) USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk RCC_HSICFGR_HSICAL_2 (0x004UL << RCC_HSICFGR_HSICAL_Pos) CRC_CR_REV_OUT_Pos (7U) FDCAN_DBTP_DBRP_Pos (16U) RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk ETH_MACHWF0R_TSSTSSEL_Msk (0x3UL << ETH_MACHWF0R_TSSTSSEL_Pos) LPTIM_CR_ENABLE_Pos (0U) USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos) DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk __HAL_RCC_HSEM_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_HSEMRST) MDMA_CISR_TEIF_Pos (0U) ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) RCC_PLLCKSELR_DIVM2_3 (0x08UL << RCC_PLLCKSELR_DIVM2_Pos) __HAL_RCC_SPDIFRX_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_SPDIFRXRST) HRTIM_BMTRGR_TAEEV7_Msk (0x1UL << HRTIM_BMTRGR_TAEEV7_Pos) __HAL_DBGMCU_UnFreeze_LPTIM3() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM3)) xPSR_N_Pos 31U SPI_IER_OVRIE_Msk (0x1UL << SPI_IER_OVRIE_Pos) EXTI_EMR1_EM27 EXTI_EMR1_EM27_Msk FDCAN_CREL_DAY_Pos (0U) MDMA_CTCR_SWRM_Msk (0x1UL << MDMA_CTCR_SWRM_Pos) MDMA_CTBR_DBUS_Pos (17U) DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk __FLT32X_MAX_10_EXP__ 308 __STDC__ 1 FDCAN_IR_ELO_Pos (22U) GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) ETH_MACHWF0R_TXCOESEL_Pos (14U) RCC_APB1LLPENR_TIM5LPEN RCC_APB1LLPENR_TIM5LPEN_Msk ETH_MACACR_ATSEN3_Pos (7U) ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE SAI_PDMDLY_DLYM2L_2 (0x4UL << SAI_PDMDLY_DLYM2L_Pos) D2_APB1PERIPH_BASE PERIPH_BASE SPI_SR_EOT SPI_SR_EOT_Msk TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS __HAL_DBGMCU_FREEZE_LPTIM2() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM2)) QUADSPI_CCR_ADSIZE_Pos (12U) ETH_MAC_TXFIFO_WRITING 0x00300000U RAMECC2_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor1_BASE) RCC_AHB1ENR_USB2OTGFSULPIEN RCC_AHB1ENR_USB2OTGFSULPIEN_Msk IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || ((PIN) == PWR_WAKEUP_PIN2) || ((PIN) == PWR_WAKEUP_PIN3) || ((PIN) == PWR_WAKEUP_PIN4) || ((PIN) == PWR_WAKEUP_PIN5) || ((PIN) == PWR_WAKEUP_PIN6) || ((PIN) == PWR_WAKEUP_PIN1_HIGH) || ((PIN) == PWR_WAKEUP_PIN2_HIGH) || ((PIN) == PWR_WAKEUP_PIN3_HIGH) || ((PIN) == PWR_WAKEUP_PIN4_HIGH) || ((PIN) == PWR_WAKEUP_PIN5_HIGH) || ((PIN) == PWR_WAKEUP_PIN6_HIGH) || ((PIN) == PWR_WAKEUP_PIN1_LOW) || ((PIN) == PWR_WAKEUP_PIN2_LOW) || ((PIN) == PWR_WAKEUP_PIN3_LOW) || ((PIN) == PWR_WAKEUP_PIN4_LOW) || ((PIN) == PWR_WAKEUP_PIN5_LOW) || ((PIN) == PWR_WAKEUP_PIN6_LOW)) STM32H7xx_HAL_H  GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1 DMA2D_CR_SUSP_Pos (1U) DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos) DAC_CR_MAMP2_Pos (24U) GPIO_AF10_COMP2 ((uint8_t)0x0A) DLYB_CFGR_SEL_1 (0x2UL << DLYB_CFGR_SEL_Pos) DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos) HSEM_C1MISR_MISF4 HSEM_C1MISR_MISF4_Msk HRTIM_SET2R_PER_Pos (2U) HRTIM_TIMCR_MSTU HRTIM_TIMCR_MSTU_Msk FDCAN_TTIR_SOG_Pos (3U) ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) RCC_D2CCIP1R_SPDIFSEL_1 (0x2UL << RCC_D2CCIP1R_SPDIFSEL_Pos) HRTIM_RSTER_TIMACMP4_Msk (0x1UL << HRTIM_RSTER_TIMACMP4_Pos) RCC_APB1_DIV8 RCC_D2CFGR_D2PPRE1_DIV8 DFSDM_FLTRDATAR_RPEND_Pos (4U) RCC_PERIPHCLK_SPI5 RCC_PERIPHCLK_SPI45 EXTI_D3PCR1L_PCS9_Msk (0x3UL << EXTI_D3PCR1L_PCS9_Pos) SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) ADC_CSR_EOC_SLV ADC_CSR_EOC_SLV_Msk FDCAN_IR_TC_Pos (9U) HRTIM_RSTBR_TIMACMP4_Pos (21U) FLASH_SR_WBNE_Msk (0x1UL << FLASH_SR_WBNE_Pos) DBGMCU_APB2FZ1_DBG_TIM15_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM15_Pos) FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) FDCAN_ILS_RF0FL FDCAN_ILS_RF0FL_Msk ADC_CCR_DAMDF ADC_CCR_DAMDF_Msk RCC_CR_HSIKERON_Pos (1U) HRTIM_EEFR2_EE9LTCH HRTIM_EEFR2_EE9LTCH_Msk DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos) GPIO_ODR_OD2 GPIO_ODR_OD2_Msk RCC_TIMPRES_ACTIVATED RCC_CFGR_TIMPRE __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE RCC_D3AMR_COMP12AMEN_Msk (0x1UL << RCC_D3AMR_COMP12AMEN_Pos) RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk FDCANCCU_CCFG_CFL FDCANCCU_CCFG_CFL_Msk ETH_MACLCSR_PLS ETH_MACLCSR_PLS_Msk __HAL_RCC_TIM17_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM17RST) __ARM_FEATURE_DSP 1 HSEM_C1ISR_ISF31 HSEM_C1ISR_ISF31_Msk SWPMI_ICR_CRXOVRF_Pos (3U) GPIO_OSPEEDR_OSPEED0_Pos (0U) DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60UL) GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) FDCAN_TTILS_TXOS FDCAN_TTILS_TXOS_Msk RTC_BKP0R RTC_BKP0R_Msk SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) SDMMC_DTIMER_DATATIME_Pos (0U) __HAL_RCC_DTCM2_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_DTCM2LPEN)) ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) HRTIM_MCR_TACEN_Msk (0x1UL << HRTIM_MCR_TACEN_Pos) __HAL_RCC_ADC3_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_ADC3AMEN) TIM_CR1_CEN TIM_CR1_CEN_Msk RCC_APB4ENR_LPTIM4EN_Msk (0x1UL << RCC_APB4ENR_LPTIM4EN_Pos) TIM_SMCR_ECE_Pos (14U) DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x0100UL) DMA2D_FGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos) SDMMC_POWER_DIRPOL SDMMC_POWER_DIRPOL_Msk __ARM_FEATURE_CLZ 1 RCC_AHB2ENR_SRAM3EN_Pos (31U) RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC_Msk SDMMC_DCTRL_RWSTOP_Pos (9U) USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk RCC_AHB3LPENR_JPGDECLPEN_Pos (5U) HRTIM_SET2R_TIMEVNT9_Msk (0x1UL << HRTIM_SET2R_TIMEVNT9_Pos) USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) TIM8_AF2_BK2CMP1E_Msk (0x1UL << TIM8_AF2_BK2CMP1E_Pos) CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) EXTI_SWIER1_SWIER12_Msk (0x1UL << EXTI_SWIER1_SWIER12_Pos) HRTIM_EECR1_EE2POL_Msk (0x1UL << HRTIM_EECR1_EE2POL_Pos) PLL2DIVR ADC_EXTERNALTRIG_EXT_IT11 (LL_ADC_REG_TRIG_EXT_EXTI_LINE11) NbrOfDiscConversion USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos) JPEG_CONFR6_NB JPEG_CONFR6_NB_Msk __FLT64_IS_IEC_60559__ 2 SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk _REENT_INIT_MISC(var) do { struct _reent *_r = (var); _r->_misc->_strtok_last = _NULL; _r->_misc->_mblen_state.__count = 0; _r->_misc->_mblen_state.__value.__wch = 0; _r->_misc->_wctomb_state.__count = 0; _r->_misc->_wctomb_state.__value.__wch = 0; _r->_misc->_mbtowc_state.__count = 0; _r->_misc->_mbtowc_state.__value.__wch = 0; _r->_misc->_mbrlen_state.__count = 0; _r->_misc->_mbrlen_state.__value.__wch = 0; _r->_misc->_mbrtowc_state.__count = 0; _r->_misc->_mbrtowc_state.__value.__wch = 0; _r->_misc->_mbsrtowcs_state.__count = 0; _r->_misc->_mbsrtowcs_state.__value.__wch = 0; _r->_misc->_wcrtomb_state.__count = 0; _r->_misc->_wcrtomb_state.__value.__wch = 0; _r->_misc->_wcsrtombs_state.__count = 0; _r->_misc->_wcsrtombs_state.__value.__wch = 0; _r->_misc->_l64a_buf[0] = '\0'; _r->_misc->_getdate_err = 0; } while (0) xPSR_Z_Pos 30U TIM8_TRG_COM_TIM14_IRQn HSEM_C1MISR_MISF23 HSEM_C1MISR_MISF23_Msk USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) HRTIM_TIMISR_CPT1_Pos (7U) USB_OTG_DOEPCTL_SNAK_Pos (27U) TIM14 ((TIM_TypeDef *) TIM14_BASE) ETH_MACCR_SARC_REPADDR1_Pos (28U) USE_HAL_FDCAN_REGISTER_CALLBACKS 0U HRTIM_BMCR_TABM_Pos (17U) CEC_IER_RXENDIE_Pos (1U) MPU_REGION_SIZE_2MB ((uint8_t)0x14) HRTIM_ADC4R_AD4TCC3_Pos (19U) __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART5RST) DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk FDCAN_IE_BOE_Msk (0x1UL << FDCAN_IE_BOE_Pos) __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1 ETH_MMCRIMR_RXCRCERPIM_Msk (0x1UL << ETH_MMCRIMR_RXCRCERPIM_Pos) DMA_IT_FE ((uint32_t)0x00000080U) FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos) HRTIM_EEFR1_EE1FLTR_Pos (1U) SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) FDCAN_ILS_ELOE_Msk (0x1UL << FDCAN_ILS_ELOE_Pos) SPI_IER_TIFREIE SPI_IER_TIFREIE_Msk LTDC_GCR_DEN LTDC_GCR_DEN_Msk FLASH_IT_OPERR_BANK1 FLASH_CR_OPERRIE DCMI_CWSTRT_VST_Pos (16U) TIM_TISEL_TI2SEL_2 (0x4UL << TIM_TISEL_TI2SEL_Pos) EXTI_SWIER3_SWIER84 EXTI_SWIER3_SWIER84_Msk ETH_MACCR_DM_Pos (13U) ETH_DMAMR_SWR ETH_DMAMR_SWR_Msk LL_ADC_CALIB_LINEARITY_WORD5 (ADC_CR_LINCALRDYW5) RCC_D2CCIP1R_SWPSEL RCC_D2CCIP1R_SWPSEL_Msk RCC_PLLCFGR_PLL1VCOSEL_Pos (1U) __HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) != 0U) SYSCFG_UR0_RDP_Msk (0xFFUL << SYSCFG_UR0_RDP_Pos) HRTIM_SET1R_TIMEVNT8 HRTIM_SET1R_TIMEVNT8_Msk ETH_MACPFR_SAF_Msk (0x1UL << ETH_MACPFR_SAF_Pos) FMC_SDCRx_CAS_Pos (7U) TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) DMA_REQUEST_GENERATOR1 2U EXTI_D3PCR1L_PCS15 EXTI_D3PCR1L_PCS15_Msk DMA_HIFCR_CDMEIF5_Pos (8U) ETH_MACPFR_SAF ETH_MACPFR_SAF_Msk HRTIM_EECR1_EE5SRC_1 (0x2UL << HRTIM_EECR1_EE5SRC_Pos) ADC_AWD_EVENT ADC_AWD1_EVENT FDCAN_TTOCN_SWP FDCAN_TTOCN_SWP_Msk __SRW 0x0010 ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) HRTIM_EEFR1_EE5FLTR HRTIM_EEFR1_EE5FLTR_Msk HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 HSEM_R_PROCID_Msk (0xFFUL << HSEM_R_PROCID_Pos) TIM3_AF1_ETRSEL_2 (0x4UL << TIM3_AF1_ETRSEL_Pos) HRTIM_RST2R_TIMEVNT8_Pos (19U) ETH_MACTTSSNR_TXTSSMIS_Msk (0x1UL << ETH_MACTTSSNR_TXTSSMIS_Pos) ADC_FLAG_EOS ADC_ISR_EOS __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) HRTIM_DTR_DTR_1 (0x002UL << HRTIM_DTR_DTR_Pos) LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos) EXTI_LINE74 ((uint32_t)0x4A) ETH_MACMACSSIR_SSINC_Msk (0xFFUL << ETH_MACMACSSIR_SSINC_Pos) DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) GPIO_AF1_TIM1 ((uint8_t)0x01) USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk __SACCUM_IBIT__ 8 RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk FDCAN_TDCR_TDCF_Pos (0U) ADC_CFGR2_RSHIFT1 ADC_CFGR2_RSHIFT1_Msk DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) SPI_CFG1_FTHLV_3 (0x8UL << SPI_CFG1_FTHLV_Pos) LTDC_AWCR_AAW_Pos (16U) SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk __FAST16  HRTIM_RSTR_TIMBCMP4 HRTIM_RSTR_TIMBCMP4_Msk RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk CRC_CR_REV_IN CRC_CR_REV_IN_Msk __HAL_RCC_BKPRAM_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_BKPRAMLPEN) EXTI_EMR2_EM38_Pos (6U) SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk RCC_D1CFGR_D1CPRE_3 (0x8UL << RCC_D1CFGR_D1CPRE_Pos) GPIO_AF11_SDMMC2 ((uint8_t)0x0B) RTC_BKP15R_Pos (0U) __HAL_SYSCFG_BREAK_SRAM2_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM2L) DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) Pull TIM8_BASE (D2_APB2PERIPH_BASE + 0x0400UL) DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos) EXTI_RTSR1_TR0_Pos (0U) LL_ADC_AWD_CHANNEL_3_REG ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) __HAL_DMA_GET_COUNTER(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->NDTR) : (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CNDTR)) RCC_FDCANCLKSOURCE_PLL2 RCC_D2CCIP1R_FDCANSEL_1 RCC_AHB4LPENR_GPIOKLPEN RCC_AHB4LPENR_GPIOKLPEN_Msk ADC_SMPR2_SMP18_Pos (24U) RCC_AHB4RSTR_BDMARST_Msk (0x1UL << RCC_AHB4RSTR_BDMARST_Pos) __TA_FBIT__ 63 __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 SPI_IER_DXPIE_Msk (0x1UL << SPI_IER_DXPIE_Pos) FDCAN_TTTMK_TM_Msk (0xFFFFUL << FDCAN_TTTMK_TM_Pos) ETH_MMCCR_CNTPRST ETH_MMCCR_CNTPRST_Msk FDCAN_TTCPT_CCV FDCAN_TTCPT_CCV_Msk DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk IS_FMC_SWAPBMAP_MODE(__MODE__) (((__MODE__) == FMC_SWAPBMAP_DISABLE) || ((__MODE__) == FMC_SWAPBMAP_SDRAM_SRAM) || ((__MODE__) == FMC_SWAPBMAP_SDRAMB2)) RCC_CR_CSIKERON_Pos (9U) __HAL_RCC_LPTIM3_CONFIG __HAL_RCC_LPTIM345_CONFIG __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_USART6RST) HRTIM_TIMCR_CONT_Pos (3U) RCC_PLLCFGR_DIVP3EN_Msk (0x1UL << RCC_PLLCFGR_DIVP3EN_Pos) HRTIM_CPT2CR_TIMDCMP1 HRTIM_CPT2CR_TIMDCMP1_Msk HRTIM_RSTR_CMP4 HRTIM_RSTR_CMP4_Msk RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK EXTI_IMR2_IM55 EXTI_IMR2_IM55_Msk TIM5_AF1_ETRSEL_2 (0x4UL << TIM5_AF1_ETRSEL_Pos) RCC_PLL3FRACR_FRACN3_Msk (0x1FFFUL << RCC_PLL3FRACR_FRACN3_Pos) RCC_I2C1235CLKSOURCE_PLL3 RCC_I2C123CLKSOURCE_PLL3 HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 ETH_MACHWF0R_MGKSEL_Msk (0x1UL << ETH_MACHWF0R_MGKSEL_Pos) ADC_DUALMODEDATAFORMAT_32_10_BITS (ADC_CCR_DAMDF_1) HRTIM_ADC1R_AD1EEV1_Msk (0x1UL << HRTIM_ADC1R_AD1EEV1_Pos) USART_RQR_RXFRQ_Pos (3U) EXTI_IMR3_IM68 EXTI_IMR3_IM68_Msk __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST)) SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk RCC_LPUART1CLKSOURCE_PLL2 RCC_D3CCIPR_LPUART1SEL_0 __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C2LPEN)) == 0U) FDCAN_CCCR_NISO FDCAN_CCCR_NISO_Msk __FLT64_DECIMAL_DIG__ 17 FLASH_KEY2 0xCDEF89ABU HAL_DMAMUX2_REQ_GEN_SPI6_WKUP 16U __HAL_RCC_D2SRAM3_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM3EN) == 0U) FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos) CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) __HAL_RCC_D2SRAM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM2LPEN)) != 0U) HRTIM_BMTRGR_EEV8 HRTIM_BMTRGR_EEV8_Msk SCB_DTCMCR_RMW_Pos 1U ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) ETH_MACECR_SPEN_Pos (17U) MDMA_CISR_CTCIF MDMA_CISR_CTCIF_Msk RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) SDMMC_CLKCR_DDR_Msk (0x1UL << SDMMC_CLKCR_DDR_Pos) __HAL_DBGMCU_FREEZE_LPTIM5() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM5)) ETH_DMACSR_REB ETH_DMACSR_REB_Msk USART_ISR_ABRF_Pos (15U) MDMA_Channel11 ((MDMA_Channel_TypeDef *)MDMA_Channel11_BASE) FDCAN_TTILS_SE1S FDCAN_TTILS_SE1S_Msk ADC_CFGR2_OVSR_Pos (16U) FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS TIM1_AF1_BKDF1BK0E_Pos (8U) RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE LL_ADC_REG_DFSDM_TRANSFER (ADC_CFGR_DMNGT_1 ) __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOBLPEN)) == 0U) FDCAN_TTILS_SMCS FDCAN_TTILS_SMCS_Msk ETH_MACCR_DR_Pos (8U) SAI_PDMCR_MICNBR SAI_PDMCR_MICNBR_Msk EXTI_D3PCR1L_PCS11_Pos (22U) __have_long32 1 RTC_BKP4R RTC_BKP4R_Msk LTDC_ICR_CRRIF_Msk (0x1UL << LTDC_ICR_CRRIF_Pos) FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE HRTIM_CPT2CR_TIMECMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMECMP2_Pos) PWR_REGULATOR_VOLTAGE_SCALE0 (0U) HSEM_C1ISR_ISF13_Pos (13U) SYSCFG_PMCR_BOOSTEN_Msk (0x1UL << SYSCFG_PMCR_BOOSTEN_Pos) I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk SPDIFRX_IMR_CSRNEIE_Msk (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos) ETH_MACMDIOAR_CR_DIV18AR ETH_MACMDIOAR_CR_DIV18AR_Msk USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos) TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) FDCAN_XIDFC_LSE FDCAN_XIDFC_LSE_Msk OB_SWAP_BANK_DISABLE 0x00000000U SWPMI_BRR_BR_Pos (0U) FDCAN_NDAT1_ND2 FDCAN_NDAT1_ND2_Msk DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos) FDCAN_TTIE_WTE_Pos (16U) USB_OTG_HCSPLT_PRTADDR_Pos (0U) TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) RCC_SYSCLKSOURCE_STATUS_CSI RCC_CFGR_SWS_CSI TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos) RGSR __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15)) IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR) || ((MODE) == DMA_PFCTRL) || ((MODE) == DMA_DOUBLE_BUFFER_M0) || ((MODE) == DMA_DOUBLE_BUFFER_M1)) RCC_HSICFGR_HSITRIM_6 (0x40UL << RCC_HSICFGR_HSITRIM_Pos) SDMMC_IDMABASE0_IDMABASE0 (0xFFFFFFFFU) HSEM_C1ICR_ISC4 HSEM_C1ICR_ISC4_Msk __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED HRTIM_TIMDIER_CPT1DE_Pos (23U) EXTI_D2 ((EXTI_Core_TypeDef *) EXTI_D2_BASE) ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) CoreDebug_DHCSR_DBGKEY_Pos 16U SYSCFG_UR13_SDRS_Pos (0U) __HAL_RCC_SPI6_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_SPI6EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_SPI6EN); UNUSED(tmpreg); } while(0) I2C_GET_ADDR_MATCH(__HANDLE__) ((uint16_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 16U)) __ptrvalue  HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 RCC_CR_PLL1ON_Msk (0x1UL << RCC_CR_PLL1ON_Pos) HRTIM_ODSR_TC1ODS_Pos (4U) _POSIX_SOURCE 1 GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) FDCAN_TTILS_AWS FDCAN_TTILS_AWS_Msk PWR_WKUPCR_WKUPC6_Pos (5U) EXTI_EMR2_EM47 EXTI_EMR2_EM47_Msk ADC_TWOSAMPLINGDELAY_7CYCLES (LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES_5) DMAMUX_CSR_SOF15_Pos (15U) SYSCFG_UR6_PAEND_BANK1 SYSCFG_UR6_PAEND_BANK1_Msk RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET RCC_APB1LENR_USART3EN_Msk (0x1UL << RCC_APB1LENR_USART3EN_Pos) HRTIM_ADC3R_AD3TDC3_Msk (0x1UL << HRTIM_ADC3R_AD3TDC3_Pos) DMA2D_BGPFCCR_START DMA2D_BGPFCCR_START_Msk hdma __HAL_RCC_RTC_ENABLE() SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN) RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) HSEM_C1ISR_ISF0 HSEM_C1ISR_ISF0_Msk APB1PERIPH_BASE PERIPH_BASE USART_CR1_RTOIE_Pos (26U) EXTI_FTSR1_TR2 EXTI_FTSR1_TR2_Msk RCC_APB1LENR_UART4EN RCC_APB1LENR_UART4EN_Msk RCC_D1CFGR_D1CPRE_DIV64 RCC_D1CFGR_D1CPRE_DIV64_Msk IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) (((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) || ((__TRIGGER__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk RCC_APB1LRSTR_TIM6RST RCC_APB1LRSTR_TIM6RST_Msk ADC_CCR_DAMDF_Pos (14U) RCC_CIFR_HSIRDYF_Pos (2U) TIM_OPMODE_REPETITIVE 0x00000000U PLL2FRACR SPI_IER_TXPIE SPI_IER_TXPIE_Msk TIM_COUNTERMODE_DOWN TIM_CR1_DIR NVIC_PRIORITYGROUP_0 ((uint32_t)0x00000007) HRTIM_OUTR_DIDL2_Pos (23U) __HAL_RCC_UART7_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART7RST) RCC_BASE (D3_AHB1PERIPH_BASE + 0x4400UL) HRTIM_CPT1CR_UPDCPT_Msk (0x1UL << HRTIM_CPT1CR_UPDCPT_Pos) WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) SAI_xCLRFR_CLFSDET_Pos (6U) IS_RCC_PLLRGE_VALUE(VALUE) (((VALUE) == RCC_PLL1VCIRANGE_0) || ((VALUE) == RCC_PLL1VCIRANGE_1) || ((VALUE) == RCC_PLL1VCIRANGE_2) || ((VALUE) == RCC_PLL1VCIRANGE_3)) INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1) __HAL_RCC_FDCAN_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_FDCANLPEN)) != 0U) RCC_RTCCLKSOURCE_HSE_DIV44 (0x0002C300U) DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk RCC_D3CCIPR_LPTIM2SEL_2 (0x4UL << RCC_D3CCIPR_LPTIM2SEL_Pos) IS_RCC_LPTIM3CLK(SOURCE) (((SOURCE) == RCC_LPTIM3CLKSOURCE_D3PCLK1) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_PLL2) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_PLL3) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_LSE) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM3CLKSOURCE_CLKP)) FMC_BTRx_ACCMOD_Msk (0x3UL << FMC_BTRx_ACCMOD_Pos) SCB_ICSR_PENDSVCLR_Pos 27U FDCAN_RXF0C_F0S FDCAN_RXF0C_F0S_Msk RCC_AHB3RSTR_SDMMC1RST_Pos (16U) ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos) ADC3 ((ADC_TypeDef *) ADC3_BASE) SWPMI_ICR_CSRF_Pos (8U) SPI_CR1_TCRCINI SPI_CR1_TCRCINI_Msk ETH_DMACRDLAR_RDESLA_Msk (0x3FFFFFFFUL << ETH_DMACRDLAR_RDESLA_Pos) FDCAN_TTIR_SWE_Pos (6U) DAC1 ((DAC_TypeDef *) DAC1_BASE) __DBL_HAS_QUIET_NAN__ 1 __long_double_t long double LSI_STARTUP_TIME 130U HRTIM_RST1R_TIMEVNT1_Pos (12U) HAL_FLASH_ERROR_RDS_BANK2 FLASH_FLAG_RDSERR_BANK2 __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U) IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5)) RCC_APB2ENR_TIM1EN_Pos (0U) RCC_RSR_BORRSTF_Pos (21U) SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk HRTIM_SET1R_CMP4_Pos (6U) JPEG_CONFR4_NB_Pos (4U) ADC_OFR2_OFFSET2_10 (0x0000400UL << ADC_OFR2_OFFSET2_Pos) ITM_TCR_ITMENA_Pos 0U HRTIM_ADC1R_AD1EEV2 HRTIM_ADC1R_AD1EEV2_Msk FDCAN_NDAT2_ND50_Pos (18U) RCC_APB1HLPENR_OPAMPLPEN RCC_APB1HLPENR_OPAMPLPEN_Msk RCC_APB2ENR_TIM8EN_Pos (1U) RCC_AHB1LPENR_USB1OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_USB1OTGHSLPEN_Pos) LTDC_ISR_RRIF LTDC_ISR_RRIF_Msk EXTI_D3PCR1L_PCS1 EXTI_D3PCR1L_PCS1_Msk __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos) ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk HRTIM_MISR_MCMP1_Msk (0x1UL << HRTIM_MISR_MCMP1_Pos) DMA_REQUEST_I2C3_RX 73U USB_OTG_HPRT_PLSTS_Pos (10U) DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos) __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET __HAL_RCC_LPTIM4_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM4LPEN)) == 0U) ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART5EN) != 0U) __OBSOLETE_MATH __OBSOLETE_MATH_DEFAULT DMA2_Stream2_BASE (DMA2_BASE + 0x040UL) EXTI_PR3_PR86_Msk (0x1UL << EXTI_PR3_PR86_Pos) USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos) RCC_AHB4ENR_GPIOCEN_Pos (2U) ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) SWPMI_IER_RXOVRIE_Pos (3U) FDCAN_ILS_RF1NL_Msk (0x1UL << FDCAN_ILS_RF1NL_Pos) DCMI_CR_OEBS_Pos (18U) TIM_ICSELECTION_TRC TIM_CCMR1_CC1S RTC_BKP6R RTC_BKP6R_Msk RCC_D1CCIPR_SDMMCSEL_Msk (0x1UL << RCC_D1CCIPR_SDMMCSEL_Pos) DCMI_RIS_LINE_RIS_Pos (4U) MDMA_SRC_INC_BYTE ((uint32_t)MDMA_CTCR_SINC_1) SPI_IER_TSERFIE SPI_IER_TSERFIE_Msk SWPMI_BRR_BR_Msk (0xFFUL << SWPMI_BRR_BR_Pos) ETH_MACHWF1R_ADVTHWORD ETH_MACHWF1R_ADVTHWORD_Msk GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING RCC_HCLK_DIV64 RCC_D1CFGR_HPRE_DIV64 I2C_FLAG_TXIS I2C_ISR_TXIS OPAMP1_CSR_USERTRIM_Pos (18U) ADC_OFR1_OFFSET1_10 (0x0000400UL << ADC_OFR1_OFFSET1_Pos) SWPMI_ICR_CTXBEF SWPMI_ICR_CTXBEF_Msk RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) __HAL_RCC_D2SRAM1_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM1EN) == 0U) EXTI_EMR2_EM49_Pos (17U) RCC_PLL1DIVR_N1_Pos (0U) __HAL_HSEM_CLEAR_FLAG(__SEM_MASK__) (HSEM->ICR |= (__SEM_MASK__)) TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 EXTI_FTSR1_TR_Pos (0U) __LEAST16 "h" ADC_DIFSEL_DIFSEL_19 (0x80000UL << ADC_DIFSEL_DIFSEL_Pos) DMA2D_BGPFCCR_ALPHA DMA2D_BGPFCCR_ALPHA_Msk I2C_CR2_NACK I2C_CR2_NACK_Msk HSEM_C1ICR_ISC26_Msk (0x1UL << HSEM_C1ICR_ISC26_Pos) DBGMCU_APB4FZ1_DBG_LPTIM4 DBGMCU_APB4FZ1_DBG_LPTIM4_Msk SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos) HRTIM_RST1R_EXTVNT5_Msk (0x1UL << HRTIM_RST1R_EXTVNT5_Pos) HAL_DMA_STATE_ABORT BDMA_ISR_HTIF0_Msk (0x1UL << BDMA_ISR_HTIF0_Pos) ETH_DMACSR_ETI_Pos (10U) BDMA_CCR_DBM BDMA_CCR_DBM_Msk CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos) LPTIM_CR_COUNTRST_Msk (0x1UL << LPTIM_CR_COUNTRST_Pos) DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos) SCB_ABFSR_EPPB_Pos 4U RCC_CIFR_PLL2RDYF RCC_CIFR_PLL2RDYF_Msk HRTIM_RST1R_TIMEVNT6_Pos (17U) EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) HRTIM_ISR_BMPER HRTIM_ISR_BMPER_Msk MPU_REGION_SIZE_32MB ((uint8_t)0x18) USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk FDCANCCU_IE_CSCE FDCANCCU_IE_CSCE_Msk ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) EXTI_RTSR3_TR82_Pos (18U) HRTIM_ODSR_TB2ODS HRTIM_ODSR_TB2ODS_Msk QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos) HRTIM_ADC3R_AD3TDC2 HRTIM_ADC3R_AD3TDC2_Msk GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART6EN) == 0U) HRTIM_FLTINR1_FLT2SRC_Msk (0x1UL << HRTIM_FLTINR1_FLT2SRC_Pos) RCC_RSR_CPURSTF RCC_RSR_CPURSTF_Msk FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos) ETH_MACTFCR_PT ETH_MACTFCR_PT_Msk ETH_MACIVIR_VLC_Msk (0x3UL << ETH_MACIVIR_VLC_Pos) MDMA_Channel5_BASE (MDMA_BASE + 0x00000180UL) DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos) GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4 __HAL_TIM_ENABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) : ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE) : ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5FE) : ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6FE)) SPI_CFG2_SP_2 (0x4UL << SPI_CFG2_SP_Pos) ETH_MACVTR_EVLRXS ETH_MACVTR_EVLRXS_Msk DMA_MDATAALIGN_WORD ((uint32_t)DMA_SxCR_MSIZE_1) RAMECC_CR_ECCSEIE RAMECC_CR_ECCSEIE_Msk EXTI_IMR3_IM67_Pos (3U) DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) RCC_APB1LENR_TIM14EN_Msk (0x1UL << RCC_APB1LENR_TIM14EN_Pos) LL_ADC_AWD_CHANNEL_16_REG ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) RCC_D3AMR_CRCAMEN_Msk (0x1UL << RCC_D3AMR_CRCAMEN_Pos) USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) CRC_INIT_INIT_Pos (0U) RCC_APB1LLPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LLPENR_SPI3LPEN_Pos) FDCAN_NDAT2_ND43_Pos (11U) LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5 ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U) USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos) __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC RCC_HCLK_DIV256 RCC_D1CFGR_HPRE_DIV256 __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_TCIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_TCIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_TCIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_TCIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_FLAG_TC0 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_FLAG_TC4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_FLAG_TC5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_FLAG_TC6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_FLAG_TC7 : (uint32_t)0x00000000) SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk RCC_D2CCIP1R_SPI123SEL_Pos (12U) FDCAN_TTOCN_RTIE FDCAN_TTOCN_RTIE_Msk SDMMC_STA_DTIMEOUT_Msk (0x1UL << SDMMC_STA_DTIMEOUT_Pos) HRTIM_TIMCR_TBU_Msk (0x1UL << HRTIM_TIMCR_TBU_Pos) RCC_D2CCIP1R_SAI23SEL_Msk (0x7UL << RCC_D2CCIP1R_SAI23SEL_Pos) RTC_TAMPCR_TAMPTS_Pos (7U) RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk LTDC_CDSR_VDES LTDC_CDSR_VDES_Msk EXTI_D3PMR1_MR21 EXTI_D3PMR1_MR21_Msk SAI_xSR_OVRUDR_Pos (0U) ADC_LINEAR_CALIB_REG_1_ADDR ((uint32_t*) (0x1FF1EC00UL)) RCC_SPI5CLKSOURCE_PLL2 RCC_SPI45CLKSOURCE_PLL2 TIM_DIER_CC2DE_Pos (10U) HSEM_C1IER_ISE20_Pos (20U) CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) SYSCFG_CFGR_BKRAML SYSCFG_CFGR_BKRAML_Msk ETH_MTLRQDR_RWCSTS ETH_MTLRQDR_RWCSTS_Msk STM32H7xx_HAL_HSEM_H  EXTI_LINE_43 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0BU) DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos) PWR_CPUCR_PDDS_D2 PWR_CPUCR_PDDS_D2_Msk SDMMC_STA_VSWEND_Pos (25U) ETH_MACHWF0R_ACTPHYSEL_Pos (28U) SAI_xCR2_MUTECNT_Pos (7U) LeftBitShift ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk USART_ICR_PECF USART_ICR_PECF_Msk TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk TIM6_DAC_IRQn RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 __HAL_RCC_COMP12_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_COMP12RST) FDCAN_TTIE_GTWE_Msk (0x1UL << FDCAN_TTIE_GTWE_Pos) DMA_FIFOMODE_DISABLE ((uint32_t)0x00000000U) SYSCFG_EXTICR4_EXTI12_PK (0x0000000AU) ADC_AWD_CR1_REGOFFSET (0x00000000UL) EXTI_IMR3_IM75 EXTI_IMR3_IM75_Msk FDCAN_TTOST_WGTD FDCAN_TTOST_WGTD_Msk USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos) QUADSPI_SR_TEF_Pos (0U) USART_CR1_OVER8_Pos (15U) TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) LL_ADC_INJ_TRIG_EXT_TIM23_TRGO (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) EXTI_FTSR1_TR6_Pos (6U) __IO volatile USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos) DMA_HIFCR_CTEIF6_Pos (19U) USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos) RCC_HSICFGR_HSITRIM_Pos (24U) SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk ETH_MACARPAR_ARPPA_Pos (0U) __HAL_SYSCFG_BREAK_SRAM4_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM4L) LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE) __HAL_RCC_TIM17_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM17EN) != 0U) SDMMC_MASK_DATAENDIE_Msk (0x1UL << SDMMC_MASK_DATAENDIE_Pos) PWR_EWUP_MASK (0x0FFF3F3FU) __LDBL_HAS_DENORM__ 1 ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) JPEG_CONFR6_NB_Pos (4U) VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 LL_ADC_MULTI_DUAL_INJ_ALTERN (ADC_CCR_DUAL_3 | ADC_CCR_DUAL_0) RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos) IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || ((__BASE__) == TIM_DMABASE_CR2) || ((__BASE__) == TIM_DMABASE_SMCR) || ((__BASE__) == TIM_DMABASE_DIER) || ((__BASE__) == TIM_DMABASE_SR) || ((__BASE__) == TIM_DMABASE_EGR) || ((__BASE__) == TIM_DMABASE_CCMR1) || ((__BASE__) == TIM_DMABASE_CCMR2) || ((__BASE__) == TIM_DMABASE_CCER) || ((__BASE__) == TIM_DMABASE_CNT) || ((__BASE__) == TIM_DMABASE_PSC) || ((__BASE__) == TIM_DMABASE_ARR) || ((__BASE__) == TIM_DMABASE_RCR) || ((__BASE__) == TIM_DMABASE_CCR1) || ((__BASE__) == TIM_DMABASE_CCR2) || ((__BASE__) == TIM_DMABASE_CCR3) || ((__BASE__) == TIM_DMABASE_CCR4) || ((__BASE__) == TIM_DMABASE_BDTR) || ((__BASE__) == TIM_DMABASE_CCMR3) || ((__BASE__) == TIM_DMABASE_CCR5) || ((__BASE__) == TIM_DMABASE_CCR6) || ((__BASE__) == TIM_DMABASE_AF1) || ((__BASE__) == TIM_DMABASE_AF2) || ((__BASE__) == TIM_DMABASE_TISEL)) FLASH_OPTSR_SWAP_BANK_OPT_Pos (31U) RTC_TSDR_DT RTC_TSDR_DT_Msk ADC_OFR2_OFFSET2_17 (0x0020000UL << ADC_OFR2_OFFSET2_Pos) OPAMP2_CSR_PGGAIN_0 (0x1UL << OPAMP2_CSR_PGGAIN_Pos) HRTIM_CR1_ADC1USRC_1 (0x2UL << HRTIM_CR1_ADC1USRC_Pos) ETH_MAC1USTCR_TIC1USCNTR_Msk (0xFFFUL << ETH_MAC1USTCR_TIC1USCNTR_Pos) HRTIM_RSTBR_TIMDCMP4_Pos (27U) EXTI_D3PMR2_MR52 EXTI_D3PMR2_MR52_Msk CRS_CR_CEN_Msk (0x1UL << CRS_CR_CEN_Pos) HRTIM_RST2R_TIMEVNT3_Pos (14U) GPIO_PUPDR_PUPD1_Pos (2U) RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE() HSEM_R_LOCK_Msk (0x1UL << HSEM_R_LOCK_Pos) TIM1_AF1_BKCMP2E_Pos (2U) LL_ADC_AWD_CH_VBAT_REG ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) FMC_SR_IRS_Pos (0U) HRTIM_TIMICR_RST1C_Msk (0x1UL << HRTIM_TIMICR_RST1C_Pos) ITM_LSR_Present_Pos 0U HRTIM_CPT2CR_TIMECMP1 HRTIM_CPT2CR_TIMECMP1_Msk HRTIM_ADC3R_AD3MC3_Msk (0x1UL << HRTIM_ADC3R_AD3MC3_Pos) SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos) HRTIM_FLTR_FLT2EN HRTIM_FLTR_FLT2EN_Msk TIM3 ((TIM_TypeDef *) TIM3_BASE) RCC_AHB4RSTR_GPIOIRST_Pos (8U) __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION MDIOS_CR_PORT_ADDRESS_Pos (8U) ADC_OFR3_OFFSET3_12 (0x0001000UL << ADC_OFR3_OFFSET3_Pos) ADC_CALFACT_CALFACT_S_6 (0x040UL << ADC_CALFACT_CALFACT_S_Pos) TIM_TS_ITR7 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_3) SAI_PDMDLY_DLYM4R_0 (0x1UL << SAI_PDMDLY_DLYM4R_Pos) RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk HSEM_C1ICR_ISC17_Msk (0x1UL << HSEM_C1ICR_ISC17_Pos) RTC_CR_TSE RTC_CR_TSE_Msk CALFACT HRTIM_ADC1R_AD1EEV4_Pos (8U) HAL_ADC_STATE_REG_OVR (0x00000400UL) INT64_MAX (__INT64_MAX__) __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU) HRTIM_EECR2_EE7SNS_1 (0x2UL << HRTIM_EECR2_EE7SNS_Pos) CRS_CFGR_SYNCSRC_1 (0x2UL << CRS_CFGR_SYNCSRC_Pos) __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) SPI_CFG1_UDRDET_Pos (11U) TIM_CCER_CC5P_Pos (17U) FDCAN_TTCTC_CT FDCAN_TTCTC_CT_Msk EXTI_EMR3_EM67 EXTI_EMR3_EM67_Msk USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) RCC_APB4ENR_SYSCFGEN_Pos (1U) PWR_D3CR_VOSRDY_Msk (0x1UL << PWR_D3CR_VOSRDY_Pos) EXTI_IMR2_IM62 EXTI_IMR2_IM62_Msk SCB_DCISW_WAY_Pos 30U EXTI_SWIER1_SWIER18 EXTI_SWIER1_SWIER18_Msk TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U LL_ADC_AWD_CHANNEL_7_REG_INJ ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) ADC_CFGR_AWD1SGL_BITOFFSET_POS (ADC_CFGR_AWD1SGL_Pos) ADC_EXTERNALTRIG_LPTIM1_OUT (LL_ADC_REG_TRIG_EXT_LPTIM1_OUT) __DBL_HAS_INFINITY__ 1 IS_RCC_I2C123CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C123CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C123CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C123CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_I2C123CLKSOURCE_CSI)) ETH_DMACIER_TXSE ETH_DMACIER_TXSE_Msk GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) ETH_MACTFCR_FCB_Msk (0x1UL << ETH_MACTFCR_FCB_Pos) EXTI_RTSR1_TR7_Msk (0x1UL << EXTI_RTSR1_TR7_Pos) CRS_CR_SWSYNC_Msk (0x1UL << CRS_CR_SWSYNC_Pos) RCC_AHB1LPENR_ADC12LPEN_Pos (5U) HSEM_R_LOCK_Pos (31U) __HAL_RCC_D2SRAM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN); UNUSED(tmpreg); } while(0) ETH_MACVIR_VLTI ETH_MACVIR_VLTI_Msk BDMA_CM0AR_MA_Msk (0xFFFFFFFFUL << BDMA_CM0AR_MA_Pos) RCC_PLLCKSELR_DIVM3_0 (0x01UL << RCC_PLLCKSELR_DIVM3_Pos) EXTI_EMR3_EM70_Pos (6U) DCMI_CR_CM_Pos (1U) DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) __HAL_RCC_DMA2D_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_DMA2DRST)) DMA2D_LWR_LW DMA2D_LWR_LW_Msk HRTIM_OENR_TA1OEN HRTIM_OENR_TA1OEN_Msk HSEM_C1MISR_MISF24_Msk (0x1UL << HSEM_C1MISR_MISF24_Pos) EXTI_PR1_PR21_Pos (21U) DMA2D_OMAR_MA DMA2D_OMAR_MA_Msk DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk __CC_SUPPORTS_INLINE 1 IS_RCC_USART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART1CLKSOURCE_D2PCLK2)|| ((SOURCE) == RCC_USART1CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART1CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART1CLKSOURCE_CSI) || ((SOURCE) == RCC_USART1CLKSOURCE_LSE) || ((SOURCE) == RCC_USART1CLKSOURCE_HSI)) RTC_CALR_CALP RTC_CALR_CALP_Msk FDCAN_IR_WDI_Msk (0x1UL << FDCAN_IR_WDI_Pos) DBGMCU_APB1LFZ1_DBG_TIM6_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM6_Pos) CRS_ISR_FEDIR CRS_ISR_FEDIR_Msk DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos) HRTIM_ADC1R_AD1TARST_Pos (14U) SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) FDCAN_NDAT2_ND48_Msk (0x1UL << FDCAN_NDAT2_ND48_Pos) DMA2D_OPFCCR_SB_Pos (8U) RCC_UART5CLKSOURCE_PLL3 RCC_USART234578CLKSOURCE_PLL3 ETH_DMAISR_DMACIS_Msk (0x1UL << ETH_DMAISR_DMACIS_Pos) __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE __CC_SUPPORTS_VARADIC_XXX 1 EXTI_LINE_29 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1DU) HRTIM_RST1R_CMP1 HRTIM_RST1R_CMP1_Msk TIM_TISEL_TI2SEL_0 (0x1UL << TIM_TISEL_TI2SEL_Pos) LL_ADC_MULTI_DUAL_INJ_SIMULT ( ADC_CCR_DUAL_2 | ADC_CCR_DUAL_0) PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING RCC_APB1HLPENR_CRSLPEN_Msk (0x1UL << RCC_APB1HLPENR_CRSLPEN_Pos) EXTI_D3PMR1_MR19 EXTI_D3PMR1_MR19_Msk DMA2D_OCOLR_RED_2_Msk (0xF8UL<<DMA2D_OCOLR_RED_2_Pos) SYSCFG_CCCSR_READY SYSCFG_CCCSR_READY_Msk FMC_PMEM_MEMHIZ_2 (0x04UL << FMC_PMEM_MEMHIZ_Pos) FDCAN_RXESC_F1DS_Pos (4U) DMA2D_CR_ABORT_Pos (2U) ADC_JDR1_JDATA_1 (0x00000002UL << ADC_JDR1_JDATA_Pos) ADC_AWD_CR23_CHANNEL_MASK (ADC_AWD2CR_AWD2CH) __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) RTC_ISR_SHPF RTC_ISR_SHPF_Msk MDIOS_CR_PORT_ADDRESS_0 (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos) HRTIM_ADC1R_AD1TEC4_Pos (30U) HRTIM_FLTR_FLT2EN_Msk (0x1UL << HRTIM_FLTR_FLT2EN_Pos) HSEM_C1ISR_ISF11 HSEM_C1ISR_ISF11_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() FDCAN_IE_RF1LE_Pos (7U) SPI_CFG1_FTHLV SPI_CFG1_FTHLV_Msk SDMMC_STA_VSWEND SDMMC_STA_VSWEND_Msk ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) RCC_AHB4LPENR_GPIOKLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOKLPEN_Pos) DMA2D_FGCOLR_GREEN_Pos (8U) LTDC_LxPFCR_PF_Msk (0x7UL << LTDC_LxPFCR_PF_Pos) __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM14RST) RCC_D1CCIPR_FMCSEL_Pos (0U) RCC_SAI4ACLKSOURCE_PLL (0x00000000U) DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) DAC_CR_DMAUDRIE1_Pos (13U) SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk ETH_MACPCSR_PWRDWN_Msk (0x1UL << ETH_MACPCSR_PWRDWN_Pos) HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) ETH_MACIVIR_CSVL ETH_MACIVIR_CSVL_Msk __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT __HAL_RCC_TIM15_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM15RST) ADC_CHANNEL_2 (LL_ADC_CHANNEL_2) RCC_CRS_FLAG_ERROR_MASK ((uint32_t)(RCC_CRS_FLAG_TRIMOVF | RCC_CRS_FLAG_SYNCERR | RCC_CRS_FLAG_SYNCMISS)) PWR_CR3_LDOEN_Msk (0x1UL << PWR_CR3_LDOEN_Pos) __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM3EN); UNUSED(tmpreg); } while(0) USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk EXTI_EMR2_EM54 EXTI_EMR2_EM54_Msk DWT_CTRL_EXCTRCENA_Pos 16U MDMA_CTCR_DSIZE_1 (0x2UL << MDMA_CTCR_DSIZE_Pos) FDCAN_TXFQS_TFQPI_Pos (16U) __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos) HRTIM_ADC4R_AD4TCC4_Msk (0x1UL << HRTIM_ADC4R_AD4TCC4_Pos) IS_LTDC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LTDC) DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk PMODE_BitNumber PMODE_BIT_NUMBER FDCAN_TTIE_SE2E_Pos (13U) I2C_MEMADD_SIZE_8BIT (0x00000001U) HRTIM_FLTINR1_FLT4LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT4LCK_Pos) RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) I2C_SOFTEND_MODE (0x00000000U) FDCAN_ILS_TEFLL_Pos (15U) HRTIM_EEFR1_EE2FLTR_Pos (7U) PWR_WKUPEPR_WKUPEN4_Msk (0x1UL << PWR_WKUPEPR_WKUPEN4_Pos) USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 SPI_CFG2_MSSI_2 (0x4UL << SPI_CFG2_MSSI_Pos) TIM_CR2_OIS3N_Pos (13U) RCC_AHB4ENR_GPIODEN_Msk (0x1UL << RCC_AHB4ENR_GPIODEN_Pos) USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos) USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos) _NULL 0 __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_USART6EN) MDIOS_SR_CPERF_Pos (0U) __HAL_RCC_UART8_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART8EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART8EN); UNUSED(tmpreg); } while(0) QUADSPI_ABR_ALTERNATE_Pos (0U) ETH_MACTSCR_TSIPV4ENA_Msk (0x1UL << ETH_MACTSCR_TSIPV4ENA_Pos) IS_MDMA_DESTINATION_BURST(__BURST__) (((__BURST__) == MDMA_DEST_BURST_SINGLE ) || ((__BURST__) == MDMA_DEST_BURST_2BEATS ) || ((__BURST__) == MDMA_DEST_BURST_4BEATS ) || ((__BURST__) == MDMA_DEST_BURST_8BEATS) || ((__BURST__) == MDMA_DEST_BURST_16BEATS) || ((__BURST__) == MDMA_DEST_BURST_32BEATS) || ((__BURST__) == MDMA_DEST_BURST_64BEATS) || ((__BURST__) == MDMA_DEST_BURST_128BEATS)) RCC_PERIPHCLK_USART2 RCC_PERIPHCLK_USART234578 SYSCFG_UR8_MEPAD_BANK2_Pos (0U) HAL_I2C_MODE_NONE TPI_ITATBCTR0_ATREADY2_Msk (0x1UL ) PWR_CR1_PLS_LEV7_Msk (0x7UL << PWR_CR1_PLS_LEV7_Pos) __SIG_ATOMIC_TYPE__ int LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION USB_OTG_DIEPMSK_INEPNEM_Pos (6U) RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos) __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE FDCAN_NDAT1_ND5_Msk (0x1UL << FDCAN_NDAT1_ND5_Pos) EXTI_EMR1_EM28_Pos (28U) RCC_AHB4ENR_ADC3EN RCC_AHB4ENR_ADC3EN_Msk HRTIM_CPT1CR_TD1SET_Msk (0x1UL << HRTIM_CPT1CR_TD1SET_Pos) HRTIM_CPT2CR_EXEV5CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV5CPT_Pos) QUADSPI_CR_PRESCALER_5 (0x20UL << QUADSPI_CR_PRESCALER_Pos) HRTIM_EEFR2_EE6LTCH HRTIM_EEFR2_EE6LTCH_Msk RCC_APB1LRSTR_TIM3RST RCC_APB1LRSTR_TIM3RST_Msk UINTMAX_C(x) __UINTMAX_C(x) GPIO_AFRL_AFSEL5_Pos (20U) __HAL_RCC_LPTIM3_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM3RST) VREFBUF_CSR_ENVR VREFBUF_CSR_ENVR_Msk TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || ((TYPE) == MPU_TEX_LEVEL1) || ((TYPE) == MPU_TEX_LEVEL2)) ETH_MMCCR 0x00000100U ETH_MACTFCR_PLT_MINUS28_Msk (0x1UL << ETH_MACTFCR_PLT_MINUS28_Pos) TIM8_AF1_BKCMP2E TIM8_AF1_BKCMP2E_Msk __HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_CRSLPEN)) != 0U) __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE HSEM_C1MISR_MISF4_Msk (0x1UL << HSEM_C1MISR_MISF4_Pos) __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos) HRTIM_RSTBR_TIMDCMP1 HRTIM_RSTBR_TIMDCMP1_Msk FDCANCCU_CCFG_TQBT_Msk (0x1FUL << FDCANCCU_CCFG_TQBT_Pos) ADC_ANALOGWATCHDOG_ALL_REG (ADC_CFGR_AWD1EN) SYSCFG_EXTICR3_EXTI8_PI (0x00000008U) SPI_CFG2_IOSWP_Msk (0x1UL << SPI_CFG2_IOSWP_Pos) ADC_JDR3_JDATA_3 (0x00000008UL << ADC_JDR3_JDATA_Pos) JPEG_CONFR6_VSF_1 (0x2UL << JPEG_CONFR6_VSF_Pos) FLASH_CR_SER FLASH_CR_SER_Msk ADC_CSR_AWD1_SLV_Pos (23U) MDMA_CBNDTR_BRC MDMA_CBNDTR_BRC_Msk _MACHINE__TYPES_H  TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) RTC_ALRMBSSR_SS_Pos (0U) LTDC_LxDCCR_DCALPHA_Msk (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos) HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE TIM8_AF2_BK2CMP2E TIM8_AF2_BK2CMP2E_Msk __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__,__ADC_MULTI_CONV_DATA__) (((__ADC_MULTI_CONV_DATA__) >> ((ADC_CDR_RDATA_SLV_Pos) & ~(__ADC_MULTI_MASTER_SLAVE__))) & ADC_CDR_RDATA_MST) DBGMCU_CR_DBG_CKD1EN DBGMCU_CR_DBG_CKD1EN_Msk RCC_CFGR_SWS_HSE (0x00000010UL) FDCANCCU_CSTAT_CALS_Msk (0x3UL << FDCANCCU_CSTAT_CALS_Pos) EXTI_RTSR1_TR2_Pos (2U) SPDIFRX_DIR_THI_Pos (0U) FDCAN_ILS_RF1FL_Pos (6U) WWDG_CFR_EWI_Pos (9U) MDMA_Channel8_BASE (MDMA_BASE + 0x00000240UL) GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) BDMA_CNDTR_NDT_Msk (0xFFFFUL << BDMA_CNDTR_NDT_Pos) GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C1RST) USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos) HRTIM_ICR_FLT4C_Msk (0x1UL << HRTIM_ICR_FLT4C_Pos) RCC_APB1LENR_TIM3EN_Pos (1U) RCC_AHB1ENR_USB2OTGFSULPIEN_Msk (0x1UL << RCC_AHB1ENR_USB2OTGFSULPIEN_Pos) USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) RCC_APB1LENR_TIM14EN RCC_APB1LENR_TIM14EN_Msk GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7 HSEM_C1ISR_ISF5_Pos (5U) USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos) __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM6LPEN) USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk FDCAN_RXF0C_F0OM_Pos (31U) TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos) CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) RCC_SAI4BCLKSOURCE_PLL3 RCC_D3CCIPR_SAI4BSEL_1 DMA2D_FGCOLR_GREEN DMA2D_FGCOLR_GREEN_Msk FDCAN_NDAT2_ND39_Msk (0x1UL << FDCAN_NDAT2_ND39_Pos) EXTI_FTSR2_TR51_Pos (19U) RCC_CICR_PLL2RDYC RCC_CICR_PLL2RDYC_Msk __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) PWR_CR2_MONEN_Pos (4U) PWR_WKUPEPR_WKUPP6_Pos (13U) ITM_LSR_Present_Msk (1UL ) FLASH_SR_STRBERR_Msk (0x1UL << FLASH_SR_STRBERR_Pos) USE_HAL_PCD_REGISTER_CALLBACKS 0U ADC_IER_EOSIE_Pos (3U) TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U HRTIM_RST1R_MSTCMP3 HRTIM_RST1R_MSTCMP3_Msk FDCAN_ILS_RF0NL_Pos (0U) HRTIM_CR1_ADC4USRC HRTIM_CR1_ADC4USRC_Msk __HAL_RCC_WWDG1_CLK_DISABLE() (RCC->APB3ENR) &= ~ (RCC_APB3ENR_WWDG1EN) LL_ADC_FLAG_AWD3_SLV ADC_CSR_AWD3_SLV TIM16_AF1_BKCMP2E_Msk (0x1UL << TIM16_AF1_BKCMP2E_Pos) HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 RCC_USART3CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE BDMA_CCR_PSIZE_Pos (8U) __SIZEOF_LONG_LONG__ 8 RAMECC_SR_DEDF_Pos (1U) __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE FDCAN_TTILS_WTS_Msk (0x1UL << FDCAN_TTILS_WTS_Pos) TIM_TIM2_TI4_COMP1_OUT TIM_TIM2_TI4_COMP1 CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk HRTIM_EECR1_EE5POL HRTIM_EECR1_EE5POL_Msk GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET LL_ADC_SetChannelPreSelection LL_ADC_SetChannelPreselection SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk HSEM_C1IER_ISE9_Msk (0x1UL << HSEM_C1IER_ISE9_Pos) ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) ETH_MTLQICSR_TXUIE_Pos (8U) USART_CR1_PS USART_CR1_PS_Msk TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk RCC_CLOCKTYPE_PCLK2 (0x00000010U) RCC_APB2RSTR_HRTIMRST_Pos (29U) FDCAN_RXF1S_F1GI_Msk (0x3FUL << FDCAN_RXF1S_F1GI_Pos) __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname RCC_AHB1ENR_USB1OTGHSEN_Pos (25U) SYSCFG_TypeDef __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET TIM_LOCKLEVEL_3 TIM_BDTR_LOCK HRTIM_MDIER_MCMP3DE_Msk (0x1UL << HRTIM_MDIER_MCMP3DE_Pos) JPEG_CONFR5_QT_Msk (0x3UL << JPEG_CONFR5_QT_Pos) USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos) RCC_I2C1CLKSOURCE_CSI RCC_I2C123CLKSOURCE_CSI DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk PWR_WKUPEPR_WKUPPUPD1_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD1_Pos) DCMI_RIS_FRAME_RIS_Pos (0U) HRTIM_OUTR_FAULT2_Msk (0x3UL << HRTIM_OUTR_FAULT2_Pos) __HAL_RCC_LPTIM2_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM2RST) BDMA_IFCR_CGIF2_Msk (0x1UL << BDMA_IFCR_CGIF2_Pos) RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk FMC_PATT_ATTHOLD_7 (0x80UL << FMC_PATT_ATTHOLD_Pos) __HAL_RCC_RNG_CONFIG(__RNGCLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_RNGSEL, (uint32_t)(__RNGCLKSource__)) FDCAN_TTIE_CSME_Msk (0x1UL << FDCAN_TTIE_CSME_Pos) RCC_RTCCLKSOURCE_HSE_DIV51 (0x00033300U) HRTIM_EEFR1_EE4FLTR_0 (0x1UL << HRTIM_EEFR1_EE4FLTR_Pos) __OBSOLETE_MATH_DEFAULT 0 RCC_APB4RSTR_COMP12RST_Pos (14U) ETH_DMADSR_RPS ETH_DMADSR_RPS_Msk FDCAN_IE_TEFFE_Pos (14U) ADC_STATE_CLR_SET MODIFY_REG USB_OTG_GLPMCFG_L1DSEN_Pos (12U) LL_ADC_RESOLUTION_12B_OPT (ADC_CFGR_RES_2 | ADC_CFGR_RES_1 ) DMA_REQUEST_SPI2_RX 39U RAMECC_CR_ECCDEIE_Msk (0x1UL << RAMECC_CR_ECCDEIE_Pos) RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U) DMA2D_CR_START_Pos (0U) USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk LL_ADC_REG_RANK_12 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE FDCAN_NDAT1_ND16 FDCAN_NDAT1_ND16_Msk SDMMC_MASK_RXFIFOFIE_Pos (17U) __FLT32_MANT_DIG__ 24 SPI_IER_EOTIE_Msk (0x1UL << SPI_IER_EOTIE_Pos) HRTIM_RSTR_CMP2_Pos (2U) HRTIM_RST2R_EXTVNT8 HRTIM_RST2R_EXTVNT8_Msk FDCAN_RXESC_RBDS_Pos (8U) __HAL_RCC_WWDG_CLK_ENABLE __HAL_RCC_WWDG1_CLK_ENABLE DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk CRS_ICR_SYNCOKC CRS_ICR_SYNCOKC_Msk LTDC_SRCR_VBR_Msk (0x1UL << LTDC_SRCR_VBR_Pos) RTC_BKP1R_Pos (0U) DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos) HRTIM_BMCR_BMPRSC_Pos (6U) SDMMC_MASK_SDIOITIE_Pos (22U) USB_OTG_DOEPMSK_BOIM_Pos (9U) HRTIM_MDIER_SYNCDE_Msk (0x1UL << HRTIM_MDIER_SYNCDE_Pos) USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk DMA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0) HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 TIM_DMABase_DIER TIM_DMABASE_DIER I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) SPDIFRX_CR_VMSK_Pos (7U) HRTIM_TIMDIER_REPIE_Pos (4U) IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8)) RCC_SPI5CLKSOURCE_HSE RCC_SPI45CLKSOURCE_HSE RCC_SPI45CLKSOURCE_HSI (RCC_D2CCIP1R_SPI45SEL_0 | RCC_D2CCIP1R_SPI45SEL_1) RCC_APB4ENR_RTCAPBEN_Msk (0x1UL << RCC_APB4ENR_RTCAPBEN_Pos) ETH_MTLRQDR_RRCSTS_READINGSTATUS ETH_MTLRQDR_RRCSTS_READINGSTATUS_Msk IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION SPI_IER_EOTIE SPI_IER_EOTIE_Msk IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1) || ((BANK) == FLASH_BANK_2) || ((BANK) == FLASH_BANK_BOTH)) EXTI_LINE_49 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x11U) ETH_DMACSR_TBU_Pos (2U) HRTIM_ADC1R_AD1TDC2_Pos (24U) __CC_SUPPORTS___INLINE__ 1 ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) __HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM5EN) == 0U) EXTI_SWIER1_SWIER4_Msk (0x1UL << EXTI_SWIER1_SWIER4_Pos) EXTI_EMR1_EM0_Pos (0U) EXTI_IMR2_IM48_Pos (16U) GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) HRTIM_RSTDR_TIMBCMP1 HRTIM_RSTDR_TIMBCMP1_Msk FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk RTC_BASE (D3_APB1PERIPH_BASE + 0x4000UL) DAC_DHR12L1_DACC1DHR_Pos (4U) BDMA_CCR_MSIZE_Pos (10U) RCC_D1CCIPR_FMCSEL RCC_D1CCIPR_FMCSEL_Msk MDIOS_CR_DPC MDIOS_CR_DPC_Msk SAI_PDMDLY_DLYM1L_Pos (0U) __HA_FBIT__ 7 FMC_BWTRx_BUSTURN_Msk (0xFUL << FMC_BWTRx_BUSTURN_Pos) OPAMP1_OTR_TRIMOFFSETP OPAMP1_OTR_TRIMOFFSETP_Msk __HAL_RCC_COMP12_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_COMP12LPEN) ETH_MACVTR_EIVLRXS_Msk (0x1UL << ETH_MACVTR_EIVLRXS_Pos) ADC_JDR3_JDATA_15 (0x00008000UL << ADC_JDR3_JDATA_Pos) D2_APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) DBP_BitNumber DBP_BIT_NUMBER HRTIM_MCR_SYNC_IN_1 (0x2UL << HRTIM_MCR_SYNC_IN_Pos) SDMMC_DCTRL_RWSTART_Msk (0x1UL << SDMMC_DCTRL_RWSTART_Pos) stdout _REENT_STDOUT(_REENT) EXTI_IMR2_IM32_Pos (0U) RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk __INT8 "hh" TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) HRTIM_CPT2CR_TE1RST_Pos (29U) RCC_CRS_SYNCMISS (0x00000010U) SAI_PDMDLY_DLYM2L SAI_PDMDLY_DLYM2L_Msk USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) FLASH_PRAR_PROT_AREA_END_Pos (16U) ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) EXTI_D3PCR1L_PCS6_Msk (0x3UL << EXTI_D3PCR1L_PCS6_Pos) DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos) RCC ((RCC_TypeDef *) RCC_BASE) FDCAN_TTOST_WFE_Msk (0x1UL << FDCAN_TTOST_WFE_Pos) SAI_PDMDLY_DLYM1L_Msk (0x7UL << SAI_PDMDLY_DLYM1L_Pos) I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE USB_OTG_HCSPLT_COMPLSPLT_Pos (16U) MDMA_CISR_BRTIF_Msk (0x1UL << MDMA_CISR_BRTIF_Pos) TIM_DMABase_PSC TIM_DMABASE_PSC RCC_OSCILLATORTYPE_HSI48 (0x00000020U) FMC_Bank2_R_BASE (FMC_R_BASE + 0x0060UL) SPDIFRX_CR_WFA_Msk (0x1UL << SPDIFRX_CR_WFA_Pos) HRTIM_RST1R_EXTVNT5_Pos (25U) SYSCFG_UR17_IOHSLV_Pos (0U) DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos) __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__ RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) ADC_CCR_VREFEN_Pos (22U) HRTIM_ADC4R_AD4TDPER_Pos (26U) IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) SDMMC_POWER_DIRPOL_Pos (4U) __HAL_RCC_SAI3_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI3EN) != 0U) EXTI_D3PCR2L_PCS34 EXTI_D3PCR2L_PCS34_Msk HRTIM_ADC3R_AD3TARST_Msk (0x1UL << HRTIM_ADC3R_AD3TARST_Pos) LL_ADC_REG_RANK_16 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program ETH_MACLETR_LPIET ETH_MACLETR_LPIET_Msk short int __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE FDCAN_TTTMK_TM FDCAN_TTTMK_TM_Msk SDMMC_STA_TXFIFOE_Msk (0x1UL << SDMMC_STA_TXFIFOE_Pos) PWR_WKUPEPR_WKUPPUPD6_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD6_Pos) USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED OPAMP_CSR_VPSEL_Pos (2U) __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_DFSDM1LPEN) LTDC_GCR_DRW_Pos (12U) ITM_LSR_ByteAcc_Pos 2U __HAL_RCC_TIM15_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM15RST) USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos) ETH_MACL3A0R_L3A0_Msk (0xFFFFFFFFUL << ETH_MACL3A0R_L3A0_Pos) DMAMUX1_Channel15 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel15_BASE) SYSCFG_EXTICR4_EXTI13_Pos (4U) __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos) USB_OTG_GLOBAL_BASE (0x000UL) ETH_MACWTR_WTO_8KB (0x00000006U) DMA_MBURST_SINGLE ((uint32_t)0x00000000U) EXTI_IMR1_IM25_Pos (25U) __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU); } while (0) SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk RCC_PERIPHCLK_LPTIM4 RCC_PERIPHCLK_LPTIM345 FLASH_ACR_LATENCY_1WS (0x00000001UL) EXTI_FTSR2_TR EXTI_FTSR2_TR_Msk RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk LTDC_ICR_CRRIF_Pos (3U) GPIO_PUPDR_PUPD9_Pos (18U) DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) ETH_MACALR_MACAL ETH_MACALR_MACAL_Msk COMP_CFGRx_LOCK_Msk (0x1UL << COMP_CFGRx_LOCK_Pos) FLASH_R_BASE (D1_AHB1PERIPH_BASE + 0x2000UL) __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) ETH_DMADSR_RPS_TRANSFERRING ETH_DMADSR_RPS_TRANSFERRING_Msk DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos) __P(protos) protos QUADSPI_CR_PRESCALER_7 (0x80UL << QUADSPI_CR_PRESCALER_Pos) HRTIM_EECR3_EE10F_Msk (0xFUL << HRTIM_EECR3_EE10F_Pos) __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FLASHLPEN) != 0U) SYSCFG_PMCR_I2C2_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C2_FMP_Pos) GPV ((GPV_TypeDef *) GPV_BASE) SAI_xCR1_MCKEN_Msk (0x1UL << SAI_xCR1_MCKEN_Pos) DLYB_CR_DEN_Pos (0U) TIM_FLAG_UPDATE TIM_SR_UIF I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos) __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE MDMA_CTBR_SBUS_Pos (16U) SDMMC_STA_TXFIFOHE_Msk (0x1UL << SDMMC_STA_TXFIFOHE_Pos) HSEM_C1ISR_ISF24 HSEM_C1ISR_ISF24_Msk __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET HRTIM_ISR_FLT4 HRTIM_ISR_FLT4_Msk ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) RCC_D3CCIPR_SAI4ASEL RCC_D3CCIPR_SAI4ASEL_Msk __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE MDMA_CBNDTR_BRDUM_Msk (0x1UL << MDMA_CBNDTR_BRDUM_Pos) HAL_DMA_ERROR_NOT_SUPPORTED (0x00000100U) EXTI_D3PCR2H_PCS53 EXTI_D3PCR2H_PCS53_Msk EXTI_SWIER1_SWIER0 EXTI_SWIER1_SWIER0_Msk MDMA_REQUEST_DMA2_Stream5_TC ((uint32_t)0x0000000DU) SWPMI_CR_RXDMA_Msk (0x1UL << SWPMI_CR_RXDMA_Pos) EXTI_IMR3_IM69_Pos (5U) PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING LPTIM_ISR_ARRM_Pos (1U) GPIO_PIN_1 ((uint16_t)0x0002) USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) RCC_AHB2LPENR_SDMMC2LPEN_Pos (9U) USB_OTG_DIEPMSK_TXFURM_Pos (8U) IS_OB_PCROP_RDP(CONFIG) (((CONFIG) == OB_PCROP_RDP_NOT_ERASE) || ((CONFIG) == OB_PCROP_RDP_ERASE)) USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos) HRTIM_RSTBR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTBR_TIMDCMP1_Pos) DMA_LIFCR_CTCIF0_Pos (5U) DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE CF_DATA ATA_DATA FMC_ECCR3_ECC3_Pos (0U) HRTIM_ODISR_TD1ODIS_Msk (0x1UL << HRTIM_ODISR_TD1ODIS_Pos) HRTIM_ADC4R_AD4TEC4_Msk (0x1UL << HRTIM_ADC4R_AD4TEC4_Pos) OB_IWDG_STDBY_ACTIVE FLASH_OPTSR_FZ_IWDG_SDBY QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk RCC_PLLCKSELR_DIVM2_0 (0x01UL << RCC_PLLCKSELR_DIVM2_Pos) ETH_MACPFR_RA_Msk (0x1UL << ETH_MACPFR_RA_Pos) SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk EXTI_D3PMR2_MR48_Msk (0x1UL << EXTI_D3PMR2_MR48_Pos) RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) ETH_DMACIER_FBEE_Pos (12U) __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOERST) __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_RNGEN) == 0U) HRTIM_ADC2R_AD2TDRST_Msk (0x1UL << HRTIM_ADC2R_AD2TDRST_Pos) RCC_D2CCIP1R_SPI45SEL_Msk (0x7UL << RCC_D2CCIP1R_SPI45SEL_Pos) FDCAN_IE_HPME_Pos (8U) HRTIM_SET2R_TIMEVNT1_Msk (0x1UL << HRTIM_SET2R_TIMEVNT1_Pos) EXTI_EMR2_EM61 EXTI_EMR2_EM61_Msk __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT()) DCMI_CR_VSPOL_Pos (7U) ADC_HTR_HT_Msk (0x3FFFFFFUL << ADC_HTR_HT_Pos) READ_BIT(REG,BIT) ((REG) & (BIT)) SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos) CEC_ISR_SBPE CEC_ISR_SBPE_Msk GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) SPI_CFG2_SSIOP_Pos (28U) SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) __ULACCUM_MIN__ 0.0ULK IS_SYSCFG_BOOT_ADDRESS(ADDRESS) ((ADDRESS) < PERIPH_BASE) RCC_CIER_LSIRDYIE_Pos (0U) ADC_SQR3_SQ11_Pos (6U) EXTI_PR3_PR_Msk (0x1DUL << EXTI_PR3_PR_Pos) HRTIM_TIMDIER_CMP2DE HRTIM_TIMDIER_CMP2DE_Msk RCC_PERIPHCLK_TIM ((uint64_t)(0x40000000U)) HRTIM_FLTINR1_FLT2E_Msk (0x1UL << HRTIM_FLTINR1_FLT2E_Pos) __HAL_RCC_PLL2_VCORANGE(__RCC_PLL2VCORange__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2VCOSEL, (__RCC_PLL2VCORange__)) ETH_MACAHR_MBC_Msk (0x3FUL << ETH_MACAHR_MBC_Pos) SPI_SR_CRCE_Pos (7U) USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos) ETH_MACVIR_VLC_VLANTAGINSERT ETH_MACVIR_VLC_VLANTAGINSERT_Msk LTDC_ISR_TERRIF_Msk (0x1UL << LTDC_ISR_TERRIF_Pos) USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) HRTIM_CPT2CR_TIMBCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMBCMP2_Pos) TIM_IT_TRIGGER TIM_DIER_TIE TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) HSEM_C1MISR_MISF28_Pos (28U) DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_SDMMC1LPEN) == 0U) DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk VREFBUF_CSR_VRS_Msk (0x7UL << VREFBUF_CSR_VRS_Pos) __BIGGEST_ALIGNMENT__ 8 ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk ETH_MACTSCR_TSVER2ENA_Msk (0x1UL << ETH_MACTSCR_TSVER2ENA_Pos) ETH_DMACRCR_SR_Pos (0U) HRTIM_RST2R_TIMEVNT5_Pos (16U) eMMC_DUAL_VOLTAGE_RANGE EMMC_DUAL_VOLTAGE_RANGE RCC_APB1LLPENR_TIM2LPEN RCC_APB1LLPENR_TIM2LPEN_Msk FLASH_SR_CRCEND_Msk (0x1UL << FLASH_SR_CRCEND_Pos) OPAMP_HSOTR_TRIMHSOFFSETN OPAMP_HSOTR_TRIMHSOFFSETN_Msk EXTI_EMR2_EM34_Msk (0x1UL << EXTI_EMR2_EM34_Pos) RTC_CR_WUTIE_Pos (14U) HAL_TIM_CHANNEL_STATE_RESET HRTIM_BMTRGR_TCCMP1_Pos (17U) EXTI_RTSR3_TR_Msk (0x1DUL << EXTI_RTSR3_TR_Pos) HRTIM_EECR1_EE4SRC_1 (0x2UL << HRTIM_EECR1_EE4SRC_Pos) HRTIM_CPT2CR_TIMBCMP2_Pos (19U) EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk SYSCFG_CCVR_NCV_Msk (0xFUL << SYSCFG_CCVR_NCV_Pos) __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET DFSDM_FLTAWSR_AWLTF_Pos (0U) ETH_DMACRDRLR_RDRL ETH_DMACRDRLR_RDRL_Msk ADC_OFR1_OFFSET1_17 (0x0020000UL << ADC_OFR1_OFFSET1_Pos) RCC_APB1LLPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM7LPEN_Pos) FDCAN_IE_RF1WE_Msk (0x1UL << FDCAN_IE_RF1WE_Pos) USART_CR2_ADD USART_CR2_ADD_Msk USB_OTG_HPRT_PCSTS_Pos (0U) USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIODLPEN)) != 0U) HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET ADC_JDR1_JDATA_25 (0x02000000UL << ADC_JDR1_JDATA_Pos) SDMMC_POWER_VSWITCH SDMMC_POWER_VSWITCH_Msk LL_ADC_REG_TRIG_EXT_TIM3_TRGO (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) SPDIFRX_CR_CHSEL_Pos (11U) GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) USE_HAL_OTFDEC_REGISTER_CALLBACKS 0U RTC_TAMPCR_TAMP2MF_Pos (21U) TIM1_UP_TIM9_IRQHandler TIM1_UP_IRQHandler RCC_I2C4CLKSOURCE_PLL3 RCC_D3CCIPR_I2C4SEL_0 JPEG_CR_HPDIE_Msk (0x1UL << JPEG_CR_HPDIE_Pos) SWPMI_IER_RXBERIE_Pos (2U) TIM8_AF1_ETRSEL_3 (0x8UL << TIM8_AF1_ETRSEL_Pos) TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) DMA_SxCR_HTIE_Pos (3U) HAL_OK HRTIM_IER_FLT1_Msk (0x1UL << HRTIM_IER_FLT1_Pos) __ELF__ 1 ETH_MACPPSIR_PPSINT0_Msk (0xFFFFFFFFUL << ETH_MACPPSIR_PPSINT0_Pos) SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) I2C_FLAG_DIR I2C_ISR_DIR LL_ADC_AWD_CHANNEL_19_REG_INJ ((LL_ADC_CHANNEL_19 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) __HAL_RCC_SDMMC1_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_SDMMC1RST)) RCC_AHB4ENR_GPIOIEN RCC_AHB4ENR_GPIOIEN_Msk CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos) APSR_Q_Msk (1UL << APSR_Q_Pos) HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode ETH_MACLETR_LPIET_Msk (0xFFFFFUL << ETH_MACLETR_LPIET_Pos) FMC_SDRTR_COUNT_Msk (0x1FFFUL << FMC_SDRTR_COUNT_Pos) HSEM_C1ICR_ISC18_Pos (18U) __HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } } while(0) __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 HAL_DMAMUX2_REQUEST_GEN_EXTI2 HAL_DMAMUX2_REQ_GEN_EXTI2 DMA_PBURST_SINGLE ((uint32_t)0x00000000U) SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED DMAMUX2_RequestGenerator4_BASE (DMAMUX2_BASE + 0x0110UL) HRTIM_EECR1_EE2POL_Pos (8U) USE_HAL_DAC_REGISTER_CALLBACKS 0U USB_OTG_DEACHINT_OEP1INT_Pos (17U) STM32H7xx_HAL_PWR_EX_H  ETH_DMACSR_ETI_Msk (0x1UL << ETH_DMACSR_ETI_Pos) FDCAN_NDAT1_ND31 FDCAN_NDAT1_ND31_Msk EXTI_PR1_PR8_Pos (8U) RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos) ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) TPI_ITATBCTR0_ATREADY1_Pos 0U ADC_LINEAR_CALIB_REG_5_ADDR ((uint32_t*) (0x1FF1EC10UL)) FDCAN_ILS_RF0WL_Msk (0x1UL << FDCAN_ILS_RF0WL_Pos) DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk USB_OTG_FS_PWR_EN_Pin GPIO_PIN_10 RTC_BKP28R_Pos (0U) RCC_APB1LRSTR_TIM7RST_Pos (5U) RCC_APB2RSTR_SPI4RST_Pos (13U) USART_ICR_CMCF_Pos (17U) HRTIM_EECR1_EE3POL_Pos (14U) __NEWLIB_PATCHLEVEL__ 0 USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) RCC_AHB1RSTR_ADC12RST_Msk (0x1UL << RCC_AHB1RSTR_ADC12RST_Pos) FDCAN_IE_BOE_Pos (25U) HRTIM_BDTUPR_TIMRST2R_Msk (0x1UL << HRTIM_BDTUPR_TIMRST2R_Pos) float HRTIM_SET2R_EXTVNT2 HRTIM_SET2R_EXTVNT2_Msk FLASH_BANK2_BASE (0x08100000UL) ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) TIM_SR_UIF TIM_SR_UIF_Msk EXTI_TARGET_SHIFT 20U TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos) DFSDM_FLTEXMAX_EXMAX_Pos (8U) __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE HRTIM_RSTCR_TIMBCMP2 HRTIM_RSTCR_TIMBCMP2_Msk ETH_MMCTIR_TXSCOLGPIS_Pos (14U) RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk EXTI_EMR3_EM72_Pos (8U) HRTIM_MCMP1R_MCMP2R_Msk (0xFFFFUL << HRTIM_MCMP1R_MCMP2R_Pos) RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk BDRST_BitNumber RCC_BDRST_BIT_NUMBER HRTIM_FLTINR1_FLT2LCK HRTIM_FLTINR1_FLT2LCK_Msk RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) HRTIM_OUTR_POL2_Pos (17U) HRTIM_ADC3R_AD3TAC2_Msk (0x1UL << HRTIM_ADC3R_AD3TAC2_Pos) ETH_MACISR_RXSTSIS_Pos (14U) HRTIM_TIMISR_RST1_Msk (0x1UL << HRTIM_TIMISR_RST1_Pos) MPU_RBAR_REGION_Msk (0xFUL ) I2C_ISR_ARLO I2C_ISR_ARLO_Msk HRTIM_ADC2R_AD2TEC3_Msk (0x1UL << HRTIM_ADC2R_AD2TEC3_Pos) RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos) ADC_CDR2_RDATA_ALT_Pos (0U) GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) RCC_APB4RSTR_LPTIM2RST RCC_APB4RSTR_LPTIM2RST_Msk ETH_DMACCATBR_CURTBUFAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCATBR_CURTBUFAPTR_Pos) EXTI_EMR3_EM64_Msk (0x1UL << EXTI_EMR3_EM64_Pos) DMA2D_CR_START DMA2D_CR_START_Msk RCC_CRRCR_HSI48CAL RCC_CRRCR_HSI48CAL_Msk HRTIM_ADC1R_AD1TAPER_Msk (0x1UL << HRTIM_ADC1R_AD1TAPER_Pos) HRTIM_CPT1CR_TD1RST HRTIM_CPT1CR_TD1RST_Msk TIM_SR_CC5IF_Pos (16U) USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) ADC_JDR1_JDATA_10 (0x00000400UL << ADC_JDR1_JDATA_Pos) RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) SAI_xCR2_MUTEVAL_Pos (6U) HRTIM_RSTBR_TIMECMP2_Msk (0x1UL << HRTIM_RSTBR_TIMECMP2_Pos) __need_size_t  RTC_BKP25R RTC_BKP25R_Msk STLINK_TX_GPIO_Port GPIOD __HAL_RCC_GET_FDCAN_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_FDCANSEL))) __HAL_RCC_CEC_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_CECLPEN) USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) DCMI_CWSIZE_CAPCNT_Pos (0U) SCB_SCR_SLEEPDEEP_Pos 2U I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) HSEM_CR_COREID_Msk (0xFFUL << HSEM_CR_COREID_Pos) RCC_D3AMR_LPTIM3AMEN_Pos (10U) ETH_MACHWF2R_TXCHCNT ETH_MACHWF2R_TXCHCNT_Msk RNG_CR_IE RNG_CR_IE_Msk ETH_MACVTR_ERSVLM_Pos (19U) JPEG_CONFR1_COLORSPACE_Pos (4U) DWT_FUNCTION_EMITRANGE_Pos 5U USB_OTG_GINTSTS_ESUSP_Pos (10U) RCC_D2CCIP2R_USART16SEL_1 (0x2UL << RCC_D2CCIP2R_USART16SEL_Pos) EXTI_PR1_PR16_Msk (0x1UL << EXTI_PR1_PR16_Pos) FDCAN_TTOCN_NIG_Pos (12U) EXTI_D3PMR1_MR5_Msk (0x1UL << EXTI_D3PMR1_MR5_Pos) RCC_APB1LRSTR_HDMICECRST_Pos RCC_APB1LRSTR_CECRST_Pos RTC_TAMPCR_TAMPIE_Pos (2U) HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 SAI_xCR1_MCKDIV_5 (0x20UL << SAI_xCR1_MCKDIV_Pos) RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 FDCANCCU_CWD_WDV_Pos (16U) I2C_NOSTRETCH_DISABLE (0x00000000U) ETH_MACHWF0R_MACADR32SEL_Pos (23U) HSEM_C1IER_ISE19_Pos (19U) ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) RCC_APB4LPENR_LPTIM5LPEN_Pos (12U) SDMMC_STA_RXOVERR_Pos (5U) RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk RCC_APB1LRSTR_UART8RST_Msk (0x1UL << RCC_APB1LRSTR_UART8RST_Pos) USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos) USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos) IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || ((STRETCH) == I2C_NOSTRETCH_ENABLE)) USB_OTG_HAINTMSK_HAINTM_Pos (0U) HRTIM_RST2R_TIMEVNT2_Msk (0x1UL << HRTIM_RST2R_TIMEVNT2_Pos) ETH_DMACCR_DSL_64BIT (0x00080000U) JQOVF_EVENT ADC_JQOVF_EVENT __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS DMAMUX_CFR_CSOF0_Pos (0U) FDCAN_ILS_MRAFE_Msk (0x1UL << FDCAN_ILS_MRAFE_Pos) USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk EXTI_D3PMR1_MR10_Msk (0x1UL << EXTI_D3PMR1_MR10_Pos) ETH_DMACIER_NIE ETH_DMACIER_NIE_Msk USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) FLASH_CR_DBECCERRIE FLASH_CR_DBECCERRIE_Msk GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) HRTIM_MCR_BRSTDMA_Pos (30U) EXTI_PR1_PR2_Pos (2U) EXTI_SWIER1_SWIER13_Msk (0x1UL << EXTI_SWIER1_SWIER13_Pos) HRTIM_RSTCR_TIMDCMP2 HRTIM_RSTCR_TIMDCMP2_Msk _SYS_SIZE_T_H  RCC_APB4ENR_LPTIM2EN_Pos (9U) DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos) __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED MDMA_SRC_DATASIZE_DOUBLEWORD ((uint32_t)MDMA_CTCR_SSIZE) DAC_DHR12LD_DACC1DHR_Pos (4U) TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 SWPMI_IER_RXBERIE_Msk (0x1UL << SWPMI_IER_RXBERIE_Pos) TIM15_AF1_BKCMP2P_Pos (11U) EXTI_EMR2_EM44_Msk (0x1UL << EXTI_EMR2_EM44_Pos) RCC_AHB3LPENR_FLASHLPEN_Pos (8U) ADC_REGULAR_RANK_8 (LL_ADC_REG_RANK_8) __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0) ETH_MACACR_ATSEN0_Msk (0x1UL << ETH_MACACR_ATSEN0_Pos) ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U ETH_MACMACSSIR_SSINC_Pos (16U) HRTIM_CPT1CR_SWCPT_Pos (0U) RCC_AHB4LPENR_GPIOHLPEN RCC_AHB4LPENR_GPIOHLPEN_Msk SPI_SR_UDR SPI_SR_UDR_Msk SDMMC_CMD_BOOTMODE SDMMC_CMD_BOOTMODE_Msk FLASH_PSIZE_BYTE 0x00000000U EXTI_LINE31 ((uint32_t)0x1F) ETH_MACECR_USP ETH_MACECR_USP_Msk SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk __HAL_RCC_ADC12_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ADC12EN)) EXTI_LINE_6 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x06U) EXTI_PR1_PR6 EXTI_PR1_PR6_Msk __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) HRTIM_MCR_SYNC_SRC_0 (0x1UL << HRTIM_MCR_SYNC_SRC_Pos) FPU_IRQn USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos) SPI_IFCR_CRCEC SPI_IFCR_CRCEC_Msk FMC_BTRx_DATLAT_1 (0x2UL << FMC_BTRx_DATLAT_Pos) ETH_MACPFR_HMC ETH_MACPFR_HMC_Msk RTC_SHIFTR_ADD1S_Pos (31U) USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos) HRTIM_EECR1_EE2FAST_Pos (11U) LTDC_TWCR_TOTALH LTDC_TWCR_TOTALH_Msk HRTIM_BDTUPR_TIMDTR_Msk (0x1UL << HRTIM_BDTUPR_TIMDTR_Pos) LL_ADC_LEFT_BIT_SHIFT_6 (ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1) __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED EXTI_RTSR1_TR6 EXTI_RTSR1_TR6_Msk ETH_MACIER_PMTIE_Pos (4U) BDMA_CCR_TCIE_Msk (0x1UL << BDMA_CCR_TCIE_Pos) __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE FDCAN_ECR_CEL_Pos (16U) GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk QUADSPI_DCR_FSIZE_4 (0x10UL << QUADSPI_DCR_FSIZE_Pos) USART_CR1_OVER8 USART_CR1_OVER8_Msk FDCAN_DBTP_TDC FDCAN_DBTP_TDC_Msk HRTIM_RST2R_MSTCMP2_Pos (9U) SYSCFG_EXTICR3_EXTI8_PK (0x0000000AU) SDMMC_MASK_ACKFAILIE_Msk (0x1UL << SDMMC_MASK_ACKFAILIE_Pos) EXTI_EMR1_EM23_Pos (23U) GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) ETH_MACMACSSIR_SSINC ETH_MACMACSSIR_SSINC_Msk HSEM_C1ISR_ISF10_Pos (10U) LL_ADC_MULTI_MASTER ( ADC_CDR_RDATA_MST) __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE TIM_OCFAST_DISABLE 0x00000000U RCC_AHB4ENR_BKPRAMEN RCC_AHB4ENR_BKPRAMEN_Msk OPAMP1_BASE (D2_APB1PERIPH_BASE + 0x9000UL) USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk __nosanitizeaddress  __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE __DEC_EVAL_METHOD__ 2 HRTIM_OENR_TE2OEN HRTIM_OENR_TE2OEN_Msk UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE FDCAN_IE_RF1WE FDCAN_IE_RF1WE_Msk __HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART5LPEN)) != 0U) EXTI_EMR1_EM7_Pos (7U) long +4 __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET FDCAN_NDAT2_ND36 FDCAN_NDAT2_ND36_Msk __HAL_RCC_BDMA_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_BDMAAMEN) USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) RCC_APB4ENR_LPTIM3EN_Msk (0x1UL << RCC_APB4ENR_LPTIM3EN_Pos) TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) RCC_CRS_SYNC_DIV4 CRS_CFGR_SYNCDIV_1 EXTI_RTSR1_TR4_Pos (4U) HRTIM_ODSR_TA1ODS_Msk (0x1UL << HRTIM_ODSR_TA1ODS_Pos) GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) RCC_AHB1ENR_DMA2EN_Pos (1U) DAC_SR_CAL_FLAG1_Pos (14U) PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING ADC_JDR3_JDATA_29 (0x20000000UL << ADC_JDR3_JDATA_Pos) USB_OTG_GINTSTS_USBRST_Pos (12U) HRTIM_ADC4R_AD4TERST_Pos (31U) USART_CR1_RXNEIE_RXFNEIE_Pos (5U) HRTIM_DTR_DTF_2 (0x004UL << HRTIM_DTR_DTF_Pos) I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING) FMC_BCRx_MWID_Msk (0x3UL << FMC_BCRx_MWID_Pos) SYSCFG_EXTICR2_EXTI6_PB (0x00000100U) DMAMUX_CSR_SOF12_Pos (12U) TPI_FIFO1_ETM_ATVALID_Pos 26U LPTIM_CFGR_CKPOL_Pos (1U) FDCAN_RXF1S_RF1L_Pos (25U) WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) MPU_REGION_SIZE_64KB ((uint8_t)0x0F) RCC_PLL2VCIRANGE_2 RCC_PLLCFGR_PLL2RGE_2 HRTIM_DTR_DTF_3 (0x008UL << HRTIM_DTR_DTF_Pos) DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) DWT_FUNCTION_DATAVMATCH_Pos 8U SWPMI_IER_RIE_Msk (0x1UL << SWPMI_IER_RIE_Pos) HAL_DMAMUX1_SYNC_TIM12_TRGO 7U ETH_DMADSR_TPS_SUSPENDED_Pos (13U) GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) HRTIM_MCR_SYNC_SRC_Pos (14U) LTDC_CDSR_VSYNCS_Msk (0x1UL << LTDC_CDSR_VSYNCS_Pos) FMC_SDTRx_TRAS_3 (0x8UL << FMC_SDTRx_TRAS_Pos) RCC_APB1LLPENR_CECLPEN_Pos (27U) GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk HRTIM_EECR2_EE8SRC_0 (0x1UL << HRTIM_EECR2_EE8SRC_Pos) MDMA_CIFCR_CCTCIF_Msk (0x1UL << MDMA_CIFCR_CCTCIF_Pos) I2C_CR2_HEAD10R_Pos (12U) SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) ETH_MACHWF1R_ADDR64_40 (0x1UL << ETH_MACHWF1R_ADDR64_Pos) FDCAN_TOCC_ETOC_Msk (0x1UL << FDCAN_TOCC_ETOC_Pos) RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) __ARM_PCS_VFP 1 __HAL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__) __LL_ADC_DECIMAL_NB_TO_CHANNEL((__DECIMAL_NB__)) LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos) IS_TIM_ETRSEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) HRTIM_CPT1CR_TD1RST_Pos (25U) ETH_MACAHR_AE_Pos (31U) ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk __int16_t_defined 1 DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk ADC_JDR4_JDATA_30 (0x40000000UL << ADC_JDR4_JDATA_Pos) ETH_DMACIER_ERIE_Msk (0x1UL << ETH_DMACIER_ERIE_Pos) LL_ADC_OFFSET_RSHIFT_ENABLE (ADC_CFGR2_RSHIFT1) RTC_ISR_INITS_Pos (4U) ETH_MTLISR_QIS_Msk (0x1UL << ETH_MTLISR_QIS_Pos) __INT32 "l" HRTIM_MICR_SYNC HRTIM_MICR_SYNC_Msk EXTI_IMR1_IM20_Msk (0x1UL << EXTI_IMR1_IM20_Pos) RCC_SPI45CLKSOURCE_PLL2 RCC_D2CCIP1R_SPI45SEL_0 SYSCFG_CFGR_PVDL_Pos (2U) RCC_AHB1RSTR_USB1OTGHSRST RCC_AHB1RSTR_USB1OTGHSRST_Msk DMA_REQUEST_TIM15_CH1 105U IS_RCC_SPI5CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI5CLKSOURCE_D2PCLK2)|| ((__SOURCE__) == RCC_SPI5CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI5CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI5CLKSOURCE_HSI) || ((__SOURCE__) == RCC_SPI5CLKSOURCE_CSI) || ((__SOURCE__) == RCC_SPI5CLKSOURCE_HSE)) _REENT_L64A_BUF(ptr) ((ptr)->_misc->_l64a_buf) ETH_MACPCSR_RWKPTR ETH_MACPCSR_RWKPTR_Msk FLASH_OPTSR_FZ_IWDG_SDBY_Pos (18U) SPDIFRX_DR1_U_Msk (0x1UL << SPDIFRX_DR1_U_Pos) D1_AHB1PERIPH_BASE (PERIPH_BASE + 0x12000000UL) HRTIM_TIMISR_O1CPY HRTIM_TIMISR_O1CPY_Msk DMAMUX_RGxCR_GE_Pos (16U) RCC_D3AMR_I2C4AMEN_Pos (7U) EXTI_LINE_36 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x04U) ADC_CALFACT_CALFACT_D_10 (0x400UL << ADC_CALFACT_CALFACT_D_Pos) ETH_MACL3L4CR_L4PEN_Msk (0x1UL << ETH_MACL3L4CR_L4PEN_Pos) ADC_REG_TRIG_EXTEN_BITOFFSET_POS (10UL) QUADSPI_DCR_CSHT_Pos (8U) IS_ADC_EXTTRIGINJEC_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONV_EDGE_RISING) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING) || ((__EDGE__) == ADC_EXTERNALTRIGINJECCONV_EDGE_RISINGFALLING) ) ADC_OFR2_OFFSET2_0 (0x0000001UL << ADC_OFR2_OFFSET2_Pos) DMA2D_BGCOLR_BLUE_Pos (0U) ETH_DMAMR_DA ETH_DMAMR_DA_Msk RTC_CR_WUTE_Pos (10U) ADC_EXTERNALTRIGINJEC_T2_TRGO (LL_ADC_INJ_TRIG_EXT_TIM2_TRGO) RCC_D1CFGR_D1PPRE_1 (0x2UL << RCC_D1CFGR_D1PPRE_Pos) DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk SDMMC_MASK_BUSYD0ENDIE_Msk (0x1UL << SDMMC_MASK_BUSYD0ENDIE_Pos) HRTIM_SET1R_TIMEVNT9_Pos (20U) DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos) DMAMUX_CFR_CSOF1_Pos (1U) HAL_StatusTypeDef TPI_BASE (0xE0040000UL) FDCAN_TTOST_SYS_Msk (0x3UL << FDCAN_TTOST_SYS_Pos) JPEG_CONFR5_NB_2 (0x4UL << JPEG_CONFR5_NB_Pos) SET_BIT(REG,BIT) ((REG) |= (BIT)) IS_RCC_SAI4ACLK(__SOURCE__) (((__SOURCE__) == RCC_SAI4ACLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI4ACLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI4ACLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI4ACLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI4ACLKSOURCE_PIN)) SAI_xIMR_WCKCFGIE_Pos (2U) HRTIM_ADC4R_AD4TDRST HRTIM_ADC4R_AD4TDRST_Msk MDMA_CCR_PL_0 (0x1UL << MDMA_CCR_PL_Pos) ETH_MTLTQDR_TRCSTS_READ (0x00000002U) ADC_EXTERNALTRIG_T3_CC4 (LL_ADC_REG_TRIG_EXT_TIM3_CH4) EXTI_D3PMR2_MR52_Pos (20U) ADC_CR_ADEN_Pos (0U) QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos) SPI_CFG2_COMM SPI_CFG2_COMM_Msk TEMPSENSOR_CAL2_ADDR ((uint16_t*) (0x1FF1E840UL)) RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) GPIO_AF8_UART5 ((uint8_t)0x08) I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) USART_ICR_IDLECF_Pos (4U) IS_RCC_CRS_ERRORLIMIT(__VALUE__) (((__VALUE__) <= 0xFFU)) LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH2_ADC2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) HRTIM_RSTR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTR_TIMBCMP1_Pos) DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos) RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) RCC_APB4ENR_VREFEN_Pos (15U) HRTIM_CPT1CR_TA1SET_Pos (12U) MDMA_CESR_TED_Pos (7U) ETH_MACHWF0R_ACTPHYSEL_RMII ETH_MACHWF0R_ACTPHYSEL_RMII_Msk PWR_PVD_MODE_IT_FALLING (0x00010002U) STM32H7xx_HAL_CONF_H  I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk FDCAN_TTILS_GTWS FDCAN_TTILS_GTWS_Msk __SIZE_WIDTH__ 32 RCC_APB1LLPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM12LPEN_Pos) ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) IS_RCC_STOP_WAKEUPCLOCK(SOURCE) (((SOURCE) == RCC_STOP_WAKEUPCLOCK_CSI) || ((SOURCE) == RCC_STOP_WAKEUPCLOCK_HSI)) FDCAN_TTOCF_GEN_Msk (0x1UL << FDCAN_TTOCF_GEN_Pos) __HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART4EN) MDMA_CTCR_TRGM_0 (0x1UL << MDMA_CTCR_TRGM_Pos) temp DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos) SPDIFRX_DR0_C_Msk (0x1UL << SPDIFRX_DR0_C_Pos) __INT_MAX__ 0x7fffffff RCC_SYSCLK_DIV8 RCC_D1CFGR_D1CPRE_DIV8 ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk FMC_BCRx_EXTMOD_Pos (14U) TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos) ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(__HANDLE__,__THRESHOLD__) (((DBGMCU->IDCODE & 0xF0000000UL) == 0x10000000UL) ? ((__THRESHOLD__)<<(((((__HANDLE__)->Instance->CFGR) & ADC_CFGR_RES)>> 2UL)*2UL)) : ((((__HANDLE__)->Instance->CFGR) & ADC_CFGR_RES_2) == 0UL) ? ((__THRESHOLD__)<<(((((__HANDLE__)->Instance->CFGR) & ADC_CFGR_RES)>> 2UL)*2UL)) : ((__THRESHOLD__)<<(((((__HANDLE__)->Instance->CFGR) & (ADC_CFGR_RES & 0xFFFFFFF3UL))>> 2UL )*2UL)) ) __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOJLPEN) RCC_AHB2LPENR_SRAM2LPEN RCC_AHB2LPENR_SRAM2LPEN_Msk RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos) DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk FLASH_PRAR_DMEP FLASH_PRAR_DMEP_Msk FLASH_CRCCR_ADD_SECT FLASH_CRCCR_ADD_SECT_Msk USE_HAL_FMAC_REGISTER_CALLBACKS 0U __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C2EN) I2C_OAR2_OA2MASK01_Pos (8U) DMA2D_ISR_TEIF_Pos (0U) EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) HRTIM_RSTR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTR_TIMCCMP2_Pos) __CHAR_BIT__ 8 EXTI_IMR3_IM80_Msk (0x1UL << EXTI_IMR3_IM80_Pos) MATH_ERREXCEPT 2 EXTI_IMR2_IM50_Msk (0x1UL << EXTI_IMR2_IM50_Pos) TIM_CR2_CCPC TIM_CR2_CCPC_Msk MDMA_SRC_INC_DISABLE ((uint32_t)0x00000000U) __HAL_RCC_GPIOK_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOKRST) FDCANCCU_CCFG_CDIV_Msk (0xFUL << FDCANCCU_CCFG_CDIV_Pos) HRTIM_CHPR_STRPW_1 (0x2UL << HRTIM_CHPR_STRPW_Pos) _REENT_RAND48_MULT(ptr) ((ptr)->_r48->_mult) TIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS RCC_AHB2ENR_D2SRAM1EN RCC_AHB2ENR_SRAM1EN CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos) RCC_CR_PLLON_Pos (24U) MPU_TYPE_DREGION_Pos 8U FDCAN_IE_TCFE_Msk (0x1UL << FDCAN_IE_TCFE_Pos) GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) DMA_REQUEST_TIM5_CH3 57U __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD HSION_BitNumber RCC_HSION_BIT_NUMBER HAL_FLASH_ERROR_RDS FLASH_FLAG_RDSERR TIMINGR __HAL_RCC_GPIOJ_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOJEN) == 0U) TIM_DMA_CC4 TIM_DIER_CC4DE USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos) SYSCFG_EXTICR1_EXTI0_PJ (0x00000009U) RCC_RSR_PINRSTF_Pos (22U) SYSCFG_EXTICR4_EXTI13_PH (0x00000070U) DBGMCU_APB4FZ1_DBG_IWDG1 DBGMCU_APB4FZ1_DBG_IWDG1_Msk CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) HRTIM_SET1R_EXTVNT6_Pos (26U) FP_SUBNORMAL 3 USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos) FLASH_CCR_CLR_RDPERR_Pos (23U) BDMA ((BDMA_TypeDef *) BDMA_BASE) JPEG_CR_IFNFIE_Pos (2U) LL_ADC_MULTI_REG_DMA_RES_8B (ADC_CCR_DAMDF_1 | ADC_CCR_DAMDF_0) GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) HSEM_C1ISR_ISF14 HSEM_C1ISR_ISF14_Msk MDMA_DATAALIGN_RIGHT ((uint32_t)0x00000000U) __UFRACT_MIN__ 0.0UR __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE HRTIM_BDTUPR_TIMOUTR_Msk (0x1UL << HRTIM_BDTUPR_TIMOUTR_Pos) DLYB_CFGR_UNIT_4 (0x10UL << DLYB_CFGR_UNIT_Pos) TIM_CCMR2_OC4FE_Pos (10U) EXTI_D2_BASE (EXTI_BASE + 0x00C0UL) __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED LPTIM5_OUT_CLEAR ((uint32_t)0x00000003) __HAL_RCC_TIM15_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM15LPEN) PWR_CR1_PLS_LEV5_Msk (0x5UL << PWR_CR1_PLS_LEV5_Pos) __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM1EN) != 0U) ADC_CSR_JQOVF_MST ADC_CSR_JQOVF_MST_Msk SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) RCC_D3AMR_SAI4AMEN_Msk (0x1UL << RCC_D3AMR_SAI4AMEN_Pos) CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS __HAL_RCC_VREF_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_VREFLPEN)) == 0U) HSEM_C1MISR_MISF18_Msk (0x1UL << HSEM_C1MISR_MISF18_Pos) __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET HRTIM_ADC1R_AD1EEV2_Pos (6U) RCC_PLL2_DIVP RCC_PLLCFGR_DIVP2EN FDCAN_TTIR_SBC FDCAN_TTIR_SBC_Msk HAL_ADC_STATE_TIMEOUT (0x00000004UL) __int20 DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk ADC_CFGR2_RSHIFT3_Msk (0x1UL << ADC_CFGR2_RSHIFT3_Pos) QUADSPI_CR_FTHRES_4 (0x10UL << QUADSPI_CR_FTHRES_Pos) WWDG_CR_T WWDG_CR_T_Msk FDCAN_TTIR_ELC_Pos (14U) RCC_PLLCFGR_PLL2FRACEN_Msk (0x1UL << RCC_PLLCFGR_PLL2FRACEN_Pos) PWR_CR1_AVDEN_Pos (16U) HRTIM_EECR2_EE6SNS_1 (0x2UL << HRTIM_EECR2_EE6SNS_Pos) __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM3EN) != 0U) HRTIM_BMCR_BMPRSC_Msk (0xFUL << HRTIM_BMCR_BMPRSC_Pos) STM32H7xx_HAL_DEF  __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM4RST) TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos) FDCAN_NDAT2_ND62 FDCAN_NDAT2_ND62_Msk HRTIM_BDMUPR_MCR_Pos (0U) ADC_CFGR2_OVSR_6 (0x040UL << ADC_CFGR2_OVSR_Pos) __SWID 0x2000 ETH_MACHWF1R_HASHTBLSZ_Pos (24U) __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) ETH_MACCR_S2KP_Msk (0x1UL << ETH_MACCR_S2KP_Pos) FDCAN_TTIR_CER FDCAN_TTIR_CER_Msk IS_ADC_EOC_SELECTION(__EOC_SELECTION__) (((__EOC_SELECTION__) == ADC_EOC_SINGLE_CONV) || ((__EOC_SELECTION__) == ADC_EOC_SEQ_CONV) ) HRTIM_RST1R_TIMEVNT9_Msk (0x1UL << HRTIM_RST1R_TIMEVNT9_Pos) HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 RCC_AHB4RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOHRST_Pos) __HAL_RCC_CSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_CSION) ADC_CFGR_JQM ADC_CFGR_JQM_Msk HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 SYSCFG_CCCSR_HSLV_Pos (16U) EXTI_IMR1_IM10_Pos (10U) HRTIM_RST1R_TIMEVNT7 HRTIM_RST1R_TIMEVNT7_Msk EXTI_EMR1_EM2_Pos (2U) DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x0008UL) HSEM_PROCESSID_MIN (0U) FMC_SDRTR_CRE_Pos (0U) ADC_REGULAR_RANK_9 (LL_ADC_REG_RANK_9) TIM5_AF1_ETRSEL_Msk (0xFUL << TIM5_AF1_ETRSEL_Pos) RCC_APB3_DIV8 RCC_D1CFGR_D1PPRE_DIV8 __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI2LPEN) RAMECC_IER_GECCSEIE_Pos (1U) PWR_WKUPEPR_WKUPPUPD3_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD3_Pos) TIM_OSSR_ENABLE TIM_BDTR_OSSR AWD_EVENT ADC_AWD_EVENT ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) LPTIM_IER_CMPMIE_Pos (0U) RCC_APB4LPENR_SPI6LPEN RCC_APB4LPENR_SPI6LPEN_Msk HRTIM_EECR1_EE3FAST_Msk (0x1UL << HRTIM_EECR1_EE3FAST_Pos) USB_OTG_HOST_CHANNEL_BASE (0x500UL) RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk DMA2D_BGCOLR_BLUE DMA2D_BGCOLR_BLUE_Msk __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE FDCAN_TTILS_SBCS_Msk (0x1UL << FDCAN_TTILS_SBCS_Pos) SPDIFRX_CR_PMSK_Pos (6U) ADC_AWD_CRX_REGOFFSET_POS (20UL) RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk FLASH_ACR_LATENCY_15WS (0x0000000FUL) HRTIM_ODSR_TB1ODS_Msk (0x1UL << HRTIM_ODSR_TB1ODS_Pos) SPI_CFG2_CPHA SPI_CFG2_CPHA_Msk __GCC_HAVE_DWARF2_CFI_ASM 1 GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk HRTIM_SET2R_TIMEVNT6_Pos (17U) BDMA_IFCR_CHTIF3 BDMA_IFCR_CHTIF3_Msk DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY RCC_RTCCLKSOURCE_HSE_DIV20 (0x00014300U) LPUART1_IRQn HRTIM_RST1R_EXTVNT6_Msk (0x1UL << HRTIM_RST1R_EXTVNT6_Pos) QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos) __HAL_RCC_HRTIM1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_HRTIMRST) BDMA_CCR_CT BDMA_CCR_CT_Msk __CM_CMSIS_VERSION_MAIN ( 5U) BDMA_IFCR_CTEIF0 BDMA_IFCR_CTEIF0_Msk PLLN HRTIM1_TIMB_BASE (HRTIM1_BASE + 0x00000100UL) FMC_PATT_ATTHOLD_1 (0x02UL << FMC_PATT_ATTHOLD_Pos) ETH_MACHWF0R_ARPOFFSEL ETH_MACHWF0R_ARPOFFSEL_Msk FLASH_OPTCR_OPTCHANGEERRIE_Msk (0x1UL << FLASH_OPTCR_OPTCHANGEERRIE_Pos) FLASH_CR_PSIZE_Pos (4U) LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk __FLT_RADIX__ 2 TIM16_AF1_BKDF1BK2E_Pos (8U) USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) HRTIM_RST2R_EXTVNT10_Pos (30U) BDMA_IFCR_CTEIF3_Pos (15U) ADC_CFGR_RES ADC_CFGR_RES_Msk LL_ADC_INJ_TRIG_INDEPENDENT (0x00000000UL) RCC_CSICFGR_CSITRIM_Msk (0x3FUL << RCC_CSICFGR_CSITRIM_Pos) SDMMC_MASK_CMDSENTIE_Msk (0x1UL << SDMMC_MASK_CMDSENTIE_Pos) ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk HRTIM_SET1R_TIMEVNT1 HRTIM_SET1R_TIMEVNT1_Msk RCC_PLLCKSELR_DIVM1_3 (0x08UL << RCC_PLLCKSELR_DIVM1_Pos) ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk __HAL_I2C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) TIM_CR2_OIS5 TIM_CR2_OIS5_Msk PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER CEC_IER_TXUDRIE_Pos (10U) __HAL_RCC_UART7_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART7LPEN) USB_OTG_DOEPINT_NAK_Pos (13U) HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1) ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) ADC_JDR2_JDATA_20 (0x00100000UL << ADC_JDR2_JDATA_Pos) PWR_WKUPEPR_WKUPPUPD2_Pos (18U) USB_OTG_DIEPMSK_XFRCM_Pos (0U) EXTI_IMR2_IM56_Pos (24U) RCC_SPI5CLKSOURCE_D2PCLK1 RCC_SPI5CLKSOURCE_D2PCLK2 ADC_SMPR1_SMP1_Pos (3U) FMC_SDCRx_SDCLK_0 (0x1UL << FMC_SDCRx_SDCLK_Pos) HRTIM_TIMICR_CMP4C HRTIM_TIMICR_CMP4C_Msk SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) HRTIM_MDIER_MCMP3DE_Pos (18U) CRS_CFGR_FELIM_Msk (0xFFUL << CRS_CFGR_FELIM_Pos) __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE JPEG_CR_IFTIE_Pos (1U) USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk DFSDM_FLTISR_SCDF_Msk (0xFFUL << DFSDM_FLTISR_SCDF_Pos) HRTIM_EECR2_EE10SNS_Pos (27U) DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos) APB2RSTR JPEG_CONFR6_NB_1 (0x2UL << JPEG_CONFR6_NB_Pos) HRTIM_MCMP1R_MCMP2R_Pos (0U) ETH_MACPPSTTNR_TRGTBUSY0_Msk (0x1UL << ETH_MACPPSTTNR_TRGTBUSY0_Pos) ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2 ETH_MACCR_DCRS_Msk (0x1UL << ETH_MACCR_DCRS_Pos) EXTI_IMR2_IM49 EXTI_IMR2_IM49_Msk __NO_INLINE__ 1 ADC_CFGR_FIELDS (ADC_CFGR_AWD1CH | ADC_CFGR_JAUTO | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL | ADC_CFGR_JQM | ADC_CFGR_JDISCEN | ADC_CFGR_DISCNUM | ADC_CFGR_DISCEN | ADC_CFGR_AUTDLY | ADC_CFGR_CONT | ADC_CFGR_OVRMOD | ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL | ADC_CFGR_ALIGN | ADC_CFGR_RES | ADC_CFGR_DMACFG | ADC_CFGR_DMAEN ) RCC_LPTIM1CLKSOURCE_PLL3 RCC_D2CCIP2R_LPTIM1SEL_1 EXTI_EMR1_EM25_Pos (25U) RCC_AHB1RSTR_ETH1MACRST_Pos (15U) FMC_PCR_TCLR_Pos (9U) RCC_D3CCIPR_I2C4SEL_1 (0x2UL << RCC_D3CCIPR_I2C4SEL_Pos) WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) SYSCFG_UR7_SABEG_BANK1_Pos (0U) PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos) __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET SCB_AIRCR_VECTRESET_Pos 0U SPI_CRCPOLY_CRCPOLY_Msk (0xFFFFFFFFUL << SPI_CRCPOLY_CRCPOLY_Pos) I2C_TXDR_TXDATA_Pos (0U) FLASH_CR_PGSERRIE_Pos (18U) LL_ADC_CHANNEL_4 (ADC_CHANNEL_4_NUMBER | ADC_CHANNEL_4_SMP | ADC_CHANNEL_4_BITFIELD ) HRTIM_TIMICR_RSTC_Pos (13U) RCC_APB4LPENR_COMP12LPEN_Msk (0x1UL << RCC_APB4LPENR_COMP12LPEN_Pos) BDMA_CCR_MSIZE_1 (0x2UL << BDMA_CCR_MSIZE_Pos) __SERR 0x0040 ETH_MACIER_RXSTSIE ETH_MACIER_RXSTSIE_Msk GPIO_AF11_MDIOS ((uint8_t)0x0B) __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE ADC_REG_RANK_16_SQRX_BITOFFSET_POS ( 6UL) DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos) __POSIX_VISIBLE 200809 ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) EXTI_SWIER3_SWI_Msk (0x1DUL << EXTI_SWIER3_SWI_Pos) SPI_CFG2_SSIOP_Msk (0x1UL << SPI_CFG2_SSIOP_Pos) USB_OTG_HCTSIZ_DPID_Pos (29U) USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) IS_ADC_EXTTRIG(__REGTRIG__) (((__REGTRIG__) == ADC_EXTERNALTRIG_T1_CC1) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T1_CC2) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T1_CC3) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T2_CC2) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T3_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T4_CC4) || ((__REGTRIG__) == ADC_EXTERNALTRIG_EXT_IT11) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T8_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T8_TRGO2) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T1_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T1_TRGO2) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T2_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T4_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T6_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T15_TRGO) || ((__REGTRIG__) == ADC_EXTERNALTRIG_T3_CC4) || ((__REGTRIG__) == ADC_EXTERNALTRIG_HR1_ADCTRG1) || ((__REGTRIG__) == ADC_EXTERNALTRIG_HR1_ADCTRG3) || ((__REGTRIG__) == ADC_EXTERNALTRIG_LPTIM1_OUT) || ((__REGTRIG__) == ADC_EXTERNALTRIG_LPTIM2_OUT) || ((__REGTRIG__) == ADC_EXTERNALTRIG_LPTIM3_OUT) || ((__REGTRIG__) == ADC_SOFTWARE_START) ) FDCAN_NDAT1_ND30_Msk (0x1UL << FDCAN_NDAT1_ND30_Pos) USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk RCC_APB1HRSTR_MDIOSRST_Pos (5U) SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk __need_wint_t SYSCFG_VREFBUF_VOLTAGE_SCALE3 VREFBUF_CSR_VRS_OUT4 RCC_APB1LENR_TIM6EN_Pos (4U) __HAL_RCC_TIM16_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN); UNUSED(tmpreg); } while(0) FDCAN_TURCF_ELT_Pos (31U) DBGMCU_CR_DBG_STOPD1_Pos (1U) GPIO_ODR_OD14_Pos (14U) DMAMUX_CFR_CSOF15_Msk (0x1UL << DMAMUX_CFR_CSOF15_Pos) DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD)) HRTIM_RSTR_UPDATE_Msk (0x1UL << HRTIM_RSTR_UPDATE_Pos) __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE DCMI_IER_FRAME_IE_Pos (0U) RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk JPEG_SR_COF JPEG_SR_COF_Msk _ATFILE_SOURCE HRTIM_ADC1R_AD1TBPER_Msk (0x1UL << HRTIM_ADC1R_AD1TBPER_Pos) DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) LPTIM_CR_RSTARE_Pos (4U) EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) HRTIM_RSTR_CMP4_Msk (0x1UL << HRTIM_RSTR_CMP4_Pos) RCC_FLAG_D1RST ((uint8_t)0x93) EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos) RTC_ALRMAR_DU_Pos (24U) BDMA_IFCR_CTEIF0_Msk (0x1UL << BDMA_IFCR_CTEIF0_Pos) HRTIM_SET2R_CMP3_Pos (5U) RCC_APB4ENR_VREFEN RCC_APB4ENR_VREFEN_Msk FDCAN_TTOCF_LDSDL_Msk (0x7UL << FDCAN_TTOCF_LDSDL_Pos) ETH_MTLTQDR_STXSTSF_Pos (20U) HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent DMA_REQUEST_HRTIM_TIMER_B 97U RCC_LPTIM3CLKSOURCE_PLL3 RCC_LPTIM345CLKSOURCE_PLL3 __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE M_LOG2E 1.4426950408889634074 ETH_MAC1USTCR_TIC1USCNTR_Pos (0U) ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) FDCAN_TTIE_SOGE_Msk (0x1UL << FDCAN_TTIE_SOGE_Pos) __HAL_RCC_LPTIM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM2EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM2EN); UNUSED(tmpreg); } while(0) HRTIM_TIMDIER_CPT1IE_Pos (7U) RCC_LPTIM2CLKSOURCE_CLKP (RCC_D3CCIPR_LPTIM2SEL_0 | RCC_D3CCIPR_LPTIM2SEL_2) HRTIM_MICR_MREP_Pos (4U) RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) OTG_HS_WKUP_IRQn RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) PWR_WKUPEPR_WKUPP3_Pos (10U) BDMA_ISR_TEIF3_Pos (15U) __HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_RTCAPBLPEN)) == 0U) TIM8_AF2_BK2CMP1P_Pos (10U) __HAL_RCC_MDMA_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_MDMARST)) I2C_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) MDMA_GISR0_GIF8_Msk (0x1UL << MDMA_GISR0_GIF8_Pos) ETH_MTLRQDR_RRCSTS_Msk (0x3UL << ETH_MTLRQDR_RRCSTS_Pos) DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk ETH_MACHWF0R_TSSTSSEL_EXTERNAL ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Msk __HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART5LPEN)) == 0U) LL_ADC_SAMPLINGTIME_810CYCLES_5 (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0) HRTIM_SET2R_CMP3 HRTIM_SET2R_CMP3_Msk ADC_SMPR1_SMP8_Pos (24U) TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk GPIO_AF3_LPTIM2 ((uint8_t)0x03) I2C_FIRST_AND_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) HSEM_C1MISR_MISF20 HSEM_C1MISR_MISF20_Msk RCC_FLAG_PLL2RDY ((uint8_t)0x3B) SPDIFRX_DR0_C_Pos (27U) FLASH_SR_CRC_BUSY_Msk (0x1UL << FLASH_SR_CRC_BUSY_Pos) RCC_PLLCKSELR_DIVM3_5 (0x20UL << RCC_PLLCKSELR_DIVM3_Pos) RCC_HSE_OFF (0x00000000U) __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos) ADC3_IRQn HRTIM_RSTR_TIMECMP1 HRTIM_RSTR_TIMECMP1_Msk AES_IT_CC CRYP_IT_CC __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL))) ETH_MACCR_IPG_88BIT (0x01000000U) FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) SPDIFRX_DR0_V_Pos (25U) GPIO_IDR_ID13_Pos (13U) __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention SPI_IER_UDRIE_Msk (0x1UL << SPI_IER_UDRIE_Pos) ETH_MACTFCR_PLT_MINUS512_Msk (0x5UL << ETH_MACTFCR_PLT_MINUS512_Pos) __HAL_RCC_FLASH_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FLASHLPEN)) DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) MDMA_REQUEST_SDMMC1_END_DATA ((uint32_t)0x0000001DU) FDCAN_TTTS_SWTSEL FDCAN_TTTS_SWTSEL_Msk DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) ADC_CHANNEL_VBAT_DIV4 ADC_CHANNEL_VBAT HSEM_C1IER_ISE7_Msk (0x1UL << HSEM_C1IER_ISE7_Pos) DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos) DBGMCU_CR_DBG_TRGOEN DBGMCU_CR_DBG_TRGOEN_Msk SWPMI_ISR_TXBEF_Msk (0x1UL << SWPMI_ISR_TXBEF_Pos) EXTI_IMR1_IM_Msk (0xFFFFFFFFUL << EXTI_IMR1_IM_Pos) SPI_CR1_CRC33_17_Pos (13U) FDCAN_ILS_RF0LL_Pos (3U) FDCAN_IR_TCF_Pos (10U) ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk EXTI_IMR3_IM64_Pos (0U) FDCAN_NDAT1_ND6 FDCAN_NDAT1_ND6_Msk RCC_APB1LLPENR_TIM5LPEN_Pos (3U) __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE FPU_MVFR0_Single_precision_Pos 4U ETH_DMACRCR_RPBL_1PBL (0x00010000U) __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED RCC_APB1LLPENR_SPDIFRXLPEN RCC_APB1LLPENR_SPDIFRXLPEN_Msk USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) ITM_LSR_Access_Pos 1U __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE RAMECC_FAR_FDATAL_Msk (0xFFFFFFFFUL << RAMECC_FAR_FDATAL_Pos) GPIO_BSRR_BR2_Pos (18U) __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_OPAMPLPEN) ETH_MACTSSR_TSSOVF ETH_MACTSSR_TSSOVF_Msk SDMMC_CMD_DTHOLD_Msk (0x1UL << SDMMC_CMD_DTHOLD_Pos) BDMA_IFCR_CGIF0_Msk (0x1UL << BDMA_IFCR_CGIF0_Pos) RCC_AHB4ENR_GPIOFEN RCC_AHB4ENR_GPIOFEN_Msk HRTIM_TIMCR_PSHPLL_Msk (0x1UL << HRTIM_TIMCR_PSHPLL_Pos) I2C_ISR_ALERT I2C_ISR_ALERT_Msk SysTick_CTRL_ENABLE_Msk (1UL ) __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT USB_OTG_GINTMSK_GINAKEFFM_Pos (6U) __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) EXTI_EMR1_EM28 EXTI_EMR1_EM28_Msk __HAL_DBGMCU_UnFreeze_TIM4() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM4)) DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos) HRTIM_RSTR_TIMCCMP1_Pos (22U) ETH_MACPFR_DBF_Msk (0x1UL << ETH_MACPFR_DBF_Pos) unsigned LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos) LPTIM_CFGR_PRELOAD_Pos (22U) PWR_CR3_SCUEN_Msk (0x1UL << PWR_CR3_SCUEN_Pos) DCMI_CR_JPEG_Pos (3U) FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK SYSCFG_EXTICR4_EXTI13_PG (0x00000060U) RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) HRTIM_TIMCR_DACSYNC_Pos (25U) SPDIFRX_IFCR_PERRCF_Msk (0x1UL << SPDIFRX_IFCR_PERRCF_Pos) __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg))) FMC_Bank3_R ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE) FDCAN_NDAT1_ND21_Msk (0x1UL << FDCAN_NDAT1_ND21_Pos) RCC_PLLCFGR_PLL1RGE_0 (0x0UL << RCC_PLLCFGR_PLL1RGE_Pos) __INT_LEAST64_MAX__ 0x7fffffffffffffffLL FDCAN_TTTS_EVTSEL FDCAN_TTTS_EVTSEL_Msk FDCAN_ILS_MRAFE_Pos (17U) RCC_PLLCFGR_PLL2FRACEN RCC_PLLCFGR_PLL2FRACEN_Msk DMA2D_FGPFCCR_RBS DMA2D_FGPFCCR_RBS_Msk HRTIM_FLTINR1_FLT2F_Msk (0xFUL << HRTIM_FLTINR1_FLT2F_Pos) ETH_MACMDIOAR_MOC_RD_Msk (0x3UL << ETH_MACMDIOAR_MOC_RD_Pos) FDCAN_ILS_HPML FDCAN_ILS_HPML_Msk __HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM17LPEN)) == 0U) ETH_MMCTIR_TXLPITRCIS_Pos (27U) USART_PRESC_PRESCALER USART_PRESC_PRESCALER_Msk DWT_CTRL_CYCCNTENA_Msk (0x1UL ) PWR_PVD_MODE_EVENT_RISING (0x00020001U) HRTIM_ODSR_TC1ODS_Msk (0x1UL << HRTIM_ODSR_TC1ODS_Pos) I2C_CR1_RXDMAEN_Pos (15U) ADC_OVR_EVENT (ADC_FLAG_OVR) __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8 __GNUC_MINOR__ 3 RCC_D2CCIP2R_RNGSEL_1 (0x2UL << RCC_D2CCIP2R_RNGSEL_Pos) I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) SPDIFRX_CR_SPDIFEN_Pos (0U) FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos) PWR_CR1_ALS_Msk (0x3UL << PWR_CR1_ALS_Pos) HRTIM_ADC2R_AD2MC2_Pos (1U) RCC_CSR_LSIRDY_Pos (1U) DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk SPI_FLAG_RXNE SPI_FLAG_RXP __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE SCB_CSSELR_LEVEL_Pos 1U TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk HRTIM_ADC2R_AD2MC1_Pos (0U) FMC_BCRx_ASYNCWAIT_Pos (15U) CAN_FilterFIFO0 CAN_FILTER_FIFO0 IWDG_SR_PVU_Pos (0U) RCC_PLLCFGR_PLL1RGE RCC_PLLCFGR_PLL1RGE_Msk ETH_DMACTDLAR_TDESLA ETH_DMACTDLAR_TDESLA_Msk HRTIM_MISR_MCMP4_Pos (3U) RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos) RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) SPI_SR_RXWNE SPI_SR_RXWNE_Msk __FLT_NORM_MAX__ 3.4028234663852886e+38F __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) == 0U) EXTI_PR3_PR84_Msk (0x1UL << EXTI_PR3_PR84_Pos) HRTIM_CPT2CR_TB1RST HRTIM_CPT2CR_TB1RST_Msk USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos) DAC_SWTRIGR_SWTRIG2_Pos (1U) MDMA_CTCR_SBURST_2 (0x4UL << MDMA_CTCR_SBURST_Pos) HRTIM_EEFR2_EE7FLTR_3 (0x8UL << HRTIM_EEFR2_EE7FLTR_Pos) FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLE GPIO_AF8_SPI6 ((uint8_t)0x08) LL_ADC_AWD_CHANNEL_8_REG ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) HRTIM_CHPR_CARDTY_1 (0x2UL << HRTIM_CHPR_CARDTY_Pos) __HAL_RCC_RTC_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_RTCAPBEN) == 0U) USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk SDMMC_ARG_CMDARG_Pos (0U) __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOERST) LL_ADC_INJ_RANK_2 (ADC_JDR2_REGOFFSET | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS) HRTIM_ADC3R_AD3TDPER_Msk (0x1UL << HRTIM_ADC3R_AD3TDPER_Pos) USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos) __I volatile const EXTI_LINE_83 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x13U) EXTI_RTSR1_TR6_Pos (6U) BDMA_IFCR_CTEIF4_Msk (0x1UL << BDMA_IFCR_CTEIF4_Pos) __flexarr [0] SPDIFRX_CR_DRFMT_Pos (4U) __USQ_IBIT__ 0 FDCAN_NDAT1_ND13 FDCAN_NDAT1_ND13_Msk ETH_MMCRIR_RXLPIUSCIS ETH_MMCRIR_RXLPIUSCIS_Msk HAL_DMAMUX2_SYNC_DMAMUX2_CH3_EVT 3U USB_OTG_PCGCR_STPPCLK_Pos (0U) RCC_APB1LLPENR_SPDIFRXLPEN_Pos (16U) __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2 SYSCFG_PWRCR_ODEN_Msk (0x1UL << SYSCFG_PWRCR_ODEN_Pos) FLASH_CR_RDPERRIE FLASH_CR_RDPERRIE_Msk SYSCFG_UR5_MESAD_BANK1_Pos (0U) IS_RCC_SPI123CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI123CLKSOURCE_PLL) || ((__SOURCE__) == RCC_SPI123CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI123CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI123CLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SPI123CLKSOURCE_PIN)) TIM_TS_ITR11 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) SPI_IT_TXE SPI_IT_TXP HRTIM_FLTINR1_FLT4F_1 (0x2UL << HRTIM_FLTINR1_FLT4F_Pos) RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) PWR_CR3_BYPASS_Pos (0U) EXTI_SWIER1_SWIER8 EXTI_SWIER1_SWIER8_Msk ADC_OFR4_OFFSET4_20 (0x0100000UL << ADC_OFR4_OFFSET4_Pos) MDMA_CTCR_SSIZE_1 (0x2UL << MDMA_CTCR_SSIZE_Pos) HRTIM_RSTR_EXTEVNT5 HRTIM_RSTR_EXTEVNT5_Msk DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI HAL_TIM_ChannelStateTypeDef RCC_CIER_PLL1RDYIE RCC_CIER_PLL1RDYIE_Msk __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_SWPMILPEN) USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos) SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk ETH_MMCRIR_RXLPIUSCIS_Msk (0x1UL << ETH_MMCRIR_RXLPIUSCIS_Pos) DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk DBGMCU_APB1LFZ1_DBG_TIM5_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM5_Pos) HRTIM_RSTR_EXTEVNT10_Msk (0x1UL << HRTIM_RSTR_EXTEVNT10_Pos) DLYB_CR_SEN DLYB_CR_SEN_Msk DMA_REQUEST_SPI2_TX 40U OB_USER_ST_RAM_SIZE 0x0020U DLYB_CFGR_UNIT_1 (0x02UL << DLYB_CFGR_UNIT_Pos) FDCAN_TTIE_ELCE_Msk (0x1UL << FDCAN_TTIE_ELCE_Pos) TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2 ADC_OFR1_OFFSET1_6 (0x0000040UL << ADC_OFR1_OFFSET1_Pos) LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos) BDMA_CCR_TEIE_Pos (3U) DCMI_MIS_VSYNC_MIS_Pos (3U) RCC_D3AMR_VREFAMEN_Pos (15U) HRTIM_TIMCR_HALF_Msk (0x1UL << HRTIM_TIMCR_HALF_Pos) FDCANCCU_CREL_YEAR FDCANCCU_CREL_YEAR_Msk SYSCFG_UR0_BKS_Msk (0x1UL << SYSCFG_UR0_BKS_Pos) JPEG_CONFR4_HSF_3 (0x8UL << JPEG_CONFR4_HSF_Pos) HSEM_C1ISR_ISF4 HSEM_C1ISR_ISF4_Msk RCC_RTCCLKSOURCE_NO_CLK (0x00000000U) LL_ADC_INJ_TRIG_EXT_TIM3_CH3 (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) ADC_CFGR2_LSHIFT_Pos (28U) EXTI_IMR3_IM69 EXTI_IMR3_IM69_Msk DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 ETH_MACWTR_PWE_Msk (0x1UL << ETH_MACWTR_PWE_Pos) VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET RCC_D3CCIPR_SAI4BSEL_1 (0x2UL << RCC_D3CCIPR_SAI4BSEL_Pos) DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk I2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)(0xFF00U))) >> 8U))) __HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM8RST) SWPMI_IER_RDYIE SWPMI_IER_RDYIE_Msk FLASH_CCR_CLR_RDSERR FLASH_CCR_CLR_RDSERR_Msk __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk EXTI_LINE91 ((uint32_t)0x5B) RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk HSEM_C1IER_ISE2 HSEM_C1IER_ISE2_Msk HRTIM_SET1R_MSTCMP4 HRTIM_SET1R_MSTCMP4_Msk RCC_RTCCLKSOURCE_HSE_DIV15 (0x0000F300U) EXTI_GPIOA 0x00000000U __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET __FLT_IS_IEC_60559__ 2 HRTIM_EECR1_EE3SRC_1 (0x2UL << HRTIM_EECR1_EE3SRC_Pos) RCC_APB1LLPENR_USART2LPEN_Pos (17U) _CLOCK_T_ unsigned long RCC_MCO2SOURCE_PLLCLK ((uint32_t)RCC_CFGR_MCO2_0 | RCC_CFGR_MCO2_1) EXTI_PR3_PR82 EXTI_PR3_PR82_Msk FMC_PMEM_MEMWAIT_0 (0x01UL << FMC_PMEM_MEMWAIT_Pos) FDCAN_TTILS_TTMIS_Pos (5U) USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos) RCC_PERIPHCLK_RTC ((uint64_t)(0x00400000U)) HRTIM_ADC2R_AD2TBC2_Msk (0x1UL << HRTIM_ADC2R_AD2TBC2_Pos) FDCAN_TTMLM_CSS_Msk (0x3UL << FDCAN_TTMLM_CSS_Pos) HRTIM_IER_FLT5_Msk (0x1UL << HRTIM_IER_FLT5_Pos) EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) RCC_APB1LENR_TIM3EN_Msk (0x1UL << RCC_APB1LENR_TIM3EN_Pos) USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos) RCC_PERIPHCLK_SPI3 RCC_PERIPHCLK_SPI123 AutoReloadPreload __HQ_FBIT__ 15 HRTIM_CPT2CR_SWCPT_Msk (0x1UL << HRTIM_CPT2CR_SWCPT_Pos) USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos) TIM_BDTR_BKP TIM_BDTR_BKP_Msk RTC_ISR_WUTF RTC_ISR_WUTF_Msk FDCAN_NDAT1_ND12_Msk (0x1UL << FDCAN_NDAT1_ND12_Pos) FDCAN_TXEFS_EFF_Msk (0x1UL << FDCAN_TXEFS_EFF_Pos) HRTIM_OENR_TD1OEN_Pos (6U) USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) __ATOMIC_RELAXED 0 USB_OTG_GOTGCTL_DBCT_Pos (17U) OPAMP1_CSR_OPAHSM_Msk (0x1UL << OPAMP1_CSR_OPAHSM_Pos) EXTI_FTSR1_TR2_Pos (2U) USART_CR3_NACK_Pos (4U) FDCAN_PSR_TDCV FDCAN_PSR_TDCV_Msk CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE) FLASH_OPTCR_SWAP_BANK FLASH_OPTCR_SWAP_BANK_Msk __HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_SYSCFGEN); UNUSED(tmpreg); } while(0) __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET SYSCFG_UR5_WRPN_BANK1_Pos (16U) PWR_WKUPEPR_WKUPPUPD2_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD2_Pos) USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk FDCAN_RXF1A_F1AI_Pos (0U) FMC_PMEM_MEMSET_7 (0x80UL << FMC_PMEM_MEMSET_Pos) RCC_APB1HRSTR_FDCANRST_Pos (8U) HRTIM_ODSR_TD1ODS_Msk (0x1UL << HRTIM_ODSR_TD1ODS_Pos) COMP_CFGRx_EN_Msk (0x1UL << COMP_CFGRx_EN_Pos) EXTI_PR1_PR19 EXTI_PR1_PR19_Msk EXTI_PR1_PR20 EXTI_PR1_PR20_Msk RCC_APB1LENR_SPI2EN RCC_APB1LENR_SPI2EN_Msk RCC_AHB4LPENR_ADC3LPEN RCC_AHB4LPENR_ADC3LPEN_Msk USB_OTG_GINTSTS_RXFLVL_Pos (4U) HRTIM_BMTRGR_SW HRTIM_BMTRGR_SW_Msk _GCC_WRAP_STDINT_H  IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE HSEM_C1ICR_ISC1 HSEM_C1ICR_ISC1_Msk ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk DMA_REQUEST_TIM3_CH4 26U TIM_CHANNEL_N_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] : (__HANDLE__)->ChannelNState[3]) HRTIM_RST2R_MSTCMP3_Pos (10U) HRTIM_CPT2CR_TIMACMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMACMP1_Pos) GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) BDMA_IFCR_CGIF3 BDMA_IFCR_CGIF3_Msk PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING DLYB_SDMMC1 ((DLYB_TypeDef *) DLYB_SDMMC1_BASE) DMA_REQUEST_DCMI 75U ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) LL_ADC_REG_TRIG_EXT_TIM1_TRGO (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) __need_NULL SysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) ADC_CR_ADCALLIN_Msk (0x1UL << ADC_CR_ADCALLIN_Pos) HRTIM_SET2R_EXTVNT9 HRTIM_SET2R_EXTVNT9_Msk HSEM_C1ICR_ISC8_Msk (0x1UL << HSEM_C1ICR_ISC8_Pos) EXTI_IMR2_IM56 EXTI_IMR2_IM56_Msk ETH_MACMDIOAR_CR_DIV16AR_Pos (9U) USB_OTG_GUSBCFG_ULPIAR_Pos (18U) __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(__HANDLE__,__THRESHOLD__) (((DBGMCU->IDCODE & 0xF0000000UL) == 0x10000000UL) ? ((__THRESHOLD__)<<(((((__HANDLE__)->Instance->CFGR) & ADC_CFGR_RES)>> 2UL)*2UL)) : ((((__HANDLE__)->Instance->CFGR) & ADC_CFGR_RES_2) == 0UL) ? ((__THRESHOLD__)<<(((((__HANDLE__)->Instance->CFGR) & ADC_CFGR_RES)>> 2UL)*2UL)) : ((__THRESHOLD__)<<(((((__HANDLE__)->Instance->CFGR) & (ADC_CFGR_RES & 0xFFFFFFF3UL))>> 2UL )*2UL)) ) HRTIM_SET2R_CMP4_Msk (0x1UL << HRTIM_SET2R_CMP4_Pos) EXTI_PR1_PR15 EXTI_PR1_PR15_Msk __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0)) RCC_APB2RSTR_HRTIMRST_Msk (0x1UL << RCC_APB2RSTR_HRTIMRST_Pos) ETH_MACTSCR_TSUPDT_Msk (0x1UL << ETH_MACTSCR_TSUPDT_Pos) ADC_CSR_ADRDY_SLV ADC_CSR_ADRDY_SLV_Msk SDMMC_CMD_CPSMEN_Pos (12U) readVCNLByte HSEM_C1MISR_MISF16 HSEM_C1MISR_MISF16_Msk EXTI_D3PMR1_MR15 EXTI_D3PMR1_MR15_Msk ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U DMAMUX2_Channel4_BASE (DMAMUX2_BASE + 0x0010UL) SYSCFG_EXTICR2_EXTI7_PF (0x00005000U) EXTI_PR1_PR13 EXTI_PR1_PR13_Msk CR_PLLSAION_BB RCC_CR_PLLSAION_BB ETH_MACECR_GPSL ETH_MACECR_GPSL_Msk ADC_JDR2_JDATA_2 (0x00000004UL << ADC_JDR2_JDATA_Pos) __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET DAC_CCR_OTRIM2_Msk (0x1FUL << DAC_CCR_OTRIM2_Pos) DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) SCB_CACR_SIWT_Msk (1UL ) RCC_APB1HLPENR_MDIOSLPEN_Pos (5U) FDCAN_TXEFA_EFAI_Msk (0x1FUL << FDCAN_TXEFA_EFAI_Pos) IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE OB_PCROP_RDP_ERASE FLASH_PRAR_DMEP RCC_PERIPHCLK_I2C3 RCC_PERIPHCLK_I2C123 USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos) HRTIM_TIMISR_CMP1_Msk (0x1UL << HRTIM_TIMISR_CMP1_Pos) GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) FDCAN_IE_TSWE_Msk (0x1UL << FDCAN_IE_TSWE_Pos) SWPMI_ISR_RDYF_Pos (11U) QUADSPI_CR_FTIE_Pos (18U) EXTI_PR1_PR11 EXTI_PR1_PR11_Msk SDMMC_ICR_RXOVERRC_Msk (0x1UL << SDMMC_ICR_RXOVERRC_Pos) __INT32_TYPE__ long int __HAL_RCC_D1SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAMLPEN) != 0U) OPAMP1_CSR_VPSEL OPAMP1_CSR_VPSEL_Msk __HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOKLPEN)) != 0U) OPAMP2_CSR_OPAEN_Pos (0U) ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) MDMA_CISR_CRQA_Msk (0x1UL << MDMA_CISR_CRQA_Pos) PWR_WAKEUP_PIN5 PWR_WKUPEPR_WKUPEN5 DMAMUX2_RequestGenerator1_BASE (DMAMUX2_BASE + 0x0104UL) RCC_RTCCLKSOURCE_HSE_DIV36 (0x00024300U) FLASH_FLAG_CRCRDERR_BANK1 FLASH_SR_CRCRDERR DMAMUX_CFR_CSOF3_Pos (3U) RCC_AHB4RSTR_GPIOBRST_Pos (1U) USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) ETH_MACECR_USP_Msk (0x1UL << ETH_MACECR_USP_Pos) RCC_PLL2VCIRANGE_1 RCC_PLLCFGR_PLL2RGE_1 __HAL_RCC_LPTIM3_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM3LPEN) RCC_D2CCIP1R_SAI23SEL_2 (0x4UL << RCC_D2CCIP1R_SAI23SEL_Pos) ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) I2C_ISR_DIR_Pos (16U) IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE)) HSEM_C1ISR_ISF20_Msk (0x1UL << HSEM_C1ISR_ISF20_Pos) EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) FMC_BCRx_BURSTEN FMC_BCRx_BURSTEN_Msk DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos (9U) ETH_MACTSSR_TSTRGTERR0 ETH_MACTSSR_TSTRGTERR0_Msk RCC_USART1CLKSOURCE_HSI RCC_USART16CLKSOURCE_HSI __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE JPEG_SR_OFTF JPEG_SR_OFTF_Msk __HAL_RCC_ETH1MAC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1MACLPEN)) WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) SYSCFG_UR13_SDRS SYSCFG_UR13_SDRS_Msk RCC_SPI4CLKSOURCE_PLL3 RCC_SPI45CLKSOURCE_PLL3 TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk D2_AHBSRAM_BASE (0x30000000UL) HRTIM_TIMICR_REPC_Msk (0x1UL << HRTIM_TIMICR_REPC_Pos) GPIO_AF0_SWJ ((uint8_t)0x00) USART_ISR_IDLE USART_ISR_IDLE_Msk MDMA_CISR_BRTIF_Pos (2U) SPDIFRX_CSR_SOB_Pos (24U) RCC_PLLInitTypeDef SCB_CPUID_VARIANT_Pos 20U IS_EXTI_GPIO_PIN(__PIN__) ((__PIN__) < 16UL) HRTIM_BDTUPR_TIMDTR_Pos (10U) __ARM_FEATURE_CDE ETH_MTLRQOMR_RTC_96BITS (0x00000002U) HRTIM_TIMDIER_SET1IE HRTIM_TIMDIER_SET1IE_Msk HAL_FLASH_ERROR_DBECC_BANK1 FLASH_FLAG_DBECCERR_BANK1 GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk TIM_SR_TIF TIM_SR_TIF_Msk LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) EXTI_EMR2_EM48 EXTI_EMR2_EM48_Msk HAL_FLASH_ERROR_INC FLASH_FLAG_INCERR RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) TIM_CCR6_CCR6_Msk (0xFFFFUL << TIM_CCR6_CCR6_Pos) HRTIM_ADC4R_AD4TBPER_Pos (17U) TIM_SR_CC4IF TIM_SR_CC4IF_Msk __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE SAI_xFRCR_FSPOL_Pos (17U) DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk HSEM_C1MISR_MISF25_Pos (25U) ETH_MACPOCR_APDREQEN_Pos (2U) ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U DMA2D_FGPFCCR_ALPHA_Pos (24U) __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE GPIO_ODR_OD10_Pos (10U) EXTI_FTSR1_TR20_Pos (20U) FMC_BCRx_MTYP FMC_BCRx_MTYP_Msk HRTIM_EECR1_EE1SNS_1 (0x2UL << HRTIM_EECR1_EE1SNS_Pos) EXTI_FTSR1_TR3 EXTI_FTSR1_TR3_Msk ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) ETH_MTLTQDR_TRCSTS_IDLE (0U) SYSCFG_EXTICR1_EXTI3_PJ (0x00009000U) LL_ADC_CHANNEL_VBAT (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) FDCAN_RXESC_F1DS FDCAN_RXESC_F1DS_Msk RCC_USART3CLKSOURCE_D2PCLK1 RCC_USART234578CLKSOURCE_D2PCLK1 HRTIM_RST2R_TIMEVNT2_Pos (13U) SPDIFRX_SR_OVR_Msk (0x1UL << SPDIFRX_SR_OVR_Pos) __HAL_RCC_D2SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM1LPEN)) GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk LL_ADC_REG_DMA_TRANSFER_LIMITED ( ADC_CFGR_DMNGT_0) HSEM_C1MISR_MISF23_Msk (0x1UL << HSEM_C1MISR_MISF23_Pos) RCC_APB2ENR_SAI3EN_Msk (0x1UL << RCC_APB2ENR_SAI3EN_Pos) ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) EXTI_IMR1_IM24_Pos (24U) WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos) USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos) __INT8_TYPE__ signed char RCC_AHB3ENR_JPGDECEN_Msk (0x1UL << RCC_AHB3ENR_JPGDECEN_Pos) SCB_SHCSR_MEMFAULTENA_Pos 16U RCC_APB1LLPENR_I2C2LPEN_Pos (22U) HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 ADC_CR_JADSTART_Pos (3U) OPAMP2_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP2_OTR_TRIMOFFSETP_Pos) FLASH_CR_PGSERRIE FLASH_CR_PGSERRIE_Msk ADC_INJECTED_RANK_4 (LL_ADC_INJ_RANK_4) ADC_EXTERNALTRIGINJEC_LPTIM2_OUT (LL_ADC_INJ_TRIG_EXT_LPTIM2_OUT) HRTIM_BDTUPR_TIMCNT_Pos (3U) __HAL_RCC_MDMA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_MDMALPEN) == 0U) IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE RCC_AHB4RSTR_GPIOARST_Msk (0x1UL << RCC_AHB4RSTR_GPIOARST_Pos) FLASH_SECTOR_4 4U GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) RCC_D2CFGR_D2PPRE1_DIV16 RCC_D2CFGR_D2PPRE1_DIV16_Msk ETH_MACTSSR_ATSNS ETH_MACTSSR_ATSNS_Msk ADC_CDR_RDATA_SLV ADC_CDR_RDATA_SLV_Msk __HAL_RCC_TIM16_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM16RST) HRTIM_TIMCR_CK_PSC_1 (0x2UL << HRTIM_TIMCR_CK_PSC_Pos) __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) ADC_REG_RANK_10_SQRX_BITOFFSET_POS ( 0UL) ETH_DMADSR_TPS_READING_Pos (12U) FLASH_ACR_LATENCY_11WS (0x0000000BUL) HRTIM_ADC3R_AD3MC2_Msk (0x1UL << HRTIM_ADC3R_AD3MC2_Pos) ETH_MACL3A3R_L3A3 ETH_MACL3A3R_L3A3_Msk SAI_xCR2_COMP SAI_xCR2_COMP_Msk FDCAN_TTIR_TXU FDCAN_TTIR_TXU_Msk EXTI_IMR2_IM61_Msk (0x1UL << EXTI_IMR2_IM61_Pos) ETH_MACTSCR_TXTSSTSM_Msk (0x1UL << ETH_MACTSCR_TXTSSTSM_Pos) SYSCFG_PMCR_I2C3_FMP_Pos (2U) HSEM_C1ICR_ISC15_Pos (15U) SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk RTC_DR_YU_Pos (16U) HSEM_C1IER_ISE20 HSEM_C1IER_ISE20_Msk FLASH_FLAG_CRCEND_BANK2 (FLASH_SR_CRCEND | 0x80000000U) HRTIM_CPT2CR_EXEV9CPT HRTIM_CPT2CR_EXEV9CPT_Msk FDCAN_TTLGT_LT_Msk (0xFFFFUL << FDCAN_TTLGT_LT_Pos) ADC_IT_AWD ADC_IT_AWD1 __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS TIM_DMABase_OR2 TIM_DMABASE_OR2 DMA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0) HRTIM_RSTR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTR_TIMCCMP4_Pos) SYSCFG_EXTICR3_EXTI9_PH (0x00000070U) __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT HRTIM_ADC3R_AD3TCC3 HRTIM_ADC3R_AD3TCC3_Msk TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) ETH_MACVTR_EIVLRXS ETH_MACVTR_EIVLRXS_Msk SCB_SHCSR_PENDSVACT_Pos 10U GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) __HAL_RCC_APB1L_RELEASE_RESET() (RCC->APB1LRSTR = 0x00U) RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE_Msk HRTIM_TIMISR_RST1 HRTIM_TIMISR_RST1_Msk IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3)) HRTIM_BMTRGR_TBRST HRTIM_BMTRGR_TBRST_Msk RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos) FDCAN_DBTP_DTSEG2 FDCAN_DBTP_DTSEG2_Msk ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk ADC_AWD_TRX_REGOFFSET_MASK (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD_TR3_REGOFFSET) DMA2D_CR_CTCIE_Msk (0x1UL << DMA2D_CR_CTCIE_Pos) HRTIM_BMCR_BMOM_Msk (0x1UL << HRTIM_BMCR_BMOM_Pos) __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOILPEN) FMC_PMEM_MEMSET_0 (0x01UL << FMC_PMEM_MEMSET_Pos) SPI_SR_TXC SPI_SR_TXC_Msk RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos) __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) HRTIM_CR1_ADC3USRC_2 (0x4UL << HRTIM_CR1_ADC3USRC_Pos) TIM_DMABASE_AF1 0x00000018U RTC_BKP10R_Pos (0U) PWR_FLAG_VBATH (0x16U) USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk LL_ADC_IT_AWD2 ADC_IER_AWD2IE RCC_APB3LPENR_WWDG1LPEN_Msk (0x1UL << RCC_APB3LPENR_WWDG1LPEN_Pos) ADC_EXTERNALTRIGINJEC_T8_TRGO (LL_ADC_INJ_TRIG_EXT_TIM8_TRGO) TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 ADC_JDR1_JDATA_12 (0x00001000UL << ADC_JDR1_JDATA_Pos) USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos) LL_ADC_CHANNEL_14 (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP | ADC_CHANNEL_14_BITFIELD) GPIO_AF2_TIM4 ((uint8_t)0x02) RCC_APB4_DIV2 RCC_D3CFGR_D3PPRE_DIV2 SWPMI_ISR_TXUNRF_Msk (0x1UL << SWPMI_ISR_TXUNRF_Pos) __UINT32_TYPE__ long unsigned int FDCANCCU_IR_CWE_Msk (0x1UL << FDCANCCU_IR_CWE_Pos) EXTI_SWIER1_SWIER2_Pos (2U) HSEM_C1ISR_ISF11_Msk (0x1UL << HSEM_C1ISR_ISF11_Pos) __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE CM_RGB888 DMA2D_INPUT_RGB888 ETH_MACVTR_EIVLRXS_Pos (31U) HRTIM_MCMP1R_MCMP2R HRTIM_MCMP1R_MCMP2R_Msk DMAMUX_RGCFR_COF4 DMAMUX_RGCFR_COF4_Msk TIM_BREAK_SYSTEM_ECC SYSCFG_CFGR2_ECCL I2C_ISR_ADDCODE_Pos (17U) CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos) RTC_BKP15R RTC_BKP15R_Msk __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk ADC_JDR1_JDATA_0 (0x00000001UL << ADC_JDR1_JDATA_Pos) SWPMI_RFL_RFL_Pos (0U) ETH_DMADSR_RPS_FETCHING ETH_DMADSR_RPS_FETCHING_Msk HSEM_C1IER_ISE18 HSEM_C1IER_ISE18_Msk HRTIM_MCR_SYNC_IN HRTIM_MCR_SYNC_IN_Msk RCC_APB1LLPENR_I2C3LPEN_Pos (23U) FMC_PATT_ATTHOLD_4 (0x10UL << FMC_PATT_ATTHOLD_Pos) RCC_AHB4LPENR_GPIOELPEN RCC_AHB4LPENR_GPIOELPEN_Msk CEC_IER_BREIE_Pos (3U) RCC_APB1LRSTR_UART8RST_Pos (31U) HRTIM_ADC3R_AD3TAC3_Msk (0x1UL << HRTIM_ADC3R_AD3TAC3_Pos) __HAL_SYSCFG_BREAK_AXISRAM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_AXISRAML) ETH_MACIVIR_CSVL_Msk (0x1UL << ETH_MACIVIR_CSVL_Pos) ETH_MACDR_TPESTS_Pos (16U) EXTI_EVENT_PRESENCE_MASK (EXTI_EVENT) D1_AXIFLASH_BASE (0x08000000UL) HRTIM_ADC2R_AD2TEC4_Msk (0x1UL << HRTIM_ADC2R_AD2TEC4_Pos) OPAMP1_CSR_CALON OPAMP1_CSR_CALON_Msk RTC_TR_HT RTC_TR_HT_Msk HRTIM_ICR_FLT3C HRTIM_ICR_FLT3C_Msk HAL_ADC_STATE_ERROR_DMA (0x00000040UL) SCB_DFSR_EXTERNAL_Pos 4U RCC_MCODIV_3 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_1) USART_CR1_PCE_Pos (10U) TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) RCC_AHB3LPENR_DTCM1LPEN_Msk (0x1UL << RCC_AHB3LPENR_DTCM1LPEN_Pos) HRTIM_ODSR_TE1ODS_Msk (0x1UL << HRTIM_ODSR_TE1ODS_Pos) HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR __HAL_RCC_MDMA_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_MDMAEN) != 0U) RCC_APB1LENR_UART7EN RCC_APB1LENR_UART7EN_Msk PWR_CR3_USBREGEN PWR_CR3_USBREGEN_Msk HRTIM_EEFR2_EE8FLTR_Msk (0xFUL << HRTIM_EEFR2_EE8FLTR_Pos) RCC_RTCCLKSOURCE_HSE_DIV22 (0x00016300U) RTC_TR_HT_Pos (20U) SYSCFG_EXTICR3_EXTI11_Pos (12U) FDCAN_IE_DRXE_Msk (0x1UL << FDCAN_IE_DRXE_Pos) HRTIM_SET1R_CMP3 HRTIM_SET1R_CMP3_Msk SPI_CR2_TSIZE_Pos (0U) GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) ADC_DUALMODE_ALTERTRIG (LL_ADC_MULTI_DUAL_INJ_ALTERN) JPEG_CONFR4_QT_1 (0x2UL << JPEG_CONFR4_QT_Pos) SPI_IER_TXTFIE SPI_IER_TXTFIE_Msk RCC_APB1LENR_TIM6EN_Msk (0x1UL << RCC_APB1LENR_TIM6EN_Pos) FDCAN_TTOCN_TTIE_Pos (8U) SEEK_SET 0 HSEM_C1ICR_ISC17 HSEM_C1ICR_ISC17_Msk EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk LL_ADC_AWD_CHANNEL_10_INJ ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) TIM_DIER_UDE TIM_DIER_UDE_Msk LD3_GPIO_Port GPIOB FIFOThreshold HRTIM_TIMDIER_CMP2DE_Msk (0x1UL << HRTIM_TIMDIER_CMP2DE_Pos) DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0) ADC_CR_LINCALRDYW3_Msk (0x1UL << ADC_CR_LINCALRDYW3_Pos) RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) ADC_REGULAR_RANK_11 (LL_ADC_REG_RANK_11) FDCAN_TTIR_GTD FDCAN_TTIR_GTD_Msk ADC_EXTERNALTRIG_T1_CC1 (LL_ADC_REG_TRIG_EXT_TIM1_CH1) SYSCFG_UR13_D1SBRST SYSCFG_UR13_D1SBRST_Msk __THUMB_INTERWORK__ 1 FDCAN_TXBCR_CR FDCAN_TXBCR_CR_Msk RCC_AHB4LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIODLPEN_Pos) TIM_TIM8_ETR_COMP2_OUT TIM_TIM8_ETR_COMP2 RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos) FDCAN_ILS_ARAE FDCAN_ILS_ARAE_Msk FDCAN_IR_TEFF_Msk (0x1UL << FDCAN_IR_TEFF_Pos) RCC_PLL3_DIVQ RCC_PLLCFGR_DIVQ3EN DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) __HAL_RCC_GET_SAI23_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI23SEL))) HRTIM_BDMUPR_MCMP2 HRTIM_BDMUPR_MCMP2_Msk JDR1 JDR2 USART_RDR_RDR_Pos (0U) JDR4 RCC_CSICFGR_CSICAL_Msk (0xFFUL << RCC_CSICFGR_CSICAL_Pos) MDMA_CBNDTR_BRDUM_Pos (19U) SYSCFG_EXTICR3_EXTI10_PB (0x00000100U) DMA_REQUEST_TIM8_COM 53U HRTIM_DTR_DTPRSC_1 (0x2UL << HRTIM_DTR_DTPRSC_Pos) RCC_RTCCLKSOURCE_HSE_DIV9 (0x00009300U) OTG_HS_IRQn SDMMC_STA_IDMABTC_Pos (28U) USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) HRTIM_EECR2_EE7SRC_0 (0x1UL << HRTIM_EECR2_EE7SRC_Pos) RCC_CRS_SYNC_SOURCE_USB2 (CRS_CFGR_SYNCSRC_1|CRS_CFGR_SYNCSRC_0) DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk EXTI_IMR3_IM76 EXTI_IMR3_IM76_Msk RCC_AHB1LPENR_USB2OTGFSLPEN RCC_AHB1LPENR_USB2OTGFSLPEN_Msk HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop RCC_D2CCIP1R_SPI123SEL_2 (0x4UL << RCC_D2CCIP1R_SPI123SEL_Pos) HRTIM_ADC3R_AD3TAC2_Pos (10U) RTC_ALRMAR_ST_Pos (4U) GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) BDMA_CCR_HTIE BDMA_CCR_HTIE_Msk PWR_WAKEUP_PIN5_HIGH PWR_WKUPEPR_WKUPEN5 RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk FMC_BTRx_ACCMOD_Pos (28U) EXTI_PR1_PR17 EXTI_PR1_PR17_Msk ADC_CHANNEL_ID_MASK (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK) __HAL_DBGMCU_FREEZE_LPTIM1() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_LPTIM1)) __HAL_RCC_UART4_CONFIG __HAL_RCC_USART234578_CONFIG HRTIM_CPT2CR_TC1RST_Pos (21U) RCC_AHB4ENR_GPIOIEN_Pos (8U) PWR_CR1_PLS_LEV3_Msk (0x3UL << PWR_CR1_PLS_LEV3_Pos) DBGMCU_CR_DBG_TRGOEN_Msk (0x1UL << DBGMCU_CR_DBG_TRGOEN_Pos) __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 GPIO_IDR_ID6 GPIO_IDR_ID6_Msk SDMMC_MASK_IDMABTCIE_Pos (28U) ETH_MTLRQOMR_RTC_Msk (0x3UL << ETH_MTLRQOMR_RTC_Pos) LL_ADC_AWD_CHANNEL_4_REG_INJ ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE I2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == I2C_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START)) & (~I2C_CR2_RD_WRN))) SPI_CR2_TSER SPI_CR2_TSER_Msk __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT __HAL_ADC_SMPR2 ADC_SMPR2 SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk SDMMC_MASK_ACKTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_ACKTIMEOUTIE_Pos) LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS ( ADC_SQR1_L_0) UART5 ((USART_TypeDef *) UART5_BASE) DLYB_CFGR_LNG_0 (0x001UL << DLYB_CFGR_LNG_Pos) ETH_DMADSR_TPS_TIMESTAMP_WR ETH_DMADSR_TPS_TIMESTAMP_WR_Msk EXTI_RTSR2_TR_Pos (17U) TIM_TIM8_TI1_COMP2 TIM_TISEL_TI1SEL_0 USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) FPU_FPCCR_MONRDY_Pos 8U RTC_DR_WDU_Pos (13U) IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__) (((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE0) || ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE1) || ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE2) || ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE3)) ADC_FLAG_OVR ADC_ISR_OVR HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) HSEM_C1IER_ISE23_Msk (0x1UL << HSEM_C1IER_ISE23_Pos) ETH_MACDR_TFCSTS_TRASFERIP_Msk (0x3UL << ETH_MACDR_TFCSTS_TRASFERIP_Pos) OPAMP_CSR_CALSEL_Msk (0x3UL << OPAMP_CSR_CALSEL_Pos) GPIO_PUPDR_PUPD13_Pos (26U) I2C_OA2_MASK06 ((uint8_t)0x06U) RCC_AHB3LPENR_SDMMC1LPEN_Msk (0x1UL << RCC_AHB3LPENR_SDMMC1LPEN_Pos) SCB_AHBPCR_EN_Msk (1UL ) RCC_PERIPHCLK_PLL3_DIVQ ((uint64_t)(0x0000001000000000U)) TIM_CCER_CC3NE_Pos (10U) TIM1_AF2_BK2CMP1P TIM1_AF2_BK2CMP1P_Msk TIM17_AF1_BKDF1BK2E TIM17_AF1_BKDF1BK2E_Msk DMA2D_BGPFCCR_CCM DMA2D_BGPFCCR_CCM_Msk __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK HAL_DMAMUX_SYNC_FALLING DMAMUX_CxCR_SPOL_1 RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk EXTI_PR1_PR6_Pos (6U) RCC_FLAG_IWDG1RST ((uint8_t)0x9A) SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk HRTIM_CPT1CR_EXEV3CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV3CPT_Pos) __HAL_RCC_SPI5_CONFIG __HAL_RCC_SPI45_CONFIG DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos) MPU_RASR_ENABLE_Msk (1UL ) ADC_STAB_DELAY_US (10UL) HRTIM_ADC1R_AD1TBRST_Pos (19U) USART_CR1_RXFFIE USART_CR1_RXFFIE_Msk QUADSPI_SR_FTF_Pos (2U) SCB_ICSR_VECTACTIVE_Pos 0U __null_sentinel __attribute__((__sentinel__)) EXTI_EMR2_EM50_Pos (18U) ADC_IER_JEOCIE_Pos (5U) __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET RCC_AHB3LPENR_AXISRAMLPEN_Msk (0x1UL << RCC_AHB3LPENR_AXISRAMLPEN_Pos) EXTI_EMR3_EM68 EXTI_EMR3_EM68_Msk EXTI_TRIGGER_MASK (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) AES_IT_ERR CRYP_IT_ERR HRTIM_ADC4R_AD4TCRST_Pos (22U) __HAL_RCC_LPTIM3_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM3LPEN)) != 0U) EXTI_EMR1_EM26_Msk (0x1UL << EXTI_EMR1_EM26_Pos) TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM2LPEN)) == 0U) EXTI_SWIER1_SWIER3_Msk (0x1UL << EXTI_SWIER1_SWIER3_Pos) DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk ETH_MACVTR_EIVLS_ALWAYSSTRIP_Msk (0x3UL << ETH_MACVTR_EIVLS_ALWAYSSTRIP_Pos) CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) USB_OTG_HCINTMSK_TXERRM_Pos (7U) DMA2D_FGCOLR_BLUE_Pos (0U) HRTIM_CHPR_CARDTY_2 (0x4UL << HRTIM_CHPR_CARDTY_Pos) DMA_FLAG_DMEIF1_5 ((uint32_t)0x00000100U) ETH_MAC_TXFIFO_FULL 0x02000000U DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk PWR_CSR1_ACTVOS_1 (0x2UL << PWR_CSR1_ACTVOS_Pos) USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos) ETH_MACTSCR_TSENMACADDR_Msk (0x1UL << ETH_MACTSCR_TSENMACADDR_Pos) SWPMI_ISR_RXBERF_Msk (0x1UL << SWPMI_ISR_RXBERF_Pos) SPDIFRX_IFCR_SYNCDCF_Pos (5U) QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos) __HAL_RCC_QSPI_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST)) FDCANCCU_CREL_MON FDCANCCU_CREL_MON_Msk DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) HRTIM_MISR_MCMP4 HRTIM_MISR_MCMP4_Msk ETH_MACTFCR_FCB ETH_MACTFCR_FCB_Msk __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE ADC_CFGR2_LSHIFT_0 (0x1UL << ADC_CFGR2_LSHIFT_Pos) IS_NVIC_DEVICE_IRQ(IRQ) (((int32_t)IRQ) >= 0x00) EXTI_D3PCR1H_PCS21_Msk (0x3UL << EXTI_D3PCR1H_PCS21_Pos) USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos) GPIO_AF10_SAI2 ((uint8_t)0x0A) SDMMC_DCTRL_BOOTACKEN_Pos (12U) SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk ETH_MACTSSR_AUXTSTRIG ETH_MACTSSR_AUXTSTRIG_Msk DMA_SxCR_PFCTRL_Pos (5U) RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF_Msk __SIG_ATOMIC_MAX__ 0x7fffffff ETH_MACAHR_MACAH_Msk (0xFFFFUL << ETH_MACAHR_MACAH_Pos) __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE __HAL_RCC_I2C1_CONFIG __HAL_RCC_I2C123_CONFIG __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C1LPEN) SAI_PDMDLY_DLYM2L_Msk (0x7UL << SAI_PDMDLY_DLYM2L_Pos) DMA2D_IFCR_CAECIF_Msk (0x1UL << DMA2D_IFCR_CAECIF_Pos) ETH_MACTSSR_TXTSSIS_Msk (0x1UL << ETH_MACTSSR_TXTSSIS_Pos) HSEM_R_COREID HSEM_R_COREID_Msk SYSCFG_EXTICR1_EXTI2_PK (0x00000A00U) RCC_D1CFGR_D1CPRE_1 (0x2UL << RCC_D1CFGR_D1CPRE_Pos) USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk __ARMEL__ 1 JPEG_CONFR5_QT_Pos (2U) TIM16_AF1_BKINP_Pos (9U) RCC_D1CCIPR_CKPERSEL_0 (0x1UL << RCC_D1CCIPR_CKPERSEL_Pos) __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM5RST) FLASH_CR_SNB_Pos (8U) RCC_APB1LLPENR_DAC12LPEN RCC_APB1LLPENR_DAC12LPEN_Msk __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC->CIER, (__INTERRUPT__)) FMC_SDTRx_TRCD FMC_SDTRx_TRCD_Msk OPAMP1_CSR_VPSEL_Pos (2U) RCC_APB1LRSTR_TIM4RST_Msk (0x1UL << RCC_APB1LRSTR_TIM4RST_Pos) SPI_IER_EOTIE_Pos (3U) HRTIM_CPT1CR_TE1SET HRTIM_CPT1CR_TE1SET_Msk CRS_ISR_FECAP_Pos (16U) SDMMC_ICR_DABORTC SDMMC_ICR_DABORTC_Msk __ARM_SIZEOF_MINIMAL_ENUM 1 FDCAN_RXF1A_F1AI FDCAN_RXF1A_F1AI_Msk RCC_PLLDIV_2 RCC_PLL_DIV2 FMC_PMEM_MEMSET_6 (0x40UL << FMC_PMEM_MEMSET_Pos) HRTIM_CMP3R_CMP3R_Pos (0U) __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET RCC_AHB4ENR_GPIOCEN RCC_AHB4ENR_GPIOCEN_Msk TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos) ETH_MACTSECNR_TSEC_Pos (0U) RCC_APB1LENR_TIM13EN RCC_APB1LENR_TIM13EN_Msk HRTIM_CR2_TESWU_Msk (0x1UL << HRTIM_CR2_TESWU_Pos) HRTIM_MCR_BRSTDMA_1 (0x2UL << HRTIM_MCR_BRSTDMA_Pos) MDMA_CCR_WEX_Msk (0x1UL << MDMA_CCR_WEX_Pos) RCC_PLL3DIVR_P3 RCC_PLL3DIVR_P3_Msk ETH_MTLRQOMR_RTC_Pos (0U) __DBL_MIN_10_EXP__ (-307) EXTI_EMR2_EM43_Pos (11U) DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos) UART8_IRQn _GCC_PTRDIFF_T  LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) __FLT64_MAX_EXP__ 1024 SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk EXTI_EMR2_EM56_Msk (0x1UL << EXTI_EMR2_EM56_Pos) ETH_MACTFCR_DZPQ ETH_MACTFCR_DZPQ_Msk EXTI_D3PCR2H_PCS53_Pos (10U) USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk BDMA_CCR_EN_Pos (0U) DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk APSR_GE_Msk (0xFUL << APSR_GE_Pos) USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) TIM_TIM3_TI1_COMP1_OUT TIM_TIM3_TI1_COMP1 HRTIM_RST1R_TIMEVNT1_Msk (0x1UL << HRTIM_RST1R_TIMEVNT1_Pos) QUADSPI_SR_FLEVEL_Pos (8U) RCC_CIER_PLL3RDYIE_Pos (8U) FMC_BWTRx_ACCMOD_Msk (0x3UL << FMC_BWTRx_ACCMOD_Pos) RCC_CIER_HSI48RDYIE_Msk (0x1UL << RCC_CIER_HSI48RDYIE_Pos) HSEM_C1IER_ISE14_Msk (0x1UL << HSEM_C1IER_ISE14_Pos) RCC_PLLCKSELR_PLLSRC_HSE RCC_PLLCKSELR_PLLSRC_HSE_Msk HRTIM_ADC2R_AD2MC4_Pos (3U) SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos) FDCAN_ILS_PEAE_Pos (27U) HRTIM_CHPR_CARFRQ_Msk (0xFUL << HRTIM_CHPR_CARFRQ_Pos) USB_OTG_DPID_Pos (15U) SPI_TXDR_TXDR_Msk (0xFFFFFFFFUL << SPI_TXDR_TXDR_Pos) SYSCFG_SWITCH_PC3 SYSCFG_PMCR_PC3SO RCC_LPTIM2CLKSOURCE_PLL2 RCC_D3CCIPR_LPTIM2SEL_0 DMAMUX_RGCFR_COF1_Pos (1U) DMA2D_FGCOLR_RED_Msk (0xFFUL << DMA2D_FGCOLR_RED_Pos) __HAL_RCC_UART7_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART7LPEN) RCC_APB1LLPENR_TIM13LPEN_Pos (7U) __HAL_ADC_GET_FLAG(__HANDLE__,__FLAG__) ((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__)) USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos) ADC_CSR_OVR_SLV_Msk (0x1UL << ADC_CSR_OVR_SLV_Pos) SDMMC_STA_DHOLD_Pos (9U) HRTIM_ADC1R_AD1TBC3 HRTIM_ADC1R_AD1TBC3_Msk CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk RCC_PLLCFGR_PLL3RGE_2 (0x2UL << RCC_PLLCFGR_PLL3RGE_Pos) TIM_SR_CC2OF TIM_SR_CC2OF_Msk NVIC_PRIORITYGROUP_1 ((uint32_t)0x00000006) ADC_AWD_CR2_REGOFFSET (0x00100000UL) JPEG_CONFR6_VSF_2 (0x4UL << JPEG_CONFR6_VSF_Pos) DAC_CR_TSEL1_Msk (0xFUL << DAC_CR_TSEL1_Pos) JPEG_SR_IFNFF_Pos (2U) EXTI_RTSR1_TR11 EXTI_RTSR1_TR11_Msk _MATH_ERRHANDLING_ERRNO MATH_ERRNO HRTIM_SET1R_EXTVNT3_Pos (23U) JPEG_CR_IFF_Pos (13U) TIM_BDTR_BKF TIM_BDTR_BKF_Msk LL_ADC_AWD_CHANNEL_0_INJ ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT FDCAN_IR_BO_Pos (25U) LL_ADC_INJ_TRIG_EXT_TIM15_TRGO (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk HRTIM_ADC1R_AD1EEV3_Msk (0x1UL << HRTIM_ADC1R_AD1EEV3_Pos) EXTI_IMR3_IM79_Pos (15U) RTC_TR_ST RTC_TR_ST_Msk EXTI_RTSR1_TR8_Pos (8U) DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) FDCAN_NDAT1_ND18_Pos (18U) __INT32_C(c) c ## L __HAL_RCC_SPI5_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SPI5RST) RCC_PLLCKSELR_DIVM1_0 (0x01UL << RCC_PLLCKSELR_DIVM1_Pos) USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos) __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE EXTI_PR1_PR20_Pos (20U) TIM_SLAVEMODE_DISABLE 0x00000000U FDCAN_NBTP_NTSEG2_Msk (0x7FUL << FDCAN_NBTP_NTSEG2_Pos) HRTIM_TIMDIER_SET1IE_Msk (0x1UL << HRTIM_TIMDIER_SET1IE_Pos) OTYPER __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE DAC_SR_CAL_FLAG2 DAC_SR_CAL_FLAG2_Msk CSR_RTCEN_BB RCC_CSR_RTCEN_BB DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk HRTIM_SET1R_EXTVNT6 HRTIM_SET1R_EXTVNT6_Msk EXTI_GPIOI 0x00000008U RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk RCC_PERIPHCLK_SAI3 RCC_PERIPHCLK_SAI23 DMAMUX_RequestGen_TypeDef __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET __HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOGEN) == 0U) ITM_TCR_SWOENA_Pos 4U ADC_OFR3_OFFSET3_20 (0x0100000UL << ADC_OFR3_OFFSET3_Pos) HRTIM_RSTCR_TIMACMP2_Msk (0x1UL << HRTIM_RSTCR_TIMACMP2_Pos) HRTIM_SET2R_MSTCMP4_Pos (11U) LL_ADC_FLAG_EOS_SLV ADC_CSR_EOS_SLV __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET PWR_CSR1_PVDO PWR_CSR1_PVDO_Msk HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING RCC_AHB1ENR_USB2OTGHSULPIEN_Msk RCC_AHB1ENR_USB2OTGFSULPIEN_Msk RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk ETH_MACVTR_VL_UP_Msk (0x7UL << ETH_MACVTR_VL_UP_Pos) ETH_MACHWF1R_OSTEN_Msk (0x1UL << ETH_MACHWF1R_OSTEN_Pos) DWT_CTRL_NOCYCCNT_Pos 25U GPIO_AFRH_AFSEL11_Pos (12U) EXTI_D3PCR2H_PCS51 EXTI_D3PCR2H_PCS51_Msk HRTIM_RSTR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTR_TIMBCMP2_Pos) RCC_SPI45CLKSOURCE_D2PCLK1 RCC_SPI45CLKSOURCE_D2PCLK2 SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk ADC_CHANNEL_18 (LL_ADC_CHANNEL_18) RCC_I2C123CLKSOURCE_D2PCLK1 (0x00000000U) RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK _READ_WRITE_RETURN_TYPE int FDCAN_TXEFS_EFF FDCAN_TXEFS_EFF_Msk __HAL_RCC_SWPMI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_SWPMIEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_SWPMIEN); UNUSED(tmpreg); } while(0) SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) USE_HAL_DMA2D_REGISTER_CALLBACKS 0U EXTI_EMR3_EM86_Msk (0x1UL << EXTI_EMR3_EM86_Pos) __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos) DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos) RCC_APB1LENR_CECEN RCC_APB1LENR_CECEN_Msk ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) RCC_APB1LRSTR_SPI2RST RCC_APB1LRSTR_SPI2RST_Msk DMAMUX_CFR_CSOF15 DMAMUX_CFR_CSOF15_Msk __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE HRTIM_CPT1CR_TE1RST_Msk (0x1UL << HRTIM_CPT1CR_TE1RST_Pos) LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk FMC_PMEM_MEMSET_4 (0x10UL << FMC_PMEM_MEMSET_Pos) HAL_TIM_ACTIVE_CHANNEL_CLEARED FMC_SDSR_MODES2_Msk (0x3UL << FMC_SDSR_MODES2_Pos) PWR_REGULATOR_SVOS_SCALE5 (PWR_CR1_SVOS_0) DMA2D_IFCR_CCEIF DMA2D_IFCR_CCEIF_Msk PKGR __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) ETH_MTLRQOMR_RTC_64BITS (0U) SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) SPI_I2SCFGR_CHLEN_Pos (10U) TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) ADC_AWD3CR_AWD3CH_Pos (0U) __HAL_RCC_LPUART1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPUART1EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPUART1EN); UNUSED(tmpreg); } while(0) DLYB_CFGR_LNGF DLYB_CFGR_LNGF_Msk TIM_TIM1_ETR_ADC1_AWD3 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) HSEM_C1ICR_ISC25 HSEM_C1ICR_ISC25_Msk ADC_PCSEL_PCSEL_14 (0x04000UL << ADC_PCSEL_PCSEL_Pos) FDCAN_IE_TOOE_Pos (18U) HRTIM_ADC1R_AD1MPER_Pos (4U) __NEWLIB_MINOR__ 2 __HAL_RCC_USB1_OTG_HS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSLPEN)) == 0U) TIM_BDTR_BKE_Pos (12U) GPIO_ODR_OD11_Pos (11U) SAI4_IRQn LL_ADC_RESOLUTION_12B ( ADC_CFGR_RES_1 ) __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET RCC_AHB4ENR_GPIOAEN_Msk (0x1UL << RCC_AHB4ENR_GPIOAEN_Pos) ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) FDCAN_TTMLM_CCM_Msk (0x3FUL << FDCAN_TTMLM_CCM_Pos) POSITION_VAL(VAL) (__CLZ(__RBIT(VAL))) __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL) SYSCFG_EXTICR4_EXTI13_PC (0x00000020U) FDCAN_TDCR_TDCO FDCAN_TDCR_TDCO_Msk ADC_HTR_HT ADC_HTR_HT_Msk __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM2EN); UNUSED(tmpreg); } while(0) FMC_BCRx_MWID_Pos (4U) OPAMP2_CSR_USERTRIM_Pos (18U) ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS ( 2UL) DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos) HRTIM_TIMDIER_DLYPRTIE HRTIM_TIMDIER_DLYPRTIE_Msk EXTI_EMR2_EM63 EXTI_EMR2_EM63_Msk SAI_xSR_FLVL_Pos (16U) RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) ADC_CHANNEL_0_SMP (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) RCC_CR_HSIDIV_4 (0x2UL << RCC_CR_HSIDIV_Pos) HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP 7U USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) USB_OTG_DOEPCTL_MPSIZ_Pos (0U) MDMA_FLAG_CRQA ((uint32_t)MDMA_CISR_CRQA) USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) IS_SYSCFG_ANALOG_SWITCH(SWITCH) ((((SWITCH) & SYSCFG_SWITCH_PA0) == SYSCFG_SWITCH_PA0)|| (((SWITCH) & SYSCFG_SWITCH_PA1) == SYSCFG_SWITCH_PA1) || (((SWITCH) & SYSCFG_SWITCH_PC2) == SYSCFG_SWITCH_PC2) || (((SWITCH) & SYSCFG_SWITCH_PC3) == SYSCFG_SWITCH_PC3)) __SIZEOF_POINTER__ 4 __HAL_RCC_I2C4_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_I2C4LPEN) ETH_MMCCR_CNTPRSTLVL_Pos (5U) FMC_SDCRx_NB FMC_SDCRx_NB_Msk FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) RTC_TSTR_HT_Pos (20U) RCC_AHB4RSTR_CRCRST RCC_AHB4RSTR_CRCRST_Msk BDMA_REQUEST_GENERATOR4 5U ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) ETH_MACMDIOAR_MB_Pos (0U) __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE RCC_D3CCIPR_LPTIM2SEL_Msk (0x7UL << RCC_D3CCIPR_LPTIM2SEL_Pos) __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_SPDIFRXLPEN) ETH_MMCRLPIMSTR_RXLPIUSC_msk (0xFFFFFFFFUL << ETH_MMCRLPIMSTR_RXLPIUSC_Pos) BDMA_CCR_PL_1 (0x2UL << BDMA_CCR_PL_Pos) USART_CR3_TXFTIE USART_CR3_TXFTIE_Msk IS_HSEM_COREID(__COREID__) ((__COREID__) == HSEM_CPU1_COREID) USART_CR3_TXFTCFG_1 (0x2UL << USART_CR3_TXFTCFG_Pos) __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG RCC_APB1LENR_I2C1EN_Pos (21U) FDCAN_IE_RF0NE_Msk (0x1UL << FDCAN_IE_RF0NE_Pos) FDCAN_TXBAR_AR_Pos (0U) ADC_CFGR_EXTSEL_0 (0x01UL << ADC_CFGR_EXTSEL_Pos) HRTIM_FLTINR1_FLT1F_0 (0x1UL << HRTIM_FLTINR1_FLT1F_Pos) __WEAK __attribute__((weak)) EXTI_EMR1_EM6_Pos (6U) SDMMC_MASK_CTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos) __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED __DBL_MIN__ ((double)2.2250738585072014e-308L) EXTI_EMR1_EM22_Pos (22U) FDCAN_CAL_IRQn IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) SYSCFG_EXTICR4_EXTI15_Pos (12U) ETH_MACLCSR_PLS_Pos (17U) HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 __HAL_RCC_OPAMP_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_OPAMPEN) == 0U) __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE multimode HRTIM_ADC4R_AD4MPER_Pos (4U) HRTIM_BMCR_BMOM HRTIM_BMCR_BMOM_Msk __SFRACT_MAX__ 0X7FP-7HR GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk FLASH_CR_RDPERRIE_Msk (0x1UL << FLASH_CR_RDPERRIE_Pos) I2C4_BASE (D3_APB1PERIPH_BASE + 0x1C00UL) USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk ETH_MACA3HR_ADDRHI ETH_MACA3HR_ADDRHI_Msk FLASH_FLAG_OPERR_BANK2 (FLASH_SR_OPERR | 0x80000000U) JPEG_CONFR7_QT_Pos (2U) HRTIM_BDTUPR_TIMEEFR1_Pos (15U) IS_RCC_USBCLKSOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSOURCE_PLL) || ((SOURCE) == RCC_USBCLKSOURCE_PLL3) || ((SOURCE) == RCC_USBCLKSOURCE_HSI48)) ADC_CLOCK_ASYNC_DIV2 (LL_ADC_CLOCK_ASYNC_DIV2) HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM FDCAN_ILS_EWE FDCAN_ILS_EWE_Msk FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk EXTI_IMR3_IM65 EXTI_IMR3_IM65_Msk RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) RCC_D2CCIP1R_SAI23SEL_0 (0x1UL << RCC_D2CCIP1R_SAI23SEL_Pos) ETH_MMCRIMR_RXUCGPIM_Msk (0x1UL << ETH_MMCRIMR_RXUCGPIM_Pos) FDCAN_TXBTIE_TIE FDCAN_TXBTIE_TIE_Msk USB_OTG_GOTGINT_ADTOCHG_Pos (18U) SYSCFG_UR12_SECURE_Msk (0x1UL << SYSCFG_UR12_SECURE_Pos) EXTI_IMR3_IM_Msk (0x00F5FFFFUL << EXTI_IMR3_IM_Pos) RCC_APB4ENR_SYSCFGEN_Msk (0x1UL << RCC_APB4ENR_SYSCFGEN_Pos) TIM_TRGO_UPDATE TIM_CR2_MMS_1 SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos) RCC_CRRCR_HSI48CAL_Msk (0x3FFUL << RCC_CRRCR_HSI48CAL_Pos) GPIO_AF1_FMC ((uint8_t)0x01) LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5 ( ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) OPAMP1_CSR_PGGAIN_Pos (14U) SCnSCB_ACTLR_DISDYNADD_Pos 26U ADC_PCSEL_PCSEL_18 (0x40000UL << ADC_PCSEL_PCSEL_Pos) FLASH_SR_QW FLASH_SR_QW_Msk HRTIM_BMTRGR_MSTCMP4 HRTIM_BMTRGR_MSTCMP4_Msk HRTIM_BMCR_BMSTAT HRTIM_BMCR_BMSTAT_Msk HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos) ADC_JDR3_JDATA_0 (0x00000001UL << ADC_JDR3_JDATA_Pos) USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock) HRTIM_CR2_MRST_Msk (0x1UL << HRTIM_CR2_MRST_Pos) HSEM_C1IER_ISE5_Msk (0x1UL << HSEM_C1IER_ISE5_Pos) SWPMI_IER_SRIE_Pos (8U) HRTIM_EECR1_EE1FAST HRTIM_EECR1_EE1FAST_Msk DMA2D_OCOLR_GREEN_2_Pos (5U) FDCAN_NDAT2_ND62_Pos (30U) __UTA_IBIT__ 64 EXTI_PR1_PR13_Msk (0x1UL << EXTI_PR1_PR13_Pos) ADC_CALFACT2_LINCALFACT_Msk (0x3FFFFFFFUL << ADC_CALFACT2_LINCALFACT_Pos) CRS_CR_CEN_Pos (5U) HRTIM_RST1R_EXTVNT7_Msk (0x1UL << HRTIM_RST1R_EXTVNT7_Pos) VREFBUF_CCR_TRIM VREFBUF_CCR_TRIM_Msk HRTIM_ADC1R_AD1TCC2_Msk (0x1UL << HRTIM_ADC1R_AD1TCC2_Pos) __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF))) RCC_AHB4LPENR_BKPRAMLPEN_Pos (28U) _REENT_MP_P5S(ptr) ((ptr)->_mp->_p5s) USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) I2C_OAR1_OA1EN_Pos (15U) DLYB_CFGR_SEL_Pos (0U) ETH_MACVTR_DOVLTC_Msk (0x1UL << ETH_MACVTR_DOVLTC_Pos) QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos) SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk __FLT_MAX__ 3.4028234663852886e+38F USART_GTPR_PSC_Pos (0U) USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) HAL_GPIO_MODULE_ENABLED  __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET JPEG_CONFR5_VSF_0 (0x1UL << JPEG_CONFR5_VSF_Pos) HRTIM_BDMUPR_MCMP4_Pos (9U) I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk FDCAN_CCCR_TEST_Msk (0x1UL << FDCAN_CCCR_TEST_Pos) ADC_CFGR_JQM_Pos (21U) TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk RCC_FLAG_HSI48RDY ((uint8_t)0x2D) LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos) RCC_CIFR_CSIRDYF_Msk (0x1UL << RCC_CIFR_CSIRDYF_Pos) JPEG_SR_IFNFF JPEG_SR_IFNFF_Msk GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) EXTI_EMR3_EM75 EXTI_EMR3_EM75_Msk DWT_CTRL_NOTRCPKT_Pos 27U ETH_MACTSCR_TSMSTRENA_Msk (0x1UL << ETH_MACTSCR_TSMSTRENA_Pos) RCC_SAI2CLKSOURCE_PLL3 RCC_SAI23CLKSOURCE_PLL3 IS_RCC_HCLK_DIV IS_RCC_PCLK FMC_SDCRx_NR_Msk (0x3UL << FMC_SDCRx_NR_Pos) CRS_ISR_TRIMOVF_Msk (0x1UL << CRS_ISR_TRIMOVF_Pos) USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk FDCAN_NDAT2_ND42_Pos (10U) EXTI_GPIOH 0x00000007U OB_BOR_LEVEL1 FLASH_OPTSR_BOR_LEV_0 __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART2LPEN) MDIOS_SR_SERF_Pos (1U) USART_CR3_CTSE USART_CR3_CTSE_Msk LL_ADC_AWD_CHANNEL_12_REG_INJ ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) ETH_DMAMR_TXPR_Pos (11U) HRTIM_MCR_MCEN_Pos (16U) HRTIM_ADC4R_AD4TDC2_Pos (23U) USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk SYSCFG_SWITCH_PA0_CLOSE ((uint32_t)0x00000000) HRTIM_TIMISR_CPPSTAT HRTIM_TIMISR_CPPSTAT_Msk HAL_I2C_ERROR_DMA_PARAM (0x00000080U) HRTIM_TIMDIER_UPDIE_Msk (0x1UL << HRTIM_TIMDIER_UPDIE_Pos) __HAL_RCC_GPIOJ_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOJRST) OUTPUT_PP (0x0uL << OUTPUT_TYPE_Pos) SPI_CRCPOLY_CRCPOLY SPI_CRCPOLY_CRCPOLY_Msk I2C_PECR_PEC I2C_PECR_PEC_Msk _REENT_MBRTOWC_STATE(ptr) ((ptr)->_misc->_mbrtowc_state) I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk ETH_MACPPSTTNR_TRGTBUSY0_Pos (31U) _T_PTRDIFF  HRTIM_RST1R_EXTVNT8_Pos (28U) HRTIM_RST1R_MSTCMP2_Pos (9U) SYSCFG_EXTICR3_EXTI10_PF (0x00000500U) SDMMC_STA_BUSYD0END SDMMC_STA_BUSYD0END_Msk HRTIM_TIMDIER_CMP3IE_Pos (2U) JPEG_CONFR0_START JPEG_CONFR0_START_Msk PWR_D2_DOMAIN (0x00000001U) GPIO_IDR_ID10_Pos (10U) RCC_APB1HRSTR_OPAMPRST_Msk (0x1UL << RCC_APB1HRSTR_OPAMPRST_Pos) RCC_AHB1RSTR_ETH1MACRST RCC_AHB1RSTR_ETH1MACRST_Msk BDMA_IFCR_CHTIF0_Pos (2U) PWR_CR2_BREN PWR_CR2_BREN_Msk ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET HRTIM_ISR_FLT5 HRTIM_ISR_FLT5_Msk HRTIM_EECR1_EE4SRC_Pos (18U) FMC_Bank2_R ((FMC_Bank2_TypeDef *) FMC_Bank2_R_BASE) MDMA_CDAR_DAR_Msk (0xFFFFFFFFUL << MDMA_CDAR_DAR_Pos) USB_OTG_GUSBCFG_FHMOD_Pos (29U) FLASH_OPTSR_NRST_STBY_D1_Msk (0x1UL << FLASH_OPTSR_NRST_STBY_D1_Pos) GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) ADC_JDR3_JDATA_5 (0x00000020UL << ADC_JDR3_JDATA_Pos) FDCAN1_IT1_IRQn ETH_MACRXTXSR_EXDEF ETH_MACRXTXSR_EXDEF_Msk __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS SYSCFG_CCCSR_CS SYSCFG_CCCSR_CS_Msk USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET USE_HAL_SDRAM_REGISTER_CALLBACKS 0U DMA_HISR_TEIF7_Pos (25U) TIM_SR_CC3IF_Pos (3U) HRTIM_MDIER_MCMP2IE_Msk (0x1UL << HRTIM_MDIER_MCMP2IE_Pos) ADC_JDR4_JDATA_23 (0x00800000UL << ADC_JDR4_JDATA_Pos) TIM17_AF1_BKCMP2P_Pos (11U) __HAL_RCC_HSEM_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_HSEMEN); tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_HSEMEN); UNUSED(tmpreg); } while(0) ETH_MACHWF1R_OSTEN ETH_MACHWF1R_OSTEN_Msk _FSTDIO  FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) FDCAN_TTTS_EVTSEL_Pos (4U) USB_OTG_GPWRDN_ADPMEN_Msk (0x1UL << USB_OTG_GPWRDN_ADPMEN_Pos) USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT USB_OTG_GOTGINT_DBCDNE_Pos (19U) DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos) HRTIM_FLTR_FLT2EN_Pos (1U) __HAL_RCC_LPTIM1_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_LPTIM1RST) USE_SD_TRANSCEIVER 0U SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos) EXTI_PR2_PR_Pos (17U) ETH_MTLRQDR_RRCSTS_FLUSHING_Pos (1U) __HAL_RCC_SAI4_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_SAI4LPEN) SPDIFRX_SR_WIDTH5_Pos (16U) USART_ICR_PECF_Pos (0U) QUADSPI_PSMAR_MATCH_Pos (0U) HAL_MDMA_ERROR_BLOCK_SIZE ((uint32_t)0x00000020U) RCC_CR_PLLON RCC_CR_PLLON_Msk SWPMI_RFL_RFL SWPMI_RFL_RFL_Msk EXTI_EMR2_EM62 EXTI_EMR2_EM62_Msk TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE GPIO_OSPEEDR_OSPEED15_Pos (30U) FDCAN_TTOCN_TMG_Pos (11U) SYSCFG_PMCR_I2C_PB9_FMP_Pos (7U) TIM1_AF2_BK2CMP2P_Msk (0x1UL << TIM1_AF2_BK2CMP2P_Pos) TIM_BDTR_BK2F_Pos (20U) __FLT32_MIN_EXP__ (-125) RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) EXTI_FTSR1_TR19_Pos (19U) FLASH_CR_SNECCERRIE_Msk (0x1UL << FLASH_CR_SNECCERRIE_Pos) MDMA_GISR0_GIF1 MDMA_GISR0_GIF1_Msk TIM_DMABase_SR TIM_DMABASE_SR LL_ADC_DIFFERENTIAL_ENDED (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D) HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9 FMC_SDCMR_MODE_Msk (0x7UL << FMC_SDCMR_MODE_Pos) EXTI_IMR2_IM42_Pos (10U) __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE ETH_DMACSR_AIS_Pos (14U) RCC_D2CCIP1R_SPI45SEL_Pos (16U) USB_OTG_CHNUM USB_OTG_CHNUM_Msk HRTIM_DTR_SDTF_Pos (25U) LL_ADC_AWD_CHANNEL_8_REG_INJ ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) HRTIM_BMTRGR_TEREP_Pos (24U) SAI_PDMDLY_DLYM3L SAI_PDMDLY_DLYM3L_Msk ETH_MACHWF0R_EEESEL_Msk (0x1UL << ETH_MACHWF0R_EEESEL_Pos) HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 SWPMI_ISR_SRF SWPMI_ISR_SRF_Msk TIM15_AF1_BKINE_Pos (0U) ADC_JDR4_JDATA_10 (0x00000400UL << ADC_JDR4_JDATA_Pos) HSEM_C1ICR_ISC6_Msk (0x1UL << HSEM_C1ICR_ISC6_Pos) RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) RCC_D2CCIP2R_USART16SEL_Msk (0x7UL << RCC_D2CCIP2R_USART16SEL_Pos) __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOCLPEN)) == 0U) SPI_TXCRC_TXCRC_Msk (0xFFFFFFFFUL << SPI_TXCRC_TXCRC_Pos) BDMA_CCR_HTIE_Pos (2U) LTDC_GCR_HSPOL_Msk (0x1UL << LTDC_GCR_HSPOL_Pos) HRTIM_CPT1CR_TIMECMP2_Pos (31U) FMC_PMEM_MEMSET_Pos (0U) HAL_ADC_STATE_BUSY_INTERNAL (0x00000002UL) __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET DBGMCU_APB1LFZ1_DBG_I2C1_Pos (21U) ETH_MACPFR_IPFE_Msk (0x1UL << ETH_MACPFR_IPFE_Pos) USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk SPDIFRX_CR_RXDMAEN_Msk (0x1UL << SPDIFRX_CR_RXDMAEN_Pos) IS_DAC_GENERATE_WAVE IS_DAC_WAVE RCC_PLLCFGR_DIVQ3EN RCC_PLLCFGR_DIVQ3EN_Msk SAI3_IRQn HRTIM_TIMCR_DELCMP4_Msk (0x3UL << HRTIM_TIMCR_DELCMP4_Pos) USB_OTG_GCCFG_SDET_Msk (0x1UL << USB_OTG_GCCFG_SDET_Pos) FMC_BCRx_BURSTEN_Pos (8U) HRTIM1_TIMD ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMD_BASE) ADC_CALFACT_CALFACT_D_7 (0x080UL << ADC_CALFACT_CALFACT_D_Pos) LL_ADC_OVS_SHIFT_RIGHT_3 ( ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) SDMMC_ICR_IDMABTCC SDMMC_ICR_IDMABTCC_Msk __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART2EN) == 0U) LL_ADC_REG_CONV_CONTINUOUS (ADC_CFGR_CONT) OB_SWAP_BANK_ENABLE FLASH_OPTSR_SWAP_BANK_OPT BDMA_IFCR_CGIF2_Pos (8U) HRTIM_EECR1_EE2SRC_1 (0x2UL << HRTIM_EECR1_EE2SRC_Pos) DMA2D_IFCR_CCEIF_Msk (0x1UL << DMA2D_IFCR_CCEIF_Pos) JPEG_CONFR1_DE_Msk (0x1UL << JPEG_CONFR1_DE_Pos) HRTIM_OUTR_IDLM1 HRTIM_OUTR_IDLM1_Msk SYSCFG_EXTICR2_EXTI4_PG (0x00000006U) HRTIM_TIMICR_RSTC_Msk (0x1UL << HRTIM_TIMICR_RSTC_Pos) EXTI_PR1_PR8_Msk (0x1UL << EXTI_PR1_PR8_Pos) I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) BDMA_CCR_CT_Pos (16U) RCC_APB4LPENR_SPI6LPEN_Pos (5U) __DBL_NORM_MAX__ ((double)1.7976931348623157e+308L) DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk __HAL_I2C_SPEED I2C_SPEED TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) MDMA_CTCR_DBURST_1 (0x2UL << MDMA_CTCR_DBURST_Pos) ADC_SAMPLETIME_2CYCLES_5 (LL_ADC_SAMPLINGTIME_2CYCLES_5) SAI_PDMCR_MICNBR_1 (0x2UL << SAI_PDMCR_MICNBR_Pos) DMA_FLAG_FEIF1_5 ((uint32_t)0x00000040U) __attribute_malloc__  __LARGEFILE_VISIBLE 0 FLASH_OPTSR_OPTCHANGEERR_Msk (0x1UL << FLASH_OPTSR_OPTCHANGEERR_Pos) SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) HRTIM_MDIER_MUPDIE_Msk (0x1UL << HRTIM_MDIER_MUPDIE_Pos) __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN)) USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) DMA_REQUEST_GENERATOR7 8U EXTI_D3PCR1L_PCS4_Msk (0x3UL << EXTI_D3PCR1L_PCS4_Pos) IS_ADC_EXTTRIGINJEC(__INJTRIG__) (((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T1_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T1_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T2_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T2_CC1) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T3_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T4_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_EXT_IT15) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T8_CC4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T1_TRGO2) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T8_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T8_TRGO2) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T3_CC3) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T3_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T3_CC1) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T6_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T15_TRGO) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_HR1_ADCTRG2) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_HR1_ADCTRG4) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_LPTIM1_OUT) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_LPTIM2_OUT) || ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_LPTIM3_OUT) || ((__INJTRIG__) == ADC_SOFTWARE_START) ) SYSCFG_UR9_WRPN_BANK2 SYSCFG_UR9_WRPN_BANK2_Msk FMC_BCR1_BMAP_0 (0x1UL << FMC_BCR1_BMAP_Pos) USB_OTG_HCCHAR_ODDFRM_Pos (29U) LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5_10_BITS ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) UsageFault_IRQn HRTIM_BMTRGR_TCCMP1_Msk (0x1UL << HRTIM_BMTRGR_TCCMP1_Pos) FDCAN_TTOCN_SGT_Msk (0x1UL << FDCAN_TTOCN_SGT_Pos) __HAL_RCC_FDCAN_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_FDCANEN) HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos) USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) TPI_DEVID_MANCVALID_Pos 10U DFSDM_FLTCR1_JEXTSEL_Msk (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos) USB_OTG_GRXSTSP_EPNUM_Pos (0U) TIM_EventSource_COM TIM_EVENTSOURCE_COM BDMA_ISR_GIF0_Msk (0x1UL << BDMA_ISR_GIF0_Pos) ADC_JDR3_JDATA_21 (0x00200000UL << ADC_JDR3_JDATA_Pos) ETH_MACL3L4CR_L3DAIM ETH_MACL3L4CR_L3DAIM_Msk SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk HRTIM_CPT2CR_EXEV2CPT_Pos (3U) __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED HRTIM_ADC4R_AD4TAC4_Pos (12U) GPIO_OTYPER_OT1_Pos (1U) RCC_AHB4LPENR_GPIOJLPEN RCC_AHB4LPENR_GPIOJLPEN_Msk DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) __HAL_RCC_LPTIM5_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM5AMEN) HSEM_C1ICR_ISC15 HSEM_C1ICR_ISC15_Msk SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk EXTI_FTSR3_TR84_Pos (20U) HSEM_C1ICR_ISC27_Msk (0x1UL << HSEM_C1ICR_ISC27_Pos) DMA_PERIPH_TO_MEMORY ((uint32_t)0x00000000U) HRTIM_TIMICR_SET1C_Pos (9U) FDCAN_TTGTP_CTP FDCAN_TTGTP_CTP_Msk ADC_CALFACT_CALFACT_S_8 (0x100UL << ADC_CALFACT_CALFACT_S_Pos) LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk TIM8_AF2_BK2DFBK3E TIM8_AF2_BK2DFBK3E_Msk FDCAN_IE_TEFNE_Pos (12U) HRTIM_EECR3_EE9F_Pos (18U) USB_OTG_DIEPINT_TXFE_Pos (7U) TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos) EXTI_LINE_57 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x19U) HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos) FDCAN_NDAT1_ND14_Msk (0x1UL << FDCAN_NDAT1_ND14_Pos) TYPEERASE_PAGES FLASH_TYPEERASE_PAGES RCC_RTCCLKSOURCE_HSE_DIV8 (0x00008300U) __PTRDIFF_WIDTH__ 32 TIM_OCNPOLARITY_HIGH 0x00000000U ETH_MACTSCR_TSCFUPDT_Pos (1U) DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) TIM1_AF2_BK2CMP2E_Msk (0x1UL << TIM1_AF2_BK2CMP2E_Pos) HSEM_C1MISR_MISF15 HSEM_C1MISR_MISF15_Msk SYSCFG_EXTICR2_EXTI7_Pos (12U) ADC_EXTERNALTRIG_T8_TRGO2 (LL_ADC_REG_TRIG_EXT_TIM8_TRGO2) JPEG_CONFR1_HDR JPEG_CONFR1_HDR_Msk SPI5_BASE (D2_APB2PERIPH_BASE + 0x5000UL) DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) HRTIM_CPT2CR_EXEV3CPT HRTIM_CPT2CR_EXEV3CPT_Msk RCC_APB2RSTR_DFSDM1RST_Pos (28U) I2C_OA2_MASK07 ((uint8_t)0x07U) __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_USART3RST) CRS_ICR_ERRC CRS_ICR_ERRC_Msk ETH_MTLTQDR_TXQSTS_Pos (4U) __HAL_RCC_USB2_OTG_FS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN); UNUSED(tmpreg); } while(0) ADC_CSR_EOC_MST_Msk (0x1UL << ADC_CSR_EOC_MST_Pos) SWPMI_ISR_TXE SWPMI_ISR_TXE_Msk ADC_CFGR_DMACONTREQ(__DMACONTREQ_MODE__) ((__DMACONTREQ_MODE__)) SPI_CFG2_SSOM_Msk (0x1UL << SPI_CFG2_SSOM_Pos) ETH_MACMDIODR_RA_Msk (0xFFFFUL << ETH_MACMDIODR_RA_Pos) __HAL_RCC_COMP12_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_COMP12AMEN) TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) ETH_DMACMFCR_MFC_Msk (0x7FFUL << ETH_DMACMFCR_MFC_Pos) BDMA_ISR_TEIF1_Pos (7U) USE_HAL_OPAMP_REGISTER_CALLBACKS 0U JPEG_CONFR4_HD_Pos (0U) SYSCFG_EXTICR1_EXTI0_PA (0U) HSEM_C1ISR_ISF1_Pos (1U) LPTIM_CFGR_WAVE_Pos (20U) __HAL_RCC_I2C4_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_I2C4EN) != 0U) SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk SPI_CFG2_COMM_Msk (0x3UL << SPI_CFG2_COMM_Pos) USB_OTG_GOTGCTL_DHNPEN_Pos (11U) RCC_PLLDIV_3 RCC_PLL_DIV3 FDCAN_NDAT2_ND58_Msk (0x1UL << FDCAN_NDAT2_ND58_Pos) ADC_TWOSAMPLINGDELAY_4CYCLES (LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5) DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) PVDE_BitNumber PVDE_BIT_NUMBER HRTIM_EECR1_EE3SNS_1 (0x2UL << HRTIM_EECR1_EE3SNS_Pos) USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk EXTI_FTSR3_TR84 EXTI_FTSR3_TR84_Msk ADC_JDR3_JDATA_31 (0x80000000UL << ADC_JDR3_JDATA_Pos) __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos) CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos) RCC_AHB3ENR_DMA2DEN_Msk (0x1UL << RCC_AHB3ENR_DMA2DEN_Pos) __HAL_RCC_USB_OTG_HS_FORCE_RESET() __HAL_RCC_USB1_OTG_HS_FORCE_RESET() USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk HRTIM_RST1R_EXTVNT7_Pos (27U) HRTIM_RST1R_EXTVNT5 HRTIM_RST1R_EXTVNT5_Msk HRTIM_ADC2R_AD2TBC3_Msk (0x1UL << HRTIM_ADC2R_AD2TBC3_Pos) TIM_BDTR_OSSR_Pos (11U) RCC_AHB1RSTR_USB2OTGFSRST_Pos (27U) GPIO_IDR_ID8_Pos (8U) RCC_AHB2ENR_RNGEN_Pos (6U) EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos) __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET LTDC_GCR_DRW LTDC_GCR_DRW_Msk RCC_D3AMR_LPTIM5AMEN_Pos (12U) LL_ADC_FLAG_JQOVF ADC_ISR_JQOVF ETH_MMCRLPIMSTR_RXLPIUSC ETH_MMCRLPIMSTR_RXLPIUSC_msk __HAL_RCC_COMP12_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_COMP12EN) == 0U) RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) EXTI_D3PMR1_MR2_Pos (2U) TIM_TIM2_TI4_COMP2_OUT TIM_TIM2_TI4_COMP2 HRTIM_CPT2CR_TC1SET HRTIM_CPT2CR_TC1SET_Msk LTDC_ICR_CLIF LTDC_ICR_CLIF_Msk __ARM_FEATURE_UNALIGNED 1 ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) USART_CR3_RXFTCFG_Msk (0x7UL << USART_CR3_RXFTCFG_Pos) SYSCFG_CCCR_PCC SYSCFG_CCCR_PCC_Msk PWR_CR1_PLS_LEV1_Msk (0x1UL << PWR_CR1_PLS_LEV1_Pos) SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) BDMA_IFCR_CTCIF5_Pos (21U) USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) RCC_MCO_DIV1 RCC_MCODIV_1 __UINT_FAST8_MAX__ 0xffffffffU RCC_D1CFGR_D1PPRE_2 (0x4UL << RCC_D1CFGR_D1PPRE_Pos) CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART4RST) __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) RCC_AHB3ENR_SDMMC1EN RCC_AHB3ENR_SDMMC1EN_Msk HSEM_C1MISR_MISF22_Pos (22U) __HAL_RCC_OPAMP_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1HENR, RCC_APB1HENR_OPAMPEN); tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_OPAMPEN); UNUSED(tmpreg); } while(0) __HAL_RCC_APB4_FORCE_RESET() (RCC->APB4RSTR = 0x0020DEAAU) __CC_SUPPORTS___FUNC__ 1 DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x0080UL) FMC_BTRx_ADDHLD_3 (0x8UL << FMC_BTRx_ADDHLD_Pos) RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) ADC_CR_LINCALRDYW6 ADC_CR_LINCALRDYW6_Msk SPDIFRX_DR1_DRNL1_Pos (16U) MDMA_CCR_CTCIE_Msk (0x1UL << MDMA_CCR_CTCIE_Pos) SAI_PDMCR_CKEN1 SAI_PDMCR_CKEN1_Msk USE_HAL_I2S_REGISTER_CALLBACKS 0U ETH_DMAMR_PR_6_1 (0x00005000U) MDMA_CTCR_SINC_0 (0x1UL << MDMA_CTCR_SINC_Pos) EXTI_EVT (0x2uL << EXTI_MODE_Pos) TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1) __ARM_FEATURE_COMPLEX DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) COMP_OR_AFOPE6_Pos (3U) ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) DAC_CCR_OTRIM1_Msk (0x1FUL << DAC_CCR_OTRIM1_Pos) RCC_D2CCIP1R_FDCANSEL_Pos (28U) EXTI_PR3_PR86 EXTI_PR3_PR86_Msk TIM_EVENTSOURCE_COM TIM_EGR_COMG ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) MDMA_PRIORITY_LOW ((uint32_t)0x00000000U) TIM1_AF1_BKCMP2E TIM1_AF1_BKCMP2E_Msk FDCAN_GFC_ANFS_Msk (0x3UL << FDCAN_GFC_ANFS_Pos) DMAMUX2_Channel2_BASE (DMAMUX2_BASE + 0x0008UL) __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOFRST) FDCAN_IR_RF1L_Msk (0x1UL << FDCAN_IR_RF1L_Pos) JSQR ClockDivision TIM16_AF1_BKCMP1P TIM16_AF1_BKCMP1P_Msk HRTIM_BMTRGR_TDREP_Pos (20U) RCC_AHB4ENR_HSEMEN RCC_AHB4ENR_HSEMEN_Msk SYSCFG_EXTICR4_EXTI12_PB (0x00000001U) DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos) __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_SPI3RST) QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos) EXTI_PR3_PR84 EXTI_PR3_PR84_Msk HRTIM_RST1R_MSTCMP2_Msk (0x1UL << HRTIM_RST1R_MSTCMP2_Pos) __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00) FDCAN_IR_TSW FDCAN_IR_TSW_Msk __SQ_FBIT__ 31 CoreDebug_DEMCR_VC_STATERR_Pos 7U __HAL_RCC_DFSDM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN); UNUSED(tmpreg); } while(0) MDMA_CIFCR_CTEIF_Pos (0U) EXTI_RTSR1_TR7 EXTI_RTSR1_TR7_Msk USB_OTG_DCTL_POPRGDNE_Pos (11U) RCC_RTCCLKSOURCE_HSE_DIV63 (0x0003F300U) HRTIM_TIMCR_DELCMP4_0 (0x1UL << HRTIM_TIMCR_DELCMP4_Pos) USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) GPIO_BSRR_BR13_Pos (29U) __HAL_RCC_WWDG_RELEASE_RESET ((void)0U) DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos) MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD __DBL_MAX_EXP__ 1024 ETH_MACMDIOAR_CR_DIV16_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV16_Pos) HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig SYSCFG_EXTICR2_EXTI5_PI (0x00000080U) HRTIM_CPT1CR_EXEV10CPT HRTIM_CPT1CR_EXEV10CPT_Msk USB_OTG_DOEPMSK_NYETM_Pos (14U) ETH_MACLTCR_TWT_Msk (0xFFFFUL << ETH_MACLTCR_TWT_Pos) RCC_HCLK_DIV4 RCC_D1CFGR_HPRE_DIV4 MDMA_CESR_TELD MDMA_CESR_TELD_Msk LL_ADC_BOTH_SINGLE_DIFF_ENDED (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) LPUART1 ((USART_TypeDef *) LPUART1_BASE) ETH_MACIVIR_VLTI_Msk (0x1UL << ETH_MACIVIR_VLTI_Pos) SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk SCB_CTR_FORMAT_Pos 29U JPEG_CONFR6_QT_0 (0x1UL << JPEG_CONFR6_QT_Pos) __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SYSCFGLPEN)) != 0U) FMC_BTRx_BUSTURN_3 (0x8UL << FMC_BTRx_BUSTURN_Pos) RCC_D1CFGR_D1CPRE_DIV256_Pos (9U) CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos) ETH_MACDR_TFCSTS_TRASFERIP_Pos (17U) HRTIM_ADC2R_AD2EEV9 HRTIM_ADC2R_AD2EEV9_Msk SYSCFG_CCVR_PCV_Msk (0xFUL << SYSCFG_CCVR_PCV_Pos) LL_ADC_IT_OVR ADC_IER_OVRIE __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED SPI_CFG2_MSSI_1 (0x2UL << SPI_CFG2_MSSI_Pos) MDMA_REQUEST_JPEG_OUTFIFO_NE ((uint32_t)0x00000014U) IS_OPTIONBYTE(VALUE) ((((VALUE) & OPTIONBYTE_ALL) != 0U) && (((VALUE) & ~OPTIONBYTE_ALL) == 0U)) GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) __HAL_RCC_CEC_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_CECEN) != 0U) IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) __UINT8_C(c) c PWR_WKUPFR_WKUPF4 PWR_WKUPFR_WKUPF4_Msk DBGMCU_APB1LFZ1_DBG_TIM12_Pos (6U) HRTIM_MICR_MCMP2_Pos (1U) DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos) HRTIM_BMTRGR_EEV7_Msk (0x1UL << HRTIM_BMTRGR_EEV7_Pos) ETH_MACRFCR_RFE ETH_MACRFCR_RFE_Msk ARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) ETH_MACLCSR_RLPIEN_Pos (2U) USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) DLYB_CFGR_UNIT DLYB_CFGR_UNIT_Msk SDMMC_CMD_CMDSUSPEND SDMMC_CMD_CMDSUSPEND_Msk ADC_ANALOGWATCHDOG_NONE (0x00000000UL) RCC_CFGR_SWS RCC_CFGR_SWS_Msk RCC_PERIPHCLK_PLL3_DIVR ((uint64_t)(0x0000002000000000U)) _REENT_INIT_RESERVED_2  TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk EXTI_EMR3_EM82 EXTI_EMR3_EM82_Msk LL_ADC_CHANNEL_19 (ADC_CHANNEL_19_NUMBER | ADC_CHANNEL_19_SMP | ADC_CHANNEL_19_BITFIELD) EXTI_D3PMR2_MR48_Pos (16U) I2C_FMP_NOT_SUPPORTED 0xAAAA0000U __int20 +2 RCC_D1CFGR_HPRE_DIV512_Pos (0U) OPAMP_OTR_TRIMOFFSETN_Pos (0U) __ARM_32BIT_STATE 1 USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos) MDMA_REQUEST_DMA2_Stream3_TC ((uint32_t)0x0000000BU) USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos) USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos) USB_OTG_DIEPTSIZ_MULCNT_Pos (29U) FDCAN_TURNA_NAV_Msk (0x3FFFFUL << FDCAN_TURNA_NAV_Pos) MDMA_CCR_TCIE_Msk (0x1UL << MDMA_CCR_TCIE_Pos) USB_OTG_DIEPINT_BERR_Pos (12U) PLLP JPEG_CONFR6_HD_Pos (0U) BDMA_ISR_TCIF5_Pos (21U) HRTIM_EECR2_EE6SRC_0 (0x1UL << HRTIM_EECR2_EE6SRC_Pos) GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) HRTIM_FLTINR2_FLT5F_2 (0x4UL << HRTIM_FLTINR2_FLT5F_Pos) SMPR1 SMPR2 DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk __HAL_RCC_LPTIM345_CONFIG(__LPTIM345CLKSource__) MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM345SEL, (uint32_t)(__LPTIM345CLKSource__)) DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos) HRTIM_DTR_DTF HRTIM_DTR_DTF_Msk ETH_DMADSR_RPS_SUSPENDED_Msk (0x1UL << ETH_DMADSR_RPS_SUSPENDED_Pos) __HAL_RCC_I2C3_CONFIG __HAL_RCC_I2C123_CONFIG I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk __HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM5LPEN) RCC_AHB2LPENR_SDMMC2LPEN RCC_AHB2LPENR_SDMMC2LPEN_Msk DMAMUX_RGCFR_COF3_Pos (3U) DMAMUX1_RequestGenerator4 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator4_BASE) DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos) SPI_CR1_RCRCINI SPI_CR1_RCRCINI_Msk RTC_BKP23R_Pos (0U) MDMA_CIFCR_CLTCIF_Pos (4U) HRTIM_ADC3R_AD3TDC3_Pos (25U) RCC_CR_D1CKRDY RCC_CR_D1CKRDY_Msk __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM4RST) EXTI_SWIER3_SWI EXTI_SWIER3_SWI_Msk HRTIM_DTR_DTR HRTIM_DTR_DTR_Msk DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk ADC_CDR_RDATA_SLV_Pos (16U) DMAMUX_CFR_CSOF7_Pos (7U) ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) MDMA_CISR_CTCIF_Pos (1U) IS_TIM_BREAKINPUTSOURCE_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_LOW) || ((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_HIGH)) __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos) DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) ETH_MACMDIOAR_CR_DIV62 ETH_MACMDIOAR_CR_DIV62_Msk USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk HRTIM_ADC4R_AD4TERST HRTIM_ADC4R_AD4TERST_Msk MDMA_CMDR_MDR_Pos (0U) RCC_USART2CLKSOURCE_LSE RCC_USART234578CLKSOURCE_LSE RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) ETH_MACLMIR_DRSYNCR_Msk (0x7UL << ETH_MACLMIR_DRSYNCR_Pos) USART_CR1_DEAT_Pos (21U) RCC_APB2LPENR_TIM17LPEN RCC_APB2LPENR_TIM17LPEN_Msk ADC_JDR4_JDATA_7 (0x00000080UL << ADC_JDR4_JDATA_Pos) RCC_PLLCKSELR_PLLSRC RCC_PLLCKSELR_PLLSRC_Msk RCC_PERIPHCLK_LPTIM5 RCC_PERIPHCLK_LPTIM345 FDCAN_TTIR_TXO_Msk (0x1UL << FDCAN_TTIR_TXO_Pos) FMC_PMEM_MEMHOLD FMC_PMEM_MEMHOLD_Msk DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk HSEM_C1ICR_ISC12_Pos (12U) __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOARST) HRTIM_EEFR2_EE7LTCH_Pos (6U) DMAMUX1_RequestGenerator7_BASE (DMAMUX1_BASE + 0x011CUL) RCC_AHB4LPENR_GPIOBLPEN RCC_AHB4LPENR_GPIOBLPEN_Msk __HAL_RCC_GET_I2C1_SOURCE __HAL_RCC_GET_I2C123_SOURCE __HAL_RCC_JPGDECEN_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_JPGDECEN)) IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || ((__DIV__) == TIM_CLOCKDIVISION_DIV4)) ETH_MACCR_DC_Pos (4U) QUADSPI_CR_FTHRES_1 (0x2UL << QUADSPI_CR_FTHRES_Pos) GPIO_AF10_LTDC ((uint8_t)0x0A) TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 __FLT32X_MANT_DIG__ 53 ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Msk DMA_SxCR_PINCOS_Pos (15U) __HAL_SPI_RESET_CRC SPI_RESET_CRC __HAL_RCC_JPGDEC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_JPGDECLPEN) == 0U) WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) ETH_MACISR_PHYIS ETH_MACISR_PHYIS_Msk ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk EXTI_FTSR1_TR EXTI_FTSR1_TR_Msk DMA_REQUEST_TIM2_CH3 20U DMA2D_OPFCCR_SB_Msk (0x1UL << DMA2D_OPFCCR_SB_Pos) BDMA_REQUEST_LPUART1_RX 9U GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) SWPMI_ISR_DEACTF_Msk (0x1UL << SWPMI_ISR_DEACTF_Pos) ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) DMA2D_BGMAR_MA DMA2D_BGMAR_MA_Msk DBGMCU_IDCODE_DEV_ID_Pos (0U) FMC_SDTRx_TRAS FMC_SDTRx_TRAS_Msk SAI_xIMR_CNRDYIE_Pos (4U) ADC_OFR2_OFFSET2_20 (0x0100000UL << ADC_OFR2_OFFSET2_Pos) PLLSource TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) USART_CR3_TXFTIE_Msk (0x1UL << USART_CR3_TXFTIE_Pos) EXTI_EMR1_EM8_Pos (8U) USB_OTG_GRSTCTL_HSRST_Pos (1U) RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) HRTIM_MCR_SYNCSTRTM HRTIM_MCR_SYNCSTRTM_Msk SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos) ETH_MTLOMR_DTXSTS_Pos (1U) DFSDM_FLTCR2_AWDCH_Msk (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos) FDCAN_IR_TEFN FDCAN_IR_TEFN_Msk DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos) ADC_ISR_OVR_Pos (4U) USB_OTG_GCCFG_SDET USB_OTG_GCCFG_SDET_Msk FDCAN_NDAT2_ND49_Msk (0x1UL << FDCAN_NDAT2_ND49_Pos) USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk FP_ILOGBNAN __INT_MAX__ IWDG_SR_RVU IWDG_SR_RVU_Msk __HAL_RCC_ETH1RX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1RXLPEN)) != 0U) I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) OPAMP1_CSR_VPSEL_Msk (0x3UL << OPAMP1_CSR_VPSEL_Pos) BDMA_FLAG_TC2 ((uint32_t)0x00000200) RCC_D1CFGR_HPRE_DIV8_Pos (1U) SAI2_IRQn FDCAN_IR_TEFL FDCAN_IR_TEFL_Msk ETH_MACCR_BL_10 (0x0UL << ETH_MACCR_BL_Pos) RGCFR USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos) DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) ETH_MACPCSR_RWKPRCVD_Msk (0x1UL << ETH_MACPCSR_RWKPRCVD_Pos) HRTIM_ADC3R_AD3TEC4 HRTIM_ADC3R_AD3TEC4_Msk DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk OPAMP1_CSR_VMSEL OPAMP1_CSR_VMSEL_Msk ETH_MACA0HR_ADDRHI ETH_MACA0HR_ADDRHI_Msk COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR SCB_CACR_SIWT_Pos 0U __HAL_ADC_JSQR_RK ADC_JSQR_RK ADC_JDRX_REGOFFSET_POS (8UL) RCC_APB2LPENR_TIM15LPEN_Pos (16U) ADC_CALIB_MODE_BINARY_MASK (ADC_CALIB_FACTOR_REGOFFSET_MASK) SYSCFG_PMCR_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB7_FMP_Pos) HRTIM_TIMCR_CK_PSC HRTIM_TIMCR_CK_PSC_Msk I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk RCC_CR_D1CKRDY_Pos (14U) __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SPI4RST) QUADSPI_CCR_INSTRUCTION_7 (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos) OPAMP2_CSR_CALSEL_Msk (0x3UL << OPAMP2_CSR_CALSEL_Pos) __FRACT_IBIT__ 0 JPEG_CFR_CEOCF_Msk (0x1UL << JPEG_CFR_CEOCF_Pos) HRTIM_RSTR_EXTEVNT1_Msk (0x1UL << HRTIM_RSTR_EXTEVNT1_Pos) ETH_MACL3L4CR_L3DAM ETH_MACL3L4CR_L3DAM_Msk RCC_PLLCKSELR_PLLSRC_NONE_Msk (0x3UL << RCC_PLLCKSELR_PLLSRC_NONE_Pos) DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos) ADC_AWD_TR1_REGOFFSET (ADC_AWD_CR1_REGOFFSET) USART_CR1_UE USART_CR1_UE_Msk LTDC_BCCR_BCGREEN_Pos (8U) DAC_CR_TEN1_Pos (1U) FDCAN_NBTP_NSJW FDCAN_NBTP_NSJW_Msk I2C_DUALADDRESS_DISABLE (0x00000000U) TIM_CCR1_CCR1_Pos (0U) SCB_SHCSR_MONITORACT_Pos 8U RCC_D2CFGR_D2PPRE1_1 (0x2UL << RCC_D2CFGR_D2PPRE1_Pos) USB_OTG_HCTSIZ_DOPING_Pos (31U) ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) HSEM_C1IER_ISE13_Pos (13U) ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) UART5_IRQn TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk OPAMP2_CSR_CALOUT OPAMP2_CSR_CALOUT_Msk HRTIM_ICR_FLT4C_Pos (3U) FDCAN_IR_TEFF FDCAN_IR_TEFF_Msk HRTIM_MCR_TCCEN_Pos (19U) DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos) HSEM_RLR_COREID_Pos (8U) __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE FDCAN_CCCR_CSA_Pos (3U) EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) TIM_CCR5_GC5C1_Pos (29U) __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM12RST) GPIO_ODR_OD7 GPIO_ODR_OD7_Msk GPIO_AF9_LTDC ((uint8_t)0x09) ADC_IT_EOS ADC_IER_EOSIE CRC_POL_POL_Pos (0U) DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos) OPAMP_CSR_CALON OPAMP_CSR_CALON_Msk HRTIM_CR1_TEUDIS_Pos (5U) __HAL_RCC_LPTIM4_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM4EN) != 0U) ETH_MACTSICNR_TSIC_Pos (0U) DCMI_CR_FCRC_0 (0x00000100U) DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888 __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART5RST) RCC_D1CFGR_D1PPRE_DIV4_Msk (0x5UL << RCC_D1CFGR_D1PPRE_DIV4_Pos) SYSCFG_EXTICR3_EXTI9_PC (0x00000020U) __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET RCC_FLAG_LSIRDY ((uint8_t)0x61) RCC_APB3_DIV16 RCC_D1CFGR_D1PPRE_DIV16 IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 ADC_JDR1_JDATA_18 (0x00040000UL << ADC_JDR1_JDATA_Pos) EXTI_RTSR2_TR_Msk (0x5UL << EXTI_RTSR2_TR_Pos) RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk TIM7_IRQn __HAL_RCC_FMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN)) HRTIM_ODSR_TB1ODS HRTIM_ODSR_TB1ODS_Msk USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos) __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE _UINT64_T_DECLARED  PWR_WKUPCR_WKUPC4 PWR_WKUPCR_WKUPC4_Msk __UINT_FAST32_MAX__ 0xffffffffU I2C_ICR_ADDRCF_Pos (3U) HRTIM_RST1R_EXTVNT10_Msk (0x1UL << HRTIM_RST1R_EXTVNT10_Pos) FDCAN_TTOST_EL FDCAN_TTOST_EL_Msk EXTI_SWIER1_SWIER16_Msk (0x1UL << EXTI_SWIER1_SWIER16_Pos) __HAL_RCC_JPGDECRST_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_JPGDECRST)) TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) SAI_PDMDLY_DLYM4L_0 (0x1UL << SAI_PDMDLY_DLYM4L_Pos) __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk FDCAN_NDAT1_ND12 FDCAN_NDAT1_ND12_Msk RCC_PLLCKSELR_DIVM2_5 (0x20UL << RCC_PLLCKSELR_DIVM2_Pos) __LDBL_IS_IEC_60559__ 2 ETH_MACRXTXSR_TJT_Msk (0x1UL << ETH_MACRXTXSR_TJT_Pos) MDIOS_SR_CSERF_Msk (0x1UL << MDIOS_SR_CSERF_Pos) RCC_APB2LPENR_TIM15LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM15LPEN_Pos) USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos) __HAL_RCC_TIM17_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM17RST) ADC_CHANNEL_SMPx_BITOFFSET_MASK (0x01F00000UL) TIM_CCMR3_OC6M_1 (0x2UL << TIM_CCMR3_OC6M_Pos) ADC_EXTERNALTRIGINJEC_T3_CC4 (LL_ADC_INJ_TRIG_EXT_TIM3_CH4) DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos) HRTIM_RST1R_UPDATE_Msk (0x1UL << HRTIM_RST1R_UPDATE_Pos) SPI_TXDR_TXDR SPI_TXDR_TXDR_Msk ADC_JDR3_JDATA_11 (0x00000800UL << ADC_JDR3_JDATA_Pos) FDCAN_TXEFC_EFSA FDCAN_TXEFC_EFSA_Msk DMA_REQUEST_TIM5_UP 59U FMC_BCRx_EXTMOD FMC_BCRx_EXTMOD_Msk PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef TIM_TISEL_TI1SEL_1 (0x2UL << TIM_TISEL_TI1SEL_Pos) TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD ETH_MACECR_GPSL_Msk (0x3FFFUL << ETH_MACECR_GPSL_Pos) TIM_CCMR3_OC5M_2 (0x4UL << TIM_CCMR3_OC5M_Pos) I2C_FASTMODEPLUS_I2C5 (uint32_t)(0x00001000U | I2C_FMP_NOT_SUPPORTED) RCC_PLLCFGR_DIVQ3EN_Msk (0x1UL << RCC_PLLCFGR_DIVQ3EN_Pos) TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS IPSR_ISR_Msk (0x1FFUL ) HRTIM_EECR1_EE5SNS_1 (0x2UL << HRTIM_EECR1_EE5SNS_Pos) LPTIM_ICR_EXTTRIGCF_Pos (2U) ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) TIM_DIER_CC2IE_Pos (2U) WWDG_CFR_WDGTB_Pos (11U) __LDBL_DECIMAL_DIG__ 17 HRTIM_CPT1CR_EXEV7CPT HRTIM_CPT1CR_EXEV7CPT_Msk PWR_WKUPCR_WKUPC6_Msk (0x1UL << PWR_WKUPCR_WKUPC6_Pos) USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) SPI_I2SCFGR_WSINV_Msk (0x1UL << SPI_I2SCFGR_WSINV_Pos) DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) P_tmpdir "/tmp" RCC_CSICFGR_CSICAL RCC_CSICFGR_CSICAL_Msk USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos) DMA_HISR_FEIF4_Pos (0U) HRTIM_ADC3R_AD3TAC4_Msk (0x1UL << HRTIM_ADC3R_AD3TAC4_Pos) QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk RCC_CIFR_LSECSSF RCC_CIFR_LSECSSF_Msk OFR4 DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos) USART_CR2_CPOL_Pos (10U) SPI_RXDR_RXDR_Pos (0U) JPEG_SR_OFNEF JPEG_SR_OFNEF_Msk TIM1_TRG_COM_TIM11_IRQn TIM1_TRG_COM_IRQn USB_OTG_DIEPCTL_STALL_Pos (21U) __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 ADC_CFGR_AWD1EN_Pos (23U) EXTI_PR2_PR51_Pos (19U) HRTIM_FLTINR1_FLT4F_2 (0x4UL << HRTIM_FLTINR1_FLT4F_Pos) USB_OTG_GLPMCFG_SNDLPM_Pos (24U) EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos) __SIZEOF_LONG__ 4 TIM17_AF1_BKINP TIM17_AF1_BKINP_Msk HRTIM_RST1R_EXTVNT6 HRTIM_RST1R_EXTVNT6_Msk TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk SPDIFRX_IFCR_PERRCF_Pos (2U) HRTIM_BMTRGR_TBCMP2 HRTIM_BMTRGR_TBCMP2_Msk USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) FLASH_WPSN_WRPSN FLASH_WPSN_WRPSN_Msk FDCAN_NBTP_NTSEG1 FDCAN_NBTP_NTSEG1_Msk __HAL_RCC_LPTIM3_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM3LPEN) SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE RCC_APB3LPENR_LTDCLPEN_Pos (3U) EXTI_REG1 (0x00UL << EXTI_REG_SHIFT) USART_ICR_EOBCF_Pos (12U) HRTIM_BDTUPR_TIMCMP3_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP3_Pos) EXTI_EMR3_EM86_Pos (22U) FDCAN_TTOST_QGTP_Msk (0x1UL << FDCAN_TTOST_QGTP_Pos) SYSCFG_EXTICR1_EXTI3_PE (0x00004000U) EXTI_D3_PENDCLR_SRC_DMACH6 0x00000001U HRTIM_ADC3R_AD3TAC2 HRTIM_ADC3R_AD3TAC2_Msk __FLT64_HAS_QUIET_NAN__ 1 DMA_REQUEST_USART2_TX 44U LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos) DMA2D_OCOLR_GREEN_4_Msk (0xFUL << DMA2D_OCOLR_GREEN_4_Pos) FDCAN_PSR_EP_Msk (0x1UL << FDCAN_PSR_EP_Pos) FLASH_FLAG_CRC_BUSY_BANK1 FLASH_SR_CRC_BUSY HRTIM_ADC4R_AD4TDC3_Pos (24U) EXTI_RTSR1_TR_Msk (0x3FFFFFUL << EXTI_RTSR1_TR_Pos) __ULACCUM_EPSILON__ 0x1P-32ULK FLASH_CCR_CLR_WRPERR_Pos (17U) FDCAN_NDAT1_ND22 FDCAN_NDAT1_ND22_Msk LL_ADC_INJ_RANK_3 (ADC_JDR3_REGOFFSET | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS) ETH_MMCRCRCEPR_RXCRCERR_Pos (0U) RCC_APB4RSTR_LPTIM5RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM5RST_Pos) HSEM_C1ISR_ISF8 HSEM_C1ISR_ISF8_Msk COMP_CFGRx_WINMODE COMP_CFGRx_WINMODE_Msk FLASH_SR_CRCRDERR_Msk (0x1UL << FLASH_SR_CRCRDERR_Pos) HRTIM_RSTCR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTCR_TIMDCMP1_Pos) RCC_D2CCIP2R_USBSEL_1 (0x2UL << RCC_D2CCIP2R_USBSEL_Pos) ADC_CALFACT_CALFACT_S_1 (0x002UL << ADC_CALFACT_CALFACT_S_Pos) CRS_ISR_ERRF_Pos (2U) FDCAN_TTIR_SWE_Msk (0x1UL << FDCAN_TTIR_SWE_Pos) __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 BDMA_Channel2 ((BDMA_Channel_TypeDef *) BDMA_Channel2_BASE) MDMA_GISR0_GIF13_Msk (0x1UL << MDMA_GISR0_GIF13_Pos) HRTIM_EECR1_EE1POL HRTIM_EECR1_EE1POL_Msk IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || ((SIZE) == MPU_REGION_SIZE_64B) || ((SIZE) == MPU_REGION_SIZE_128B) || ((SIZE) == MPU_REGION_SIZE_256B) || ((SIZE) == MPU_REGION_SIZE_512B) || ((SIZE) == MPU_REGION_SIZE_1KB) || ((SIZE) == MPU_REGION_SIZE_2KB) || ((SIZE) == MPU_REGION_SIZE_4KB) || ((SIZE) == MPU_REGION_SIZE_8KB) || ((SIZE) == MPU_REGION_SIZE_16KB) || ((SIZE) == MPU_REGION_SIZE_32KB) || ((SIZE) == MPU_REGION_SIZE_64KB) || ((SIZE) == MPU_REGION_SIZE_128KB) || ((SIZE) == MPU_REGION_SIZE_256KB) || ((SIZE) == MPU_REGION_SIZE_512KB) || ((SIZE) == MPU_REGION_SIZE_1MB) || ((SIZE) == MPU_REGION_SIZE_2MB) || ((SIZE) == MPU_REGION_SIZE_4MB) || ((SIZE) == MPU_REGION_SIZE_8MB) || ((SIZE) == MPU_REGION_SIZE_16MB) || ((SIZE) == MPU_REGION_SIZE_32MB) || ((SIZE) == MPU_REGION_SIZE_64MB) || ((SIZE) == MPU_REGION_SIZE_128MB) || ((SIZE) == MPU_REGION_SIZE_256MB) || ((SIZE) == MPU_REGION_SIZE_512MB) || ((SIZE) == MPU_REGION_SIZE_1GB) || ((SIZE) == MPU_REGION_SIZE_2GB) || ((SIZE) == MPU_REGION_SIZE_4GB)) TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos) __INT_LEAST16_WIDTH__ 16 __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK) MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) DMA_SxCR_TRBUFF DMA_SxCR_TRBUFF_Msk FLASH_CRCCR_CRC_BURST FLASH_CRCCR_CRC_BURST_Msk ADC_JDR1_JDATA_2 (0x00000004UL << ADC_JDR1_JDATA_Pos) ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) HSEM_C1IER_ISE6 HSEM_C1IER_ISE6_Msk USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) MPU_REGION_NUMBER0 ((uint8_t)0x00) SAI4_BASE (D3_APB1PERIPH_BASE + 0x5400UL) APSR_Q_Pos 27U HRTIM_TIMDIER_SET1DE_Pos (25U) __HAL_RCC_COMP12_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_COMP12RST) __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE RCC_APB4RSTR_LPUART1RST RCC_APB4RSTR_LPUART1RST_Msk TIM_TIM24_TI1_CAN_RTP TIM_TISEL_TI1SEL_1 FDCANCCU_CCFG_CDIV FDCANCCU_CCFG_CDIV_Msk DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk RCC_D3CCIPR_LPTIM345SEL_Pos (13U) HRTIM_TIMICR_SET1C_Msk (0x1UL << HRTIM_TIMICR_SET1C_Pos) __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET HRTIM_SET1R_EXTVNT1_Msk (0x1UL << HRTIM_SET1R_EXTVNT1_Pos) DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk RCC_USART16CLKSOURCE_PLL2 RCC_D2CCIP2R_USART16SEL_0 USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos) PWR_CR1_PLS_1 (0x2UL << PWR_CR1_PLS_Pos) HRTIM_BDTUPR_TIMRST2R HRTIM_BDTUPR_TIMRST2R_Msk DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk ETH_MACRXTXSR_NCARR_Pos (1U) CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk FDCAN_TTIE_RTMIE_Pos (4U) FMC_BTRx_BUSTURN_2 (0x4UL << FMC_BTRx_BUSTURN_Pos) FMC_BTRx_ACCMOD_0 (0x1UL << FMC_BTRx_ACCMOD_Pos) _REENT_INIT_RESERVED_8  ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) ETH_MMCTIMR_TXMCOLGPIM_Pos (15U) TIM17_AF1_BKINE_Pos (0U) SAI_xCR1_MCKEN SAI_xCR1_MCKEN_Msk HAL_FLASH_ERROR_STRB FLASH_FLAG_STRBERR HSEM_C1ISR_ISF20 HSEM_C1ISR_ISF20_Msk USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U) GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) FMC_SDTRx_TRP_2 (0x4UL << FMC_SDTRx_TRP_Pos) EXTI_RTSR1_TR19_Msk (0x1UL << EXTI_RTSR1_TR19_Pos) I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk __HAL_RCC_JPEG_CLK_SLEEP_ENABLE __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE MDMA_Channel14 ((MDMA_Channel_TypeDef *)MDMA_Channel14_BASE) DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) HRTIM_OUTR_IDLES2_Msk (0x1UL << HRTIM_OUTR_IDLES2_Pos) EXTI_EMR3_EM71_Msk (0x1UL << EXTI_EMR3_EM71_Pos) GPIO_PIN_0 ((uint16_t)0x0001) BDMA_CCR_CIRC_Pos (5U) USART_CR2_STOP_Pos (12U) QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE FDCAN_NDAT2_ND32_Pos (0U) USART_ISR_RXNE_RXFNE_Msk (0x1UL << USART_ISR_RXNE_RXFNE_Pos) SYSCFG_ETH_MII ((uint32_t)0x00000000) __section(x) __attribute__((__section__(x))) SPI_IER_MODFIE_Msk (0x1UL << SPI_IER_MODFIE_Pos) __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET GPIOD_BASE (D3_AHB1PERIPH_BASE + 0x0C00UL) FMC_SR_IFS_Pos (2U) OPAMP2_CSR_FORCEVP OPAMP2_CSR_FORCEVP_Msk SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos) TIM_TRGO2_OC3REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1) SAI3_Block_B ((SAI_Block_TypeDef *)SAI3_Block_B_BASE) I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) PWR_CSR1_PVDO_Msk (0x1UL << PWR_CSR1_PVDO_Pos) LTDC_ISR_RRIF_Msk (0x1UL << LTDC_ISR_RRIF_Pos) DIFSEL EXTI_IMR3_IM67_Msk (0x1UL << EXTI_IMR3_IM67_Pos) OPAMP1_CSR_OPAEN_Msk (0x1UL << OPAMP1_CSR_OPAEN_Pos) EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos) TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING SDMMC_ICR_VSWENDC SDMMC_ICR_VSWENDC_Msk __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOKLPEN) MDMA_REQUEST_DMA1_Stream2_TC ((uint32_t)0x00000002U) fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0) __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART2LPEN)) == 0U) ADC_JDR1_JDATA_6 (0x00000040UL << ADC_JDR1_JDATA_Pos) SAI1_IRQn ADC_SQRX_REGOFFSET_POS (8UL) HAL_NAND_Read_Page HAL_NAND_Read_Page_8b HRTIM_RSTBR_TIMDCMP1_Pos (25U) RCC_APB1LENR_UART8EN_Msk (0x1UL << RCC_APB1LENR_UART8EN_Pos) HRTIM_EEFR2_EE8FLTR HRTIM_EEFR2_EE8FLTR_Msk HRTIM1_TIMB ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMB_BASE) SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk __bounded  FDCAN_TTOCN_SWS_Pos (3U) SWPMI_CR_LPBK_Msk (0x1UL << SWPMI_CR_LPBK_Pos) __STDC_HOSTED__ 1 ETH_DMACCR_DSL ETH_DMACCR_DSL_Msk __HAL_RCC_HRTIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_HRTIMLPEN) DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk HRTIM_EECR1_EE2FAST_Msk (0x1UL << HRTIM_EECR1_EE2FAST_Pos) USB_OTG_DIEPCTL_EPENA_Pos (31U) FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION HRTIM_CPT2CR_TD1SET_Pos (24U) DMA2D_OMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos) HAL_NAND_Write_Page HAL_NAND_Write_Page_8b HRTIM_SET1R_EXTVNT10 HRTIM_SET1R_EXTVNT10_Msk RCC_CSICFGR_CSICAL_0 (0x01UL << RCC_CSICFGR_CSICAL_Pos) LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos) HSEM_C1ISR_ISF18 HSEM_C1ISR_ISF18_Msk __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_FEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_FEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_FEIF3_7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_FEIF3_7 : (uint32_t)0x00000000) ADC_OFR2_OFFSET2_1 (0x0000002UL << ADC_OFR2_OFFSET2_Pos) FDCAN_NDAT1_ND9 FDCAN_NDAT1_ND9_Msk __UINT16_C(c) c TIM_TRGO2_ENABLE TIM_CR2_MMS2_0 HSEM_C1ISR_ISF3_Pos (3U) FLASH_ACR_LATENCY_9WS (0x00000009UL) HRTIM_TIMCR_DELCMP2 HRTIM_TIMCR_DELCMP2_Msk RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos) RCC_APB1LENR_USART2EN_Pos (17U) HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 EXTI_SWIER1_SWIER15_Msk (0x1UL << EXTI_SWIER1_SWIER15_Pos) SWPMI_TDR_TD_Msk (0xFFFFFFFFUL << SWPMI_TDR_TD_Pos) ETH_MACMDIOAR_CR_DIV26_Pos (8U) UINT64_C(x) __UINT64_C(x) __SVID_VISIBLE 1 IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION)) isinf(__x) (__builtin_isinf_sign (__x)) USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk DfsdmClockSelection Dfsdm1ClockSelection I2C_OA2_MASK02 ((uint8_t)0x02U) FDCAN_NDAT1_ND15_Pos (15U) SYSCFG_SWITCH_PA0 SYSCFG_PMCR_PA0SO TIM_SR_TIF_Pos (6U) RCC_HSICFGR_HSITRIM_3 (0x08UL << RCC_HSICFGR_HSITRIM_Pos) TIM1_AF1_BKCMP2P TIM1_AF1_BKCMP2P_Msk __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_CECLPEN)) != 0U) ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER USB_OTG_GOTGCTL_BSESVLD_Pos (19U) SPI_CFG2_SP_Pos (19U) HRTIM_TIMISR_CMP4_Msk (0x1UL << HRTIM_TIMISR_CMP4_Pos) __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER EXTI_D3PMR1_MR4_Pos (4U) GPIO_AF10_OTG2_HS GPIO_AF10_OTG2_FS TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos) ADC_CHANNEL_11_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0) FDCAN_TURCF_DC_Msk (0x3FFFUL << FDCAN_TURCF_DC_Pos) EXTI_RTSR1_TR2_Msk (0x1UL << EXTI_RTSR1_TR2_Pos) JPEG_CR_OFNEIE_Pos (4U) __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET HRTIM_EEFR2_EE10FLTR_Msk (0xFUL << HRTIM_EEFR2_EE10FLTR_Pos) GPIO_AF6_SAI1 ((uint8_t)0x06) DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk I2C_CR2_AUTOEND_Pos (25U) __INT_FAST64_TYPE__ long long int RCC_LPUART1CLKSOURCE_LSE (RCC_D3CCIPR_LPUART1SEL_2 | RCC_D3CCIPR_LPUART1SEL_0) __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED FDCAN_TTIR_ELC_Msk (0x1UL << FDCAN_TTIR_ELC_Pos) EXTI_RTSR3_TR EXTI_RTSR3_TR_Msk RCC_RTCCLKSOURCE_HSE_DIV4 (0x00004300U) TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos) __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG LPTIM5 ((LPTIM_TypeDef *) LPTIM5_BASE) ETH_MACPFR_PM_Msk (0x1UL << ETH_MACPFR_PM_Pos) HRTIM_ADC1R_AD1TDPER HRTIM_ADC1R_AD1TDPER_Msk __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE DFSDM_FILTER_EXT_TRIG_LPTIM3 DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT RTC_DR_WDU RTC_DR_WDU_Msk SPI_CR1_MASRX_Msk (0x1UL << SPI_CR1_MASRX_Pos) RCC_FLAG_D1CKRDY ((uint8_t)0x2E) M_2_SQRTPI 1.12837916709551257390 HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT HSEM_C1ICR_ISC5 HSEM_C1ICR_ISC5_Msk LL_ADC_FLAG_AWD2_MST ADC_CSR_AWD2_MST UART5_BASE (D2_APB1PERIPH_BASE + 0x5000UL) EXTI_D3PMR1_MR20_Msk (0x1UL << EXTI_D3PMR1_MR20_Pos) HRTIM_FLTINR1_FLT3SRC_Msk (0x1UL << HRTIM_FLTINR1_FLT3SRC_Pos) BDMA_IFCR_CGIF7 BDMA_IFCR_CGIF7_Msk TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) TIM1_AF1_ETRSEL_Pos (14U) RCC_HSICALIBRATION_DEFAULT (0x40U) _OFF_T_DECLARED  HRTIM_OENR_TB1OEN_Pos (2U) FLASH_FLAG_WRPERR FLASH_SR_WRPERR I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) HRTIM_EECR2_EE9SNS_0 (0x1UL << HRTIM_EECR2_EE9SNS_Pos) FLASH_FLAG_STRBERR FLASH_SR_STRBERR long IS_ADC_MULTIMODE(__MODE__) (((__MODE__) == ADC_MODE_INDEPENDENT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT_INJECSIMULT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT_ALTERTRIG) || ((__MODE__) == ADC_DUALMODE_REGINTERL_INJECSIMULT) || ((__MODE__) == ADC_DUALMODE_INJECSIMULT) || ((__MODE__) == ADC_DUALMODE_REGSIMULT) || ((__MODE__) == ADC_DUALMODE_INTERL) || ((__MODE__) == ADC_DUALMODE_ALTERTRIG) ) RCC_CR_D2CKRDY_Msk (0x1UL << RCC_CR_D2CKRDY_Pos) MPU_TYPE_RALIASES 4U RCC_APB1LENR_TIM7EN RCC_APB1LENR_TIM7EN_Msk __WFE() __ASM volatile ("wfe") HRTIM_ADC1R_AD1TBRST_Msk (0x1UL << HRTIM_ADC1R_AD1TBRST_Pos) ADC_CFGR_DISCONTINUOUS_NUM(__NBR_DISCONTINUOUS_CONV__) (((__NBR_DISCONTINUOUS_CONV__) - 1UL) << ADC_CFGR_DISCNUM_Pos) FDCAN_ILS_BEUE_Pos (21U) __reent_assert(x) ((x) ? (void)0 : __assert_func(__FILE__, __LINE__, (char *)0, "REENT malloc succeeded")) DAC_CR_TSEL1 DAC_CR_TSEL1_Msk EXTI_LINE28 ((uint32_t)0x1C) HRTIM_ADC1R_AD1EEV1 HRTIM_ADC1R_AD1EEV1_Msk HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 ___int_least64_t_defined 1 EXTI_D3PCR2L_PCS41_Msk (0x3UL << EXTI_D3PCR2L_PCS41_Pos) MDMA_GISR0_GIF4_Msk (0x1UL << MDMA_GISR0_GIF4_Pos) FMC_SR_ILEN FMC_SR_ILEN_Msk HAL_ADC_STATE_AWD3 (0x00040000UL) COMP_CFGRx_INMSEL COMP_CFGRx_INMSEL_Msk RCC_CSICFGR_CSICAL_Pos (0U) LL_ADC_LEFT_BIT_SHIFT_5 (ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_0) __HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOGLPEN)) != 0U) PLLRGE TIM15_AF1_BKINE TIM15_AF1_BKINE_Msk TIM_DMABASE_DCR 0x00000012U FLASH_OPTCR_MER_Msk (0x1UL << FLASH_OPTCR_MER_Pos) GeneralCallMode HSEM_R_LOCK HSEM_R_LOCK_Msk ADC_OFR1_OFFSET1_23 (0x0800000UL << ADC_OFR1_OFFSET1_Pos) CoreDebug_DHCSR_C_STEP_Pos 2U EXTI_PR3_PR85_Pos (21U) RCC_D3CFGR_D3PPRE RCC_D3CFGR_D3PPRE_Msk HRTIM_ADC2R_AD2TCC2 HRTIM_ADC2R_AD2TCC2_Msk LPTIM_ICR_CMPMCF_Pos (0U) UART4_IRQn RCC_D2CFGR_D2PPRE1_DIV8_Pos (5U) CEC_CFGR_SFTOPT_Pos (8U) OPAMP2_CSR_USERTRIM_Msk (0x1UL << OPAMP2_CSR_USERTRIM_Pos) FDCAN_TTILS_CSMS_Pos (2U) FDCAN_RXF1S_F1PI_Pos (16U) HRTIM_ADC3R_AD3MC1_Msk (0x1UL << HRTIM_ADC3R_AD3MC1_Pos) HRTIM_EEFR1_EE5LTCH_Msk (0x1UL << HRTIM_EEFR1_EE5LTCH_Pos) __HAL_RCC_FDCAN_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_FDCANRST) I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) SCB_ITCMCR_RETEN_Pos 2U ETH_MACCR_ECRSFD ETH_MACCR_ECRSFD_Msk SYSCFG_PMCR_PA0SO_Pos (24U) TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk L_ctermid 16 ETH_MACCR_PRELEN ETH_MACCR_PRELEN_Msk FLASH_IT_EOP_BANK2 (FLASH_CR_EOPIE | 0x80000000U) SPI_IER_CRCEIE_Pos (7U) __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk USB_OTG_GINTSTS_USBSUSP_Pos (11U) __HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (__HAL_DMA_STREAM_DISABLE_IT((__HANDLE__), (__INTERRUPT__))) : (__HAL_BDMA_CHANNEL_DISABLE_IT((__HANDLE__), (__INTERRUPT__)))) IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD FMC_PMEM_MEMHIZ_5 (0x20UL << FMC_PMEM_MEMHIZ_Pos) __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) != 0U) __HAL_RCC_CRS_GET_FLAG(__FLAG__) (READ_BIT(CRS->ISR, (__FLAG__)) == (__FLAG__)) QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk __HAL_DBGMCU_FREEZE_FDCAN() (DBGMCU->APB1HFZ1 |= (DBGMCU_APB1HFZ1_DBG_FDCAN)) USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) DBGMCU_APB1LFZ1_DBG_TIM14_Pos (8U) HRTIM_MICR_MCMP4_Pos (3U) HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 HRTIM_DTR_DTFLK_Msk (0x1UL << HRTIM_DTR_DTFLK_Pos) __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET FMC_Bank1_R ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE) HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 __signed signed ADC_JDR4_REGOFFSET (0x00000300UL) VREFBUF_CCR_TRIM_Msk (0x3FUL << VREFBUF_CCR_TRIM_Pos) ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26UL) FDCAN_NDAT1_ND25 FDCAN_NDAT1_ND25_Msk __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED D3_AHB1PERIPH_BASE (PERIPH_BASE + 0x18020000UL) USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos) __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE FDCAN_TTOCN_ECS FDCAN_TTOCN_ECS_Msk IS_RCC_SPI6CLK(__SOURCE__) (((__SOURCE__) == RCC_SPI6CLKSOURCE_D3PCLK1) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_HSI) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_CSI) || ((__SOURCE__) == RCC_SPI6CLKSOURCE_HSE)) DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk USB_OTG_HCINTMSK_XFRCM_Pos (0U) __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++)) HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 FLASH_KEY1 0x45670123U LTDC_LxCR_CLUTEN_Msk (0x1UL << LTDC_LxCR_CLUTEN_Pos) BDMA_FLAG_GL6 ((uint32_t)0x01000000) HRTIM_EEFR2_EE10LTCH_Pos (24U) HRTIM_FLTINR2_FLT5F_Pos (3U) TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) ETH_MACCR_ARP ETH_MACCR_ARP_Msk SPI_IER_DXPIE_Pos (2U) CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) MDMA_CSAR_SAR MDMA_CSAR_SAR_Msk FDCAN_CCCR_MON_Pos (5U) HRTIM_RSTBR_TIMACMP1_Msk (0x1UL << HRTIM_RSTBR_TIMACMP1_Pos) HRTIM_DTR_SDTR_Pos (9U) HRTIM_RSTDR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTDR_TIMBCMP4_Pos) RCC_RTCCLKSOURCE_HSE_DIV26 (0x0001A300U) APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) RCC_PLLCFGR_DIVP1EN_Pos (16U) USB_OTG_GINTMSK_OTGINT_Pos (2U) DMAMUX_RGCFR_COF5_Pos (5U) I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) DBGMCU_APB4FZ1_DBG_LPTIM5_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM5_Pos) DMA_LISR_HTIF1_Pos (10U) __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE LL_ADC_REG_TRIG_EXT_TIM4_CH4 (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) RCC_PLLCFGR_PLL2RGE_3 (0x3UL << RCC_PLLCFGR_PLL2RGE_Pos) DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) RCC_RTCCLKSOURCE_HSE_DIV25 (0x00019300U) DMAMUX_CFR_CSOF9_Pos (9U) DMA2D_FGPFCCR_CSS_1 (0x2UL << DMA2D_FGPFCCR_CSS_Pos) TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) RCC_HSICFGR_HSICAL_8 (0x100UL << RCC_HSICFGR_HSICAL_Pos) UINT_FAST8_MAX (__UINT_FAST8_MAX__) ADC_SINGLEDIFF_CALIB_FACTOR_MASK (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S) DMA2_Stream5_BASE (DMA2_BASE + 0x088UL) FP_ZERO 2 USB_OTG_GUSBCFG_TOCAL_Pos (0U) ETH_MACA1HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA1HR_ADDRHI_Pos) __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x DBGMCU_APB2FZ1_DBG_HRTIM DBGMCU_APB2FZ1_DBG_HRTIM_Msk HRTIM_ADC3R_AD3MC2 HRTIM_ADC3R_AD3MC2_Msk HRTIM_RST2R_UPDATE_Pos (31U) PWR_WKUPEPR_WKUPPUPD5_Pos (24U) EXTI_REG_SHIFT 16U USE_HAL_NAND_REGISTER_CALLBACKS 0U ADC_CFGR_DFSDM(__HANDLE__) ((__HANDLE__)->Init.DFSDMConfig) I2C_CR1_SMBHEN_Pos (20U) SYSCFG_EXTICR3_EXTI8_PB (0x00000001U) EXTI_D3PMR1_MR11_Msk (0x1UL << EXTI_D3PMR1_MR11_Pos) DBGMCU_APB4FZ1_DBG_RTC DBGMCU_APB4FZ1_DBG_RTC_Msk GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) ETH_MACMDIODR_MD_Pos (0U) OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED DFSDM_FLTISR_AWDF_Pos (4U) HSEM_CR_KEY_Msk (0xFFFFUL << HSEM_CR_KEY_Pos) EXTI_IMR2_IM55_Pos (23U) HRTIM_TIMCR_TDU_Pos (22U) ETH_MMCTIMR_TXLPITRCIM_Pos (27U) __HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) == 0U) USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk HRTIM_ADC4R_AD4EEV7 HRTIM_ADC4R_AD4EEV7_Msk ADC_DUALMODE_INJECSIMULT (LL_ADC_MULTI_DUAL_INJ_SIMULT) HRTIM_CPT1CR_EXEV4CPT HRTIM_CPT1CR_EXEV4CPT_Msk USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos) RTC_DR_MU RTC_DR_MU_Msk DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk VCNL4000_ADDRESS 0x13<<1 SCB_HFSR_VECTTBL_Pos 1U FDCAN_TTIR_SE2_Pos (13U) HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos) IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) __USFRACT_MAX__ 0XFFP-8UHR __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) TIM_CHANNEL_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] : ((__CHANNEL__) == TIM_CHANNEL_4) ? (__HANDLE__)->ChannelState[3] : ((__CHANNEL__) == TIM_CHANNEL_5) ? (__HANDLE__)->ChannelState[4] : (__HANDLE__)->ChannelState[5]) DBGMCU_APB4FZ1_DBG_I2C4 DBGMCU_APB4FZ1_DBG_I2C4_Msk HAL_ADC_MODULE_ENABLED  USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk __HAL_RCC_ETH1TX_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1TXEN) != 0U) GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk ADC_OFR1_OFFSET1_20 (0x0100000UL << ADC_OFR1_OFFSET1_Pos) ADC_OFR1_OFFSET1_1 (0x0000002UL << ADC_OFR1_OFFSET1_Pos) TIM_TS_ITR13 (TIM_SMCR_TS_0 | TIM_SMCR_TS_4) HRTIM_EECR1_EE5SRC_Pos (24U) FMC_BCRx_WAITPOL FMC_BCRx_WAITPOL_Msk RCC_AHB3LPENR_ITCMLPEN_Msk (0x1UL << RCC_AHB3LPENR_ITCMLPEN_Pos) HRTIM_SET1R_MSTCMP2_Pos (9U) MDMA_GISR0_GIF12_Pos (12U) COMP_CFGRx_POLARITY_Msk (0x1UL << COMP_CFGRx_POLARITY_Pos) RCC_AHB3ENR_SDMMC1EN_Msk (0x1UL << RCC_AHB3ENR_SDMMC1EN_Pos) I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk RCC_RNGCLKSOURCE_LSI RCC_D2CCIP2R_RNGSEL EXTI_IMR2_IM57 EXTI_IMR2_IM57_Msk AddrEventCount __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX TIM17_AF1_BKDF1BK2E_Pos (8U) USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) == 0U) SDMMC_STA_RXFIFOHF_Pos (15U) __USAT(ARG1,ARG2) __extension__ ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) ETH_MACCR_SARC_Msk (0x7UL << ETH_MACCR_SARC_Pos) SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk ETH_MACPPSCR_PPSCTRL_Pos (0U) ETH_DMACIER_TXSE_Msk (0x1UL << ETH_DMACIER_TXSE_Pos) DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos) HSEM_C1ICR_ISC4_Msk (0x1UL << HSEM_C1ICR_ISC4_Pos) ETH_MACPFR_DBF ETH_MACPFR_DBF_Msk FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI1SEL))) __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE __HAL_ADC_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) LTDC_BCCR_BCGREEN LTDC_BCCR_BCGREEN_Msk SDMMC_MASK_DATAENDIE_Pos (8U) __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) != 0U) RTC_BKP8R_Pos (0U) DWT_MASK_MASK_Msk (0x1FUL ) RCC_D2CCIP1R_FDCANSEL_1 (0x2UL << RCC_D2CCIP1R_FDCANSEL_Pos) LL_ADC_OVS_SHIFT_RIGHT_2 ( ADC_CFGR2_OVSS_1 ) HRTIM_FLTR_FLT5EN_Pos (4U) SPI_CFG2_CPHA_Msk (0x1UL << SPI_CFG2_CPHA_Pos) USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos) __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (__HAL_DMA_STREAM_GET_IT_SOURCE((__HANDLE__), (__INTERRUPT__))) : (__HAL_BDMA_CHANNEL_GET_IT_SOURCE((__HANDLE__), (__INTERRUPT__)))) LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos) ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk HRTIM_ADC3R_AD3TEPER HRTIM_ADC3R_AD3TEPER_Msk __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE USART_GTPR_PSC USART_GTPR_PSC_Msk RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos) OPAMP_CSR_FORCEVP_Msk (0x1UL << OPAMP_CSR_FORCEVP_Pos) USB_OTG_GPWRDN_ADPIF_Pos (23U) EXTI_SWIER1_SWIER21 EXTI_SWIER1_SWIER21_Msk CRS_CR_SYNCWARNIE_Msk (0x1UL << CRS_CR_SYNCWARNIE_Pos) RCC_D1CFGR_HPRE_0 (0x1UL << RCC_D1CFGR_HPRE_Pos) USART_CR2_LINEN_Pos (14U) MPU_REGION_SIZE_1KB ((uint8_t)0x09) HRTIM_EECR2_EE6POL HRTIM_EECR2_EE6POL_Msk HRTIM_RST2R_MSTCMP2 HRTIM_RST2R_MSTCMP2_Msk __ptr_t void * USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) SPDIFRX_VERR_MINREV SPDIFRX_VERR_MINREV_Msk EXTI_PR1_PR19_Pos (19U) TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) HSI48_TIMEOUT_VALUE (2U) HRTIM_RSTR_EXTEVNT7_Pos (15U) OPAMP1_OTR_TRIMOFFSETN OPAMP1_OTR_TRIMOFFSETN_Msk HAL_DMAMUX2_SYNC_I2C4_WKUP 10U TIM5_IRQn __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE FLASH_OPTSR_FZ_IWDG_STOP_Msk (0x1UL << FLASH_OPTSR_FZ_IWDG_STOP_Pos) GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) LL_ADC_REG_RANK_14 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) DMAMUX_RGxCR_OIE_Pos (8U) JPEG_CR_OFF JPEG_CR_OFF_Msk SPDIFRX_SIDR_SID SPDIFRX_SIDR_SID_Msk TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) ADC_CR_LINCALRDYW2_Msk (0x1UL << ADC_CR_LINCALRDYW2_Pos) HRTIM_BMTRGR_TDCMP1_Pos (21U) HRTIM_TIMCR_DACSYNC_1 (0x2UL << HRTIM_TIMCR_DACSYNC_Pos) DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) EXTI_FTSR1_TR16_Pos (16U) SWPMI_IER_RXBFIE SWPMI_IER_RXBFIE_Msk FDCAN_CCCR_PXHD_Pos (12U) COMP_CFGRx_BLANKING_0 (0x1UL << COMP_CFGRx_BLANKING_Pos) LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS ( ADC_SQR1_L_1 | ADC_SQR1_L_0) I2C_ICR_NACKCF_Pos (4U) LTDC_LxWVPCR_WVSTPOS LTDC_LxWVPCR_WVSTPOS_Msk FDCAN_IR_TSW_Pos (16U) HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 HRTIM_ADC1R_AD1TCC3_Msk (0x1UL << HRTIM_ADC1R_AD1TCC3_Pos) __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE HRTIM_CPT2CR_EXEV6CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV6CPT_Pos) SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) ETH_MACCR_DC ETH_MACCR_DC_Msk EXTI_EMR2_EM49 EXTI_EMR2_EM49_Msk LTDC_LxCR_LEN_Msk (0x1UL << LTDC_LxCR_LEN_Pos) LL_ADC_REG_TRIG_EXT_TIM8_TRGO (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) TPI_FIFO0_ETM0_Pos 0U __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,__ADC_RESOLUTION__) (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF) / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__), (__ADC_RESOLUTION__), LL_ADC_RESOLUTION_16B) ) ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING EXTI_LINE70 ((uint32_t)0x46) FDCAN_TTOCF_OM FDCAN_TTOCF_OM_Msk RCC_APB1HRSTR_SWPMIRST_Pos (2U) LPTIM_CFGR_CKFLT_Pos (3U) ADC_JDR3_JDATA_8 (0x00000100UL << ADC_JDR3_JDATA_Pos) RCC_APB4LPENR_SAI4LPEN RCC_APB4LPENR_SAI4LPEN_Msk EXTI_FTSR1_TR4 EXTI_FTSR1_TR4_Msk FLASH_SR_EOP FLASH_SR_EOP_Msk __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE ETH_MACECR_SPEN ETH_MACECR_SPEN_Msk DBGMCU_CR_DBG_CKD1EN_Msk (0x1UL << DBGMCU_CR_DBG_CKD1EN_Pos) IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG)) SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) SPI_IFCR_CRCEC_Pos (7U) FLASH_CCR_CLR_WRPERR_Msk (0x1UL << FLASH_CCR_CLR_WRPERR_Pos) __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET FDCAN_TTIE_TXOE FDCAN_TTIE_TXOE_Msk _READ_WRITE_BUFSIZE_TYPE int FMC_SDTRx_TXSR_2 (0x4UL << FMC_SDTRx_TXSR_Pos) GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) __HAL_RCC_SAI4_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_SAI4RST) MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) RCC_APB1LLPENR_UART8LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART8LPEN_Pos) TIM_EGR_B2G_Pos (8U) EXTI_D3PCR1H_PCS20_Msk (0x3UL << EXTI_D3PCR1H_PCS20_Pos) HRTIM_ADC3R_AD3TBC4 HRTIM_ADC3R_AD3TBC4_Msk HRTIM_ADC2R_AD2TCC4_Pos (20U) SCB_ICSR_PENDSVSET_Pos 28U __uint32_t RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos) __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE() TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) SPI_CR1_TCRCINI_Pos (15U) EXTI_LINE61 ((uint32_t)0x3D) HRTIM_CR1_MUDIS_Pos (0U) FLASH_CR_CRCENDIE_Pos (27U) HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL DMA_HISR_FEIF7_Pos (22U) HRTIM_ADC4R_AD4EEV8_Msk (0x1UL << HRTIM_ADC4R_AD4EEV8_Pos) RCC_APB1LENR_UART5EN_Msk (0x1UL << RCC_APB1LENR_UART5EN_Pos) DMAMUX1_Channel9_BASE (DMAMUX1_BASE + 0x0024UL) BDMA_Channel7_IRQn FDCAN_RXF0S_F0F_Msk (0x1UL << FDCAN_RXF0S_F0F_Pos) DMAR __HAL_LTDC_LAYER LTDC_LAYER __HAL_PWR_CLEAR_FLAG(__FLAG__) SET_BIT(PWR->CPUCR, PWR_CPUCR_CSSF) HRTIM_RSTR_EXTEVNT10_Pos (18U) SDMMC_STA_DPSMACT_Msk (0x1UL << SDMMC_STA_DPSMACT_Pos) LL_ADC_FLAG_JEOS ADC_ISR_JEOS __HAL_RCC_TIM16_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM16EN) == 0U) USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD Oversampling TIM15_AF1_BKCMP1P TIM15_AF1_BKCMP1P_Msk USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) ADC_CR_ADVREGEN_Pos (28U) __HAL_RCC_APB1H_RELEASE_RESET() (RCC->APB1HRSTR = 0x00U) USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos) USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk HRTIM_TIMCR_DELCMP2_1 (0x2UL << HRTIM_TIMCR_DELCMP2_Pos) TIM_DMABASE_SR 0x00000004U HRTIM_RST1R_TIMEVNT7_Pos (18U) TIM_HandleTypeDef _REENT_CLEANUP(_ptr) ((_ptr)->__cleanup) FMC_BCRx_CBURSTRW FMC_BCRx_CBURSTRW_Msk DFSDM_FLTCR1_RSWSTART_Pos (17U) ETH_MMCTIMR_TXGPKTIM_Pos (21U) __HAL_RCC_GET_SDMMC_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_SDMMCSEL))) ADC_RIGHTBITSHIFT_2 (LL_ADC_OVS_SHIFT_RIGHT_2) __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE HRTIM_MCR_TBCEN HRTIM_MCR_TBCEN_Msk ADC_JDR2_JDATA_16 (0x00010000UL << ADC_JDR2_JDATA_Pos) HRTIM_MISR_MCMP3_Pos (2U) OPAMP ((OPAMP_TypeDef *) OPAMP_BASE) ADC_SMPR2_SMP12_Pos (6U) TIM_SR_SBIF TIM_SR_SBIF_Msk GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) RCC_PLLCKSELR_PLLSRC_CSI_Msk (0x1UL << RCC_PLLCKSELR_PLLSRC_CSI_Pos) PWR_WKUPCR_WKUPC2 PWR_WKUPCR_WKUPC2_Msk ADC_OFR1_OFFSET1_5 (0x0000020UL << ADC_OFR1_OFFSET1_Pos) FMC_BCRx_WAITEN FMC_BCRx_WAITEN_Msk __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSULPIEN) != 0U) __FAST32  USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U) LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk __HAL_TIM_GET_UIFCPY(__COUNTER__) (((__COUNTER__) & (TIM_CNT_UIFCPY)) == (TIM_CNT_UIFCPY)) __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE HAL_FLASH_ERROR_WRP FLASH_FLAG_WRPERR USART_CR2_CPHA USART_CR2_CPHA_Msk HRTIM_CPT1CR_TC1SET_Pos (20U) QUADSPI_CR_EN_Pos (0U) CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos) LL_ADC_REG_TRIG_EXT_TIM1_CH1 (ADC_REG_TRIG_EXT_EDGE_DEFAULT) DMAMUX2_RequestGenerator3_BASE (DMAMUX2_BASE + 0x010CUL) ETH_MACHWF1R_AVSEL_Pos (20U) __HAL_RCC_GPIOI_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOIRST) __HAL_RCC_D3SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_D3SRAM1LPEN)) != 0U) __STDINT_EXP(x) __ ##x ##__ EXTI_SWIER1_SWIER2_Msk (0x1UL << EXTI_SWIER1_SWIER2_Pos) LPTIM_CFGR_ENC_Pos (24U) FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16 GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) EXTI_EMR1_EM22_Msk (0x1UL << EXTI_EMR1_EM22_Pos) IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) ((INSTANCE) == COMP2) SYSCFG_PMCR_EPIS_SEL_1 (0x2UL << SYSCFG_PMCR_EPIS_SEL_Pos) FDCAN_TTIR_IWT_Pos (15U) __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE FDCAN_TTIR_SBC_Pos (0U) __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE __HAL_RCC_AXISRAM_CLK_SLEEP_DISABLE __HAL_RCC_D1SRAM1_CLK_SLEEP_DISABLE __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET BDMA_REQUEST_I2C4_RX 13U __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE RCC_RSR_IWDG1RSTF_Msk (0x1UL << RCC_RSR_IWDG1RSTF_Pos) GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) HRTIM_OUTR_POL2 HRTIM_OUTR_POL2_Msk SYSCFG_EXTICR1_EXTI1_PJ (0x00000090U) SAI1 ((SAI_TypeDef *) SAI1_BASE) ETH_MTLTQDR_TRCSTS_FLUSHING (0x00000006U) FDCAN_IE_TEFLE FDCAN_IE_TEFLE_Msk USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk GPIO_PUPDR_PUPD5_Pos (10U) ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTSEL) << (4U * 0UL)) | ((ADC_CFGR_EXTSEL) << (4U * 1UL)) | ((ADC_CFGR_EXTSEL) << (4U * 2UL)) | ((ADC_CFGR_EXTSEL) << (4U * 3UL)) ) ETH_MMCRAEPR_RXALGNERR_Pos (0U) __HAL_RCC_SAI3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SAI3LPEN) DMA2D_FGPFCCR_AM DMA2D_FGPFCCR_AM_Msk OB_ST_RAM_SIZE_8KB FLASH_OPTSR_ST_RAM_SIZE_1 JPEG_CONFR2_NMCU_Msk (0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos) USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk HRTIM_SET1R_MSTPER_Msk (0x1UL << HRTIM_SET1R_MSTPER_Pos) HRTIM_EEFR1_EE1FLTR_1 (0x2UL << HRTIM_EEFR1_EE1FLTR_Pos) RCC_MCO_DIV8 RCC_MCODIV_8 ADC_CALFACT2_LINCALFACT_2 (0x00000004UL << ADC_CALFACT2_LINCALFACT_Pos) __HAL_RCC_ETH1RX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETH1RXLPEN)) HRTIM_EECR2_EE10SRC_0 (0x1UL << HRTIM_EECR2_EE10SRC_Pos) RTC_BKP21R_Msk (0xFFFFFFFFUL << RTC_BKP21R_Pos) DMA_REQUEST_USART2_RX 43U ADC_OFR2_OFFSET2_CH_Pos (26U) ADC_CR_ADCALDIF_Pos (30U) RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) __HAL_RCC_WWDG_CLK_DISABLE __HAL_RCC_WWDG1_CLK_DISABLE __HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOGLPEN)) == 0U) HRTIM_TIMDIER_CMP1DE_Pos (16U) SPI_CFG2_SP_Msk (0x7UL << SPI_CFG2_SP_Pos) HRTIM_RSTBR_TIMCCMP1 HRTIM_RSTBR_TIMCCMP1_Msk EXTI_PR1_PR EXTI_PR1_PR_Msk HRTIM_RSTR_MSTPER_Msk (0x1UL << HRTIM_RSTR_MSTPER_Pos) ADC_INJ_RANK_2_JSQR_BITOFFSET_POS (ADC_JSQR_JSQ2_Pos) JPEG_CFR_CHPDF JPEG_CFR_CHPDF_Msk QUADSPI_IRQn __SCB_ICACHE_LINE_SIZE 32U USB_OTG_GPWRDN_ADPIF USB_OTG_GPWRDN_ADPIF_Msk MDIOS_CR_RDIE MDIOS_CR_RDIE_Msk ADC_JDR3_JDATA_20 (0x00100000UL << ADC_JDR3_JDATA_Pos) __UDQ_FBIT__ 64 RCC_FLAG_LPWR1RST ((uint8_t)0x9E) ETH_MACDR_TFCSTS_IDLE (0U) RCC_APB4LPENR_LPTIM4LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM4LPEN_Pos) GPIO_AF4_USART1 ((uint8_t)0x04) ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) EXTI_FTSR1_TR6_Msk (0x1UL << EXTI_FTSR1_TR6_Pos) FDCAN_TTOCF_TM FDCAN_TTOCF_TM_Msk HRTIM_MCR_CONT_Pos (3U) RCC_USART6CLKSOURCE_HSI RCC_USART16CLKSOURCE_HSI DMAMUX1_Channel0_BASE (DMAMUX1_BASE) ADC_CALFACT2_LINCALFACT_15 (0x00008000UL << ADC_CALFACT2_LINCALFACT_Pos) SCB_DTCMCR_SZ_Pos 3U HSEM_C1MISR_MISF21_Pos (21U) LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk COMP1_BASE (COMP12_BASE + 0x0CUL) RCC_RNGCLKSOURCE_PLL RCC_D2CCIP2R_RNGSEL_0 DMA2D_IFCR_CTWIF_Pos (2U) RCC_MCO1SOURCE_HSE RCC_CFGR_MCO1_1 HRTIM_TIMDIER_SET2IE_Pos (11U) __HAL_RCC_SDMMC2_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_SDMMC2EN)) RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos) __printf0like(fmtarg,firstvararg)  GPIO_OTYPER_OT5_Pos (5U) __HAL_BDMA_CHANNEL_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR & (DMA_TO_BDMA_IT(__INTERRUPT__)))) HRTIM_CPT1CR_TIMDCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMDCMP2_Pos) GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET ADC_CR_LINCALRDYW5_Pos (26U) BDMA_IFCR_CGIF3_Pos (12U) ETH_MMCTIMR_TXGPKTIM_Msk (0x1UL << ETH_MMCTIMR_TXGPKTIM_Pos) RCC_APB4LPENR_LPTIM2LPEN RCC_APB4LPENR_LPTIM2LPEN_Msk __HAL_RCC_USB_OTG_HS_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_DISABLE() IS_RCC_CRS_SYNC_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB2) || ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_LSE) || ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB1) || ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_PIN)) RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) FDCAN_NDAT2_ND56 FDCAN_NDAT2_ND56_Msk HRTIM_MCR_MREPU HRTIM_MCR_MREPU_Msk SAI_PDMCR_PDMEN SAI_PDMCR_PDMEN_Msk ADC_CHANNEL_19_SMP (ADC_SMPR2_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) FLASH_IT_CRCEND_BANK2 (FLASH_CR_CRCENDIE | 0x80000000U) RCC_APB4LPENR_I2C4LPEN_Pos (7U) RCC_APB2RSTR_SAI3RST RCC_APB2RSTR_SAI3RST_Msk SDMMC_CMD_WAITRESP_Pos (8U) __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE PWR_WAKEUP_FLAG4 PWR_WKUPFR_WKUPF4 __SIZEOF_PTRDIFF_T__ 4 COMP_OR_AFOPK2_Msk (0x1UL << COMP_OR_AFOPK2_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD SPI_CFG1_CRCSIZE_Msk (0x1FUL << SPI_CFG1_CRCSIZE_Pos) __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2 RCC_FLAG_D2CKRDY ((uint8_t)0x2F) EXTI_EMR2_EM52_Msk (0x1UL << EXTI_EMR2_EM52_Pos) DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk EXTI_IMR3_IM77 EXTI_IMR3_IM77_Msk QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk MODER __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) HRTIM_EEFR2_EE6FLTR_0 (0x1UL << HRTIM_EEFR2_EE6FLTR_Pos) FDCAN_TTILS_SE1S_Pos (12U) DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos) __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET HRTIM_EECR2_EE7SNS_Msk (0x3UL << HRTIM_EECR2_EE7SNS_Pos) ETH_DMACRCR_RPBL ETH_DMACRCR_RPBL_Msk SWPMI_IER_RDYIE_Msk (0x1UL << SWPMI_IER_RDYIE_Pos) DMA_LISR_FEIF0_Pos (0U) DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) JPEG_CONFR4_HD_Msk (0x1UL << JPEG_CONFR4_HD_Pos) HRTIM_BMCR_TCBM HRTIM_BMCR_TCBM_Msk RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) RCC_APB2RSTR_SPI5RST_Pos (20U) OPAMP1_CSR_FORCEVP_Pos (1U) ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) TIM_TIM1_ETR_COMP1_OUT TIM_TIM1_ETR_COMP1 __LACCUM_EPSILON__ 0x1P-31LK RCC_USART1CLKSOURCE_CSI RCC_USART16CLKSOURCE_CSI SDMMC_ICR_IDMATEC SDMMC_ICR_IDMATEC_Msk SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) ADC_CFGR_DISCNUM_Pos (17U) GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING) SWPMI_IER_RXBFIE_Msk (0x1UL << SWPMI_IER_RXBFIE_Pos) LTDC_LxCKCR_CKBLUE_Msk (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos) LL_ADC_REG_CONV_SINGLE (0x00000000UL) TIM_TISEL_TI3SEL_Pos (16U) __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) != 0U) EXTI_RTSR1_TR15 EXTI_RTSR1_TR15_Msk HRTIM_TIMICR_CMP3C_Msk (0x1UL << HRTIM_TIMICR_CMP3C_Pos) GPIO_BSRR_BR15_Pos (31U) DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) RCC_APB1LRSTR_TIM13RST_Pos (7U) ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) WWDG_CFR_WDGTB_2 (0x4UL << WWDG_CFR_WDGTB_Pos) __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE SWPMI_ISR_RXNE_Pos (5U) __lock_annotate(x)  FDCAN_RXF0S_F0GI_Msk (0x3FUL << FDCAN_RXF0S_F0GI_Pos) SWPMI_ICR_CTXUNRF_Msk (0x1UL << SWPMI_ICR_CTXUNRF_Pos) EXTI_D3PMR1_MR6_Pos (6U) DMA2D_ISR_CAEIF DMA2D_ISR_CAEIF_Msk PWR_CR3_USB33DEN_Msk (0x1UL << PWR_CR3_USB33DEN_Pos) SPDIFRX_DR1_V_Msk (0x1UL << SPDIFRX_DR1_V_Pos) USB2_OTG_FS_PERIPH_BASE (0x40080000UL) RCC_STOP_KERWAKEUPCLOCK_HSI (0x00000000U) SCB_STIR_INTID_Pos 0U ADC_JDR1_JDATA_28 (0x10000000UL << ADC_JDR1_JDATA_Pos) __compiler_membar() __asm __volatile(" " : : : "memory") JPEG_CONFR1_NS_Pos (6U) CEC_ISR_TXACKE_Pos (12U) ADC_OFR2_OFFSET2_2 (0x0000004UL << ADC_OFR2_OFFSET2_Pos) FDCAN_NDAT2_ND43_Msk (0x1UL << FDCAN_NDAT2_ND43_Pos) TIM_CR2_MMS TIM_CR2_MMS_Msk FLASH_CR_SNB_1 (0x2UL << FLASH_CR_SNB_Pos) __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET TIM_SMCR_ETPS_Pos (12U) USB_OTG_DAINTMSK_OEPM_Pos (16U) HRTIM_ADC2R_AD2TBC2_Pos (14U) FDCAN_NDAT2_ND34_Pos (2U) RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) RCC_D3CFGR_D3PPRE_Pos (4U) PWR_FLAG_TEMPL (0x15U) FDCAN_RXF1C_F1S_Msk (0x7FUL << FDCAN_RXF1C_F1S_Pos) HRTIM_ADC2R_AD2TBC4_Msk (0x1UL << HRTIM_ADC2R_AD2TBC4_Pos) __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET __HAL_RCC_MDMA_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_MDMALPEN)) SYSCFG_EXTICR3_EXTI11_PG (0x00006000U) USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk RNG_CR_IE_Pos (3U) FLASH_OPTSR_BOR_LEV_0 (0x1UL << FLASH_OPTSR_BOR_LEV_Pos) SPI_SR_EOT_Msk (0x1UL << SPI_SR_EOT_Pos) __HAL_RCC_SPI1_CONFIG __HAL_RCC_SPI123_CONFIG HRTIM_EECR1_EE1POL_Pos (2U) __NEWLIB__ 4 TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE GPIO_AFRL_AFSEL1_Pos (4U) GPIO_IDR_ID9 GPIO_IDR_ID9_Msk MDMA_REQUEST_SDMMC1_COMMAND_END ((uint32_t)0x0000001FU) FDCAN_ECR_CEL FDCAN_ECR_CEL_Msk FDCANCCU_CWD_WDC FDCANCCU_CWD_WDC_Msk I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk EXTI_EMR3_EM69 EXTI_EMR3_EM69_Msk __HAL_RCC_JPEG_CLK_SLEEP_DISABLE __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE MDMA_FLAG_BFTC ((uint32_t)MDMA_CISR_TCIF) SWPMI_ISR_TXBEF SWPMI_ISR_TXBEF_Msk RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos) DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL ) RCC_PLLCFGR_PLL3RGE_Msk (0x3UL << RCC_PLLCFGR_PLL3RGE_Pos) DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos) HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 RCC_AHB4RSTR_GPIOIRST RCC_AHB4RSTR_GPIOIRST_Msk SDMMC_STA_RXOVERR_Msk (0x1UL << SDMMC_STA_RXOVERR_Pos) RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk HRTIM_BMCR_TCBM_Pos (19U) RCC_D2CCIP1R_SPI123SEL RCC_D2CCIP1R_SPI123SEL_Msk DMA2D_BGPFCCR_AM_0 (0x1UL << DMA2D_BGPFCCR_AM_Pos) USB_OTG_GOTGCTL_SRQ_Pos (1U) ADC_IS_ENABLE(__HANDLE__) (( ((((__HANDLE__)->Instance->CR) & (ADC_CR_ADEN | ADC_CR_ADDIS)) == ADC_CR_ADEN) && ((((__HANDLE__)->Instance->ISR) & ADC_FLAG_RDY) == ADC_FLAG_RDY) ) ? SET : RESET) RCC_D2CFGR_D2PPRE2_DIV4_Msk (0x5UL << RCC_D2CFGR_D2PPRE2_DIV4_Pos) BDMA_IFCR_CTCIF4 BDMA_IFCR_CTCIF4_Msk ETH_MACCR_LM_Pos (12U) HRTIM_OENR_TE1OEN HRTIM_OENR_TE1OEN_Msk GPIO_PIN_2 ((uint16_t)0x0004) _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Msk (0x3UL << ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Pos) __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (__HAL_DMA_STREAM_ENABLE_IT((__HANDLE__), (__INTERRUPT__))) : (__HAL_BDMA_CHANNEL_ENABLE_IT((__HANDLE__), (__INTERRUPT__)))) NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos) GPIO_AF1_TIM16 ((uint8_t)0x01) HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9 USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) HAL_TIM_DMAError TIM_DMAError SDMMC_MASK_CMDRENDIE_Msk (0x1UL << SDMMC_MASK_CMDRENDIE_Pos) EXTI_SWIER1_SWIER14 EXTI_SWIER1_SWIER14_Msk ADC_OFR2_SSATE ADC_OFR2_SSATE_Msk ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) MPU_TYPE_SEPARATE_Msk (1UL ) BDMA_Channel6_IRQn __HAL_RCC_I2C4_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_I2C4RST) LL_ADC_AWD_CHANNEL_19_REG ((LL_ADC_CHANNEL_19 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) OPAMP1_CSR_CALSEL_1 (0x2UL << OPAMP1_CSR_CALSEL_Pos) CRS_ISR_FECAP_Msk (0xFFFFUL << CRS_ISR_FECAP_Pos) FDCANCCU_CCFG_CFL_Msk (0x1UL << FDCANCCU_CCFG_CFL_Pos) EXTI_IMR3_IM78_Msk (0x1UL << EXTI_IMR3_IM78_Pos) EXTI_IMR2_IM48_Msk (0x1UL << EXTI_IMR2_IM48_Pos) LTDC_LxCLUTWR_CLUTADD_Msk (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos) DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT FMC_SDTRx_TRC_Pos (12U) RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 FLASH_OPTSR_OPTCHANGEERR FLASH_OPTSR_OPTCHANGEERR_Msk ETH_MACECR_DCRCC_Pos (16U) HRTIM_BDTUPR_TIMCMP2 HRTIM_BDTUPR_TIMCMP2_Msk SCnSCB_ACTLR_DISBTACALLOC_Pos 14U DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk DAC_SHHR_THOLD2_Msk (0x3FFUL << DAC_SHHR_THOLD2_Pos) ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U DMA2D_OCOLR_ALPHA_3_Pos (15U) RCC_AHB4ENR_GPIOGEN_Msk (0x1UL << RCC_AHB4ENR_GPIOGEN_Pos) EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) __HAL_RCC_ETH1RX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1RXLPEN)) == 0U) ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) HRTIM_RST1R_MSTCMP3_Msk (0x1UL << HRTIM_RST1R_MSTCMP3_Pos) __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE ADC_CALFACT2_LINCALFACT_27 (0x08000000UL << ADC_CALFACT2_LINCALFACT_Pos) SYSCFG_EXTICR2_EXTI5_PD (0x00000030U) MDIOS_CR_PORT_ADDRESS_2 (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos) SWPMI_ISR_RXBFF SWPMI_ISR_RXBFF_Msk FLASH_SCAR_SEC_AREA_START_Pos (0U) DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos) RCC_PERIPHCLK_DSI ((uint64_t)(0x04000000U)) TIM4_IRQn HRTIM_ADC4R_AD4TDRST_Pos (27U) ETH_MACWTR_WTO_3KB (0x00000001U) HRTIM_RSTBR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTBR_TIMDCMP4_Pos) LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk IS_RCC_PLL3R_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk HRTIM_RSTER_TIMBCMP1_Pos (22U) RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) TIM_CCMR1_CC1S_Pos (0U) __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI1LPEN) MDMA_PRIORITY_MEDIUM ((uint32_t)MDMA_CCR_PL_0) SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos) HRTIM_CR2_TERST_Msk (0x1UL << HRTIM_CR2_TERST_Pos) HRTIM_TIMDIER_CPT2DE HRTIM_TIMDIER_CPT2DE_Msk RCC_D3AMR_SRAM4AMEN_Pos (29U) DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos) GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk SPI_IFCR_OVRC_Msk (0x1UL << SPI_IFCR_OVRC_Pos) SDMMC_STA_DATAEND_Pos (8U) DMA2D_BGPFCCR_AI_Msk (0x1UL << DMA2D_BGPFCCR_AI_Pos) RCC_MCO_DIV64 RCC_MCODIV_64 DCMI_CR_EDM_1 (0x00000800U) INT_LEAST16_MAX (__INT_LEAST16_MAX__) ETH_MACPPSTTNR_TTSL0 ETH_MACPPSTTNR_TTSL0_Msk HRTIM_SET2R_TIMEVNT4_Msk (0x1UL << HRTIM_SET2R_TIMEVNT4_Pos) HRTIM_ISR_FLT2_Pos (1U) LL_ADC_AWD_CHANNEL_6_INJ ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) USB_OTG_GINTMSK_IISOIXFRM_Pos (20U) AHB1RSTR SYSCFG_CFGR_AXISRAML_Msk (0x1UL << SYSCFG_CFGR_AXISRAML_Pos) ADC_CSR_AWD2_SLV_Msk (0x1UL << ADC_CSR_AWD2_SLV_Pos) __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED SYSCFG_CFGR_SRAM3L_Msk (0x1UL << SYSCFG_CFGR_SRAM3L_Pos) ETH_MTLRQOMR_RTC_32BITS (0x00000001U) EXTI_EMR2_EM56 EXTI_EMR2_EM56_Msk FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG DMA_HIFCR_CDMEIF4_Pos (2U) RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE IS_MDMA_DESTINATION_DATASIZE(__SIZE__) (((__SIZE__) == MDMA_DEST_DATASIZE_BYTE ) || ((__SIZE__) == MDMA_DEST_DATASIZE_HALFWORD ) || ((__SIZE__) == MDMA_DEST_DATASIZE_WORD ) || ((__SIZE__) == MDMA_DEST_DATASIZE_DOUBLEWORD)) ADC_CFGR2_OVSR_4 (0x010UL << ADC_CFGR2_OVSR_Pos) FDCAN_TTILS_GTDS_Msk (0x1UL << FDCAN_TTILS_GTDS_Pos) ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) PendSV_IRQn __HAL_RCC_UART8_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART8LPEN) RCC_PLLSOURCE_CSI (0x00000001U) BDMA_REQUEST_ADC3 17U HRTIM_EEFR1_EE2FLTR_1 (0x2UL << HRTIM_EEFR1_EE2FLTR_Pos) EXTI_D3PCR2H_PCS50 EXTI_D3PCR2H_PCS50_Msk TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD RCC_GCR_WW1RSC_Pos (0U) I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) ADC_OFR3_OFFSET3_8 (0x0000100UL << ADC_OFR3_OFFSET3_Pos) RCC_D3CCIPR_SAI4ASEL_0 (0x1UL << RCC_D3CCIPR_SAI4ASEL_Pos) DMA2D_OPFCCR_RBS_Msk (0x1UL << DMA2D_OPFCCR_RBS_Pos) CEC_CFGR_RXTOL_Pos (3U) DMAMUX_RGCFR_COF7_Pos (7U) HAL_Init FDCAN_NDAT1_ND31_Msk (0x1UL << FDCAN_NDAT1_ND31_Pos) PWR_CR1_PLS_LEV2_Pos (6U) __HAL_RCC_CRS_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_CRSRST) PWR_WKUPEPR_WKUPPUPD4_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD4_Pos) RCC_D3AMR_RTCAMEN_Msk (0x1UL << RCC_D3AMR_RTCAMEN_Pos) FDCAN_TTOCN_NIG FDCAN_TTOCN_NIG_Msk RCC_APB1LENR_TIM4EN RCC_APB1LENR_TIM4EN_Msk ETH_MTLISR_MACIS_Pos (16U) HRTIM_BMTRGR_TECMP1_Msk (0x1UL << HRTIM_BMTRGR_TECMP1_Pos) ADC_RIGHTBITSHIFT_6 (LL_ADC_OVS_SHIFT_RIGHT_6) ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) GPIO_OTYPER_OT15_Pos (15U) signbit(__x) ((sizeof(__x) == sizeof(float)) ? __builtin_signbitf(__x) : (sizeof(__x) == sizeof(double)) ? __builtin_signbit (__x) : __builtin_signbitl(__x)) CEC_CR_TXSOM_Pos (1U) __HAL_RCC_OPAMP_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_OPAMPEN) HSEM_C1ISR_ISF28_Pos (28U) __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM6RST) CRYP_DATATYPE_16B CRYP_HALFWORD_SWAP DMA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC) MDMA_DEST_DATASIZE_BYTE ((uint32_t)0x00000000U) HRTIM_RSTCR_TIMDCMP1_Pos (25U) DMA2D_FGPFCCR_START_Pos (5U) __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SAI2LPEN) RAMECC_IER_GIE RAMECC_IER_GIE_Msk TIM1_AF2_BK2CMP2P TIM1_AF2_BK2CMP2P_Msk USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk HAL_MDMA_MODULE_ENABLED  QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos) DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) OPAMP_CSR_TSTREF OPAMP_CSR_TSTREF_Msk IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE)) HRTIM_EECR1_EE4SNS_1 (0x2UL << HRTIM_EECR1_EE4SNS_Pos) HRTIM_RSTDR_TIMBCMP4 HRTIM_RSTDR_TIMBCMP4_Msk I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk _T_WCHAR  ADC_DUALMODEDATAFORMAT_DISABLED (0x00000000UL) TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING ETH_DMADSR_RPS_Msk (0xFUL << ETH_DMADSR_RPS_Pos) HAL_ADC_STATE_READY (0x00000001UL) RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos (26U) RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_1 TIM_ClockConfigTypeDef RTC_BKP29R_Msk (0xFFFFFFFFUL << RTC_BKP29R_Pos) RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE) RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk SYSCFG_EXTICR2_EXTI5_PH (0x00000070U) HRTIM_OUTR_DLYPRTEN_Pos (9U) DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos) LCKR SWPMI_CR_DEACT_Pos (10U) HAL_HSEM_MODULE_ENABLED  ADC_CR_DEEPPWD_Pos (29U) HRTIM_BDTUPR_TIMSET1R HRTIM_BDTUPR_TIMSET1R_Msk HRTIM_FLTINR2_FLT5SRC_Msk (0x1UL << HRTIM_FLTINR2_FLT5SRC_Pos) TIM17_AF1_BKCMP1E_Msk (0x1UL << TIM17_AF1_BKCMP1E_Pos) DMA2D_FGPFCCR_ALPHA DMA2D_FGPFCCR_ALPHA_Msk __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos) TIM_SMCR_ETF TIM_SMCR_ETF_Msk SYSCFG_EXTICR1_EXTI0_PD (0x00000003U) HSEM_C1ICR_ISC1_Pos (1U) ETH_MTLRQMPOCR_OVFPKTCNT ETH_MTLRQMPOCR_OVFPKTCNT_Msk ETH_MACL3A1R_L3A1 ETH_MACL3A1R_L3A1_Msk DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk HRTIM_SET1R_TIMEVNT8_Pos (19U) USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk EXTI_PR1_PR2 EXTI_PR1_PR2_Msk EXTI_IMR2_IM33_Pos (1U) HAL_HRTIM_WaveformCounterStart HAL_HRTIM_WaveformCountStart RCC_AHB2LPENR_D2SRAM1LPEN RCC_AHB2LPENR_SRAM1LPEN ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) IS_RCC_UART7CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART7CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_UART7CLKSOURCE_PLL2) || ((SOURCE) == RCC_UART7CLKSOURCE_PLL3) || ((SOURCE) == RCC_UART7CLKSOURCE_CSI) || ((SOURCE) == RCC_UART7CLKSOURCE_LSE) || ((SOURCE) == RCC_UART7CLKSOURCE_HSI)) EXTI_FTSR3_TR85_Msk (0x1UL << EXTI_FTSR3_TR85_Pos) __ARM_ARCH_ISA_THUMB HRTIM_FLTINR1_FLT2F HRTIM_FLTINR1_FLT2F_Msk GPIOF_PIN_AVAILABLE GPIO_PIN_All GPIO_AF10_FMC ((uint8_t)0x0A) __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_USART3EN) FDCAN_TXFQS_TFGI FDCAN_TXFQS_TFGI_Msk HRTIM_FLTINR1_FLT3P_Msk (0x1UL << HRTIM_FLTINR1_FLT3P_Pos) MDMA_CLAR_LAR_Pos (0U) MDMA_GISR0_GIF5 MDMA_GISR0_GIF5_Msk BDMA_ISR_GIF1_Pos (4U) GPIO_IDR_ID0_Pos (0U) USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos) HRTIM_CPT1CR_EXEV5CPT HRTIM_CPT1CR_EXEV5CPT_Msk SPI_SR_DXP_Pos (2U) ADC_CFGR2_ROVSE_Pos (0U) SPI_I2SCFGR_I2SCFG_Msk (0x7UL << SPI_I2SCFGR_I2SCFG_Pos) SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk HRTIM_RST2R_EXTVNT4 HRTIM_RST2R_EXTVNT4_Msk LL_ADC_REG_SEQ_DISCONT_6RANKS (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 ADC_CFGR_JAWD1EN_Pos (24U) USE_HAL_CRYP_REGISTER_CALLBACKS 0U __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15 CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF_Msk LL_ADC_REG_TRIG_EXT_TIM3_CH4 (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) HRTIM_OUTR_DTEN HRTIM_OUTR_DTEN_Msk FLASH_CRCEADD_CRC_END_ADDR FLASH_CRCEADD_CRC_END_ADDR_Msk FDCAN_IE_ELOE FDCAN_IE_ELOE_Msk TIM_BREAKINPUTSOURCE_POLARITY_LOW 0x00000001U ADC_CALIB_MODE_MASK (ADC_CR_ADCALLIN) LL_ADC_CHANNEL_VREFINT (LL_ADC_CHANNEL_19 | ADC_CHANNEL_ID_INTERNAL_CH) __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE ETH_MMCRIMR_RXCRCERPIM ETH_MMCRIMR_RXCRCERPIM_Msk DMA2D_OCOLR_GREEN_1_Pos (8U) TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) USB_OTG_HCCHAR_CHENA_Pos (31U) FDCAN_ILS_EPE_Msk (0x1UL << FDCAN_ILS_EPE_Pos) EXTI_PIN_MASK 0x0000001FUL SYSCFG_UR14_D1STPRST_Msk (0x1UL << SYSCFG_UR14_D1STPRST_Pos) FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) NVIC_GetActive __NVIC_GetActive FP_ILOGB0 (-__INT_MAX__) xPSR_V_Msk (1UL << xPSR_V_Pos) USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk ETH_MACTFCR_TFE_Msk (0x1UL << ETH_MACTFCR_TFE_Pos) RCC_ClkInitStruct QUADSPI_SR_TOF_Pos (4U) HRTIM_RST2R_MSTPER HRTIM_RST2R_MSTPER_Msk ETH_MTLQICSR_RXOVFIS_Msk (0x1UL << ETH_MTLQICSR_RXOVFIS_Pos) EXTI_EMR1_EM30_Msk (0x1UL << EXTI_EMR1_EM30_Pos) SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) APB3CLKDivider __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos) JPEG_CONFR5_QT JPEG_CONFR5_QT_Msk ETH_MACIVIR_VLC_VLANTAGREPLACE_Msk (0x3UL << ETH_MACIVIR_VLC_VLANTAGREPLACE_Pos) DMA2D_FGPFCCR_CCM_Msk (0x1UL << DMA2D_FGPFCCR_CCM_Pos) USART_CR2_CPHA_Pos (9U) SRAMCAN_BASE (D2_APB1PERIPH_BASE + 0xAC00UL) __HAL_RCC_LPTIM5_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM5EN); tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM5EN); UNUSED(tmpreg); } while(0) HRTIM_ODSR_TB1ODS_Pos (2U) ADC_OFR4_REGOFFSET (0x00000003UL) USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) __HAL_FLASH_ENABLE_IT_BANK1(__INTERRUPT__) (FLASH->CR1 |= (__INTERRUPT__)) I2C_FASTMODEPLUS_PB9 SYSCFG_PMCR_I2C_PB9_FMP RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk HRTIM_ADC2R_AD2EEV8_Msk (0x1UL << HRTIM_ADC2R_AD2EEV8_Pos) __HAL_RCC_UART8_CONFIG __HAL_RCC_USART234578_CONFIG RCC_APB1LRSTR_UART7RST_Msk (0x1UL << RCC_APB1LRSTR_UART7RST_Pos) DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos) HRTIM_RSTR_EXTEVNT2_Msk (0x1UL << HRTIM_RSTR_EXTEVNT2_Pos) FMC_BCRx_MTYP_Msk (0x3UL << FMC_BCRx_MTYP_Pos) RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT 22U HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA DMA2D_BGPFCCR_CM DMA2D_BGPFCCR_CM_Msk __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE RCC_D1CFGR_D1CPRE_0 (0x1UL << RCC_D1CFGR_D1CPRE_Pos) HRTIM_TIMISR_SET1_Pos (9U) USB_OTG_DIEPCTL_CNAK_Pos (26U) RCC_D2CFGR_D2PPRE2_DIV16 RCC_D2CFGR_D2PPRE2_DIV16_Msk DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) JPEG_CONFR5_HA JPEG_CONFR5_HA_Msk ETH_MACVIR_VLT_UP_Msk (0x7UL << ETH_MACVIR_VLT_UP_Pos) HRTIM_EEFR1_EE3FLTR_1 (0x2UL << HRTIM_EEFR1_EE3FLTR_Pos) FDCAN_NDAT1_ND22_Msk (0x1UL << FDCAN_NDAT1_ND22_Pos) RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) ETH_MACHWF0R_MIISEL_Msk (0x1UL << ETH_MACHWF0R_MIISEL_Pos) HRTIM_TIMISR_O2CPY HRTIM_TIMISR_O2CPY_Msk __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) EXTI_RTSR1_TR17_Msk (0x1UL << EXTI_RTSR1_TR17_Pos) __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET HRTIM_RST2R_TIMEVNT5_Msk (0x1UL << HRTIM_RST2R_TIMEVNT5_Pos) EXTI_EMR1_EM18_Pos (18U) SYSCFG_UR8_MESAD_BANK2 SYSCFG_UR8_MESAD_BANK2_Msk ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) SYSCFG_PMCR_EPIS_SEL_2 (0x4UL << SYSCFG_PMCR_EPIS_SEL_Pos) I2C_ISR_TCR_Pos (7U) ETH_MACCR_SARC_MTIATI (0U) GPIOF_BASE (D3_AHB1PERIPH_BASE + 0x1400UL) HRTIM_FLTINR2_FLTSD HRTIM_FLTINR2_FLTSD_Msk HRTIM_ADC1R_AD1TBC3_Pos (16U) EXTI_SWIER2_SWIER49_Msk (0x1UL << EXTI_SWIER2_SWIER49_Pos) ADC_REG_RANK_13_SQRX_BITOFFSET_POS (18UL) RCC_PERIPHCLK_PLL2_DIVR ((uint64_t)(0x0000000400000000U)) I2C_CR2_PECBYTE_Pos (26U) DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos) CRS_ICR_ESYNCC_Msk (0x1UL << CRS_ICR_ESYNCC_Pos) ETH_MACPOCR_ASYNCEN_Pos (1U) __HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOHEN) __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos) FDCAN_IE_RF0FE FDCAN_IE_RF0FE_Msk COMP_CFGRx_SCALEN COMP_CFGRx_SCALEN_Msk EXTI_IMR3_IM84 EXTI_IMR3_IM84_Msk I2C_CR2_NACK_Pos (15U) __HAL_RCC_PLLCLKOUT_ENABLE(__RCC_PLL1ClockOut__) SET_BIT(RCC->PLLCFGR, (__RCC_PLL1ClockOut__)) HSEM_C1ICR_ISC15_Msk (0x1UL << HSEM_C1ICR_ISC15_Pos) EXTI_RTSR2_TR51_Pos (19U) RCC_CFGR_MCO1PRE_3 (0x8UL << RCC_CFGR_MCO1PRE_Pos) DMAMUX_RGSR_OF5 DMAMUX_RGSR_OF5_Msk RCC_APB1LRSTR_I2C3RST_Pos (23U) RESERVED11 RESERVED12 RESERVED13 SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos) BDMA_IFCR_CTEIF7 BDMA_IFCR_CTEIF7_Msk SPDIFRX_SR_PERR_Pos (2U) STM32H743xx 1 DMAMUX2_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator1_BASE) RCC_D2CFGR_D2PPRE2_DIV16_Msk (0x7UL << RCC_D2CFGR_D2PPRE2_DIV16_Pos) DMA2D_ISR_TWIF_Pos (2U) ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk ADC_JDR4_JDATA_17 (0x00020000UL << ADC_JDR4_JDATA_Pos) LTDC_SSCR_HSW LTDC_SSCR_HSW_Msk FDCAN_ILS_TOOE_Msk (0x1UL << FDCAN_ILS_TOOE_Pos) RCC_CRRCR_HSI48CAL_3 (0x008UL << RCC_CRRCR_HSI48CAL_Pos) ETH_MACHWF2R_RXCHCNT ETH_MACHWF2R_RXCHCNT_Msk SPI_SR_CTSIZE_Pos (16U) AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) COMP_OR_AFOPA6_Msk (0x1UL << COMP_OR_AFOPA6_Pos) QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk DBGMCU_APB1LFZ1_DBG_TIM2_Pos (0U) SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos) GPIO_AF1_LPTIM1 ((uint8_t)0x01) BDMA_IFCR_CTEIF5_Msk (0x1UL << BDMA_IFCR_CTEIF5_Pos) SPI_CFG2_MIDI_1 (0x2UL << SPI_CFG2_MIDI_Pos) __HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOILPEN)) != 0U) DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos) ETH_MACMDIODR_MD ETH_MACMDIODR_MD_Msk DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos) __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_CRCEN) MDMA_Channel8 ((MDMA_Channel_TypeDef *)MDMA_Channel8_BASE) USART_ICR_FECF_Pos (1U) IS_RCC_UART5CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART5CLKSOURCE_D2PCLK1) || ((SOURCE) == RCC_UART5CLKSOURCE_PLL2) || ((SOURCE) == RCC_UART5CLKSOURCE_PLL3) || ((SOURCE) == RCC_UART5CLKSOURCE_CSI) || ((SOURCE) == RCC_UART5CLKSOURCE_LSE) || ((SOURCE) == RCC_UART5CLKSOURCE_HSI)) FLASH_FLAG_CRCRDERR FLASH_SR_CRCRDERR FDCAN_NDAT1_ND12_Pos (12U) __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE FDCAN_ILS_RF0WL FDCAN_ILS_RF0WL_Msk FDCAN_NDAT2_ND58_Pos (26U) I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) ADC_CLOCK_SYNC_PCLK_DIV1 (LL_ADC_CLOCK_SYNC_PCLK_DIV1) TIM3_IRQn HRTIM_TIMCR_MSTU_Msk (0x1UL << HRTIM_TIMCR_MSTU_Pos) ETH_MACPFR_SAF_Pos (9U) ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) __INT_FAST16_MAX__ 0x7fffffff I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) ETH_MACHWF0R_ADDMACADRSEL ETH_MACHWF0R_ADDMACADRSEL_Msk ADC_JDR2_JDATA_13 (0x00002000UL << ADC_JDR2_JDATA_Pos) ADC_OFR3_SSATE_Msk (0x1UL << ADC_OFR3_SSATE_Pos) HRTIM_TIMDIER_CPT1IE_Msk (0x1UL << HRTIM_TIMDIER_CPT1IE_Pos) DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos) OB_WRP_SECTOR_0 0x00000001U __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk DWT_CTRL_NOEXTTRIG_Pos 26U ADC_INJ_RANK_ID_JSQR_MASK (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0) MDMA_CISR_BRTIF MDMA_CISR_BRTIF_Msk ADC_AWD_CR_ALL_CHANNEL_MASK (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK) MPU_REGION_SIZE_2KB ((uint8_t)0x0A) RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) SDMMC_RESP3_CARDSTATUS3_Pos (0U) FLASH_CRCCR_CRC_BY_SECT FLASH_CRCCR_CRC_BY_SECT_Msk RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) RCC_APB1LENR_TIM12EN_Pos (6U) HSEM_C1ISR_ISF30_Msk (0x1UL << HSEM_C1ISR_ISF30_Pos) LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) FMC_SDCRx_MWID_Pos (4U) FLASH_IT_DBECCERR_BANK1 FLASH_CR_DBECCERRIE ADC_CFGR2_RSHIFT2_Msk (0x1UL << ADC_CFGR2_RSHIFT2_Pos) SYSCFG_PMCR_BOOSTEN_Pos (8U) IS_MDIOS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == MDIOS) NVIC_USER_IRQ_OFFSET 16 DWT_CTRL_CYCTAP_Pos 9U GPIO_IDR_ID6_Pos (6U) TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) HSEM_C1IER_ISE1_Msk (0x1UL << HSEM_C1IER_ISE1_Pos) HRTIM_MCR_CK_PSC_2 (0x4UL << HRTIM_MCR_CK_PSC_Pos) DBGMCU_CR_DBG_STANDBYD1_Pos (2U) FLASH_SR_BSY_Pos (0U) PWR_WKUPCR_WKUPC2_Msk (0x1UL << PWR_WKUPCR_WKUPC2_Pos) I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos) _PTRDIFF_T_DECLARED  GPIO_OSPEEDR_OSPEED2_Pos (4U) DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos) RXDR DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos) FDCAN_TTILS_CERS_Pos (18U) ETH_MACCR_IPC_Pos (27U) RCC_RTCCLKSOURCE_HSE_DIV55 (0x00037300U) EXTI_EMR3_EM76 EXTI_EMR3_EM76_Msk EXTI_RTSR1_TR3_Msk (0x1UL << EXTI_RTSR1_TR3_Pos) TIM_DIER_CC4DE_Pos (12U) ADC_JDR1_JDATA_17 (0x00020000UL << ADC_JDR1_JDATA_Pos) RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk HRTIM_ADC1R_AD1TEPER_Msk (0x1UL << HRTIM_ADC1R_AD1TEPER_Pos) I2C_OAR1_OA1MODE_Pos (10U) DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos) IS_DMA_REQUEST(REQUEST) (((REQUEST) <= DMA_REQUEST_ADC3)) DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk COMP_OR_AFOPG3_Pos (6U) GPIO_AF2_TIM15 ((uint8_t)0x02) ADC_RESOLUTION_14B_OPT (LL_ADC_RESOLUTION_14B_OPT) ETH_MACHWF0R_EEESEL_Pos (13U) __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED MDMA_GISR0_GIF2_Pos (2U) SYSCFG_UR16_PKP_Msk (0x1UL << SYSCFG_UR16_PKP_Pos) HRTIM_EECR2_EE8SNS_0 (0x1UL << HRTIM_EECR2_EE8SNS_Pos) COMP_ICFR_C1IF_Pos (16U) ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk HRTIM_TIMCR_RETRIG_Pos (4U) JPEG_CONFR5_HSF_2 (0x4UL << JPEG_CONFR5_HSF_Pos) HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback HAL_MMCEx_Write_DMADoubleBuf0CpltCallback ETH_MACHWF0R_ACTPHYSEL_RMII_Msk (0x1UL << ETH_MACHWF0R_ACTPHYSEL_RMII_Pos) VREFBUF_CSR_ENVR_Pos (0U) RCC_CLKPSOURCE_CSI RCC_D1CCIPR_CKPERSEL_0 I2C_FLAG_RXNE I2C_ISR_RXNE CRYP_DATATYPE_8B CRYP_BYTE_SWAP DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk I2C_CR1_PECEN_Pos (23U) ETH_MACLMIR_LMPDRI ETH_MACLMIR_LMPDRI_Msk FDCAN_NDAT1_ND13_Msk (0x1UL << FDCAN_NDAT1_ND13_Pos) XferISR HRTIM_EEFR2_EE6FLTR_Pos (1U) SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk ETH_MACMDIOAR_MOC_PRDIA_Msk (0x1UL << ETH_MACMDIOAR_MOC_PRDIA_Pos) JPEG_CONFR1_NS JPEG_CONFR1_NS_Msk MDMA_GISR0_GIF2_Msk (0x1UL << MDMA_GISR0_GIF2_Pos) EXTI_SWIER2_SWIER49 EXTI_SWIER2_SWIER49_Msk __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM15) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17)) RCC_HSICFGR_HSITRIM_0 (0x01UL << RCC_HSICFGR_HSITRIM_Pos) HRTIM_ADC4R_AD4TEC4_Pos (30U) MDMA_SRC_DEC_BYTE ((uint32_t)MDMA_CTCR_SINC) RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) FPU_FPCCR_LSPACT_Pos 0U __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM12LPEN) __int8_t_defined 1 DebugMonitor_IRQn HRTIM_EECR1_EE2SRC_Pos (6U) SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) COMP_SR_C1VAL_Pos (0U) APB4RSTR __HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM7EN) HSEM_C1IER_ISE14 HSEM_C1IER_ISE14_Msk __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE SYSCFG_UR6_PABEG_BANK1_Msk (0xFFFUL << SYSCFG_UR6_PABEG_BANK1_Pos) HRTIM_RST2R_TIMEVNT9_Msk (0x1UL << HRTIM_RST2R_TIMEVNT9_Pos) USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos) USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk GPIO_OTYPER_OT7_Pos (7U) LTDC_LxDCCR_DCRED_Pos (16U) IS_ADC_ANALOG_WATCHDOG_MODE(__WATCHDOG_MODE__) (((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_NONE) || ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_SINGLE_REG) || ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_SINGLE_INJEC) || ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC) || ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_ALL_REG) || ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_ALL_INJEC) || ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_ALL_REGINJEC) ) RCC_CFGR_STOPWUCK_Pos (6U) HRTIM_SET1R_EXTVNT2_Msk (0x1UL << HRTIM_SET1R_EXTVNT2_Pos) OPAMP1_CSR_CALSEL OPAMP1_CSR_CALSEL_Msk USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) JPEG_CONFR5_VSF_Msk (0xFUL << JPEG_CONFR5_VSF_Pos) EXTI_PR3_PR85_Msk (0x1UL << EXTI_PR3_PR85_Pos) EXTI_IMR2_IM34 EXTI_IMR2_IM34_Msk HRTIM_DTR_DTFSLK_Msk (0x1UL << HRTIM_DTR_DTFSLK_Pos) __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE IS_I2C_ADDRESSING_MODE(MODE) (((MODE) == I2C_ADDRESSINGMODE_7BIT) || ((MODE) == I2C_ADDRESSINGMODE_10BIT)) __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_AVD) FDCAN_NDAT2_ND54 FDCAN_NDAT2_ND54_Msk DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) ETH_DMACIER_TIE_Msk (0x1UL << ETH_DMACIER_TIE_Pos) FLASH_CR_FW_Pos (6U) TIM_DMABASE_CCR6 0x00000017U MDMA_DEST_BURST_4BEATS ((uint32_t)MDMA_CTCR_DBURST_1) IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM12) || ((INSTANCE) == TIM15)) TIM_TIM1_ETR_ADC1_AWD1 (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) MDMA_CCR_BTIE_Pos (4U) HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 TPI_FIFO0_ETM0_Msk (0xFFUL ) RCC_CLOCKTYPE_D3PCLK1 (0x00000020U) COMP_CFGRx_HYST_1 (0x2UL << COMP_CFGRx_HYST_Pos) DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos) SPI_FRLVL_FULL SPI_RX_FIFO_3PACKET __HAL_RCC_HRTIM1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_HRTIMRST) FDCAN_RXF0C_F0WM_Msk (0x7FUL << FDCAN_RXF0C_F0WM_Pos) CRS_CR_ERRIE_Msk (0x1UL << CRS_CR_ERRIE_Pos) DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk GPIO_AF8_LPUART ((uint8_t)0x08) IS_RCC_HRTIM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_HRTIM1CLK_TIMCLK) || ((SOURCE) == RCC_HRTIM1CLK_CPUCLK)) RCC_PERIPHCLK_UART5 RCC_PERIPHCLK_USART234578 __ARM_FEATURE_SIMD32 1 EXTI_IMR3_IM86_Pos (22U) ADC_LEFTBITSHIFT_3 (LL_ADC_LEFT_BIT_SHIFT_3) QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos) SDMMC_MASK_CKSTOPIE_Pos (26U) TIM_TIM15_TI2_TIM2_CH2 (TIM_TISEL_TI2SEL_0) IS_OB_SECURE_RDP(CONFIG) (((CONFIG) == OB_SECURE_RDP_NOT_ERASE) || ((CONFIG) == OB_SECURE_RDP_ERASE)) EXTI_PR2_PR49 EXTI_PR2_PR49_Msk DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_PVD) FDCAN_CCCR_INIT_Pos (0U) GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) I2C_TIMINGR_SCLL_Pos (0U) _STDIO_H_  PUPDR __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) RCC_AHB4RSTR_GPIOHRST_Pos (7U) RCC_AHB4LPENR_ADC3LPEN_Pos (24U) HRTIM_RSTER_TIMCCMP2_Pos (26U) HRTIM_RST1R_CMP2_Msk (0x1UL << HRTIM_RST1R_CMP2_Pos) FMC_SDCMR_CTB2_Pos (3U) VREFBUF_CSR_VRS_OUT4 VREFBUF_CSR_VRS_OUT4_Msk HRTIM_CR1_ADC4USRC_1 (0x2UL << HRTIM_CR1_ADC4USRC_Pos) __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) SPI_CFG2_COMM_1 (0x2UL << SPI_CFG2_COMM_Pos) RCC_APB1LRSTR_I2C3RST RCC_APB1LRSTR_I2C3RST_Msk EXTI_LINE_8 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x08U) DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos) __HAL_RCC_ETH1MAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_ETH1MACRST)) __HAL_HSEM_ENABLE_IT(__SEM_MASK__) (HSEM->IER |= (__SEM_MASK__)) HRTIM_BMTRGR_TAREP HRTIM_BMTRGR_TAREP_Msk FLASH_CR_BER FLASH_CR_BER_Msk ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos) FDCAN_ILS_TEFWL_Pos (13U) HRTIM_MCR_CK_PSC_0 (0x1UL << HRTIM_MCR_CK_PSC_Pos) USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk TIM_TIM3_TI1_COMP1COMP2_OUT TIM_TIM3_TI1_COMP1_COMP2 FDCAN_TTIR_AW FDCAN_TTIR_AW_Msk HSEM_C1ISR_ISF21_Msk (0x1UL << HSEM_C1ISR_ISF21_Pos) HRTIM_ODISR_TC2ODIS_Msk (0x1UL << HRTIM_ODISR_TC2ODIS_Pos) __HAL_RCC_TIMCLKPRESCALER(__PRESC__) do {RCC->CFGR &= ~(RCC_CFGR_TIMPRE); RCC->CFGR |= (__PRESC__); }while(0) RCC_AHB4RSTR_GPIOFRST RCC_AHB4RSTR_GPIOFRST_Msk IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE)) RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) ETH_MACHWF0R_MIISEL_Pos (0U) AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF DMA2D_OPFCCR_AI_Pos (20U) TIM_CR2_OIS1 TIM_CR2_OIS1_Msk SWPMI_ISR_RXBERF SWPMI_ISR_RXBERF_Msk HRTIM_EEFR1_EE4FLTR_1 (0x2UL << HRTIM_EEFR1_EE4FLTR_Pos) ETH_MMCRLPITCR_RXLPITRC ETH_MMCRLPITCR_RXLPITRC_msk __HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM12LPEN)) != 0U) FLASH_IT_SNECCERR_BANK1 FLASH_CR_SNECCERRIE HRTIM_RST2R_TIMEVNT9 HRTIM_RST2R_TIMEVNT9_Msk IS_RCC_I2C1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C1CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C1CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C1CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_I2C1CLKSOURCE_CSI)) USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk OTG_HS_EP1_IN_IRQn PLLM DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos) RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 PLLQ PLLR EXTI_D3PMR1_MR8_Pos (8U) PWR_WKUPFR_WKUPF5_Msk (0x1UL << PWR_WKUPFR_WKUPF5_Pos) RCC_FLAG_WWDG1RST ((uint8_t)0x9C) __HAL_PWR_AVD_EXTI_CLEAR_FLAG() SET_BIT(EXTI->PR1, PWR_EXTI_LINE_AVD) __HAL_DBGMCU_FREEZE_HRTIM() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_HRTIM)) GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk __ALIGN_END __attribute__ ((aligned (4))) USART_CR3_OVRDIS_Pos (12U) SPI_IER_TXPIE_Pos (1U) TIM_TIM3_TI1_COMP2_OUT TIM_TIM3_TI1_COMP2 SAI_PDMDLY_DLYM4L SAI_PDMDLY_DLYM4L_Msk FDCAN_TOCC_ETOC FDCAN_TOCC_ETOC_Msk __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt ETH_MACHWF1R_SPHEN_Msk (0x1UL << ETH_MACHWF1R_SPHEN_Pos) SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk FDCAN_NDAT2_ND36_Pos (4U) GPIOH ((GPIO_TypeDef *) GPIOH_BASE) DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos) FDCAN_RXF0S_F0FL_Pos (0U) EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) ETH_MTLTQDR_TWCSTS_Msk (0x1UL << ETH_MTLTQDR_TWCSTS_Pos) SPDIFRX_BASE (D2_APB1PERIPH_BASE + 0x4000UL) SYSTICK_CLKSOURCE_HCLK ((uint32_t)0x00000004) RCC_APB4ENR_LPTIM3EN_Pos (10U) RCC_CFGR_RTCPRE_3 (0x8UL << RCC_CFGR_RTCPRE_Pos) __HAL_RCC_GET_USART6_SOURCE __HAL_RCC_GET_USART16_SOURCE HASH_RNG_IRQHandler RNG_IRQHandler I2C_CHECK_IT_SOURCE(__CR1__,__IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET) HRTIM_RSTER_TIMDCMP2_Msk (0x1UL << HRTIM_RSTER_TIMDCMP2_Pos) __FLT32X_HAS_INFINITY__ 1 I2C_CR1_PE I2C_CR1_PE_Msk ADC_CHANNEL_12_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 ) USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) EXTI_LINE60 ((uint32_t)0x3C) ADC_CHANNEL_1 (LL_ADC_CHANNEL_1) SPI_SR_TIFRE_Msk (0x1UL << SPI_SR_TIFRE_Pos) RCC_CSICFGR_CSITRIM_3 (0x08UL << RCC_CSICFGR_CSITRIM_Pos) ADC_RIGHTBITSHIFT_10 (LL_ADC_OVS_SHIFT_RIGHT_10) USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos) LL_ADC_BOOST_MODE_12MHZ5 ( ADC_CR_BOOST_0) DMA_REQUEST_HRTIM_TIMER_D 99U RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos) EXTI_EMR2_EM62_Pos (30U) __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET MPU_TEX_LEVEL1 ((uint8_t)0x01) ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) RCC_AHB3LPENR_MDMALPEN_Pos (0U) TIM_TIM23_TI4_GPIO 0x00000000U HRTIM_CPT2CR_EXEV4CPT_Pos (5U) SDMMC_MASK_BUSYD0ENDIE_Pos (21U) ADC_IS_INDEPENDENT(__HANDLE__) ( ( ( ((__HANDLE__)->Instance) == ADC3) )? SET : RESET ) CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF_Msk ADC3_COMMON_REGISTER(__HANDLE__) (ADC3_COMMON) ADC_PCSEL_PCSEL_11 (0x00800UL << ADC_PCSEL_PCSEL_Pos) FDCAN_TXEFC_EFWM FDCAN_TXEFC_EFWM_Msk I2C_TIMEOUTR_TIMEOUTA_Pos (0U) SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos) RCC_APB4RSTR_SPI6RST RCC_APB4RSTR_SPI6RST_Msk __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE HRTIM_SET2R_TIMEVNT3 HRTIM_SET2R_TIMEVNT3_Msk DMA2D_ISR_TWIF_Msk (0x1UL << DMA2D_ISR_TWIF_Pos) _WCHAR_T_DECLARED  RCC_D3CFGR_D3PPRE_DIV8_Msk (0x3UL << RCC_D3CFGR_D3PPRE_DIV8_Pos) ADC_CFGR_DMNGT_Msk (0x3UL << ADC_CFGR_DMNGT_Pos) LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos) SAI_xCR2_CPL_Pos (13U) fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0) LL_ADC_AWD3 (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR3_REGOFFSET) ADC_RIGHTBITSHIFT_1 (LL_ADC_OVS_SHIFT_RIGHT_1) OB_WRP_SECTOR_2 0x00000004U USB_OTG_HCINTMSK_DTERRM_Pos (10U) TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST FLASH_SR_SNECCERR_Pos (25U) IWDG_RLR_RL IWDG_RLR_RL_Msk FDCAN_TTOST_MS FDCAN_TTOST_MS_Msk DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk PWR_TEMP_ABOVE_HIGH_THRESHOLD PWR_CR2_TEMPH SAI_PDMDLY_DLYM2L_Pos (8U) HSEM_C1ISR_ISF7_Pos (7U) GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) HRTIM_TIMCR_DELCMP2_Pos (12U) RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk HAL_DMA_ERROR_SYNC (0x00000200U) USB_OTG_GINTMSK_RSTDEM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos) TIM2_IRQn ETH_MACHWF2R_TXCHCNT_Pos (18U) MATH_ERRNO 1 __HAL_RCC_I2C123_CONFIG(__I2C1235CLKSource__) MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_I2C123SEL, (uint32_t)(__I2C1235CLKSource__)) RCC_RSR_D2RSTF RCC_RSR_D2RSTF_Msk __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE __ARM_FP16_ARGS HSEM_C1ICR_ISC2_Msk (0x1UL << HSEM_C1ICR_ISC2_Pos) HRTIM_TIMISR_UPD_Msk (0x1UL << HRTIM_TIMISR_UPD_Pos) GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 TIM_CR1_CMS_Pos (5U) USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) FDCAN_TTIE_RTMIE_Msk (0x1UL << FDCAN_TTIE_RTMIE_Pos) IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE PWR_WKUPEPR_WKUPPUPD5_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD5_Pos) RTC_ISR_ALRAF_Pos (8U) EXTI_EMR2_EM63_Msk (0x1UL << EXTI_EMR2_EM63_Pos) BDMA_ISR_GIF0 BDMA_ISR_GIF0_Msk HAL_DMAMUX1_REQ_GEN_TIM12_TRGO 7U DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk IS_RCC_PLL2CLOCKOUT_VALUE(VALUE) (((VALUE) == RCC_PLL2_DIVP) || ((VALUE) == RCC_PLL2_DIVQ) || ((VALUE) == RCC_PLL2_DIVR)) ETH_MACISR_LPIIS ETH_MACISR_LPIIS_Msk USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk CCMR1 CCMR2 DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos) PWR_CPUCR_SBF_D1 PWR_CPUCR_SBF_D1_Msk HRTIM_RST2R_CMP1 HRTIM_RST2R_CMP1_Msk DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET HSEM_C1MISR_MISF14_Msk (0x1UL << HSEM_C1MISR_MISF14_Pos) USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk HSEM_C1MISR_MISF18_Pos (18U) DMA2D_FGPFCCR_CS DMA2D_FGPFCCR_CS_Msk ADC_ISR_OVR ADC_ISR_OVR_Msk RCC_PERIPHCLK_I2C4 ((uint64_t)(0x00000010U)) HSEM_C1MISR_MISF7 HSEM_C1MISR_MISF7_Msk ADC_LINEAR_CALIB_REG_4_ADDR ((uint32_t*) (0x1FF1EC0CUL)) ETH_MACCR_TE_Pos (1U) EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) GPIO_AF4_I2C4 ((uint8_t)0x04) USART_CR1_TXEIE_TXFNFIE USART_CR1_TXEIE_TXFNFIE_Msk _REENT_ERRNO(_ptr) ((_ptr)->_errno) SYSCFG_UR9_PABEG_BANK2_Msk (0xFFFUL << SYSCFG_UR9_PABEG_BANK2_Pos) TIM_COUNTERMODE_UP 0x00000000U EXTI_RTSR1_TR20_Msk (0x1UL << EXTI_RTSR1_TR20_Pos) ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) EXTI_EMR3_EM77 EXTI_EMR3_EM77_Msk HRTIM_ISR_FLT4_Pos (3U) SDMMC_MASK_SDIOITIE_Msk (0x1UL << SDMMC_MASK_SDIOITIE_Pos) ETH_MACTSIACR_OSTIAC_Msk (0xFFFFFFFFUL << ETH_MACTSIACR_OSTIAC_Pos) OFR1 OFR2 OFR3 EXTI_IMR2_IM_Msk (0xFFFFDFFFUL << EXTI_IMR2_IM_Pos) FLASH_ACR_WRHIGHFREQ_Msk (0x3UL << FLASH_ACR_WRHIGHFREQ_Pos) MDMA_Channel10_BASE (MDMA_BASE + 0x000002C0UL) __need_size_t HSEM_C1ISR_ISF12_Msk (0x1UL << HSEM_C1ISR_ISF12_Pos) __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM6EN) __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET RCC_APB4LPENR_LPTIM3LPEN RCC_APB4LPENR_LPTIM3LPEN_Msk SDMMC_CMD_DTHOLD_Pos (13U) USE_HAL_SPDIFRX_REGISTER_CALLBACKS 0U ADC_CFGR_DMNGT_1 (0x2UL << ADC_CFGR_DMNGT_Pos) ETH_MTLRQOMR_RSF_Pos (5U) LL_ADC_AWD2_TR LL_ADC_AWD2 SDMMC_CLKCR_PWRSAV_Pos (12U) ETH_MACL3L4CR_L4DPIM_Pos (21U) __UINT_FAST16_TYPE__ unsigned int PWR_CSR1_ACTVOSRDY PWR_CSR1_ACTVOSRDY_Msk LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos) TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) BDMA_Channel4_IRQn __HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM16LPEN)) == 0U) I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) ADC_CFGR2_OVSS_Pos (5U) FLASH_CRC_BURST_SIZE_16 FLASH_CRCCR_CRC_BURST_0 HRTIM_TIMDIER_SET2DE HRTIM_TIMDIER_SET2DE_Msk HRTIM_EEFR1_EE5FLTR_1 (0x2UL << HRTIM_EEFR1_EE5FLTR_Pos) __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_SWPMILPEN) DCMI_ESCR_FEC_Pos (24U) ETH_MACCR_WD ETH_MACCR_WD_Msk RCC_CRS_FLAG_SYNCWARN CRS_ISR_SYNCWARNF HRTIM_EECR3_EE7F HRTIM_EECR3_EE7F_Msk HRTIM_EECR1_EE2SNS_Pos (9U) FLASH_FLAG_BSY_BANK1 FLASH_SR_BSY __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos) LL_ADC_REG_RANK_8 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS) ADC_OFR3_OFFSET3_15 (0x0008000UL << ADC_OFR3_OFFSET3_Pos) ETH_MMCCR_CNTPRST_Pos (4U) HRTIM_CR2_TCSWU HRTIM_CR2_TCSWU_Msk PWR_WKUPEPR_WKUPEN3 PWR_WKUPEPR_WKUPEN3_Msk SPI_SR_CTSIZE SPI_SR_CTSIZE_Msk SCB ((SCB_Type *) SCB_BASE ) EXTI_RTSR1_TR8 EXTI_RTSR1_TR8_Msk HRTIM_RSTR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTR_TIMBCMP4_Pos) DAC_CCR_OTRIM1_Pos (0U) DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos) CoreDebug_DEMCR_VC_BUSERR_Pos 8U SWPMI_ICR_CRXOVRF SWPMI_ICR_CRXOVRF_Msk ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) TIM_OCMODE_COMBINED_PWM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) NVIC_GetEnableIRQ __NVIC_GetEnableIRQ RCC_SAI4ACLKSOURCE_PLL2 RCC_D3CCIPR_SAI4ASEL_0 FDCAN_RXF1C_F1S FDCAN_RXF1C_F1S_Msk LTDC_LxDCCR_DCBLUE LTDC_LxDCCR_DCBLUE_Msk __HAL_FLASH_SET_LATENCY(__LATENCY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(__LATENCY__)) __HAL_RCC_PLL2_CONFIG(__PLL2M__,__PLL2N__,__PLL2P__,__PLL2Q__,__PLL2R__) do{ MODIFY_REG(RCC->PLLCKSELR, ( RCC_PLLCKSELR_DIVM2) , ( (__PLL2M__) <<12U)); WRITE_REG (RCC->PLL2DIVR , ( (((__PLL2N__) - 1U ) & RCC_PLL2DIVR_N2) | ((((__PLL2P__) -1U ) << 9U) & RCC_PLL2DIVR_P2) | ((((__PLL2Q__) -1U) << 16U) & RCC_PLL2DIVR_Q2) | ((((__PLL2R__)- 1U) << 24U) & RCC_PLL2DIVR_R2))); } while(0) ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk HRTIM_RSTR_EXTEVNT4_Pos (12U) RCC_CRS_IT_SYNCWARN CRS_CR_SYNCWARNIE MX_DMA_Init RCC_APB1HENR_SWPMIEN_Pos (2U) RCC_CRRCR_HSI48CAL_6 (0x040UL << RCC_CRRCR_HSI48CAL_Pos) TIM_DMABASE_TISEL 0x0000001AU RCC_RTCCLKSOURCE_HSE_DIV59 (0x0003B300U) FDCAN_CCCR_TXP_Msk (0x1UL << FDCAN_CCCR_TXP_Pos) HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT 5U __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) == 0U) HRTIM_OUTR_DLYPRT_Pos (10U) RTC_OR_ALARMOUTTYPE_Pos (0U) EXTI_IMR2_IM59_Msk (0x1UL << EXTI_IMR2_IM59_Pos) FDCAN_TXBCR_CR_Msk (0xFFFFFFFFUL << FDCAN_TXBCR_CR_Pos) ETH_DMACTCR_TSE_Msk (0x1UL << ETH_DMACTCR_TSE_Pos) EXTI_FTSR1_TR13_Pos (13U) EXTI_IMR2_IM35_Pos (3U) SCB_CCSIDR_NUMSETS_Pos 13U FLASH_IT_ALL_BANK2 (FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2 | FLASH_IT_OPERR_BANK2 | FLASH_IT_RDPERR_BANK2 | FLASH_IT_RDSERR_BANK2 | FLASH_IT_SNECCERR_BANK2 | FLASH_IT_DBECCERR_BANK2 | FLASH_IT_CRCEND_BANK2 | FLASH_IT_CRCRDERR_BANK2) __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET HRTIM_FLTINR1_FLT3P_Pos (17U) RCC_D2CFGR_D2PPRE2_DIV16_Pos (8U) RCC_MCODIV_15 RCC_CFGR_MCO1PRE RCC_D3AMR_BKPRAMAMEN_Msk (0x1UL << RCC_D3AMR_BKPRAMAMEN_Pos) __HAL_RCC_JPGDECEN_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_JPGDECEN) != 0U) TIM_TIM3_ETR_COMP1 TIM3_AF1_ETRSEL_0 __HAL_DMA_STREAM_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR |= (__INTERRUPT__)) : (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR |= (__INTERRUPT__))) SYSCFG_EXTICR3_EXTI10_Pos (8U) RTC_CR_FMT_Pos (6U) DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) ExternalTrigConv HRTIM_EECR3_EE7F_3 (0x8UL << HRTIM_EECR3_EE7F_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk ETH_MACVTR_EVLS_STRIPIFFAILS_Msk (0x1UL << ETH_MACVTR_EVLS_STRIPIFFAILS_Pos) GPIO_IDR_ID2_Pos (2U) FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos) SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) FDCAN_RXF1A_F1AI_Msk (0x3FUL << FDCAN_RXF1A_F1AI_Pos) EXTI_IMR1_IM17_Pos (17U) USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) __REGISTER_PREFIX__  EXTI_LINE51 ((uint32_t)0x33) DBGMCU_APB4FZ1_DBG_LPTIM4_Pos (11U) MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK RCC_RSR_D1RSTF RCC_RSR_D1RSTF_Msk RCC_RSR_D2RSTF_Pos (20U) USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) SDMMC_IDMA_IDMABACT_Msk (0x1UL << SDMMC_IDMA_IDMABACT_Pos) LL_ADC_AWD_CHANNEL_15_REG ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) _PTRDIFF_T  __UINT16_TYPE__ short unsigned int __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SPI1EN) I2C_CR2_SADD I2C_CR2_SADD_Msk GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk HRTIM_ADC1R_AD1TCC4_Msk (0x1UL << HRTIM_ADC1R_AD1TCC4_Pos) ADC_CFGR2_RSHIFT4 ADC_CFGR2_RSHIFT4_Msk LTDC_TWCR_TOTALH_Pos (0U) RCC_PLLCKSELR_DIVM1_5 (0x20UL << RCC_PLLCKSELR_DIVM1_Pos) DMAmuxRequestGen OPAMP_CSR_TSTREF_Pos (29U) RTC_TAMPCR_TAMPXIE RTC_TAMPER_X_INTERRUPT SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk HRTIM_EEFR2_EE7FLTR_Msk (0xFUL << HRTIM_EEFR2_EE7FLTR_Pos) GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) DFSDM_FLTRDATAR_RDATA_Pos (8U) ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) DWT_CPICNT_CPICNT_Msk (0xFFUL ) TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk DWT_MASK_MASK_Pos 0U ADC_LINEAR_CALIB_REG_COUNT (6UL) JPEG_CR_OFF_Pos (14U) SDMMC_CMD_CPSMEN_Msk (0x1UL << SDMMC_CMD_CPSMEN_Pos) Alternate ADC_DR_RDATA_Pos (0U) RCC_D1CFGR_D1CPRE RCC_D1CFGR_D1CPRE_Msk GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk TIM_TRGO2_UPDATE TIM_CR2_MMS2_1 SDMMC_CMD_BOOTEN_Msk (0x1UL << SDMMC_CMD_BOOTEN_Pos) SAI2_Block_A_BASE (SAI2_BASE + 0x004UL) LL_ADC_REG_RANK_4 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS) _REENT_INIT_RESERVED_6_7  USART_CR3_TXFTCFG_2 (0x4UL << USART_CR3_TXFTCFG_Pos) RCC_APB1LLPENR_CECLPEN RCC_APB1LLPENR_CECLPEN_Msk RCC_CR_PLL3RDY_Msk (0x1UL << RCC_CR_PLL3RDY_Pos) FMC_SDCMR_MODE_Pos (0U) FDCAN_RXESC_F1DS_Msk (0x7UL << FDCAN_RXESC_F1DS_Pos) SYSCFG_CCCSR_EN_Msk (0x1UL << SYSCFG_CCCSR_EN_Pos) DWT_FUNCTION_DATAVADDR1_Pos 16U JPEG_CONFR6_NB_3 (0x8UL << JPEG_CONFR6_NB_Pos) DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) __MAIN_H  HRTIM_MICR_MUPD_Pos (6U) DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) DFSDM1_Channel5_BASE (DFSDM1_BASE + 0xA0UL) DFSDM_CHCFGR1_DFSDMEN_Pos (31U) FLASH_CR_INCERRIE FLASH_CR_INCERRIE_Msk SCB_ITCMCR_EN_Msk (1UL ) DAC_WAVE_NOISE DAC_CR_WAVE1_0 ETH_MACPFR_PCF_FORWARDALL_Msk (0x1UL << ETH_MACPFR_PCF_FORWARDALL_Pos) HRTIM_RST1R_TIMEVNT4_Pos (15U) EXTI_IMR3_IM70_Msk (0x1UL << EXTI_IMR3_IM70_Pos) HRTIM_EECR1_EE5SRC_0 (0x1UL << HRTIM_EECR1_EE5SRC_Pos) __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIODRST) RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk EXTI_EMR1_EM16_Pos (16U) RCC_CSICALIBRATION_DEFAULT (0x20U) HRTIM_EECR1_EE4FAST_Pos (23U) DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE) DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk ADC_JDR4_JDATA_18 (0x00040000UL << ADC_JDR4_JDATA_Pos) SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk TIM_BDTR_BKF_Pos (16U) ErrorCode USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) FLASH_FLAG_RDPERR_BANK1 FLASH_SR_RDPERR MPU_REGION_SIZE_512KB ((uint8_t)0x12) GPIO_LCKR_LCK5_Pos (5U) DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) FDCAN_TXESC_TBDS_Msk (0x7UL << FDCAN_TXESC_TBDS_Pos) HRTIM_SET2R_SST HRTIM_SET2R_SST_Msk HSEM_C1ICR_ISC3_Pos (3U) TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) SCB_CCSIDR_LINESIZE_Msk (7UL ) ARM_MPU_AP_RO 6U RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) HRTIM_FLTINR1_FLT4F_Pos (27U) DMA2D_CR_LOM_Pos (6U) __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED FDCAN_TTIR_RTMI_Msk (0x1UL << FDCAN_TTIR_RTMI_Pos) HRTIM_TIMISR_CPT1_Msk (0x1UL << HRTIM_TIMISR_CPT1_Pos) ETH_MACPOCR_DN_Pos (8U) RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) DMAMUX2_BASE (D3_AHB1PERIPH_BASE + 0x5800UL) HAL_DMA_ERROR_BUSY (0x00000800U) FLASH_VOLTAGE_RANGE_1 0x00000000U RCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk HSEM_C1IER_ISE15_Msk (0x1UL << HSEM_C1IER_ISE15_Pos) EXTI_LINE_27 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1BU) __HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART4EN); tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART4EN); UNUSED(tmpreg); } while(0) __RAND_MAX 0x7fffffff GPIO_PUPDR_PUPD3_Pos (6U) HRTIM_ADC2R_AD2TEC3_Pos (29U) ETH_MACISR_MMCRXIS ETH_MACISR_MMCRXIS_Msk DMA2D_OCOLR_BLUE_2_Msk (0x1FUL <<DMA2D_OCOLR_BLUE_2_Pos) MDMA_DEST_DATASIZE_HALFWORD ((uint32_t)MDMA_CTCR_DSIZE_0) MDMA_DEST_INC_WORD ((uint32_t)MDMA_CTCR_DINC_1 | (uint32_t)MDMA_CTCR_DINCOS_1) ETH_MACPOCR_APDREQTRIG_Msk (0x1UL << ETH_MACPOCR_APDREQTRIG_Pos) TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS ETH_MACVIR_CSVL ETH_MACVIR_CSVL_Msk __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPUART1LPEN) BDMA_ISR_TEIF0_Msk (0x1UL << BDMA_ISR_TEIF0_Pos) SPI_CR1_CSUSP SPI_CR1_CSUSP_Msk USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos) HRTIM_SET1R_TIMEVNT4 HRTIM_SET1R_TIMEVNT4_Msk RCC_PLLCKSELR_DIVM3_1 (0x02UL << RCC_PLLCKSELR_DIVM3_Pos) MPU_REGION_SIZE_8MB ((uint8_t)0x16) ADC_OFR2_SSATE_Pos (31U) ETH_MACCR_ECRSFD_Pos (11U) MPU_REGION_NUMBER8 ((uint8_t)0x08) __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) FLASH_FLAG_QW_BANK1 FLASH_SR_QW RCC_CRS_FLAG_ESYNC CRS_ISR_ESYNCF RCC_APB4ENR_VREFEN_Msk (0x1UL << RCC_APB4ENR_VREFEN_Pos) ETH_MACVIR_CSVL_Msk (0x1UL << ETH_MACVIR_CSVL_Pos) assert_param(expr) ((void)0U) CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos) __HAL_FLASH_GET_PROGRAM_DELAY() READ_BIT(FLASH->ACR, FLASH_ACR_WRHIGHFREQ) GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) EXTI_LINE_16 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x10U) FDCAN_TTOCF_AWL_Msk (0xFFUL << FDCAN_TTOCF_AWL_Pos) USB_OTG_GLPMCFG_BESL_Pos (2U) RCC_RSR_SFTRSTF RCC_RSR_SFTRSTF_Msk USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) DBGMCU_APB1LFZ1_DBG_TIM4_Pos (2U) ADC_JDR1_JDATA_23 (0x00800000UL << ADC_JDR1_JDATA_Pos) FDCAN_TTILS_GTES FDCAN_TTILS_GTES_Msk DFSDM_FLTCR2_EXCH_Pos (8U) LTDC_LxCLUTWR_BLUE LTDC_LxCLUTWR_BLUE_Msk DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos) SCB_ICSR_ISRPENDING_Pos 22U GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) __HAL_DBGMCU_UnFreeze_I2C3() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C3)) TIM_TIM8_ETR_COMP1_OUT TIM_TIM8_ETR_COMP1 __nosanitizethread  HAL_TIM_DMABurstStateTypeDef FDCAN_TTMLM_TXEW_Msk (0xFUL << FDCAN_TTMLM_TXEW_Pos) HRTIM_CR1_ADC1USRC HRTIM_CR1_ADC1USRC_Msk HSEState CRS_ISR_SYNCERR CRS_ISR_SYNCERR_Msk GPIOA_PIN_AVAILABLE GPIO_PIN_All RTC_BKP8R RTC_BKP8R_Msk HRTIM_RST2R_MSTCMP4 HRTIM_RST2R_MSTCMP4_Msk __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) SWPMI_ICR_CRXBFF_Msk (0x1UL << SWPMI_ICR_CRXBFF_Pos) USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) RTC_BKP17R_Pos (0U) RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos) MPU_REGION_NUMBER4 ((uint8_t)0x04) __HAL_RCC_GET_SAI2_SOURCE __HAL_RCC_GET_SAI23_SOURCE TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 HRTIM_OENR_TB2OEN HRTIM_OENR_TB2OEN_Msk RCC_AHB4RSTR_GPIOCRST RCC_AHB4RSTR_GPIOCRST_Msk MDMA_Channel6_BASE (MDMA_BASE + 0x000001C0UL) IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == LPTIM1) || ((INSTANCE) == LPTIM2)) ETH_MMCRIMR_RXLPIUSCIM_Msk (0x1UL << ETH_MMCRIMR_RXLPIUSCIM_Pos) ETH_MTLRQOMR_RTC_128BITS (0x00000003U) IS_DLYB_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DLYB_SDMMC1) || ((INSTANCE) == DLYB_SDMMC2) || ((INSTANCE) == DLYB_QUADSPI)) VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos) RCC_TypeDef HRTIM_TIMDIER_CMP3IE HRTIM_TIMDIER_CMP3IE_Msk ETH_MACMDIOAR_MOC_RD_Pos (2U) ADC_CR_LINCALRDYW2_Pos (23U) FMC_SDTRx_TRC_Msk (0xFUL << FMC_SDTRx_TRC_Pos) RCC_RTCCLKSOURCE_HSE_DIV18 (0x00012300U) FLASH_FLAG_PGSERR_BANK1 FLASH_SR_PGSERR I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) ETH_MACTSCR_SNAPTYPSEL_Msk (0x3UL << ETH_MACTSCR_SNAPTYPSEL_Pos) TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk __GNUC__ 11 HRTIM_MCR_DACSYNC_1 (0x2UL << HRTIM_MCR_DACSYNC_Pos) ETH_MACCR_JE_Pos (16U) DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk EXTI_D3PCR1L_PCS14_Pos (28U) RCC_I2C4CLKSOURCE_HSI RCC_D3CCIPR_I2C4SEL_1 DMA2D_BGCOLR_GREEN_Pos (8U) __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE SPI2_BASE (D2_APB1PERIPH_BASE + 0x3800UL) ETH_MMCTIMR_TXMCOLGPIM_Msk (0x1UL << ETH_MMCTIMR_TXMCOLGPIM_Pos) HRTIM_SET1R_TIMEVNT4_Msk (0x1UL << HRTIM_SET1R_TIMEVNT4_Pos) SPI_SR_OVR_Pos (6U) ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) __HAL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,__ADC_DATA__,__ADC_RESOLUTION__) __LL_ADC_CALC_DATA_TO_VOLTAGE((__VREFANALOG_VOLTAGE__), (__ADC_DATA__), (__ADC_RESOLUTION__)) RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk RCC_APB1LRSTR_TIM2RST_Pos (0U) HRTIM_SET2R_MSTCMP3 HRTIM_SET2R_MSTCMP3_Msk __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE() USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos) BDMA_Channel3_IRQn ETH_MACSTSUR_TSS ETH_MACSTSUR_TSS_Msk USB_OTG_DOEPCTL_STALL_Pos (21U) FDCAN_TXBCF_CF_Msk (0xFFFFFFFFUL << FDCAN_TXBCF_CF_Pos) HSEM_C1ICR_ISC9 HSEM_C1ICR_ISC9_Msk ETH_MMCRIR_RXALGNERPIS ETH_MMCRIR_RXALGNERPIS_Msk ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) FMC_SDCRx_MWID FMC_SDCRx_MWID_Msk ETH_MACHWF0R_MIISEL ETH_MACHWF0R_MIISEL_Msk SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM14LPEN)) == 0U) __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p) ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos) TIM_TIM3_TI1_COMP2 TIM_TISEL_TI1SEL_1 ADC_CFGR_INJECT_DISCCONTINUOUS(__INJECT_DISCONTINUOUS_MODE__) ((__INJECT_DISCONTINUOUS_MODE__) << ADC_CFGR_JDISCEN_Pos) FDCAN_TTIE_TXOE_Pos (11U) USB_OTG_BCNT_Pos (4U) RCC_AHB4RSTR_CRCRST_Msk (0x1UL << RCC_AHB4RSTR_CRCRST_Pos) RTC_Alarm_IRQn IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7) || ((INSTANCE) == BDMA_Channel0) || ((INSTANCE) == BDMA_Channel1) || ((INSTANCE) == BDMA_Channel2) || ((INSTANCE) == BDMA_Channel3) || ((INSTANCE) == BDMA_Channel4) || ((INSTANCE) == BDMA_Channel5) || ((INSTANCE) == BDMA_Channel6) || ((INSTANCE) == BDMA_Channel7)) ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) USB_OTG_HPRT_PRST_Pos (8U) MDIOS_CR_DPC_Pos (7U) CF_SECTOR_NUMBER ATA_SECTOR_NUMBER DMA2D_BGOR_LO DMA2D_BGOR_LO_Msk IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN __HAL_RCC_MDMA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_MDMALPEN) != 0U) HRTIM_MDIER_MCMP1DE HRTIM_MDIER_MCMP1DE_Msk SPDIFRX_CR_RXSTEO_Msk (0x1UL << SPDIFRX_CR_RXSTEO_Pos) HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) FMC_SR_IFS FMC_SR_IFS_Msk EXTI_D3PCR1L_PCS4 EXTI_D3PCR1L_PCS4_Msk ETH_MMCCR_CNTFREEZ ETH_MMCCR_CNTFREEZ_Msk FDCAN_PSR_PXE_Pos (14U) ETH_MACDR_RFCFCSTS_Msk (0x3UL << ETH_MACDR_RFCFCSTS_Pos) SYSCFG_EXTICR1_EXTI1_PE (0x00000040U) HRTIM_TIMISR_RST HRTIM_TIMISR_RST_Msk TIM_EGR_TG TIM_EGR_TG_Msk LL_ADC_CHANNEL_DAC1CH2_ADC2 (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) OPAMP1_CSR_CALOUT OPAMP1_CSR_CALOUT_Msk __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM2AMEN) DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk EXTI_SWIER1_SWIER5 EXTI_SWIER1_SWIER5_Msk OPAMP_CSR_CALOUT OPAMP_CSR_CALOUT_Msk HRTIM_EECR1_EE5SRC HRTIM_EECR1_EE5SRC_Msk NVIC ((NVIC_Type *) NVIC_BASE ) TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) GPIOC_BASE (D3_AHB1PERIPH_BASE + 0x0800UL) TIM_DMA_CC1 TIM_DIER_CC1DE COMP_SR_C2IF COMP_SR_C2IF_Msk RCC_SPI5CLKSOURCE_PLL3 RCC_SPI45CLKSOURCE_PLL3 SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE) __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET VREFBUF_CSR_VRS_OUT1 (0U) HRTIM_BMTRGR_TAEEV7 HRTIM_BMTRGR_TAEEV7_Msk USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) FMC_BTRx_ADDHLD_Pos (4U) TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk __HAL_RCC_LPTIM4_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM4EN) == 0U) __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET SYSCFG_UR7_SAEND_BANK1_Pos (16U) QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos) __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD SysTick_IRQn MDMA_SRC_DATASIZE_HALFWORD ((uint32_t)MDMA_CTCR_SSIZE_0) ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) ETH_MAC_TXFIFO_IDLE 0x00000000U FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos) __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI BDMA_CH7_CLEAR ((uint32_t)0x00000001) HRTIM_CPT1CR_TD1SET HRTIM_CPT1CR_TD1SET_Msk FDCAN_TTIE_IWTE_Msk (0x1UL << FDCAN_TTIE_IWTE_Pos) IS_EXTI_D3_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE25) || ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || ((LINE) == EXTI_LINE41) || ((LINE) == EXTI_LINE48) || ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE88)) HSEM_RLR_COREID_Msk (0xFFUL << HSEM_RLR_COREID_Pos) USE_HAL_CEC_REGISTER_CALLBACKS 0U VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) FDCAN_RXF1S_F1F FDCAN_RXF1S_F1F_Msk I2C_ISR_TIMEOUT_Pos (12U) SYSCFG_EXTICR2_EXTI4_PE (0x00000004U) CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) GPIO_AF9_FMC ((uint8_t)0x09) PWR_CR3_USBREGEN_Msk (0x1UL << PWR_CR3_USBREGEN_Pos) RCC_AHB2ENR_D2SRAM3EN RCC_AHB2ENR_SRAM3EN FMC_BTRx_DATLAT_Pos (24U) HRTIM_CPT1CR_TD1RST_Msk (0x1UL << HRTIM_CPT1CR_TD1RST_Pos) ADC_CSR_AWD3_MST_Msk (0x1UL << ADC_CSR_AWD3_MST_Pos) TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) USB_OTG_GOTGCTL_CIDSTS_Pos (16U) FLASH_ACR_WRHIGHFREQ_Pos (4U) RCC_SAI4BCLKSOURCE_CLKP RCC_D3CCIPR_SAI4BSEL_2 RCC_AHB1RSTR_ETH1MACRST_Msk (0x1UL << RCC_AHB1RSTR_ETH1MACRST_Pos) ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk RCC_AHB2LPENR_RNGLPEN_Pos (6U) SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) FDCAN_RXF1C_F1OM FDCAN_RXF1C_F1OM_Msk IS_ADC_SAMPLING_DELAY(__DELAY__) (((__DELAY__) == ADC_TWOSAMPLINGDELAY_1CYCLE) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_2CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_3CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_4CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_5CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_6CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_7CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_8CYCLES) || ((__DELAY__) == ADC_TWOSAMPLINGDELAY_9CYCLES) ) FLASH_CRCCR_CRC_BURST_1 (0x2UL << FLASH_CRCCR_CRC_BURST_Pos) Overrun PWR_BASE (D3_AHB1PERIPH_BASE + 0x4800UL) EXTI_LINE87 ((uint32_t)0x57) HRTIM_MREP_MREP_Pos (0U) RCC_HSI_DIV2 (RCC_CR_HSIDIV_2 | RCC_CR_HSION) SDMMC_POWER_VSWITCHEN_Msk (0x1UL << SDMMC_POWER_VSWITCHEN_Pos) ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U VREFBUF_CSR_VRS_OUT2 VREFBUF_CSR_VRS_OUT2_Msk FDCAN_IE_MRAFE FDCAN_IE_MRAFE_Msk HRTIM_SET1R_MSTPER HRTIM_SET1R_MSTPER_Msk __HAL_RCC_QSPI_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_QSPIRST)) FDCAN_TTCPT_SWV FDCAN_TTCPT_SWV_Msk SYSCFG_EXTICR3_EXTI8_Pos (0U) RCC_AHB1RSTR_USB2OTGFSRST RCC_AHB1RSTR_USB2OTGFSRST_Msk USART_CR3_SCARCNT_Pos (17U) DMA_IT_TE ((uint32_t)DMA_SxCR_TEIE) TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) HSEM_C1MISR_MISF21_Msk (0x1UL << HSEM_C1MISR_MISF21_Pos) ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) ETH_MACTSCR_CSC_Msk (0x1UL << ETH_MACTSCR_CSC_Pos) MDMA_GISR0_GIF4_Pos (4U) __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE DMA2D_CR_TWIE_Msk (0x1UL << DMA2D_CR_TWIE_Pos) ADC_CCR_DELAY_Pos (8U) SDMMC_ICR_DBCKENDC_Msk (0x1UL << SDMMC_ICR_DBCKENDC_Pos) IS_RCC_PLL3Q_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) ETH_DMACIER_RWTE_Pos (9U) DMA_REQUEST_TIM8_CH2 48U HRTIM_BDTUPR_TIMFLTR HRTIM_BDTUPR_TIMFLTR_Msk __HAL_PWR_PVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) SAI_xDR_DATA_Pos (0U) LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos) QUADSPI_CR_PRESCALER_2 (0x04UL << QUADSPI_CR_PRESCALER_Pos) RCC_AHB4LPENR_GPIODLPEN_Pos (3U) __HAL_RCC_USB2_OTG_FS_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSEN)) RCC_APB1LRSTR_LPTIM1RST RCC_APB1LRSTR_LPTIM1RST_Msk TIM_SMCR_MSM_Pos (7U) ETH_MACWTR_WTO_Pos (0U) __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C2LPEN) DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos) HRTIM_RST1R_UPDATE_Pos (31U) ADC_OFR3_OFFSET3_22 (0x0400000UL << ADC_OFR3_OFFSET3_Pos) USART_ICR_ORECF USART_ICR_ORECF_Msk IS_ADC_SAMPLE_TIME(__TIME__) (((__TIME__) == ADC_SAMPLETIME_1CYCLE_5) || ((__TIME__) == ADC_SAMPLETIME_2CYCLES_5) || ((__TIME__) == ADC_SAMPLETIME_8CYCLES_5) || ((__TIME__) == ADC_SAMPLETIME_16CYCLES_5) || ((__TIME__) == ADC_SAMPLETIME_32CYCLES_5) || ((__TIME__) == ADC_SAMPLETIME_64CYCLES_5) || ((__TIME__) == ADC_SAMPLETIME_387CYCLES_5) || ((__TIME__) == ADC_SAMPLETIME_810CYCLES_5) ) FMC_SDCRx_NC_Msk (0x3UL << FMC_SDCRx_NC_Pos) EXTI_LINE44 ((uint32_t)0x2C) SDMMC_ICR_ACKTIMEOUTC SDMMC_ICR_ACKTIMEOUTC_Msk USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) USB_OTG_HCINT_AHBERR_Pos (2U) RCC_SPI6CLKSOURCE_D3PCLK1 (0x00000000U) USB_OTG_GCCFG_PS2DET_Msk (0x1UL << USB_OTG_GCCFG_PS2DET_Pos) SPI_CR1_TCRCINI_Msk (0x1UL << SPI_CR1_TCRCINI_Pos) RNG_SR_CEIS RNG_SR_CEIS_Msk TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) _REENT_ASCTIME_BUF(ptr) ((ptr)->_asctime_buf) USB_OTG_DOEPCTL_EPENA_Pos (31U) HRTIM_ADC2R_AD2MC2 HRTIM_ADC2R_AD2MC2_Msk DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk RCC_D2CCIP1R_SAI1SEL_1 (0x2UL << RCC_D2CCIP1R_SAI1SEL_Pos) HRTIM_RSTBR_TIMECMP2_Pos (29U) RCC_PLLCKSELR_PLLSRC_CSI_Pos (0U) LL_ADC_AWD_CHANNEL_11_REG_INJ ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos) SYSCFG_UR8_MEPAD_BANK2_Msk (0x1UL << SYSCFG_UR8_MEPAD_BANK2_Pos) RTC_BKP12R RTC_BKP12R_Msk __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE HRTIM_RSTDR_TIMACMP2_Pos (20U) CoreDebug_DEMCR_MON_REQ_Pos 19U LTDC_IER_LIE_Msk (0x1UL << LTDC_IER_LIE_Pos) READ_REG(REG) ((REG)) GPIO_OTYPER_OT9_Pos (9U) ETH_MACMDIOAR_CR_DIV16AR_Msk (0x7UL << ETH_MACMDIOAR_CR_DIV16AR_Pos) FLASH_CCR_CLR_DBECCERR_Msk (0x1UL << FLASH_CCR_CLR_DBECCERR_Pos) ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U _REENT_INC(_ptr) ((_ptr)->_inc) __HAL_RCC_FMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_FMCEN) == 0U) QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk ADC_SMPR2_SMP15_Pos (15U) HRTIM_RST1R_MSTCMP4_Msk (0x1UL << HRTIM_RST1R_MSTCMP4_Pos) RCC_D3CCIPR_ADCSEL RCC_D3CCIPR_ADCSEL_Msk HRTIM_ODISR_TA1ODIS_Pos (0U) I2C4_EV_IRQn SPI_IFCR_EOTC SPI_IFCR_EOTC_Msk USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) RCC_APB1LENR_USART2EN_Msk (0x1UL << RCC_APB1LENR_USART2EN_Pos) OB_RDP_LEVEL_2 0xCC00U RCC_CRS_IT_SYNCMISS CRS_CR_ERRIE ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) FLASH_CR_RDPERRIE_Pos (23U) SYSCFG_EXTICR4_EXTI15_PH (0x00007000U) USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk HRTIM_EECR3_EE7F_2 (0x4UL << HRTIM_EECR3_EE7F_Pos) SPI_CFG2_LSBFRST_Msk (0x1UL << SPI_CFG2_LSBFRST_Pos) ETH_MACVTR_ESVL_Msk (0x1UL << ETH_MACVTR_ESVL_Pos) USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) HRTIM_ADC2R_AD2TBC3 HRTIM_ADC2R_AD2TBC3_Msk TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) DMA_HIFCR_CHTIF5_Pos (10U) I2C_FLAG_TCR I2C_ISR_TCR GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOHRST) TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) HRTIM_ADC2R_AD2TCRST HRTIM_ADC2R_AD2TCRST_Msk SDMMC_MASK_DCRCFAILIE_Msk (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos) HRTIM_MDIER_MCMP3DE HRTIM_MDIER_MCMP3DE_Msk GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) PWR_FLAG_WKUP1 PWR_WKUPCR_WKUPC1 HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT 1U TIM_CCMR2_OC3M_Pos (4U) RCC_AHB4RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOBRST_Pos) LTDC_ER_IRQn TRIGGER_MODE_Pos 20u ETH_MACIVIR_VLT_CFIDEI_Msk (0x1UL << ETH_MACIVIR_VLT_CFIDEI_Pos) HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT 24U ETH_MACVTR_ETV ETH_MACVTR_ETV_Msk TIM_TS_ITR10 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos) HRTIM_MCR_MCEN HRTIM_MCR_MCEN_Msk HAL_DMAMUX1_SYNC_EXTI0 6U RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) HRTIM_RST2R_UPDATE_Msk (0x1UL << HRTIM_RST2R_UPDATE_Pos) ADC_CHANNEL_11_BITFIELD (ADC_AWD2CR_AWD2CH_11) OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE IS_RCC_RNGCLKSOURCE(SOURCE) (((SOURCE) == RCC_RNGCLKSOURCE_HSI48)|| ((SOURCE) == RCC_RNGCLKSOURCE_PLL) || ((SOURCE) == RCC_RNGCLKSOURCE_LSE) || ((SOURCE) == RCC_RNGCLKSOURCE_LSI)) ETH_MACTSCR_TSVER2ENA ETH_MACTSCR_TSVER2ENA_Msk HSEM_C1ISR_ISF9_Pos (9U) DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk SPDIFRX_DR1_PT_Msk (0x3UL << SPDIFRX_DR1_PT_Pos) ETH_DMACRCR_RPBL_Pos (16U) HSEM_C1ISR_ISF25_Pos (25U) ETH_MACMDIOAR_CR_DIV124_Pos (8U) TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) HRTIM_ADC3R_AD3TEPER_Msk (0x1UL << HRTIM_ADC3R_AD3TEPER_Pos) HRTIM_ADC3R_AD3TBRST HRTIM_ADC3R_AD3TBRST_Msk HASH_AlgoMode_HASH HASH_ALGOMODE_HASH HAL_MDMA_ERROR_ALIGNMENT ((uint32_t)0x00000010U) DMA2D_FGPFCCR_CS_Pos (8U) FDCAN_PSR_RESI_Pos (11U) TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) SPDIFRX_SR_RXNE_Pos (0U) FLASH_CCR_CLR_OPERR_Pos (22U) EXTI_LINE_60 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1CU) GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk HRTIM_BMTRGR_TCRST HRTIM_BMTRGR_TCRST_Msk IS_RCC_USART3CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART3CLKSOURCE_D2PCLK1)|| ((SOURCE) == RCC_USART3CLKSOURCE_PLL2) || ((SOURCE) == RCC_USART3CLKSOURCE_PLL3) || ((SOURCE) == RCC_USART3CLKSOURCE_CSI) || ((SOURCE) == RCC_USART3CLKSOURCE_LSE) || ((SOURCE) == RCC_USART3CLKSOURCE_HSI)) __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE RCC_APB4RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB4RSTR_SYSCFGRST_Pos) __UINT_LEAST32_TYPE__ long unsigned int HRTIM_SET2R_PER_Msk (0x1UL << HRTIM_SET2R_PER_Pos) IS_RCC_SAI4BCLK(__SOURCE__) (((__SOURCE__) == RCC_SAI4BCLKSOURCE_PLL) || ((__SOURCE__) == RCC_SAI4BCLKSOURCE_PLL2) || ((__SOURCE__) == RCC_SAI4BCLKSOURCE_PLL3) || ((__SOURCE__) == RCC_SAI4BCLKSOURCE_CLKP) || ((__SOURCE__) == RCC_SAI4BCLKSOURCE_PIN)) RCC_APB2LPENR_USART6LPEN_Pos (5U) TIM_OSSR_DISABLE 0x00000000U HAL_I2C_STATE_BUSY_TX USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk RCC_D3AMR_LPTIM3AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM3AMEN_Pos) MPU_REGION_NUMBER11 ((uint8_t)0x0B) HSEM_C1ICR_ISC31_Pos (31U) FDCAN_TTGTP_TP FDCAN_TTGTP_TP_Msk DMA_REQUEST_UART4_RX 63U HAL_EXTI_MODULE_ENABLED  SPI_CR1_CSTART_Pos (9U) SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) FDCAN_ILS_PEDE_Msk (0x1UL << FDCAN_ILS_PEDE_Pos) MDMA_SRC_INC_WORD ((uint32_t)MDMA_CTCR_SINC_1 | (uint32_t)MDMA_CTCR_SINCOS_1) FDCAN_ILS_TCL FDCAN_ILS_TCL_Msk DMA_REQUEST_GENERATOR2 3U USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk HRTIM_CPT1CR_TB1RST_Pos (17U) FDCAN_TTOST_WGTD_Pos (22U) RCC_APB3LPENR_WWDG1LPEN_Pos (6U) RCC_AHB3ENR_JPGDECEN RCC_AHB3ENR_JPGDECEN_Msk TIM_DMA_CC2 TIM_DIER_CC2DE DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos) FDCAN_TTIE_SWEE FDCAN_TTIE_SWEE_Msk __FLT_DENORM_MIN__ 1.4012984643248171e-45F EXTI_LINE11 ((uint32_t)0x0B) HRTIM_SET1R_TIMEVNT5_Pos (16U) HRTIM_ADC1R_AD1MC3_Msk (0x1UL << HRTIM_ADC1R_AD1MC3_Pos) ADC_CFGR_FIELDS_2 ((uint32_t)(ADC_CFGR_DMNGT | ADC_CFGR_AUTDLY)) HRTIM_CR1_ADC1USRC_0 (0x1UL << HRTIM_CR1_ADC1USRC_Pos) HRTIM_SET2R_CMP2_Pos (4U) ADC_JSQR_JEXTSEL_2 (0x04UL << ADC_JSQR_JEXTSEL_Pos) CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos) LTDC_ICR_CLIF_Msk (0x1UL << LTDC_ICR_CLIF_Pos) BDMA_Channel2_IRQn MDMA_Channel3 ((MDMA_Channel_TypeDef *)MDMA_Channel3_BASE) RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk HRTIM_BDTUPR_TIMEEFR2_Msk (0x1UL << HRTIM_BDTUPR_TIMEEFR2_Pos) FDCAN_TTOCN_TTIE_Msk (0x1UL << FDCAN_TTOCN_TTIE_Pos) USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_APB1LENR_TIM2EN_Pos (0U) HRTIM_TIMICR_CPT1C_Msk (0x1UL << HRTIM_TIMICR_CPT1C_Pos) EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 VREFBUF_CSR_VRR VREFBUF_CSR_VRR_Msk TIM_BREAK2_DISABLE 0x00000000U JPEG_SR_IFTF_Pos (1U) SCB_SHCSR_MEMFAULTACT_Pos 0U __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) DMAMUX_RGCFR_COF6_Msk (0x1UL << DMAMUX_RGCFR_COF6_Pos) RCC_AHB4RSTR_HSEMRST_Pos (25U) __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER FMC_BTRx_DATAST_Pos (8U) I2C_CR1_SMBDEN_Pos (21U) RCC_APB4LPENR_VREFLPEN_Msk (0x1UL << RCC_APB4LPENR_VREFLPEN_Pos) GPIO_AF8_SAI4 ((uint8_t)0x08) FLASH_CR_BER_Pos (3U) EXTI_RTSR1_TR15_Msk (0x1UL << EXTI_RTSR1_TR15_Pos) RCC_STOP_KERWAKEUPCLOCK_CSI RCC_CFGR_STOPKERWUCK GPIO_IDR_ID2 GPIO_IDR_ID2_Msk CEC_ISR_BRE CEC_ISR_BRE_Msk OPAMP2_CSR_CALOUT_Msk (0x1UL << OPAMP2_CSR_CALOUT_Pos) ADC_CHANNEL_3 (LL_ADC_CHANNEL_3) __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) do { if(HAL_GetREVID() <= REV_ID_Y) { if((__HSICalibrationValue__) == RCC_HSICALIBRATION_DEFAULT) { MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk, ((uint32_t)0x20) << HAL_RCC_REV_Y_HSITRIM_Pos); } else { MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk, (uint32_t)(__HSICalibrationValue__) << HAL_RCC_REV_Y_HSITRIM_Pos); } } else { MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_HSICFGR_HSITRIM_Pos); } } while(0) ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) OPAMP_CSR_TSTREF_Msk (0x1UL << OPAMP_CSR_TSTREF_Pos) LL_ADC_CHANNEL_8 (ADC_CHANNEL_8_NUMBER | ADC_CHANNEL_8_SMP | ADC_CHANNEL_8_BITFIELD ) TIM_FLAG_CC2OF TIM_SR_CC2OF SWPMI_OR_CLASS SWPMI_OR_CLASS_Msk ADC_SQR3_SQ10_Pos (0U) IS_EXTI_PROPERTY(__EXTI_LINE__) ((((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_DIRECT) || (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG) || (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO)) SYSCFG_EXTICR1_EXTI2_PC (0x00000200U) IS_TIM_CC5_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) __HAL_RCC_TIM15_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM15EN) SDMMC_MASK_DHOLDIE_Pos (9U) ETH_MACVIR_VLT_UP_Pos (13U) HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 PWR_CR1_PLS_2 (0x4UL << PWR_CR1_PLS_Pos) ADC_CHANNEL_18_SMP (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) ETH_MACECR_EIPG ETH_MACECR_EIPG_Msk RCC_CR_HSI48ON_Msk (0x1UL << RCC_CR_HSI48ON_Pos) HRTIM_RSTDR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTDR_TIMCCMP2_Pos) USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk LL_ADC_INJ_SEQ_DISCONT_DISABLE (0x00000000UL) RCC_AHB2LPENR_D2SRAM2LPEN RCC_AHB2LPENR_SRAM2LPEN USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) __HAL_RCC_GET_USART2_SOURCE __HAL_RCC_GET_USART234578_SOURCE USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk ADC_IER_AWD2IE_Pos (8U) ETH_MACATSNR_AUXTSLO_Pos (0U) RCC_CR_PLL1RDY_Pos (25U) HSEM_C1IER_ISE31 HSEM_C1IER_ISE31_Msk LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE (ADC_OFR1_SSATE) GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) xPSR_C_Msk (1UL << xPSR_C_Pos) __FLT32_MAX_10_EXP__ 38 PWR_TypeDef USART_ICR_UDRCF USART_ICR_UDRCF_Msk SDMMC_STA_TXUNDERR_Pos (4U) DWT_SLEEPCNT_SLEEPCNT_Pos 0U ADC_JSQR_JSQ4_Pos (27U) USB_OTG_HCINT_BBERR_Pos (8U) ADC_CR_BOOST_0 (0x1UL << ADC_CR_BOOST_Pos) ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) PWR_WKUPEPR_WKUPPUPD5_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD5_Pos) USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) RTC_ISR_RSF RTC_ISR_RSF_Msk USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U) MDMA_GISR0_GIF9_Msk (0x1UL << MDMA_GISR0_GIF9_Pos) DBGMCU_APB2FZ1_DBG_TIM1 DBGMCU_APB2FZ1_DBG_TIM1_Msk HRTIM_BMTRGR_TECMP2_Msk (0x1UL << HRTIM_BMTRGR_TECMP2_Pos) USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) LTDC_TWCR_TOTALW_Msk (0xFFFUL << LTDC_TWCR_TOTALW_Pos) RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk COMP_CFGRx_ITEN COMP_CFGRx_ITEN_Msk FLASH_CCR_CLR_WRPERR FLASH_CCR_CLR_WRPERR_Msk HRTIM_ISR_FLT5_Msk (0x1UL << HRTIM_ISR_FLT5_Pos) ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) _RAND48_MULT_2 (0x0005) __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOHRST) EXTI_PR3_PR84_Pos (20U) RCC_AHB1ENR_USB2OTGHSEN_Msk RCC_AHB1ENR_USB2OTGFSEN_Msk DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk SYSCFG_EXTICR1_EXTI3_PK (0x0000A000U) EXTI_LINE21 ((uint32_t)0x15) __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET USB_OTG_HPTXFSIZ_PTXSA_Pos (0U) FDCAN_RXF0S_F0GI FDCAN_RXF0S_F0GI_Msk DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U) TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk HRTIM_MDIER_MUPDDE HRTIM_MDIER_MUPDDE_Msk HRTIM_TIMCR_TAU_Pos (19U) SYSCFG_EXTICR3_EXTI11_PB (0x00001000U) ETH_MMCRAEPR_RXALGNERR ETH_MMCRAEPR_RXALGNERR_msk FMC_SDTRx_TRP_0 (0x1UL << FMC_SDTRx_TRP_Pos) DMA_SxCR_CT DMA_SxCR_CT_Msk EXTI_IMR2_IM37_Pos (5U) MDMA_CISR_TEIF MDMA_CISR_TEIF_Msk ADC_OFR4_OFFSET4_22 (0x0400000UL << ADC_OFR4_OFFSET4_Pos) SYSCFG_EXTICR4_EXTI14_PE (0x00000400U) FMC_BWTRx_ADDSET_Pos (0U) ETH_DMADSR_RPS_SUSPENDED ETH_DMADSR_RPS_SUSPENDED_Msk DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos) SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) HRTIM_CMP2R_CMP2R_Pos (0U) DMA2D_FGPFCCR_CM_1 (0x2UL << DMA2D_FGPFCCR_CM_Pos) MDMA_CTCR_DINC_1 (0x2UL << MDMA_CTCR_DINC_Pos) ADC_CR_LINCALRDYW1_Msk (0x1UL << ADC_CR_LINCALRDYW1_Pos) __HAL_DMA_GET_FS(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR & (DMA_SxFCR_FS)) : 0) ETH_MACMACSSIR_SNSINC_Msk (0xFFUL << ETH_MACMACSSIR_SNSINC_Pos) EXTI_D3PCR2H_PCS50_Pos (4U) EXTI_EMR1_EM15_Pos (15U) ADC_JDR4_JDATA_4 (0x00000010UL << ADC_JDR4_JDATA_Pos) value LL_ADC_AWD_CH_TEMPSENSOR_REG ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) GPIO_IDR_ID4_Pos (4U) ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk FLASH_CRCCR_ADD_SECT_Msk (0x1UL << FLASH_CRCCR_ADD_SECT_Pos) SAI_xCR1_PRTCFG_Pos (2U) ADC_REGULAR_RANK_4 (LL_ADC_REG_RANK_4) ADC_JSQR_JSQ3_Pos (21U) RCC_CIFR_HSECSSF RCC_CIFR_HSECSSF_Msk SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos) __HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM8EN) == 0U) USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U) DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk COMP_CFGRx_BRGEN_Msk (0x1UL << COMP_CFGRx_BRGEN_Pos) USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) ADC_CALFACT2_LINCALFACT_23 (0x00800000UL << ADC_CALFACT2_LINCALFACT_Pos) SCB_AHBPCR_EN_Pos 0U USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk RCC_APB4LPENR_LPTIM4LPEN RCC_APB4LPENR_LPTIM4LPEN_Msk EXTI_PR1_PR14_Msk (0x1UL << EXTI_PR1_PR14_Pos) EXTI_SWIER1_SWIER1_Msk (0x1UL << EXTI_SWIER1_SWIER1_Pos) FDCAN_ILS_HPML_Pos (8U) USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) I2C_CR1_GCEN I2C_CR1_GCEN_Msk QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk RCC_D2CCIP2R_USART28SEL_Pos (0U) SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL HRTIM_RSTR_EXTEVNT1 HRTIM_RSTR_EXTEVNT1_Msk FMC_PATT_ATTSET_5 (0x20UL << FMC_PATT_ATTSET_Pos) QUADSPI_CR_FTHRES_2 (0x4UL << QUADSPI_CR_FTHRES_Pos) EXTI_D3PMR1_MR11 EXTI_D3PMR1_MR11_Msk RTC_TAMPCR_TAMP1TRG_Pos (1U) DFSDM_FLTCR1_JEXTSEL_2 (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos) CEC_CFGR_BRESTP_Pos (4U) __HAL_RCC_MDMA_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_MDMAEN)) SCB_CPUID_PARTNO_Pos 4U __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE FLASH_PRAR_PROT_AREA_END FLASH_PRAR_PROT_AREA_END_Msk DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) FDCAN_IR_TEFW_Pos (13U) HAL_PWR_PVDConfig HAL_PWR_ConfigPVD ETH_MACRXTXSR_EXCOL ETH_MACRXTXSR_EXCOL_Msk RCC_AHB1LPENR_USB2OTGHSULPILPEN_Pos RCC_AHB1LPENR_USB2OTGFSULPILPEN_Pos ADC3_BASE (D3_AHB1PERIPH_BASE + 0x6000UL) HRTIM_SET1R_TIMEVNT3_Msk (0x1UL << HRTIM_SET1R_TIMEVNT3_Pos) HRTIM_TIMICR_REPC HRTIM_TIMICR_REPC_Msk I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) RCC_CR_D2CKRDY_Pos (15U) ADC_EXTERNALTRIG_T1_CC3 (LL_ADC_REG_TRIG_EXT_TIM1_CH3) QUADSPI_CCR_SIOO_Pos (28U) I2C_CR1_NACKIE_Pos (4U) COMP_CFGRx_INPSEL_Msk (0x1UL << COMP_CFGRx_INPSEL_Pos) GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) HRTIM_EECR3_EE7F_0 (0x1UL << HRTIM_EECR3_EE7F_Pos) ADC_CFGR2_RSHIFT4_Pos (14U) USB_OTG_GUSBCFG_FDMOD_Pos (30U) __FILE_defined  FDCAN_TOCC_TOS_Msk (0x3UL << FDCAN_TOCC_TOS_Pos) FDCAN_TTIR_CER_Pos (18U) HRTIM_EECR3_EEVSD_1 (0x2UL << HRTIM_EECR3_EEVSD_Pos) __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET FDCAN_NDAT2_ND55_Pos (23U) USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos) ADC_OFR2_OFFSET2_15 (0x0008000UL << ADC_OFR2_OFFSET2_Pos) __HAL_RCC_GPIOK_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOKEN) USART_ISR_RTOF_Pos (11U) RCC_I2C1CLKSOURCE_HSI RCC_I2C123CLKSOURCE_HSI __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE HRTIM_CPT1CR_EXEV4CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV4CPT_Pos) MPU_REGION_NUMBER13 ((uint8_t)0x0D) MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8 USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk DWT_LSUCNT_LSUCNT_Pos 0U MDMA_GISR0_GIF0_Msk (0x1UL << MDMA_GISR0_GIF0_Pos) LPTIM_CFGR_COUNTMODE_Pos (23U) ADC_ISR_LDORDY ADC_ISR_LDORDY_Msk HRTIM_TIMDIER_CMP1IE_Msk (0x1UL << HRTIM_TIMDIER_CMP1IE_Pos) ADC_CHANNEL_7_BITFIELD (ADC_AWD2CR_AWD2CH_7) ADC_CHANNEL_1_BITFIELD (ADC_AWD2CR_AWD2CH_1) HRTIM_RST1R_EXTVNT8_Msk (0x1UL << HRTIM_RST1R_EXTVNT8_Pos) HRTIM_IER_SYSFLT_Pos (5U) USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos) __HAL_RCC_ADC12_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ADC12EN) == 0U) ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos) _REENT_SIGNGAM(ptr) ((ptr)->_gamma_signgam) HSEM_C1ICR_ISC28_Msk (0x1UL << HSEM_C1ICR_ISC28_Pos) EXTI_SWIER1_SWIER21_Pos (21U) FMC_PATT_ATTHIZ_Pos (24U) __HAL_RCC_GET_FMC_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_FMCSEL))) __STM32H7xx_CMSIS_DEVICE_VERSION_RC (0x00) FMC_SDCRx_NC_1 (0x2UL << FMC_SDCRx_NC_Pos) RTC ((RTC_TypeDef *) RTC_BASE) HSEM_C1ICR_ISC5_Pos (5U) ETH_MACMDIOAR_MOC_Pos (2U) ADC_SAMPLETIME_387CYCLES_5 (LL_ADC_SAMPLINGTIME_387CYCLES_5) FPU ((FPU_Type *) FPU_BASE ) ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk DMA_REQUEST_TIM1_CH3 13U I2C_ISR_STOPF I2C_ISR_STOPF_Msk HRTIM_TIMCR_UPDGAT_Msk (0xFUL << HRTIM_TIMCR_UPDGAT_Pos) DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos) RTC_BKP28R_Msk (0xFFFFFFFFUL << RTC_BKP28R_Pos) SPI_CR1_CSTART_Msk (0x1UL << SPI_CR1_CSTART_Pos) DMA_REQUEST_TIM15_COM 108U __need_wchar_t BDMA_CCR_DBM_Msk (0x1UL << BDMA_CCR_DBM_Pos) ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) HRTIM_OUTR_CHP2 HRTIM_OUTR_CHP2_Msk RCC_CR_HSI48ON_Pos (12U) __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE DMAMUX_RGSR_OF3_Pos (3U) BDMA_ISR_HTIF5_Msk (0x1UL << BDMA_ISR_HTIF5_Pos) USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U) SDMMC_MASK_DHOLDIE_Msk (0x1UL << SDMMC_MASK_DHOLDIE_Pos) __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_CEN) USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos) TIM_CCMR3_OC6PE_Pos (11U) ETH_MACCR_FES_Pos (14U) hi2c1 USB_OTG_GINTSTS_SOF_Pos (3U) GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) DBGMCU_APB4FZ1_DBG_IWDG1_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_IWDG1_Pos) DMA2D_IFCR_CTEIF_Pos (0U) __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM14LPEN) EXTI_IMR2_IM53_Msk (0x1UL << EXTI_IMR2_IM53_Pos) USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) FDCAN_TTIR_TXU_Pos (10U) GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) TIM_DMABase_DCR TIM_DMABASE_DCR USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) TIM_BDTR_AOE TIM_BDTR_AOE_Msk DMA_Handle RCC_PLL2DIVR_P2_Msk (0x7FUL << RCC_PLL2DIVR_P2_Pos) HRTIM_TIMISR_CPT1 HRTIM_TIMISR_CPT1_Msk EXTI_IMR2_IM58 EXTI_IMR2_IM58_Msk SPI4 ((SPI_TypeDef *) SPI4_BASE) SAI_PDMCR_CKEN4_Pos (11U) __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM2EN) USB_OTG_GINTMSK_NPTXFEM_Pos (5U) RCC_IT_CSS (0x00000400U) DBGMCU_APB1LFZ1_DBG_TIM6_Pos (4U) HRTIM_BDTUPR_TIMPER_Msk (0x1UL << HRTIM_BDTUPR_TIMPER_Pos) __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSLPEN)) USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk FLASH_FLAG_RDSERR_BANK1 FLASH_SR_RDSERR FDCAN_NDAT2_ND59_Msk (0x1UL << FDCAN_NDAT2_ND59_Pos) GET_GPIO_SOURCE GPIO_GET_INDEX HRTIM_EECR2_EE8SNS_Msk (0x3UL << HRTIM_EECR2_EE8SNS_Pos) GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Msk SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk FPU_FPCCR_HFRDY_Pos 4U USART_ICR_CTSCF_Pos (9U) EXTI_LINE64 ((uint32_t)0x40) OPAMP_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP_OTR_TRIMOFFSETN_Pos) HRTIM_SET2R_EXTVNT5 HRTIM_SET2R_EXTVNT5_Msk EXTI_IMR2_IM_Pos (0U) LPTIM_ISR_UP LPTIM_ISR_UP_Msk FMC_BCRx_WAITCFG_Msk (0x1UL << FMC_BCRx_WAITCFG_Pos) DMA2D_BGPFCCR_CM_Pos (0U) ADC_CLOCK_SYNC_PCLK_DIV2 (LL_ADC_CLOCK_SYNC_PCLK_DIV2) RCC_LPTIM4CLKSOURCE_LSI RCC_LPTIM345CLKSOURCE_LSI DBGMCU_CR_DBG_STOPD1 DBGMCU_CR_DBG_STOPD1_Msk EXTI_EMR2_EM40_Pos (8U) __FLT32_MIN_10_EXP__ (-37) SDMMC_ICR_SDIOITC_Msk (0x1UL << SDMMC_ICR_SDIOITC_Pos) OTG_HS_EP1_OUT_IRQn HRTIM_EEFR2_EE7LTCH HRTIM_EEFR2_EE7LTCH_Msk HSEM_C1ICR_ISC11 HSEM_C1ICR_ISC11_Msk CRS_CFGR_RELOAD_Msk (0xFFFFUL << CRS_CFGR_RELOAD_Pos) DMA2D_ISR_CTCIF_Msk (0x1UL << DMA2D_ISR_CTCIF_Pos) __ARM_FEATURE_MVE I2C_CR1_GCEN_Pos (19U) DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos) FDCAN_ENDN_ETV FDCAN_ENDN_ETV_Msk SPI_SR_CTSIZE_Msk (0xFFFFUL << SPI_SR_CTSIZE_Pos) EXTI_RTSR1_TR19 EXTI_RTSR1_TR19_Msk ADC_CSR_AWD2_MST_Pos (8U) SPDIFRX_CR_CKSEN_Msk (0x1UL << SPDIFRX_CR_CKSEN_Pos) __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE HRTIM_ADC3R_AD3TBC4_Pos (17U) RCC_IT_LSECSS (0x00000200U) PWR_CR1_PLS_LEV2_Msk (0x1UL << PWR_CR1_PLS_LEV2_Pos) RCC_D3AMR_LPUART1AMEN_Msk (0x1UL << RCC_D3AMR_LPUART1AMEN_Pos) DMA2_Stream3_IRQn __FP_FAST_FMAF64 1 HSEM_SEMID_MAX (31U) USART_ICR_FECF USART_ICR_FECF_Msk MDMA_LITTLE_BYTE_ENDIANNESS_EXCHANGE ((uint32_t)MDMA_CCR_BEX) HRTIM_TIMISR_DLYPRT HRTIM_TIMISR_DLYPRT_Msk HRTIM_ODSR_TB2ODS_Msk (0x1UL << HRTIM_ODSR_TB2ODS_Pos) __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED ETH_MACPCSR_RWKFILTRST_Msk (0x1UL << ETH_MACPCSR_RWKFILTRST_Pos) SPI_IFCR_TIFREC_Pos (8U) EXTI_LINE47 ((uint32_t)0x2F) SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk __HAL_RCC_DMA2D_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_DMA2DEN) != 0U) TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE FDCAN_IR_TOO_Pos (18U) FDCAN_ILS_TEFFL_Msk (0x1UL << FDCAN_ILS_TEFFL_Pos) BDMA_IFCR_CTEIF2_Pos (11U) __HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM5LPEN)) != 0U) CoreDebug_DEMCR_VC_NOCPERR_Pos 5U RCC_CSICFGR_CSITRIM_0 (0x01UL << RCC_CSICFGR_CSITRIM_Pos) USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) HSEM_C1ISR_ISF0_Msk (0x1UL << HSEM_C1ISR_ISF0_Pos) DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos) RCC_D1CFGR_HPRE_3 (0x8UL << RCC_D1CFGR_HPRE_Pos) isless(__x,__y) (__builtin_isless (__x, __y)) DMAMUX_CFR_CSOF15_Pos (15U) PWR_CR3_VBRS_Msk (0x1UL << PWR_CR3_VBRS_Pos) SPI_RXCRC_RXCRC_Pos (0U) TPI_ITCTRL_Mode_Pos 0U __HAL_RCC_MDIOS_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_MDIOSRST) __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM12)) SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos) SPDIFRX_CR_CKSEN SPDIFRX_CR_CKSEN_Msk BDMA_ISR_TEIF2_Pos (11U) FDCAN_TTMLM_CCM_Pos (0U) I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk ETH_MACMACSSIR_SNSINC_Pos (8U) HRTIM_BMTRGR_TACMP1_Pos (9U) __USED __attribute__((used)) __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE HRTIM_MREP_MREP_Msk (0xFFUL << HRTIM_MREP_MREP_Pos) USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) JPEG_CONFR4_HD JPEG_CONFR4_HD_Msk LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos) HRTIM_RST2R_EXTVNT6_Pos (26U) EXTI_IMR2_IM54_Pos (22U) ETH_MACCR_DR_Msk (0x1UL << ETH_MACCR_DR_Pos) RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) TIM_TIM15_TI1_TIM4_CH1 (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) OversamplingMode TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1) DMAMUX2_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel4_BASE) I2C_FLAG_TC I2C_ISR_TC FDCAN_TSCC_TSS_Pos (0U) __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) SAI_xCLRFR_CFREQ_Pos (3U) HRTIM_RST1R_TIMEVNT4_Msk (0x1UL << HRTIM_RST1R_TIMEVNT4_Pos) HSEM_C1ICR_ISC19_Msk (0x1UL << HSEM_C1ICR_ISC19_Pos) __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE RCC_D1CFGR_HPRE_DIV512_Msk (0xFUL << RCC_D1CFGR_HPRE_DIV512_Pos) USB_OTG_HOST_CHANNEL_SIZE (0x20UL) HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt ADC_EXTERNALTRIGINJEC_T3_CC1 (LL_ADC_INJ_TRIG_EXT_TIM3_CH1) FMC_SDSR_MODES1_0 (0x1UL << FMC_SDSR_MODES1_Pos) RCC_VER_X  GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk FMC_SDCMR_NRFS_Pos (5U) HRTIM_CPT1CR_TIMBCMP1_Pos (18U) _IOLBF 1 ADC_TWOSAMPLINGDELAY_8CYCLES (LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES) HRTIM_EEFR1_EE3FLTR HRTIM_EEFR1_EE3FLTR_Msk USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) ETH_MACWTR_WTO_16KB (0x0000000EU) ETH_MACCR_BL_8 (0x1UL << ETH_MACCR_BL_Pos) ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) HSEM_RLR_LOCK HSEM_RLR_LOCK_Msk FDCAN_TTOST_QGTP_Pos (6U) RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) OB_WRP_SECTOR_All OB_WRP_SECTOR_ALL RTC_TSTR_SU_Pos (0U) RCC_RSR_BORRSTF_Msk (0x1UL << RCC_RSR_BORRSTF_Pos) SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos) HSEM_C1ICR_ISC0_Msk (0x1UL << HSEM_C1ICR_ISC0_Pos) LL_ADC_AWD_CHANNEL_14_REG_INJ ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 HRTIM_CR1_TEUDIS_Msk (0x1UL << HRTIM_CR1_TEUDIS_Pos) DAC_DHR8R2_DACC2DHR_Pos (0U) FMC_PMEM_MEMSET_3 (0x08UL << FMC_PMEM_MEMSET_Pos) ADC_JDR3_JDATA_26 (0x04000000UL << ADC_JDR3_JDATA_Pos) LTDC_ICR_CTERRIF_Msk (0x1UL << LTDC_ICR_CTERRIF_Pos) GPIO_PinState RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk __TQ_FBIT__ 127 __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET RTC_WUTR_WUT_Pos (0U) CRS_ISR_FEDIR_Pos (15U) __HAL_DBGMCU_UnFreeze_RTC() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_RTC)) CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) TIM_EGR_CC4G TIM_EGR_CC4G_Msk FDCAN_IR_EW_Msk (0x1UL << FDCAN_IR_EW_Pos) RCC_CR_CSION RCC_CR_CSION_Msk DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos) BDMA_Channel1_IRQn ETH_MACIVIR_VLT_VID ETH_MACIVIR_VLT_VID_Msk __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET SPI_CFG2_CPHA_Pos (24U) RCC_RTCCLKSOURCE_HSE_DIV50 (0x00032300U) PLLVCOSEL HRTIM1_TIME_BASE (HRTIM1_BASE + 0x00000280UL) USB_OTG_GINTMSK_SOFM_Pos (3U) ETH_MACHTHR_HTH_Pos (0U) HRTIM_RST1R_EXTVNT8 HRTIM_RST1R_EXTVNT8_Msk ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) FLASH_FLAG_DBECCERR_BANK1 FLASH_SR_DBECCERR DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) ETH_MMCTIR_TXMCOLGPIS ETH_MMCTIR_TXMCOLGPIS_Msk __HAL_RCC_USB1_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN); UNUSED(tmpreg); } while(0) HRTIM_ODISR_TD1ODIS_Pos (6U) ADC_CALFACT2_LINCALFACT_3 (0x00000008UL << ADC_CALFACT2_LINCALFACT_Pos) GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED USART_CR2_SLVEN_Pos (0U) ETH_MACHWF0R_MACADR64SEL ETH_MACHWF0R_MACADR64SEL_Msk DFSDM_FLTICR_CLRROVRF_Pos (3U) USB_OTG_GCCFG_PDEN_Pos (19U) IS_RCC_I2C4CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C4CLKSOURCE_PLL3) || ((SOURCE) == RCC_I2C4CLKSOURCE_HSI) || ((SOURCE) == RCC_I2C4CLKSOURCE_D3PCLK1)|| ((SOURCE) == RCC_I2C4CLKSOURCE_CSI)) RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE __WCHAR_T  HRTIM_SET1R_EXTVNT3_Msk (0x1UL << HRTIM_SET1R_EXTVNT3_Pos) __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE TIM_TS_TI1F_ED TIM_SMCR_TS_2 ETH_DMACRCR_RPBL_2PBL (0x00020000U) FDCAN_IE_EWE_Msk (0x1UL << FDCAN_IE_EWE_Pos) HRTIM_EECR2_EE10SNS_1 (0x2UL << HRTIM_EECR2_EE10SNS_Pos) TIM_DIER_CC3IE_Pos (3U) __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_CRCRST) HAL_ADC_ERROR_OVR (0x02U) USB_OTG_GINTMSK_RXFLVLM_Pos (4U) USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk GPIO_AF10_TIM8 ((uint8_t)0x0A) __DBL_IS_IEC_60559__ 2 FLASH_IT_PGSERR_BANK2 (FLASH_CR_PGSERRIE | 0x80000000U) ETH_MACTSCR_TSIPV6ENA ETH_MACTSCR_TSIPV6ENA_Msk RTC_CALR_CALP_Pos (15U) GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk RCC_AHB4ENR_GPIOKEN_Msk (0x1UL << RCC_AHB4ENR_GPIOKEN_Pos) MDMA_GISR0_GIF6_Pos (6U) EXTI_PR1_PR18_Pos (18U) LL_ADC_FLAG_OVR_MST ADC_CSR_OVR_MST SCB_CCSIDR_WT_Pos 31U DFSDM_FLTAWLTR_BKAWL_Pos (0U) RTC_ALRMBR_WDSEL_Pos (30U) RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) USB_OTG_GOTGCTL_AVALOVAL_Pos (5U) MDMA_CTCR_DBURST_Msk (0x7UL << MDMA_CTCR_DBURST_Pos) BDMA_ISR_GIF1_Msk (0x1UL << BDMA_ISR_GIF1_Pos) ETH_MMCTIR 0x00000108U NVIC_PRIORITYGROUP_2 ((uint32_t)0x00000005) HRTIM_EECR3_EE6F_1 (0x2UL << HRTIM_EECR3_EE6F_Pos) USB_OTG_HCINT_TXERR_Pos (7U) EXTI_RTSR1_TR20_Pos (20U) INT8_MAX (__INT8_MAX__) RCC_APB2RSTR_TIM16RST_Msk (0x1UL << RCC_APB2RSTR_TIM16RST_Pos) PWR_WAKEUP_PIN2_LOW (PWR_WKUPEPR_WKUPP2 | PWR_WKUPEPR_WKUPEN2) USB_OTG_DOEPINT_OUTPKTERR_Pos (8U) FMC_PCR_TCLR FMC_PCR_TCLR_Msk TIM_BREAKINPUTSOURCE_DISABLE 0x00000000U DBGMCU_APB2FZ1_DBG_TIM17_Pos (18U) ETH_MACMDIOAR_MOC_PRDIA ETH_MACMDIOAR_MOC_PRDIA_Msk RCC_LPTIM345CLKSOURCE_PCLK4 RCC_LPTIM345CLKSOURCE_D3PCLK1 ETH_WKUP_IRQn RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) RAMECC_FAR_FADD RAMECC_FAR_FADD_Msk RCC_AHB3LPENR_DMA2DLPEN_Pos (4U) USB_OTG_HFIR_FRIVL_Pos (0U) __HAL_RCC_LPUART1_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPUART1RST) __DBL_DECIMAL_DIG__ 17 __HAL_RCC_BKPRAM_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BKPRAMEN) == 0U) TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos) ETH_MACVIR_VLT_VID_Pos (0U) __builtin_is_aligned(x,align) (((__uintptr_t)x & ((align) - 1)) == 0) ADC_JDR4_JDATA_28 (0x10000000UL << ADC_JDR4_JDATA_Pos) __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET __HAL_RCC_RTC_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_RTCAMEN) EXTI_IMR2_IM44_Msk (0x1UL << EXTI_IMR2_IM44_Pos) ETH_MACMDIOAR_CR_DIV12AR_Pos (10U) CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos) DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos) ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE __PTRDIFF_T  HRTIM_EEFR2_EE10FLTR_3 (0x8UL << HRTIM_EEFR2_EE10FLTR_Pos) L_tmpnam FILENAME_MAX EXTI_RTSR2_TR EXTI_RTSR2_TR_Msk EXTI_LINE57 ((uint32_t)0x39) ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) ETH_MACTSCR_TSIPENA_Pos (11U) HRTIM_TIMCR_TEU_Msk (0x1UL << HRTIM_TIMCR_TEU_Pos) PWR_EXTI_LINE_PVD EXTI_IMR1_IM16 __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) RCC_PLLCFGR_PLL2RGE RCC_PLLCFGR_PLL2RGE_Msk RCC_CICR_CSIRDYC_Pos (4U) RCC_APB4RSTR_SYSCFGRST RCC_APB4RSTR_SYSCFGRST_Msk QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk ETH_DMADSR_TPS_FETCHING ETH_DMADSR_TPS_FETCHING_Msk __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) RTC_BKP3R_Pos (0U) EXTI_LINE22 ((uint32_t)0x16) __HAL_RCC_USB2_OTG_FS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_USB2OTGHSRST)) PWR_CPUCR_STOPF PWR_CPUCR_STOPF_Msk CRS_CFGR_FELIM_Pos (16U) EXTI_SWIER1_SWIER17_Msk (0x1UL << EXTI_SWIER1_SWIER17_Pos) HRTIM_DTR_DTF_4 (0x010UL << HRTIM_DTR_DTF_Pos) DMA_LIFCR_CTEIF1_Pos (9U) __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE RCC_BDCR_LSECSSON_Pos (5U) EXTI_SWIER2_SWIER49_Pos (17U) SDMMC_CLKCR_WIDBUS_Pos (14U) HRTIM_EECR1_EE5POL_Pos (26U) __HAL_RCC_SPI5_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SPI5EN) DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14 USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) HRTIM_ADC4R_AD4TDPER_Msk (0x1UL << HRTIM_ADC4R_AD4TDPER_Pos) USE_HAL_SWPMI_REGISTER_CALLBACKS 0U RCC_MCO_DIV32 RCC_MCODIV_32 RTC_CR_TSIE RTC_CR_TSIE_Msk FDCAN_CREL_YEAR_Pos (16U) NVIC_SetPendingIRQ __NVIC_SetPendingIRQ STM32H7xx_HAL_PWR_H  DAC_SHSR2_TSAMPLE2 DAC_SHSR2_TSAMPLE2_Msk FMC_PATT_ATTWAIT_1 (0x02UL << FMC_PATT_ATTWAIT_Pos) DMA_REQUEST_UART5_TX 66U USB_OTG_GINTSTS_RSTDET_Pos (23U) __HAL_RCC_CRS_CLEAR_FLAG(__FLAG__) do { if(((__FLAG__) & RCC_CRS_FLAG_ERROR_MASK) != 0U) { WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__FLAG__) & ~RCC_CRS_FLAG_ERROR_MASK)); } else { WRITE_REG(CRS->ICR, (__FLAG__)); } } while(0) DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos) SAI_xCR1_CKSTR_Pos (9U) LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos) ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) FMC_BCRx_MBKEN FMC_BCRx_MBKEN_Msk __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) RCC_PLLCKSELR_DIVM3_Msk (0x3FUL << RCC_PLLCKSELR_DIVM3_Pos) EXTI_IMR3_IM78 EXTI_IMR3_IM78_Msk USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos) ETH_MTLRQOMR_FUP ETH_MTLRQOMR_FUP_Msk TIM15_AF1_BKCMP2P TIM15_AF1_BKCMP2P_Msk __TMP_FLT_EVAL_METHOD  RCC_D2CFGR_D2PPRE2_1 (0x2UL << RCC_D2CFGR_D2PPRE2_Pos) HAL_DMAMUX2_SYNC_EXTI0 14U HRTIM_BMTRGR_TDCMP1 HRTIM_BMTRGR_TDCMP1_Msk USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk SPI_SR_SUSP_Pos (11U) ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) RCC_RSR_WWDG1RSTF_Pos (28U) DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos) SYSCFG_EXTICR1_EXTI2_PG (0x00000600U) OPAMP_CSR_CALSEL_1 (0x2UL << OPAMP_CSR_CALSEL_Pos) FMC_SDTRx_TRP_1 (0x2UL << FMC_SDTRx_TRP_Pos) CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) ETH_MACISR_TSIS_Msk (0x1UL << ETH_MACISR_TSIS_Pos) UINT32_MAX (__UINT32_MAX__) HRTIM_TIMICR_CMP1C_Msk (0x1UL << HRTIM_TIMICR_CMP1C_Pos) GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) DMA2D_FGCMAR_MA DMA2D_FGCMAR_MA_Msk EXTI_IMR3_IM74_Msk (0x1UL << EXTI_IMR3_IM74_Pos) CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) CEC_IER_TXBRIE_Pos (8U) HRTIM_CHPR_STRPW_Msk (0xFUL << HRTIM_CHPR_STRPW_Pos) ADC_TEMPERATURE_SENSOR_INSTANCE(__HANDLE__) (((__HANDLE__)->Instance) == ADC3) __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM TIM1_AF2_BK2CMP1E TIM1_AF2_BK2CMP1E_Msk IS_TIM_SYNCHRO_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM15)) SDMMC_ICR_IDMATEC_Msk (0x1UL << SDMMC_ICR_IDMATEC_Pos) HRTIM_ADC4R_AD4EEV10_Msk (0x1UL << HRTIM_ADC4R_AD4EEV10_Pos) __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE() SET_BIT(CRS->CR, CRS_CR_CEN) SEEK_CUR 1 RCC_AHB4LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOFLPEN_Pos) JPEG_CONFR3_XSIZE JPEG_CONFR3_XSIZE_Msk ETH_MTLTQDR_PTXQ_Pos (16U) FLASH_FLAG_ALL_BANK1 (FLASH_FLAG_BSY_BANK1 | FLASH_FLAG_WBNE_BANK1 | FLASH_FLAG_QW_BANK1 | FLASH_FLAG_CRC_BUSY_BANK1 | FLASH_FLAG_EOP_BANK1 | FLASH_FLAG_CRCEND_BANK1 | FLASH_FLAG_ALL_ERRORS_BANK1) __HAL_RCC_FMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST)) PWR_CR1_ALS_LEV1_Pos (17U) EXTI_RTSR3_TR82 EXTI_RTSR3_TR82_Msk EXTI_LINE76 ((uint32_t)0x4C) GPIO_AF13_COMP1 ((uint8_t)0x0D) HRTIM_EECR1_EE4SRC_0 (0x1UL << HRTIM_EECR1_EE4SRC_Pos) DWT ((DWT_Type *) DWT_BASE ) ETH_MACISR_LPIIS_Pos (5U) INTPTR_MAX (__INTPTR_MAX__) ETH_MACLCSR_RLPIEX ETH_MACLCSR_RLPIEX_Msk ETH_MMCTLPITCR_TXLPITRC_msk (0xFFFFFFFFUL << ETH_MMCTLPITCR_TXLPITRC_Pos) EXTI_FTSR1_TR10_Pos (10U) __DIV_SAMPLING8 UART_DIV_SAMPLING8 IS_RCC_CRS_SYNC_DIV(__DIV__) (((__DIV__) == RCC_CRS_SYNC_DIV1) || ((__DIV__) == RCC_CRS_SYNC_DIV2) || ((__DIV__) == RCC_CRS_SYNC_DIV4) || ((__DIV__) == RCC_CRS_SYNC_DIV8) || ((__DIV__) == RCC_CRS_SYNC_DIV16) || ((__DIV__) == RCC_CRS_SYNC_DIV32) || ((__DIV__) == RCC_CRS_SYNC_DIV64) || ((__DIV__) == RCC_CRS_SYNC_DIV128)) GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk SYSCFG_PKGR_PKG SYSCFG_PKGR_PKG_Msk ADC_CSR_AWD3_MST_Pos (9U) FDCAN_TTOST_RTO_Pos (8U) HRTIM_MCR_CONT HRTIM_MCR_CONT_Msk ETH_MACCR_JE ETH_MACCR_JE_Msk __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED FMC_PMEM_MEMSET_1 (0x02UL << FMC_PMEM_MEMSET_Pos) RCC_AHB1ENR_USB2OTGFSEN_Msk (0x1UL << RCC_AHB1ENR_USB2OTGFSEN_Pos) ETH_DMASBMR_AAL ETH_DMASBMR_AAL_Msk TIM8_AF1_ETRSEL_Msk (0xFUL << TIM8_AF1_ETRSEL_Pos) HRTIM_TIMICR_CMP3C_Pos (2U) __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE HRTIM_BDTUPR_TIMREP HRTIM_BDTUPR_TIMREP_Msk SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk EXTI_IMR1_IM14_Pos (14U) SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) __FLT_MIN__ 1.1754943508222875e-38F DMAMUX1_Channel11 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE) OB_USER_NRST_STOP_D1 0x0002U USE_HAL_HRTIM_REGISTER_CALLBACKS 0U EXTI_LINE24 ((uint32_t)0x18) HRTIM_TIMCR_HALF HRTIM_TIMCR_HALF_Msk RCC_SYSCLK_DIV256 RCC_D1CFGR_D1CPRE_DIV256 LL_ADC_CHANNEL_1 (ADC_CHANNEL_1_NUMBER | ADC_CHANNEL_1_SMP | ADC_CHANNEL_1_BITFIELD ) HRTIM_ADC1R_AD1TCPER HRTIM_ADC1R_AD1TCPER_Msk I2C_TIMEOUTR_TIMOUTEN_Pos (15U) ETH_MACVR_SNPSVER_Pos (0U) TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) QUADSPI_SR_FLEVEL_2 (0x04UL << QUADSPI_SR_FLEVEL_Pos) MDMA_GISR0_GIF9 MDMA_GISR0_GIF9_Msk DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk TIM_BREAKINPUT_BRK 0x00000001U QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos) __HAL_RCC_GPIOK_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOKEN) == 0U) IS_TIM_PERIOD(__HANDLE__,__PERIOD__) ((IS_TIM_32B_COUNTER_INSTANCE(((__HANDLE__)->Instance)) == 0U) ? (((__PERIOD__) > 0U) && ((__PERIOD__) <= 0x0000FFFFU)) : ((__PERIOD__) > 0U)) _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_misc->_wcsrtombs_state) SDMMC_STA_SDIOIT_Pos (22U) PWR_CR3_USBREGEN_Pos (25U) LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) FDCANCCU_CCFG_SWR_Pos (31U) LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES_5 ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) EXTI_D3PMR2_MR41_Pos (9U) FDCAN_GFC_RRFS_Msk (0x1UL << FDCAN_GFC_RRFS_Pos) HRTIM_OUTR_FAULT1_1 (0x2UL << HRTIM_OUTR_FAULT1_Pos) ADC_SMPR2_SMP19_0 (0x1UL << ADC_SMPR2_SMP19_Pos) OPAMP1_HSOTR_TRIMHSOFFSETN_Pos (0U) HRTIM_ADC4R_AD4EEV7_Pos (6U) __HAL_RCC_CRS_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_CRSLPEN) UART7_BASE (D2_APB1PERIPH_BASE + 0x7800UL) RCC_APB4ENR_SPI6EN_Msk (0x1UL << RCC_APB4ENR_SPI6EN_Pos) FDCAN_TTILS_GTES_Pos (9U) CEC_IER_RXACKEIE_Pos (6U) OPAMP1_CSR_VMSEL_Msk (0x3UL << OPAMP1_CSR_VMSEL_Pos) USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) HRTIM_ADC2R_AD2TBPER HRTIM_ADC2R_AD2TBPER_Msk FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos) DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM USART_CR1_RE_Pos (2U) USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) DMA_SxCR_PL_Pos (16U) ETH_MACIVIR_VLT_Pos (0U) DMA1_Stream2_BASE (DMA1_BASE + 0x040UL) __SYS_CONFIG_H__  ETH_MACIVIR_VLT_VID_Pos (0U) CRS_CR_ESYNCIE CRS_CR_ESYNCIE_Msk OB_IWDG1_SW FLASH_OPTSR_IWDG1_SW JPEG_CONFR7_HSF_0 (0x1UL << JPEG_CONFR7_HSF_Pos) HRTIM_RST1R_CMP4 HRTIM_RST1R_CMP4_Msk __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0) USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk DMA2D_OCOLR_BLUE_4_Msk (0xFUL << DMA2D_OCOLR_BLUE_4_Pos) DBGMCU_APB4FZ1_DBG_LPTIM3_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM3_Pos) RTC_BKP6R_Pos (0U) HRTIM_CPT1CR_TB1SET_Msk (0x1UL << HRTIM_CPT1CR_TB1SET_Pos) ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) FDCAN_TTOCN_FGP_Msk (0x1UL << FDCAN_TTOCN_FGP_Pos) LL_ADC_LP_MODE_NONE (0x00000000UL) EXTI_IMR2_IM63 EXTI_IMR2_IM63_Msk FDCAN_NDAT2_ND60_Pos (28U) BDMA_Channel0_IRQn DFSDM_FLTICR_CLRCKABF_Msk (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos) LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES (ADC_CCR_DELAY_3 ) __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE USB_OTG_GLPMCFG_L1RSMOK_Pos (16U) RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE HRTIM_ADC3R_AD3TAPER HRTIM_ADC3R_AD3TAPER_Msk RCC_AHB1ENR_USB2OTGHSULPIEN_Pos RCC_AHB1ENR_USB2OTGFSULPIEN_Pos ETH_MACLTCR_LST ETH_MACLTCR_LST_Msk FLASH_BOOT_ADD0_Pos (0U) USART_CR2_ABREN_Pos (20U) HRTIM_CR2_TCRST_Pos (11U) FDCAN_TTIR_SE1_Msk (0x1UL << FDCAN_TTIR_SE1_Pos) HRTIM_ADC2R_AD2MPER_Msk (0x1UL << HRTIM_ADC2R_AD2MPER_Pos) __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE ETH_MACL3L4CR_L4SPM_Pos (18U) PeriphDataAlignment ETH_DMACTCR_ST ETH_DMACTCR_ST_Msk PWR_CR1_PLS_Msk (0x7UL << PWR_CR1_PLS_Pos) LL_ADC_AWD_CHANNEL_10_REG_INJ ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) HRTIM_RST1R_TIMEVNT7_Msk (0x1UL << HRTIM_RST1R_TIMEVNT7_Pos) FLASH_BANK1_BASE (0x08000000UL) GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) SYSCFG_CCCSR_EN SYSCFG_CCCSR_EN_Msk ETH_MACMDIOAR_CR_DIV10AR ETH_MACMDIOAR_CR_DIV10AR_Msk TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1 SWPMI_RDR_RD_Msk (0xFFFFFFFFUL << SWPMI_RDR_RD_Pos) SDMMC_MASK_BUSYD0ENDIE SDMMC_MASK_BUSYD0ENDIE_Msk BDMA_IFCR_CGIF4 BDMA_IFCR_CGIF4_Msk TIM2_AF1_ETRSEL_Msk (0xFUL << TIM2_AF1_ETRSEL_Pos) LL_ADC_LEFT_BIT_SHIFT_13 (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_0) ADC_CALIB_OFFSET (LL_ADC_CALIB_OFFSET) HRTIM_OUTR_POL2_Msk (0x1UL << HRTIM_OUTR_POL2_Pos) LL_ADC_CLOCK_ASYNC_DIV64 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0) EXTI_EMR2_EM57 EXTI_EMR2_EM57_Msk __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UnFreeze_IWDG1 DFSDM_FLTCR1_FAST_Pos (29U) BDMA_CCR_EN BDMA_CCR_EN_Msk FDCAN_ILS_ARAE_Msk (0x1UL << FDCAN_ILS_ARAE_Pos) USB_OTG_DOEPEACHMSK1_BIM_Pos (9U) HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 SCB_VTOR_TBLOFF_Pos 7U HRTIM_SET1R_EXTVNT2 HRTIM_SET1R_EXTVNT2_Msk __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD RTC_ISR_TAMP2F_Pos (14U) ETH_MACTSSR_ATSNS_Pos (25U) ETH_MACTSCR_TSENA_Pos (0U) ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) HRTIM_CR2_TDSWU_Msk (0x1UL << HRTIM_CR2_TDSWU_Pos) JPEG_CONFR4_HSF_1 (0x2UL << JPEG_CONFR4_HSF_Pos) RCC_APB1LRSTR_TIM2RST_Msk (0x1UL << RCC_APB1LRSTR_TIM2RST_Pos) RCC_APB1HENR_MDIOSEN_Msk (0x1UL << RCC_APB1HENR_MDIOSEN_Pos) FDCAN_NDAT1_ND21 FDCAN_NDAT1_ND21_Msk TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) USB_OTG_HPRT_PSUSP_Pos (7U) HRTIM_BMCR_BMPRSC_0 (0x1UL << HRTIM_BMCR_BMPRSC_Pos) SYSCFG_EXTICR2_EXTI6_PF (0x00000500U) RTC_CALR_CALW8 RTC_CALR_CALW8_Msk HRTIM_RSTCR_TIMACMP4_Pos (21U) D1CFGR ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) SysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) TIM_DMABASE_CCMR2 0x00000007U FLASH_OPTSR_BOR_LEV FLASH_OPTSR_BOR_LEV_Msk ETH_DMACSR_RPS_Pos (8U) ETH_MTLISR_QIS_Pos (0U) __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION USB_OTG_GCCFG_PS2DET USB_OTG_GCCFG_PS2DET_Msk USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) RCC_SPI45CLKSOURCE_PLL3 RCC_D2CCIP1R_SPI45SEL_1 ADC_CSR_AWD1_SLV ADC_CSR_AWD1_SLV_Msk ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING USB_OTG_GUSBCFG_PCCI_Pos (23U) HRTIM_RST1R_CMP1_Msk (0x1UL << HRTIM_RST1R_CMP1_Pos) BDMA_IFCR_CTCIF1_Pos (5U) DMA2D_CR_CAEIE DMA2D_CR_CAEIE_Msk PWR_CR1_LPDS_Pos (0U) HRTIM_ADC1R_AD1TEC2 HRTIM_ADC1R_AD1TEC2_Msk __HAL_MDMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->CCR |= (__INTERRUPT__)) HRTIM_CPT2CR_TIMDCMP2 HRTIM_CPT2CR_TIMDCMP2_Msk DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk EXTI_FTSR1_TR13_Msk (0x1UL << EXTI_FTSR1_TR13_Pos) __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE IS_SYSCFG_VREFBUF_TRIMMING(__VALUE__) (((__VALUE__) > 0UL) && ((__VALUE__) <= VREFBUF_CCR_TRIM)) COMP_OR_AFOPG2 COMP_OR_AFOPG2_Msk ETH_MACL3A1R_L3A1_Pos (0U) FLASH_ACR_LATENCY_Pos (0U) __UINT64_C(c) c ## ULL HRTIM_EECR1_EE2SNS_1 (0x2UL << HRTIM_EECR1_EE2SNS_Pos) DAC_CCR_OTRIM2_Pos (16U) ADC_SMPR2_SMP17_Pos (21U) COMP_OR_AFOPG3 COMP_OR_AFOPG3_Msk MDMA_Channel5 ((MDMA_Channel_TypeDef *)MDMA_Channel5_BASE) RCC_RTCCLKSOURCE_HSE_DIV45 (0x0002D300U) I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) SPI_TXCRC_TXCRC SPI_TXCRC_TXCRC_Msk EXTI_LINE67 ((uint32_t)0x43) HSEM_C1ICR_ISC7_Pos (7U) TIM_SMCR_ETP_Pos (15U) SYSCFG_EXTICR3_EXTI8_PF (0x00000005U) EXTI_IMR2_IM39_Pos (7U) RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM5LPEN) __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE _GCC_WCHAR_T  LTDC_LxCACR_CONSTA LTDC_LxCACR_CONSTA_Msk ETH_MACSTNUR_ADDSUB_Msk (0x1UL << ETH_MACSTNUR_ADDSUB_Pos) ETH_MACL3L4CR_L3PEN_Msk (0x1UL << ETH_MACL3L4CR_L3PEN_Pos) JPEG_CR_HPDIE_Pos (6U) JPEG_DOR_DATAOUT_Pos (0U) DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos) HRTIM_RST1R_MSTCMP4_Pos (11U) RCC_RSR_PINRSTF_Msk (0x1UL << RCC_RSR_PINRSTF_Pos) I2C_ISR_NACKF I2C_ISR_NACKF_Msk HRTIM_BDMUPR_MCMP4_Msk (0x1UL << HRTIM_BDMUPR_MCMP4_Pos) USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk EXTI_D3PCR1H_PCS25_Pos (18U) RTC_BKP31R_Pos (0U) FLASH_CRCDATA_CRC_DATA_Pos (0U)  GCC: (GNU Tools for STM32 11.3.rel1.20230912-1600) 11.3.1 20220712       ÿÿÿÿ |
 ,           L   AA‡ŽA0A (ZA

BÎÇA  ,           l   AA‡ŽA@A 8kA

BÎÇA                A„‡ŽAhA $           \  A‡ŽA€A
 £A

                 A‡ŽA0A
 €A

           €   A‡ŽA
               œ   A‡ŽA(A
 DA

            @   A‡ŽAA
 YA

             ø  A‡ŽA@A
 êA

            ,   A‡ŽAA
 LA

 $               A‡AA
 FA

BÇ                4   A‡ŽAA
 OA

            
   A‡A
 A1   aeabi '   7E-M 
 M	
"                              ñÿ             G              H              I              J              J              K              K              L              L              M              M              N              N              O              O              P              P              Q              Q              R              R              S              S            S              T              T              U              U    H         U              W              W    h         W              Y              Y       ø   e #      @    c /         ] <      œ    a I      €    _    €        Y              [              [    P        [              ]              ]            ]              _              _    t         _              a              a    ”         a              c              c    <         c              e              e    à        e              g              g    $         g              i              i             i              k              k    (         k              m              m              n              p              q              s              u                                        w              y              {              }                                          ƒ              …              ‡              ‰              ‹                                          ‘              “              •              —              ™              ›                            Ÿ              ¡              £              ¥              §              ©              «              ­              ¯              ±              ³              µ              ·              ¹              »              ½              ¿              Á              Ã              Å              Ç              É              Ë              Í              Ï              Ñ              Ó              Õ              ×              Ù              Û              Ý              ß              á              ã              å              ç              é              ë              í              ï              ñ              ó              õ              ÷              ù              û              ý              ÿ                            V              }              º              î              $             ]                           É             û            	 -            
 ^             –             É            
 ý             1             e             š             Ò                           B             s             £             Ô                          6             g             ™             Ë             û             )             Y             Š              »            ! ë            "              # V             $ “             % Ò             &             ' M            (             ) Ë            *  	            + F	            , „	            - Á	            . þ	            / =
            0 x
            1 µ
            2 ô
            3 2            4 s            5 ²            6 ï            7 +            8 j            9 §            : ã            ; "
            < _
            = ›
            > Ú
            ?             @ A            A q            B £            C Ô            D             E 3            F                           	                                                                                                                              	              
                                          
                                                                                                                                                                                                                                                                                         !              "              #              $              %              &              '              (              )              *              +              ,              -              .              /              0              1              2              3              4              5              6              7              8              9              :              ;              <              =              >              ?              @              A              B              C              D              E              F c      d    J i      x    K s      T    L y      L    M           N ƒ         O ’          P ¤          Q »         R Í          T Ó     L    U á             ù     l    W                       Y "             +     \   [ >             P             b             x                          ‘             ›             ¢             ¹             Ë     
    m Ù             í             ú                          1             >             [             y             “             ¹             Î             á             ï     ,    g 
                        i =     4    k  main.c $d piston1 $t MX_GPIO_Init MX_DMA_Init MX_ADC1_Init MX_TIM4_Init MX_I2C1_Init wm4.0.43478353d2b5eee8ed2d0676a40ef8d8 wm4.stm32h7xx_hal_conf.h.22.e735ffc741f92e582b3bb61c7f8fdffd wm4.stm32h7xx.h.38.8d6acacb903554701bf3fa5c1e84c94e wm4.stm32h743xx.h.34.54c7005ec0cf151de039137f11254070 wm4._newlib_version.h.4.529115dae5e4f67702b1de0b6e841f38 wm4.features.h.33.3e67abe6fb64142d4f6fa9496796153c wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed wm4.core_cm7.h.66.8ab2de36917d6fcae18019067fda13e0 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a wm4.core_cm7.h.174.02a80883c1ff25b4568a88a048c782a3 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc wm4.core_cm7.h.2231.809291ef2056251a6ed54066fbb9e33a wm4.stm32h743xx.h.2061.6bd0beb8c82b560b0ea5c1a6c67531c7 wm4.stm32h7xx.h.190.aa297ab55c0fe48b15956804ebd132fc wm4.stm32_hal_legacy.h.22.874fc6e8d3c917c4a50271e24943bbfd wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f wm4.newlib.h.7.74420a2563819a23b01928a4134a16df wm4.ieeefp.h.77.94eeed84bdcfbb0eec8dcb1daf09e79b wm4.config.h.224.88344135d9de3e7ea139102cd6493448 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f wm4.reent.h.77.9a0b3041eec9dd3dacc4a8e5d82a3da6 wm4.assert.h.11.db24e541f16414db224bf986d21017e2 wm4.reent.h.443.c4b3bd75b9403f255c25bbe52191b680 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca wm4.math.h.13.bfe99ddc722af958485a9476cb19e167 wm4.stm32h7xx_hal_def.h.58.01b035e74f943bf5e772976f91294aa6 wm4.stm32h7xx_hal_rcc.h.160.41cd6a1e221d43fef2393d061087204f wm4.stm32h7xx_hal_rcc_ex.h.20.15c5c5887832a1b9bcaeff86fcf6fbfb wm4.stm32h7xx_hal_rcc.h.8010.606ed0784207f7b22a9d79f7ebcf612c wm4.stm32h7xx_hal_gpio.h.21.41c93c467fa080c60481e9fa9c067234 wm4.stm32h7xx_hal_gpio_ex.h.21.cc7fce10ca56f9a214125de0cacb757b wm4.stm32h7xx_hal_gpio.h.285.acc09c5dca6a72353f644d3a0ae42f15 wm4.stm32h7xx_hal_dma.h.21.6c04f2f227799c33115ac8be969a3516 wm4.stm32h7xx_hal_dma_ex.h.21.0f7af4efcf04485c9e276f591b448508 wm4.stm32h7xx_hal_dma.h.1248.af60d367382babd91f3d3597e45c4d59 wm4.stm32h7xx_hal_mdma.h.21.6ceaeade09638023bf77b5d3f6e2d0f2 wm4.stm32h7xx_hal_exti.h.21.723f11c3eaa355b1ae4172c0d06d7d25 wm4.stm32h7xx_hal_cortex.h.21.360057a099eb9de88a7647e0b626ace1 wm4.stm32h7xx_ll_adc.h.21.fa909a7a2cbf2f0f57fe6f5db5f2190a wm4.stm32h7xx_hal_adc.h.367.908673097abae97932f7ca42e5f65b44 wm4.stm32h7xx_hal_adc_ex.h.21.4ce0ab0b655acd6843738ac8a49dc70b wm4.stm32h7xx_hal_flash.h.20.9b5956b6e95ad1741eee2ca781eb8bdd wm4.stm32h7xx_hal_flash_ex.h.20.1145afeb12c53a4be2f4909b2fe801bd wm4.stm32h7xx_hal_flash.h.781.c65c1311f205c00faf723a323c5fcef5 wm4.stm32h7xx_hal_hsem.h.21.45300f720a7c17b0e21728f31c901eff wm4.stm32h7xx_hal_i2c.h.21.8fee199c826d30fe7e7ee79fe319a826 wm4.stm32h7xx_hal_i2c_ex.h.21.67fe8ef7310447bda4c992ce47f23db7 wm4.stm32h7xx_hal_i2c.h.738.08f9916803fd1d9db10b6451187300a7 wm4.stm32h7xx_hal_pwr.h.21.598e9118890dc63f1bd59b44a178ed28 wm4.stm32h7xx_hal_pwr_ex.h.21.a6e4b5e96a39827e50da4bb7b49e1a74 wm4.stm32h7xx_hal_pwr.h.735.9e8523f151b62fb8072d11f14ef7e7c9 wm4.stm32h7xx_hal_tim.h.21.664f96c67c9674eb1cd3dfdcfbe1cc94 wm4.stm32h7xx_hal_tim_ex.h.21.0e8e6bfcf35143aed3de91e988816aea wm4.stm32h7xx_hal.h.61.2b2ad42b322dd513fa8154448fcc6162 wm4.main.h.60.a9d7c937f18049bb4203af089e84652a wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6 wm4.stdio.h.47.4a73c2376924d93d87004119e41f0251 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a wm4.stdio.h.91.03c2c5957d67e3a8448b052368519a10 hadc1 hdma_adc1 hi2c1 htim4 ret adc_dma_result adc_channel_count adc_conv_complete_flag dma_result_buffer value writeVCNLByte HAL_I2C_Master_Transmit readVCNLByte HAL_I2C_Master_Receive main HAL_Init SystemClock_Config HAL_ADC_Start_DMA HAL_TIM_Base_Init HAL_TIM_Base_Start_IT memcpy HAL_GPIO_WritePin HAL_Delay memset HAL_PWREx_ConfigSupply HAL_RCC_OscConfig Error_Handler HAL_RCC_ClockConfig HAL_ADC_Init HAL_ADCEx_MultiModeConfigChannel HAL_ADC_ConfigChannel HAL_I2C_Init HAL_I2CEx_ConfigAnalogFilter HAL_I2CEx_ConfigDigitalFilter HAL_TIM_ConfigClockSource HAL_TIMEx_MasterConfigSynchronization HAL_NVIC_SetPriority HAL_NVIC_EnableIRQ HAL_GPIO_Init HAL_TIM_PeriodElapsedCallback HAL_GPIO_TogglePin HAL_ADC_ConvHalfCpltCallback HAL_ADC_ConvCpltCallback   ,   
. H   ' ,   
. H   
0 h   '    
2 
   
3    
$     
%     
&     
'     
(  ,   
4 2   
5 8   
6 P   
7 X   
- p   
7 x   
-    
7 ˜   
- °   
7 ¸   
- Ä   
8 Ø   
7 à   
/   
7 
  
-   
7 &  
/ F  
7 N  
/ t  
8 z  
9 €  ) „  ( ˆ  # Œ  &   % ˜  , œ       
:    
: $   
;   
<   
= :  
> D  
= Œ   
? –   
= ¦   
@ °   
= Ø   
A â   
= ô   
A þ   
=   # <   
B F   
= N   
C X   
= `   
D j   
= t   % D   
5 N   
= `   
E j   
= |   
F †   
= ”   & *   
G 0   
H   
8   
8 $  
8 >  
I \  
I ~  
I œ  
I ¶  
I Ò  
I    
K $   &    *    
K (   # 0   *    H  
   M     M     M     J  "   L  &   K  8   M  >   M  D   M  J   M  P   M  V   M  \   M  b   M  h   M  n   M  t   M  z   M  €   M  †   M  Œ   M  ’   M  ˜   M  ž   M  ¤   M  ª   M  °   M  ¶   M  ¼   M  Â   M  È   M  Î   M  Ô   M  Ú   M  à   M  æ   M  ì   M  ò   M  ø   M  þ   M    M  
  M    M    M    M  "  M  (  M  .  M  4  M  :  M  @  M  F  M  L  M  R  M  X  M  ^  M  d  M  j  M  p  M  v  M  |  M  ‚  M  ˆ  M  Ž  M  ”  M  š  M     M  ¦  M  ¬  M  ²  M  ¸  M  ¾  M  Ä  M  Ê  M  Ð  M  Ö  M  Ü  M  â  M  è  M  î  M  ô  M  ú  M     M    M    M    M    M    M  $  M  *  M  0  M  6  M  <  M  B  M  H  M  N  M  T  M  Z  M  `  M  f  M  l  M  r  M  x  M  ~  M  „  M  Š  M    M  –  M  œ  M  ¢  M  ¨  M  ®  M  ´  M  º  M  À  M  Æ  M  Ì  M  Ò  M  Ø  M  Þ  M  ä  M  ê  M  ð  M  ö  M  ü  M    M    M    M    M    M     M  &  M  ,  M  2  M  8  M  >  M  D  M  J  M  P  M  V  M  \  M  b  M  h  M  n  M  t  M  z  M  €  M  †  M  Œ  M  ’  M  ˜  M  ž  M  ¤  M  ª  M  ³  M  ¸  M  Æ  M  Ë  M  Ù  M  Þ  M  ì  M  ó  M  ø  M    M  
  M    M  "  M  '  M  3  M  D  M  ƒ  M    M    M  ª  M  ·  M  Ä  M  Ñ  M  Þ  M  ë  M  ù  M     M    M  #  M  =  M  K  M  Y  M  g  M  u  M  ƒ  M  ‘  M  Ÿ  M  ­  M  »  M  É  M  ×  M  å  M  ó  M    M    M    M  +  M  9  M  G  M  U  M  c  M  q  M    M    M  ¬  M  ú  M  +   M  A   M  P   M  f   M  t   M  ƒ   M  ©   M  ·   M  Å   M  Ó   M  û   M  	  M  %  M  ;  M  I  M  W  M  e  M  s  M    M    M    M  «  M  ¹  M  Ç  M  Õ  M  e	  M  s	  M  	  M  	  M  	  M  «	  M  ¹	  M  Ç	  M  ö	  M  &
  M  4
  M  B
  M  P
  M  x
  M  †
  M  ”
  M  £
  M  Æ
  M  î
  M  ü
  M  
  M    M  &  M  4  M  B  M  Q  M  s  M    M    M    M  «  M  ¹  M  Ç  M  Õ  M  ã  M  ñ  M  ÿ  M  
  M    M  )  M  7  M  E  M  S  M  a  M  o  M  }  M  ‹  M  ™  M  §  M  µ  M  Ã  M  Ñ  M  ß  M  í  M  
  M  
  M  $
  M  2
  M  @
  M  N
  M  \
  M  j
  M  x
  M  †
  M  ¡
  M  ¯
  M  ½
  M  Ø
  M  æ
  M  ô
  M    M    M    M  ,  M  :  M  H  M  V  M  d  M  r  M  €  M  Ž  M  œ  M  ª  M  ¸  M  Æ  M  Ô  M  â  M  ñ  M  !  M  /  M  V  M  d  M  r  M  ´  M  Â  M  Ð  M  Þ  M  ì  M     M    M  #  M  1  M  ?  M  g  M  v  M    M  –  M    M  «  M  ´  M  »  M  Â  M  Ô  M  Ú  M  à  M  æ  M  í  M    M    M    M  '  M  4  M  A  M  N  M  [  M  h  M  u  M  ‚  M    M  œ  M  ª  M  ¾  M  Ë  M  Ø  M  å  M  ò  M  ÿ  M    M    M  &  M  A  M  U  M  b  M  o  M  |  M  ‰  M  –  M  £  M  °  M  ¾  M  ß  M  ì  M  ù  M    M    M  -  M  3  M  :  M  N  M  [  M  h  M  u  M  ‚  M    M  œ  M  ©  M  ¶  M  Ã  M  Ð  M  Ý  M  ë  M    M  
  M    M    M    M  #  M  4  M  @  M  M  M  Z  M  g  M  t  M    M  Ž  M  ›  M  ¨  M  µ  M  Â  M  Ï  M  Ü  M  é  M  ö  M    M    M    M  *  M  7  M  n  M  ‚  M    M  œ  M  ©  M  ·  M  Ë  M  Ø  M  å  M  ò  M  ÿ  M    M    M  &  M  3  M  @  M  M  M  Z  M  g  M  t  M    M  Ž  M  œ  M  °  M  ½  M  Ê  M  ×  M  ä  M  ñ  M  ÿ  M  
  M    M  2  M  @  M  O  M  e  M  s  M    M    M    M  «  M  ¹  M  Ò  M  ç  M  ô  M    M    M  #  M  0  M  =  M  J  M  W  M  d  M  q  M  ~  M  Œ  M  ¥  M  «  M  ±  M  ·  M  ½  M  Ã  M  É  M  Ï  M  Õ  M  Û  M  á  M  è  M    M    M    M    M    M  0  M  <  M  I  M  V  M  c  M  p  M  }  M  Š  M  —  M  ¤  M  ±  M  ¾  M  Ë  M  Ø  M  å  M  ò  M  ÿ  M    M  G  M  [  M  h  M  u  M  ‚  M    M  œ  M  ª  M  ¾  M  Ë  M  Ø  M  å  M  ó  M    M    M  &  M  4  M  P  M  V  M  \  M  b  M  h  M  o  M  Œ  M  ’  M  ˜  M  Ÿ  M  ¼  M  Â  M  È  M  Ï  M  ì  M  ò  M  ø  M  þ  M    M  
  M    M    M  -  M  ;  M  I  M  W  M  e  M  s  M    M    M    M  ë  M  ø  M    # 	  M    $   M  &  % +  M  7  & I  ' c  M  o  ( t  M  €  ) …  M  ‘  * ¦  M  ²  + ·  M  Ã    È  M  Ô  , Ù  M  õ  M    M  #  M  ?  M  e  M  †  M  ¤  M  ½  M  Ô  M  ú  M    M  2  M  S  M  o  M  †  M  ˜  M  ´  M  Ë  M  â  M     M     M  @   M  k   M  q   E  „   E  ’   M  ˜   B  §   M  ·   M  ½   ?  Ì   M  Ü   M  â   <  ñ   M  !  M   !  9  !  M  %!  9  2!  M  B!  9  O!  M  _!  9  l!  M  |!  9  ‰!  M  ™!  9  ¦!  M  ¶!  9  Ã!  M  Ó!  9  à!  M  ð!  9  ù!  M  
"  M  "  6  "  6  ("  M  9"  M  ?"  3  N"  M  ]"  M  m"  M  u"  0  €"  M  ‡"  -  –"  M  ¤"  M  ³"  M  ¸"  *  Ç"  M  Ö"  M  å"  *  ò"  M  #  *  #  M  #  *  (#  M  9#  M  C#  "  R#  M  a#  M  k#    z#  M  ˆ#  M  ±#  M  Ð#  M  Õ#    ä#  M  ò#  M  $  M  $  M     G                "  (   *  0   -  8   0  @   3  H   6  P   9  X   <  `   ?  h   B  p   E  
             "      *  '   -  .   0  5   3  <   6  B   9  I   <  O   ?  U   B  [   E     L     N     M     M  %   O  /   M  8   M  @   P  H   Q  R   M  ^   M  g   M  p   M  x   R  ~   S  „   T     U  –   V  œ   W  £   M  ¬   X  ²   Y  ¼   M  Ä   Z  Ë   [  Ô   \  Ú   ]  å   M  ë   ^  ñ   _  ÿ   `    a    M    M  $  M  ,  b  6  M  >  c  D  d  J  e  W  f  _  g  i  M  o  h  u  i  }  j  ƒ  k    l  –  m     M  ©  n  ³  o  ¹  p  ¿  q  È  r  Î  s  Ø  t  á  u  ç  v  ñ  w  ú  x     y  
  z    {    |  )  M  1  }  7  ~  @    K  €  T    Z  ‚  d  ƒ  n  „  w  …  }  †  ‡  ‡    ˆ  –  ‰     Š  ©  ‹  ²  M  ¸  Œ  ¾    Ç  Ž  Ï    Ö  M  Þ    ä  ‘  ì  ’  ò  “  ù  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  §   M  ­   M  ³   M  ¹   M  ¿   M  Å   M  Ë   M  Ñ   M  ×   M  Ý   M  ã   M  é   M  ï   M  õ   M  û   M    M     M  
  M    M    M    M  %  M  +  M  1  M  7  M  =  M  C  M  I  M  O  M  U  M  [  M  a  M  g  M  m  M  s  M  y  M    M  …  M  ‹  M  ‘  M  —  M    M  £  M  ©  M  ¯  M  µ  M  »  M  Á  M  Ç  M  Í  M  Ó  M  Ù  M  ß  M  å  M  ë  M  ñ  M  ÷  M  ý  M    M  	  M    M    M    M  !  M  '  M  -  M  3  M  9  M  ?  M  E  M  K  M  Q  M  W  M  ]  M  c  M  i  M  o  M  u  M  {  M    M  ‡  M    M  “  M  ™  M  Ÿ  M  ¥  M  «  M  ±  M  ·  M  ½  M  Ã  M  É  M  Ï  M  Õ  M  Û  M  á  M  ç  M  í  M  ó  M  ù  M  ÿ  M    M    M    M    M    M  #  M  )  M  /  M  5  M  ;  M  A  M  G  M  M  M  S  M  Y  M  _  M  e  M  k  M  q  M  w  M  }  M  ƒ  M  ‰  M    M  •  M  ›  M  ¡  M  §  M  ­  M  ³  M  ¹  M  ¿  M  Å  M  Ë  M  Ñ  M  ×  M  Ý  M  ã  M  é  M  ï  M  õ  M  û  M    M     M  
  M    M    M    M  %  M  +  M  1  M  7  M  =  M  C  M  I  M  O  M  U  M  [  M  a  M  g  M  m  M  s  M  y  M    M  …  M  ‹  M  ‘  M  —  M    M  £  M  ©  M  ¯  M  µ  M  »  M  Á  M  Ç  M  Í  M  Ó  M  Ù  M  ß  M  å  M  ë  M  ñ  M  ÷  M  ý  M    M  	  M    M    M    M  !  M  '  M  -  M  3  M  9  M  ?  M  E  M  K  M  Q  M  W  M  ]  M  c  M  i  M  o  M  u  M  {  M    M  ‡  M    M  “  M  ™  M  Ÿ  M  ¥  M  «  M  ±  M  ·  M  ½  M  Ã  M  É  M  Ï  M  Õ  M  Û  M  á  M  ç  M  í  M  ó  M  ù  M  ÿ  M    M    M    M    M    M  #  M  )  M  /  M  5  M  ;  M  A  M  G  M  M  M  S  M  Y  M  _  M  e  M  k  M  q  M  w  M  }  M  ƒ  M  ‰  M    M  •  M  ›  M  ¡  M  §  M  ­  M  ³  M  ¹  M  ¿  M  Å  M  Ë  M  Ñ  M  ×  M  Ý  M  ã  M  é  M  ï  M  õ  M  û  M     M      M  
   M     M     M     M  %   M  +   M  1   M  7   M  =   M  C   M  I   M  O   M  U   M  [   M  a   M  g   M  m   M  s   M  y   M     M  …   M  ‹   M  ‘   M  —   M     M  £   M  ©   M  ¯   M  µ   M  »   M  Á   M  Ç   M  Í   M  Ó   M  Ù   M  ß   M  å   M  ë   M  ñ   M  ÷   M  ý   M    M  	  M    M    M    M  !  M  '  M  -  M  3  M  9  M  ?  M  E  M  K  M  Q  M  W  M  ]  M  c  M  i  M  o  M  u  M  {  M    M  ‡  M    M  “  M  ™  M  Ÿ  M  ¥  M  «  M  ±  M  ·  M  ½  M  Ã  M  É  M  Ï  M  Õ  M  Û  M  á  M  ç  M  í  M  ó  M  ù  M  ÿ  M  	  M  	  M  	  M  	  M  	  M  #	  M  )	  M  /	  M  5	  M  ;	  M  A	  M  G	  M  M	  M  S	  M  Y	  M  _	  M  e	  M  k	  M  q	  M  w	  M  }	  M  ƒ	  M  ‰	  M  	  M  •	  M  ›	  M  ¡	  M  §	  M  ­	  M  ³	  M  ¹	  M  ¿	  M  Å	  M  Ë	  M  Ñ	  M  ×	  M  Ý	  M  ã	  M  é	  M  ï	  M  õ	  M  û	  M  
  M   
  M  
  M  
  M  
  M  
  M  %
  M  +
  M  1
  M  7
  M  =
  M  C
  M  I
  M  O
  M  U
  M  [
  M  a
  M  g
  M  m
  M  s
  M  y
  M  
  M  …
  M  ‹
  M  ‘
  M  —
  M  
  M  £
  M  ©
  M  ¯
  M  µ
  M  »
  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  l   M  s   M  z   M     M  ˆ   M     M  –   M     M  ¤   M  «   M  ²   M  ¹   M  À   M  Ç   M  Î   M  Õ   M  Ü   M  ã   M  ê   M  ñ   M  ø   M  ÿ   M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M     M     M     M     M     M  #   M  )   M     M     M     M     M  !   M  (   M  /   M  6   M     M     M     M     M     M     M     M     M     M      M  '   M  .   M  5   M  <   M  C   M  J   M  Q   M  X   M  _   M  f   M  m   M  t   M  {   M  ‚   M  ‰   M     M     M     M     M     M  #   M  )   M  0   M  7   M  >   M  E   M  L   M     M     M     M     M     M  #   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  œ   M  £   M  ª   M  ±   M  ¸   M  ¿   M  Æ   M  Í   M  Ô   M  Û   M  â   M  ð   M  ÷   M  þ   M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M     M     M     M     M     M  #   M  )   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M     M     M     M     M     M     M     M     M     M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  x   M     M  †   M     M  ”   M  ›   M  ¢   M  ©   M  °   M  ·   M  ¾   M  Å   M  Ì   M  Ó   M  Ú   M  á   M  è   M  ï   M  ö   M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M  	  M  	  M  	  M  	  M  !	  M  (	  M  /	  M  6	  M  =	  M  D	  M  K	  M  R	  M  Y	  M  `	  M  g	  M  n	  M  u	  M  |	  M  ƒ	  M  Š	  M  ‘	  M  ˜	  M  Ÿ	  M  ¦	  M  ­	  M  ´	  M  »	  M  Â	  M  É	  M  Ð	  M  ×	  M  Þ	  M  å	  M  ì	  M  ó	  M  ú	  M  
  M  
  M  
  M  
  M  
  M  $
  M  +
  M  2
  M  9
  M  @
  M  G
  M  N
  M  U
  M  \
  M  c
  M  j
  M  q
  M  x
  M  
  M  †
  M  
  M  ”
  M  ›
  M  ¢
  M  ©
  M  °
  M  ·
  M  ¾
  M  Å
  M  Ì
  M  Ó
  M  Ú
  M  á
  M  è
  M  ï
  M  ö
  M  ý
  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M  
  M  

  M  
  M  
  M  
  M  &
  M  -
  M  4
  M  ;
  M  B
  M  I
  M  P
  M  W
  M  ^
  M  e
  M  l
  M  s
  M  z
  M  
  M  ˆ
  M  
  M  –
  M  
  M  ¤
  M  «
  M  ²
  M  ¹
  M  À
  M  Ç
  M  Î
  M  Õ
  M  Ü
  M  ã
  M  ê
  M  ñ
  M  ø
  M  ÿ
  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  §   M  ­   M  ³   M  ¹   M  ¿   M  Å   M  Ë   M  Ñ   M  ×   M  Ý   M  ã   M  é   M  ð   M  ÷   M  þ   M    M    M    M    M     M  
   M     M     M  "   M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M  	  M  	  M  	  M  	  M  !	  M  (	  M  /	  M  6	  M  =	  M  D	  M  K	  M  R	  M  Y	  M  `	  M  g	  M  n	  M  u	  M  |	  M  ƒ	  M  Š	  M  ‘	  M  ˜	  M  Ÿ	  M  ¦	  M  ­	  M  ´	  M  »	  M  Â	  M  É	  M  Ð	  M  ×	  M  Þ	  M  å	  M  ì	  M  ó	  M  ú	  M  
  M  
  M  
  M  
  M  
  M  $
  M  +
  M  2
  M  9
  M  @
  M  G
  M  N
  M  U
  M  \
  M  c
  M  j
  M  q
  M  x
  M  
  M  †
  M  
  M  ”
  M  ›
  M  ¢
  M  ©
  M  °
  M  ·
  M  ¾
  M  Å
  M  Ì
  M  Ó
  M  Ú
  M  á
  M  è
  M  ï
  M  ö
  M  ý
  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M  
  M  

  M  
  M  
  M  
  M  &
  M  -
  M  4
  M  ;
  M  B
  M  I
  M  P
  M  W
  M  ^
  M  e
  M  l
  M  s
  M  z
  M  
  M  ˆ
  M  
  M  –
  M  
  M  ¤
  M  «
  M  ²
  M  ¹
  M  À
  M  Ç
  M  Î
  M  Õ
  M  Ü
  M  ã
  M  ê
  M  ñ
  M  ø
  M  ÿ
  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M     M     M     M     M      M  '   M  .   M  5   M  <   M  C   M  J   M  Q   M  X   M  _   M  f   M  m   M  t   M  {   M  ‚   M  ‰   M     M  —   M  ž   M  ¥   M  ¬   M  ³   M  º   M  Á   M  È   M  Ï   M  Ö   M  Ý   M  ä   M  ë   M  ò   M  ù   M   !  M   !  M  !  M  !  M  !  M  #!  M  *!  M  1!  M  8!  M  ?!  M  F!  M  M!  M  T!  M  [!  M  b!  M  i!  M  p!  M  w!  M  ~!  M  …!  M  Œ!  M  “!  M  š!  M  ¡!  M  ¨!  M  ¯!  M  ¶!  M  ½!  M  Ä!  M  Ë!  M  Ò!  M  Ù!  M  à!  M  ç!  M  î!  M  õ!  M  ü!  M  "  M  
"  M  "  M  "  M  "  M  &"  M  -"  M  4"  M  ;"  M  B"  M  I"  M  P"  M  W"  M  ^"  M  e"  M  l"  M  s"  M  z"  M  "  M  ˆ"  M  "  M  –"  M  "  M  ¤"  M  «"  M  ²"  M  ¹"  M  À"  M  Ç"  M  Î"  M  Õ"  M  Ü"  M  ã"  M  ê"  M  ñ"  M  ø"  M  ÿ"  M  #  M  
#  M  #  M  #  M  "#  M  )#  M  0#  M  7#  M  >#  M  E#  M  L#  M  S#  M  Z#  M  a#  M  h#  M  o#  M  v#  M  }#  M  „#  M  ‹#  M  ’#  M  ™#  M   #  M  §#  M  ®#  M  µ#  M  ¼#  M  Ã#  M  Ê#  M  Ñ#  M  Ø#  M  ß#  M  æ#  M  í#  M  ô#  M  û#  M  $  M  	$  M  $  M  $  M  $  M  %$  M  ,$  M  3$  M  :$  M  A$  M  H$  M  O$  M  V$  M  ]$  M  d$  M  k$  M  r$  M  y$  M  €$  M  ‡$  M  Ž$  M  •$  M  œ$  M  £$  M  ª$  M  ±$  M  ¸$  M  ¿$  M  Æ$  M  Í$  M  Ô$  M  Û$  M  â$  M  é$  M  ð$  M  ÷$  M  þ$  M  %  M  %  M  %  M  %  M  !%  M  (%  M  /%  M  6%  M  =%  M  D%  M  K%  M  R%  M  Y%  M  `%  M  g%  M  n%  M  u%  M  |%  M  ƒ%  M  Š%  M  ‘%  M  ˜%  M  Ÿ%  M  ¦%  M  ­%  M  ´%  M  »%  M  Â%  M  É%  M  Ð%  M  ×%  M  Þ%  M  å%  M  ì%  M  ó%  M  ú%  M  &  M  &  M  &  M  &  M  &  M  $&  M  +&  M  2&  M  9&  M  @&  M  G&  M  N&  M  U&  M  \&  M  c&  M  j&  M  q&  M  x&  M  &  M  †&  M  &  M  ”&  M  ›&  M  ¢&  M  ©&  M  °&  M  ·&  M  ¾&  M  Å&  M  Ì&  M  Ó&  M  Ú&  M  á&  M  è&  M  ï&  M  ö&  M  ý&  M  '  M  '  M  '  M  '  M   '  M  ''  M  .'  M  5'  M  <'  M  C'  M  J'  M  Q'  M  X'  M  _'  M  f'  M  m'  M  t'  M  {'  M  ‚'  M  ‰'  M  '  M  —'  M  ž'  M  ¥'  M  ¬'  M  ³'  M  º'  M  Á'  M  È'  M  Ï'  M  Ö'  M  Ý'  M  ä'  M  ë'  M  ò'  M  ù'  M   (  M   (  M  (  M  (  M  (  M  #(  M  *(  M  1(  M  8(  M  ?(  M  F(  M  M(  M  T(  M  [(  M  b(  M  i(  M  p(  M  w(  M  ~(  M  …(  M  Œ(  M  “(  M  š(  M  ¡(  M  ¨(  M  ¯(  M  ¶(  M  ½(  M  Ä(  M  Ë(  M  Ò(  M  Ù(  M  à(  M  ç(  M  î(  M  õ(  M  ü(  M  )  M  
)  M  )  M  )  M  )  M  &)  M  -)  M  4)  M  ;)  M  B)  M  I)  M  P)  M  W)  M  ^)  M  e)  M  l)  M  s)  M  z)  M  )  M  ˆ)  M  )  M  –)  M  )  M  ¤)  M  «)  M  ²)  M  ¹)  M  À)  M  Ç)  M  Î)  M  Õ)  M  Ü)  M  ã)  M  ê)  M  ñ)  M  ø)  M  ÿ)  M  *  M  
*  M  *  M  *  M  "*  M  )*  M  0*  M  7*  M  >*  M  E*  M  L*  M  S*  M  Z*  M  a*  M  h*  M  o*  M  v*  M  }*  M  „*  M  ‹*  M  ’*  M  ™*  M   *  M  §*  M  ®*  M  µ*  M  ¼*  M  Ã*  M  Ê*  M  Ñ*  M  Ø*  M  ß*  M  æ*  M  í*  M  ô*  M  û*  M  +  M  	+  M  +  M  +  M  +  M  %+  M  ,+  M  3+  M  :+  M  A+  M  H+  M  O+  M  V+  M  ]+  M  d+  M  k+  M  r+  M  y+  M  €+  M  ‡+  M  Ž+  M  •+  M  œ+  M  £+  M  ª+  M  ±+  M  ¸+  M  ¿+  M  Æ+  M  Í+  M  Ô+  M  Û+  M  â+  M  é+  M  ð+  M  ÷+  M  þ+  M  ,  M  ,  M  ,  M  ,  M  !,  M  (,  M  /,  M  6,  M  =,  M  D,  M  K,  M  R,  M  Y,  M  `,  M  g,  M  n,  M  u,  M  |,  M  ƒ,  M  Š,  M  ‘,  M  ˜,  M  Ÿ,  M  ¦,  M  ­,  M  ´,  M  »,  M  Â,  M  É,  M  Ð,  M  ×,  M  Þ,  M  å,  M  ì,  M  ó,  M  ú,  M  -  M  -  M  -  M  -  M  -  M  $-  M  +-  M  2-  M  9-  M  @-  M  G-  M  N-  M  U-  M  \-  M  c-  M  j-  M  q-  M  x-  M  -  M  †-  M  -  M  ”-  M  ›-  M  ¢-  M  ©-  M  °-  M  ·-  M  ¾-  M  Å-  M  Ì-  M  Ó-  M  Ú-  M  á-  M  è-  M  ï-  M  ö-  M  ý-  M  .  M  .  M  .  M  .  M   .  M  '.  M  ..  M  5.  M  <.  M  C.  M  J.  M  Q.  M  X.  M  _.  M  f.  M  m.  M  t.  M  {.  M  ‚.  M  ‰.  M  .  M  —.  M  ž.  M  ¥.  M  ¬.  M  ³.  M  º.  M  Á.  M  È.  M  Ï.  M  Ö.  M  Ý.  M  ä.  M  ë.  M  ò.  M  ù.  M   /  M   /  M  /  M  /  M  /  M  #/  M  */  M  1/  M  8/  M  ?/  M  F/  M  M/  M  T/  M  [/  M  b/  M  i/  M  p/  M  w/  M  ~/  M  …/  M  Œ/  M  “/  M  š/  M  ¡/  M  ¨/  M  ¯/  M  ¶/  M  ½/  M  Ä/  M  Ë/  M  Ò/  M  Ù/  M  à/  M  ç/  M  î/  M  õ/  M  ü/  M  0  M  
0  M  0  M  0  M  0  M  &0  M  -0  M  40  M  ;0  M  B0  M  I0  M  P0  M  W0  M  ^0  M  e0  M  l0  M  s0  M  z0  M  0  M  ˆ0  M  0  M  –0  M  0  M  ¤0  M  «0  M  ²0  M  ¹0  M  À0  M  Ç0  M  Î0  M  Õ0  M  Ü0  M  ã0  M  ê0  M  ñ0  M  ø0  M  ÿ0  M  1  M  
1  M  1  M  1  M  "1  M  )1  M  01  M  71  M  >1  M  E1  M  L1  M  S1  M  Z1  M  a1  M  h1  M  o1  M  v1  M  }1  M  „1  M  ‹1  M  ’1  M  ™1  M   1  M  §1  M  ®1  M  µ1  M  ¼1  M  Ã1  M  Ê1  M  Ñ1  M  Ø1  M  ß1  M  æ1  M  í1  M  ô1  M  û1  M  2  M  	2  M  2  M  2  M  2  M  %2  M  ,2  M  32  M  :2  M  A2  M  H2  M  O2  M  V2  M  ]2  M  d2  M  k2  M  r2  M  y2  M  €2  M  ‡2  M  Ž2  M  •2  M  œ2  M  £2  M  ª2  M  ±2  M  ¸2  M  ¿2  M  Æ2  M  Í2  M  Ô2  M  Û2  M  â2  M  é2  M  ð2  M  ÷2  M  þ2  M  3  M  3  M  3  M  3  M  !3  M  (3  M  /3  M  63  M  =3  M  D3  M  K3  M  R3  M  Y3  M  `3  M  g3  M  n3  M  u3  M  |3  M  ƒ3  M  Š3  M  ‘3  M  ˜3  M  Ÿ3  M  ¦3  M  ­3  M  ´3  M  »3  M  Â3  M  É3  M  Ð3  M  ×3  M  Þ3  M  å3  M  ì3  M  ó3  M  ú3  M  4  M  4  M  4  M  4  M  4  M  $4  M  +4  M  24  M  94  M  @4  M  G4  M  N4  M  U4  M  \4  M  c4  M  j4  M  q4  M  x4  M  4  M  †4  M  4  M  ”4  M  ›4  M  ¢4  M  ©4  M  °4  M  ·4  M  ¾4  M  Å4  M  Ì4  M  Ó4  M  Ú4  M  á4  M  è4  M  ï4  M  ö4  M  ý4  M  5  M  5  M  5  M  5  M   5  M  '5  M  .5  M  55  M  <5  M  C5  M  J5  M  Q5  M  X5  M  _5  M  f5  M  m5  M  t5  M  {5  M  ‚5  M  ‰5  M  5  M  —5  M  ž5  M  ¥5  M  ¬5  M  ³5  M  º5  M  Á5  M  È5  M  Ï5  M  Ö5  M  Ý5  M  ä5  M  ë5  M  ò5  M  ù5  M   6  M   6  M  6  M  6  M  6  M  #6  M  *6  M  16  M  86  M  ?6  M  F6  M  M6  M  T6  M  [6  M  b6  M  i6  M  p6  M  w6  M  ~6  M  …6  M  Œ6  M  “6  M  š6  M  ¡6  M  ¨6  M  ¯6  M  ¶6  M  ½6  M  Ä6  M  Ë6  M  Ò6  M  Ù6  M  à6  M  ç6  M  î6  M  õ6  M  ü6  M  7  M  
7  M  7  M  7  M  7  M  &7  M  -7  M  47  M  ;7  M  B7  M  I7  M  P7  M  W7  M  ^7  M  e7  M  l7  M  s7  M  z7  M  7  M  ˆ7  M  7  M  –7  M  7  M  ¤7  M  «7  M  ²7  M  ¹7  M  À7  M  Ç7  M  Î7  M  Õ7  M  Ü7  M  ã7  M  ê7  M  ñ7  M  ø7  M  ÿ7  M  8  M  
8  M  8  M  8  M  "8  M  )8  M  08  M  78  M  >8  M  E8  M  L8  M  S8  M  Z8  M  a8  M  h8  M  o8  M  v8  M  }8  M  „8  M  ‹8  M  ’8  M  ™8  M   8  M  §8  M  ®8  M  µ8  M  ¼8  M  Ã8  M  Ê8  M  Ñ8  M  Ø8  M  ß8  M  æ8  M  í8  M  ô8  M  û8  M  9  M  	9  M  9  M  9  M  9  M  %9  M  ,9  M  39  M  :9  M  A9  M  H9  M  O9  M  V9  M  ]9  M  d9  M  k9  M  r9  M  y9  M  €9  M  ‡9  M  Ž9  M  •9  M  œ9  M  £9  M  ª9  M  ±9  M  ¸9  M  ¿9  M  Æ9  M  Í9  M  Ô9  M  Û9  M  â9  M  é9  M  ð9  M  ÷9  M  þ9  M  :  M  :  M  :  M  :  M  !:  M  (:  M  /:  M  6:  M  =:  M  D:  M  K:  M  R:  M  Y:  M  `:  M  g:  M  n:  M  u:  M  |:  M  ƒ:  M  Š:  M  ‘:  M  ˜:  M  Ÿ:  M  ¦:  M  ­:  M  ´:  M  »:  M  Â:  M  É:  M  Ð:  M  ×:  M  Þ:  M  å:  M  ì:  M  ó:  M  ú:  M  ;  M  ;  M  ;  M  ;  M  ;  M  $;  M  +;  M  2;  M  9;  M  @;  M  G;  M  N;  M  U;  M  \;  M  c;  M  j;  M  q;  M  x;  M  ;  M  †;  M  ;  M  ”;  M  ›;  M  ¢;  M  ©;  M  °;  M  ·;  M  ¾;  M  Å;  M  Ì;  M  Ó;  M  Ú;  M  á;  M  è;  M  ï;  M  ö;  M  ý;  M  <  M  <  M  <  M  <  M   <  M  '<  M  .<  M  5<  M  <<  M  C<  M  J<  M  Q<  M  X<  M  _<  M  f<  M  m<  M  t<  M  {<  M  ‚<  M  ‰<  M  <  M  —<  M  ž<  M  ¥<  M  ¬<  M  ³<  M  º<  M  Á<  M  È<  M  Ï<  M  Ö<  M  Ý<  M  ä<  M  ë<  M  ò<  M  ù<  M   =  M   =  M  =  M  =  M  =  M  #=  M  *=  M  1=  M  8=  M  ?=  M  F=  M  M=  M  T=  M  [=  M  b=  M  i=  M  p=  M  w=  M  ~=  M  …=  M  Œ=  M  “=  M  š=  M  ¡=  M  ¨=  M  ¯=  M  ¶=  M  ½=  M  Ä=  M  Ë=  M  Ò=  M  Ù=  M  à=  M  ç=  M  î=  M  õ=  M  ü=  M  >  M  
>  M  >  M  >  M  >  M  &>  M  ->  M  4>  M  ;>  M  B>  M  I>  M  P>  M  W>  M  ^>  M  e>  M  l>  M  s>  M  z>  M  >  M  ˆ>  M  >  M  –>  M  >  M  ¤>  M  «>  M  ²>  M  ¹>  M  À>  M  Ç>  M  Î>  M  Õ>  M  Ü>  M  ã>  M  ê>  M  ñ>  M  ø>  M  ÿ>  M  ?  M  
?  M  ?  M  ?  M  "?  M  )?  M  0?  M  7?  M  >?  M  E?  M  L?  M  S?  M  Z?  M  a?  M  h?  M  o?  M  v?  M  }?  M  „?  M  ‹?  M  ’?  M  ™?  M   ?  M  §?  M  ®?  M  µ?  M  ¼?  M  Ã?  M  Ê?  M  Ñ?  M  Ø?  M  ß?  M  æ?  M  í?  M  ô?  M  û?  M  @  M  	@  M  @  M  @  M  @  M  %@  M  ,@  M  3@  M  :@  M  A@  M  H@  M  O@  M  V@  M  ]@  M  d@  M  k@  M  r@  M  y@  M  €@  M  ‡@  M  Ž@  M  •@  M  œ@  M  £@  M  ª@  M  ±@  M  ¸@  M  ¿@  M  Æ@  M  Í@  M  Ô@  M  Û@  M  â@  M  é@  M  ð@  M  ÷@  M  þ@  M  A  M  A  M  A  M  A  M  !A  M  (A  M  /A  M  6A  M  =A  M  DA  M  KA  M  RA  M  YA  M  `A  M  gA  M  nA  M  uA  M  |A  M  ƒA  M  ŠA  M  ‘A  M  ˜A  M  ŸA  M  ¦A  M  ­A  M  ´A  M  »A  M  ÂA  M  ÉA  M  ÐA  M  ×A  M  ÞA  M  åA  M  ìA  M  óA  M  úA  M  B  M  B  M  B  M  B  M  B  M  $B  M  +B  M  2B  M  9B  M  @B  M  GB  M  NB  M  UB  M  \B  M  cB  M  jB  M  qB  M  xB  M  B  M  †B  M  B  M  ”B  M  ›B  M  ¢B  M  ©B  M  °B  M  ·B  M  ¾B  M  ÅB  M  ÌB  M  ÓB  M  ÚB  M  áB  M  èB  M  ïB  M  öB  M  ýB  M  C  M  C  M  C  M  C  M   C  M  'C  M  .C  M  5C  M  <C  M  CC  M  JC  M  QC  M  XC  M  _C  M  fC  M  mC  M  tC  M  {C  M  ‚C  M  ‰C  M  C  M  —C  M  žC  M  ¥C  M  ¬C  M  ³C  M  ºC  M  ÁC  M  ÈC  M  ÏC  M  ÖC  M  ÝC  M  äC  M  ëC  M  òC  M  ùC  M   D  M   D  M  D  M  D  M  D  M  #D  M  *D  M  1D  M  8D  M  ?D  M  FD  M  MD  M  TD  M  [D  M  bD  M  iD  M  pD  M  wD  M  ~D  M  …D  M  ŒD  M  “D  M  šD  M  ¡D  M  ¨D  M  ¯D  M  ¶D  M  ½D  M  ÄD  M  ËD  M  ÒD  M  ÙD  M  àD  M  çD  M  îD  M  õD  M  üD  M  E  M  
E  M  E  M  E  M  E  M  &E  M  -E  M  4E  M  ;E  M  BE  M  IE  M  PE  M  WE  M  ^E  M  eE  M  lE  M  sE  M  zE  M  E  M  ˆE  M  E  M  –E  M  E  M  ¤E  M  «E  M  ²E  M  ¹E  M  ÀE  M  ÇE  M  ÎE  M  ÕE  M  ÜE  M  ãE  M  êE  M  ñE  M  øE  M  ÿE  M  F  M  
F  M  F  M  F  M  "F  M  )F  M  0F  M  7F  M  >F  M  EF  M  LF  M  SF  M  ZF  M  aF  M  hF  M  oF  M  vF  M  }F  M  „F  M  ‹F  M  ’F  M  ™F  M   F  M  §F  M  ®F  M  µF  M  ¼F  M  ÃF  M  ÊF  M  ÑF  M  ØF  M  ßF  M  æF  M  íF  M  ôF  M  ûF  M  G  M  	G  M  G  M  G  M  G  M  %G  M  ,G  M  3G  M  :G  M  AG  M  HG  M  OG  M  VG  M  ]G  M  dG  M  kG  M  rG  M  yG  M  €G  M  ‡G  M  ŽG  M  •G  M  œG  M  £G  M  ªG  M  ±G  M  ¸G  M  ¿G  M  ÆG  M  ÍG  M  ÔG  M  ÛG  M  âG  M  éG  M  ðG  M  ÷G  M  þG  M  H  M  H  M  H  M  H  M  !H  M  (H  M  /H  M  6H  M  =H  M  DH  M  KH  M  RH  M  YH  M  `H  M  gH  M  nH  M  uH  M  |H  M  ƒH  M  ŠH  M  ‘H  M  ˜H  M  ŸH  M  ¦H  M  ­H  M  ´H  M  »H  M  ÂH  M  ÉH  M  ÐH  M  ×H  M  ÞH  M  åH  M  ìH  M  óH  M  úH  M  I  M  I  M  I  M  I  M  I  M  $I  M  +I  M  2I  M  9I  M  @I  M  GI  M  NI  M  UI  M  \I  M  cI  M  jI  M  qI  M  xI  M  I  M  †I  M  I  M  ”I  M  ›I  M  ¢I  M  ©I  M  °I  M  ·I  M  ¾I  M  ÅI  M  ÌI  M  ÓI  M  ÚI  M  áI  M  èI  M  ïI  M  öI  M  ýI  M  J  M  J  M  J  M  J  M   J  M  'J  M  .J  M  5J  M  <J  M  CJ  M  JJ  M  QJ  M  XJ  M  _J  M  fJ  M  mJ  M  tJ  M  {J  M  ‚J  M  ‰J  M  J  M  —J  M  žJ  M  ¥J  M  ¬J  M  ³J  M  ºJ  M  ÁJ  M  ÈJ  M  ÏJ  M  ÖJ  M  ÝJ  M  äJ  M  ëJ  M  òJ  M  ùJ  M   K  M   K  M  K  M  K  M  K  M  #K  M  *K  M  1K  M  8K  M  ?K  M  FK  M  MK  M  TK  M  [K  M  bK  M  iK  M  pK  M  wK  M  ~K  M  …K  M  ŒK  M  “K  M  šK  M  ¡K  M  ¨K  M  ¯K  M  ¶K  M  ½K  M  ÄK  M  ËK  M  ÒK  M  ÙK  M  àK  M  çK  M  îK  M  õK  M  üK  M  L  M  
L  M  L  M  L  M  L  M  &L  M  -L  M  4L  M  ;L  M  BL  M  IL  M  PL  M  WL  M  ^L  M  eL  M  lL  M  sL  M  zL  M  L  M  ˆL  M  L  M  –L  M  L  M  ¤L  M  «L  M  ²L  M  ¹L  M  ÀL  M  ÇL  M  ÎL  M  ÕL  M  ÜL  M  ãL  M  êL  M  ñL  M  øL  M  ÿL  M  M  M  
M  M  M  M  M  M  "M  M  )M  M  0M  M  7M  M  >M  M  EM  M  LM  M  SM  M  ZM  M  aM  M  hM  M  oM  M  vM  M  }M  M  „M  M  ‹M  M  ’M  M  ™M  M   M  M  §M  M  ®M  M  µM  M  ¼M  M  ÃM  M  ÊM  M  ÑM  M  ØM  M  ßM  M  æM  M  íM  M  ôM  M  ûM  M  N  M  	N  M  N  M  N  M  N  M  %N  M  ,N  M  3N  M  :N  M  AN  M  HN  M  ON  M  VN  M  ]N  M  dN  M  kN  M  rN  M  yN  M  €N  M  ‡N  M  ŽN  M  •N  M  œN  M  £N  M  ªN  M  ±N  M  ¸N  M  ¿N  M  ÆN  M  ÍN  M  ÔN  M  ÛN  M  âN  M  éN  M  ðN  M  ÷N  M  þN  M  O  M  O  M  O  M  O  M  !O  M  (O  M  /O  M  6O  M  =O  M  DO  M  KO  M  RO  M  YO  M  `O  M  gO  M  nO  M  uO  M  |O  M  ƒO  M  ŠO  M  ‘O  M  ˜O  M  ŸO  M  ¦O  M  ­O  M  ´O  M  »O  M  ÂO  M  ÉO  M  ÐO  M  ×O  M  ÞO  M  åO  M  ìO  M  óO  M  úO  M  P  M  P  M  P  M  P  M  P  M  $P  M  +P  M  2P  M  9P  M  @P  M  GP  M  NP  M  UP  M  \P  M  cP  M  jP  M  qP  M  xP  M  P  M  †P  M  P  M  ”P  M  ›P  M  ¢P  M  ©P  M  °P  M  ·P  M  ¾P  M  ÅP  M  ÌP  M  ÓP  M  ÚP  M  áP  M  èP  M  ïP  M  öP  M  ýP  M  Q  M  Q  M  Q  M  Q  M   Q  M  'Q  M  .Q  M  5Q  M  <Q  M  CQ  M  JQ  M  QQ  M  XQ  M  _Q  M  fQ  M  mQ  M  tQ  M  {Q  M  ‚Q  M  ‰Q  M  Q  M  —Q  M  žQ  M  ¥Q  M  ¬Q  M  ³Q  M  ºQ  M  ÁQ  M  ÈQ  M  ÏQ  M  ÖQ  M  ÝQ  M  äQ  M  ëQ  M  òQ  M  ùQ  M   R  M   R  M  R  M  R  M  R  M  #R  M  *R  M  1R  M  8R  M  ?R  M  FR  M  MR  M  TR  M  [R  M  bR  M  iR  M  pR  M  wR  M  ~R  M  …R  M  ŒR  M  “R  M  šR  M  ¡R  M  ¨R  M  ¯R  M  ¶R  M  ½R  M  ÄR  M  ËR  M  ÒR  M  ÙR  M  àR  M  çR  M  îR  M  õR  M  üR  M  S  M  
S  M  S  M  S  M  S  M  &S  M  -S  M  4S  M  ;S  M  BS  M  IS  M  PS  M  WS  M  ^S  M  eS  M  lS  M  sS  M  zS  M  S  M  ˆS  M  S  M  –S  M  S  M  ¤S  M  «S  M  ²S  M  ¹S  M  ÀS  M  ÇS  M  ÎS  M  ÕS  M  ÜS  M  ãS  M  êS  M  ñS  M  øS  M  ÿS  M  T  M  
T  M  T  M  T  M  "T  M  )T  M  0T  M  7T  M  >T  M  ET  M  LT  M  ST  M  ZT  M  aT  M  hT  M  oT  M  vT  M  }T  M  „T  M  ‹T  M  ’T  M  ™T  M   T  M  §T  M  ®T  M  µT  M  ¼T  M  ÃT  M  ÊT  M  ÑT  M  ØT  M  ßT  M  æT  M  íT  M  ôT  M  ûT  M  U  M  	U  M  U  M  U  M  U  M  %U  M  ,U  M  3U  M  :U  M  AU  M  HU  M  OU  M  VU  M  ]U  M  dU  M  kU  M  rU  M  yU  M  €U  M  ‡U  M  ŽU  M  •U  M  œU  M  £U  M  ªU  M  ±U  M  ¸U  M  ¿U  M  ÆU  M  ÍU  M  ÔU  M  ÛU  M  âU  M  éU  M  ðU  M  ÷U  M  þU  M  V  M  V  M  V  M  V  M  !V  M  (V  M  /V  M  6V  M  =V  M  DV  M  KV  M  RV  M  YV  M  `V  M  gV  M  nV  M  uV  M  |V  M  ƒV  M  ŠV  M  ‘V  M  ˜V  M  ŸV  M  ¦V  M  ­V  M  ´V  M  »V  M  ÂV  M  ÉV  M  ÐV  M  ×V  M  ÞV  M  åV  M  ìV  M  óV  M  úV  M  W  M  W  M  W  M  W  M  W  M  $W  M  +W  M  2W  M  9W  M  @W  M  GW  M  NW  M  UW  M  \W  M  cW  M  jW  M  qW  M  xW  M  W  M  †W  M  W  M  ”W  M  ›W  M  ¢W  M  ©W  M  °W  M  ·W  M  ¾W  M  ÅW  M  ÌW  M  ÓW  M  ÚW  M  áW  M  èW  M  ïW  M  öW  M  ýW  M  X  M  X  M  X  M  X  M   X  M  'X  M  .X  M  5X  M  <X  M  CX  M  JX  M  QX  M  XX  M  _X  M  fX  M  mX  M  tX  M  {X  M  ‚X  M  ‰X  M  X  M  —X  M  žX  M  ¥X  M  ¬X  M  ³X  M  ºX  M  ÁX  M  ÈX  M  ÏX  M  ÖX  M  ÝX  M  äX  M  ëX  M  òX  M  ùX  M   Y  M   Y  M  Y  M  Y  M  Y  M  #Y  M  *Y  M  1Y  M  8Y  M  ?Y  M  FY  M  MY  M  TY  M  [Y  M  bY  M  iY  M  pY  M  wY  M  ~Y  M  …Y  M  ŒY  M  “Y  M  šY  M  ¡Y  M  ¨Y  M  ¯Y  M  ¶Y  M  ½Y  M  ÄY  M  ËY  M  ÒY  M  ÙY  M  àY  M  çY  M  îY  M  õY  M  üY  M  Z  M  
Z  M  Z  M  Z  M  Z  M  &Z  M  -Z  M  4Z  M  ;Z  M  BZ  M  IZ  M  PZ  M  WZ  M  ^Z  M  eZ  M  lZ  M  sZ  M  zZ  M  Z  M  ˆZ  M  Z  M  –Z  M  Z  M  ¤Z  M  «Z  M  ²Z  M  ¹Z  M  ÀZ  M  ÇZ  M  ÎZ  M  ÕZ  M  ÜZ  M  ãZ  M  êZ  M  ñZ  M  øZ  M  ÿZ  M  [  M  
[  M  [  M  [  M  "[  M  )[  M  0[  M  7[  M  >[  M  E[  M  L[  M  S[  M  Z[  M  a[  M  h[  M  o[  M  v[  M  }[  M  „[  M  ‹[  M  ’[  M  ™[  M   [  M  §[  M  ®[  M  µ[  M  ¼[  M  Ã[  M  Ê[  M  Ñ[  M  Ø[  M  ß[  M  æ[  M  í[  M  ô[  M  û[  M  \  M  	\  M  \  M  \  M  \  M  %\  M  ,\  M  3\  M  :\  M  A\  M  H\  M  O\  M  V\  M  ]\  M  d\  M  k\  M  r\  M  y\  M  €\  M  ‡\  M  Ž\  M  •\  M  œ\  M  £\  M  ª\  M  ±\  M  ¸\  M  ¿\  M  Æ\  M  Í\  M  Ô\  M  Û\  M  â\  M  é\  M  ð\  M  ÷\  M  þ\  M  ]  M  ]  M  ]  M  ]  M  !]  M  (]  M  /]  M  6]  M  =]  M  D]  M  K]  M  R]  M  Y]  M  `]  M  g]  M  n]  M  u]  M  |]  M  ƒ]  M  Š]  M  ‘]  M  ˜]  M  Ÿ]  M  ¦]  M  ­]  M  ´]  M  »]  M  Â]  M  É]  M  Ð]  M  ×]  M  Þ]  M  å]  M  ì]  M  ó]  M  ú]  M  ^  M  ^  M  ^  M  ^  M  ^  M  $^  M  +^  M  2^  M  9^  M  @^  M  G^  M  N^  M  U^  M  \^  M  c^  M  j^  M  q^  M  x^  M  ^  M  †^  M  ^  M  ”^  M  ›^  M  ¢^  M  ©^  M  °^  M  ·^  M  ¾^  M  Å^  M  Ì^  M  Ó^  M  Ú^  M  á^  M  è^  M  ï^  M  ö^  M  ý^  M  _  M  _  M  _  M  _  M   _  M  '_  M  ._  M  5_  M  <_  M  C_  M  J_  M  Q_  M  X_  M  __  M  f_  M  m_  M  t_  M  {_  M  ‚_  M  ‰_  M  _  M  —_  M  ž_  M  ¥_  M  ¬_  M  ³_  M  º_  M  Á_  M  È_  M  Ï_  M  Ö_  M  Ý_  M  ä_  M  ë_  M  ò_  M  ù_  M   `  M   `  M  `  M  `  M  `  M  #`  M  *`  M  1`  M  8`  M  ?`  M  F`  M  M`  M  T`  M  [`  M  b`  M  i`  M  p`  M  w`  M  ~`  M  …`  M  Œ`  M  “`  M  š`  M  ¡`  M  ¨`  M  ¯`  M  ¶`  M  ½`  M  Ä`  M  Ë`  M  Ò`  M  Ù`  M  à`  M  ç`  M  î`  M  õ`  M  ü`  M  a  M  
a  M  a  M  a  M  a  M  &a  M  -a  M  4a  M  ;a  M  Ba  M  Ia  M  Pa  M  Wa  M  ^a  M  ea  M  la  M  sa  M  za  M  a  M  ˆa  M  a  M  –a  M  a  M  ¤a  M  «a  M  ²a  M  ¹a  M  Àa  M  Ça  M  Îa  M  Õa  M  Üa  M  ãa  M  êa  M  ña  M  øa  M  ÿa  M  b  M  
b  M  b  M  b  M  "b  M  )b  M  0b  M  7b  M  >b  M  Eb  M  Lb  M  Sb  M  Zb  M  ab  M  hb  M  ob  M  vb  M  }b  M  „b  M  ‹b  M  ’b  M  ™b  M   b  M  §b  M  ®b  M  µb  M  ¼b  M  Ãb  M  Êb  M  Ñb  M  Øb  M  ßb  M  æb  M  íb  M  ôb  M  ûb  M  c  M  	c  M  c  M  c  M  c  M  %c  M  ,c  M  3c  M  :c  M  Ac  M  Hc  M  Oc  M  Vc  M  ]c  M  dc  M  kc  M  rc  M  yc  M  €c  M  ‡c  M  Žc  M  •c  M  œc  M  £c  M  ªc  M  ±c  M  ¸c  M  ¿c  M  Æc  M  Íc  M  Ôc  M  Ûc  M  âc  M  éc  M  ðc  M  ÷c  M  þc  M  d  M  d  M  d  M  d  M  !d  M  (d  M  /d  M  6d  M  =d  M  Dd  M  Kd  M  Rd  M  Yd  M  `d  M  gd  M  nd  M  ud  M  |d  M  ƒd  M  Šd  M  ‘d  M  ˜d  M  Ÿd  M  ¦d  M  ­d  M  ´d  M  »d  M  Âd  M  Éd  M  Ðd  M  ×d  M  Þd  M  åd  M  ìd  M  ód  M  úd  M  e  M  e  M  e  M  e  M  e  M  $e  M  +e  M  2e  M  9e  M  @e  M  Ge  M  Ne  M  Ue  M  \e  M  ce  M  je  M  qe  M  xe  M  e  M  †e  M  e  M  ”e  M  ›e  M  ¢e  M  ©e  M  °e  M  ·e  M  ¾e  M  Åe  M  Ìe  M  Óe  M  Úe  M  áe  M  èe  M  ïe  M  öe  M  ýe  M  f  M  f  M  f  M  f  M   f  M  'f  M  .f  M  5f  M  <f  M  Cf  M  Jf  M  Qf  M  Xf  M  _f  M  ff  M  mf  M  tf  M  {f  M  ‚f  M  ‰f  M  f  M  —f  M  žf  M  ¥f  M  ¬f  M  ³f  M  ºf  M  Áf  M  Èf  M  Ïf  M  Öf  M  Ýf  M  äf  M  ëf  M  òf  M  ùf  M   g  M   g  M  g  M  g  M  g  M  #g  M  *g  M  1g  M  8g  M  ?g  M  Fg  M  Mg  M  Tg  M  [g  M  bg  M  ig  M  pg  M  wg  M  ~g  M  …g  M  Œg  M  “g  M  šg  M  ¡g  M  ¨g  M  ¯g  M  ¶g  M  ½g  M  Äg  M  Ëg  M  Òg  M  Ùg  M  àg  M  çg  M  îg  M  õg  M  üg  M  h  M  
h  M  h  M  h  M  h  M  &h  M  -h  M  4h  M  ;h  M  Bh  M  Ih  M  Ph  M  Wh  M  ^h  M  eh  M  lh  M  sh  M  zh  M  h  M  ˆh  M  h  M  –h  M  h  M  ¤h  M  «h  M  ²h  M  ¹h  M  Àh  M  Çh  M  Îh  M  Õh  M  Üh  M  ãh  M  êh  M  ñh  M  øh  M  ÿh  M  i  M  
i  M  i  M  i  M  "i  M  )i  M  0i  M  7i  M  >i  M  Ei  M  Li  M  Si  M  Zi  M  ai  M  hi  M  oi  M  vi  M  }i  M  „i  M  ‹i  M  ’i  M  ™i  M   i  M  §i  M  ®i  M  µi  M  ¼i  M  Ãi  M  Êi  M  Ñi  M  Øi  M  ßi  M  æi  M  íi  M  ôi  M  ûi  M  j  M  	j  M  j  M  j  M  j  M  %j  M  ,j  M  3j  M  :j  M  Aj  M  Hj  M  Oj  M  Vj  M  ]j  M  dj  M  kj  M  rj  M  yj  M  €j  M  ‡j  M  Žj  M  •j  M  œj  M  £j  M  ªj  M  ±j  M  ¸j  M  ¿j  M  Æj  M  Íj  M  Ôj  M  Ûj  M  âj  M  éj  M  ðj  M  ÷j  M  þj  M  k  M  k  M  k  M  k  M  !k  M  (k  M  /k  M  6k  M  =k  M  Dk  M  Kk  M  Rk  M  Yk  M  `k  M  gk  M  nk  M  uk  M  |k  M  ƒk  M  Šk  M  ‘k  M  ˜k  M  Ÿk  M  ¦k  M  ­k  M  ´k  M  »k  M  Âk  M  Ék  M  Ðk  M  ×k  M  Þk  M  åk  M  ìk  M  ók  M  úk  M  l  M  l  M  l  M  l  M  l  M  $l  M  +l  M  2l  M  9l  M  @l  M  Gl  M  Nl  M  Ul  M  \l  M  cl  M  jl  M  ql  M  xl  M  l  M  †l  M  l  M  ”l  M  ›l  M  ¢l  M  ©l  M  °l  M  ·l  M  ¾l  M  Ål  M  Ìl  M  Ól  M  Úl  M  ál  M  èl  M  ïl  M  öl  M  ýl  M  m  M  m  M  m  M  m  M   m  M  'm  M  .m  M  5m  M  <m  M  Cm  M  Jm  M  Qm  M  Xm  M  _m  M  fm  M  mm  M  tm  M  {m  M  ‚m  M  ‰m  M  m  M  —m  M  žm  M  ¥m  M  ¬m  M  ³m  M  ºm  M  Ám  M  Èm  M  Ïm  M  Öm  M  Ým  M  äm  M  ëm  M  òm  M  ùm  M   n  M   n  M  n  M  n  M  n  M  #n  M  *n  M  1n  M  8n  M  ?n  M  Fn  M  Mn  M  Tn  M  [n  M  bn  M  in  M  pn  M  wn  M  ~n  M  …n  M  Œn  M  “n  M  šn  M  ¡n  M  ¨n  M  ¯n  M  ¶n  M  ½n  M  Än  M  Ën  M  Òn  M  Ùn  M  àn  M  çn  M  în  M  õn  M  ün  M  o  M  
o  M  o  M  o  M  o  M  &o  M  -o  M  4o  M  ;o  M  Bo  M  Io  M  Po  M  Wo  M  ^o  M  eo  M  lo  M  so  M  zo  M  o  M  ˆo  M  o  M  –o  M  o  M  ¤o  M  «o  M  ²o  M  ¹o  M  Ào  M  Ço  M  Îo  M  Õo  M  Üo  M  ão  M  êo  M  ño  M  øo  M  ÿo  M  p  M  
p  M  p  M  p  M  "p  M  )p  M  0p  M  7p  M  >p  M  Ep  M  Lp  M  Sp  M  Zp  M  ap  M  hp  M  op  M  vp  M  }p  M  „p  M  ‹p  M  ’p  M  ™p  M   p  M  §p  M  ®p  M  µp  M  ¼p  M  Ãp  M  Êp  M  Ñp  M  Øp  M  ßp  M  æp  M  íp  M  ôp  M  ûp  M  q  M  	q  M  q  M  q  M  q  M  %q  M  ,q  M  3q  M  :q  M  Aq  M  Hq  M  Oq  M  Vq  M  ]q  M  dq  M  kq  M  rq  M  yq  M  €q  M  ‡q  M  Žq  M  •q  M  œq  M  £q  M  ªq  M  ±q  M  ¸q  M  ¿q  M  Æq  M  Íq  M  Ôq  M  Ûq  M  âq  M  éq  M  ðq  M  ÷q  M  þq  M  r  M  r  M  r  M  r  M  !r  M  (r  M  /r  M  6r  M  =r  M  Dr  M  Kr  M  Rr  M  Yr  M  `r  M  gr  M  nr  M  ur  M  |r  M  ƒr  M  Šr  M  ‘r  M  ˜r  M  Ÿr  M  ¦r  M  ­r  M  ´r  M  »r  M  Âr  M  Ér  M  Ðr  M  ×r  M  Þr  M  år  M  ìr  M  ór  M  úr  M  s  M  s  M  s  M  s  M  s  M  $s  M  +s  M  2s  M  9s  M  @s  M  Gs  M  Ns  M  Us  M  \s  M  cs  M  js  M  qs  M  xs  M  s  M  †s  M  s  M  ”s  M  ›s  M  ¢s  M  ©s  M  °s  M  ·s  M  ¾s  M  Ås  M  Ìs  M  Ós  M  Ús  M  ás  M  ès  M  ïs  M  ös  M  ýs  M  t  M  t  M  t  M  t  M   t  M  't  M  .t  M  5t  M  <t  M  Ct  M  Jt  M  Qt  M  Xt  M  _t  M  ft  M  mt  M  tt  M  {t  M  ‚t  M  ‰t  M  t  M  —t  M  žt  M  ¥t  M  ¬t  M  ³t  M  ºt  M  Át  M  Èt  M  Ït  M  Öt  M  Ýt  M  ät  M  ët  M  òt  M  ùt  M   u  M   u  M  u  M  u  M  u  M  #u  M  *u  M  1u  M  8u  M  ?u  M  Fu  M  Mu  M  Tu  M  [u  M  bu  M  iu  M  pu  M  wu  M  ~u  M  …u  M  Œu  M  “u  M  šu  M  ¡u  M  ¨u  M  ¯u  M  ¶u  M  ½u  M  Äu  M  Ëu  M  Òu  M  Ùu  M  àu  M  çu  M  îu  M  õu  M  üu  M  v  M  
v  M  v  M  v  M  v  M  &v  M  -v  M  4v  M  ;v  M  Bv  M  Iv  M  Pv  M  Wv  M  ^v  M  ev  M  lv  M  sv  M  zv  M  v  M  ˆv  M  v  M  –v  M  v  M  ¤v  M  «v  M  ²v  M  ¹v  M  Àv  M  Çv  M  Îv  M  Õv  M  Üv  M  ãv  M  êv  M  ñv  M  øv  M  ÿv  M  w  M  
w  M  w  M  w  M  "w  M  )w  M  0w  M  7w  M  >w  M  Ew  M  Lw  M  Sw  M  Zw  M  aw  M  hw  M  ow  M  vw  M  }w  M  „w  M  ‹w  M  ’w  M  ™w  M   w  M  §w  M  ®w  M  µw  M  ¼w  M  Ãw  M  Êw  M  Ñw  M  Øw  M  ßw  M  æw  M  íw  M  ôw  M  ûw  M  x  M  	x  M  x  M  x  M  x  M  %x  M  ,x  M  3x  M  :x  M  Ax  M  Hx  M  Ox  M  Vx  M  ]x  M  dx  M  kx  M  rx  M  yx  M  €x  M  ‡x  M  Žx  M  •x  M  œx  M  £x  M  ªx  M  ±x  M  ¸x  M  ¿x  M  Æx  M  Íx  M  Ôx  M  Ûx  M  âx  M  éx  M  ðx  M  ÷x  M  þx  M  y  M  y  M  y  M  y  M  !y  M  (y  M  /y  M  6y  M  =y  M  Dy  M  Ky  M  Ry  M  Yy  M  `y  M  gy  M  ny  M  uy  M  |y  M  ƒy  M  Šy  M  ‘y  M  ˜y  M  Ÿy  M  ¦y  M  ­y  M  ´y  M  »y  M  Ây  M  Éy  M  Ðy  M  ×y  M  Þy  M  åy  M  ìy  M  óy  M  úy  M  z  M  z  M  z  M  z  M  z  M  $z  M  +z  M  2z  M  9z  M  @z  M  Gz  M  Nz  M  Uz  M  \z  M  cz  M  jz  M  qz  M  xz  M  z  M  †z  M  z  M  ”z  M  ›z  M  ¢z  M  ©z  M  °z  M  ·z  M  ¾z  M  Åz  M  Ìz  M  Óz  M  Úz  M  áz  M  èz  M  ïz  M  öz  M  ýz  M  {  M  {  M  {  M  {  M   {  M  '{  M  .{  M  5{  M  <{  M  C{  M  J{  M  Q{  M  X{  M  _{  M  f{  M  m{  M  t{  M  {{  M  ‚{  M  ‰{  M  {  M  —{  M  ž{  M  ¥{  M  ¬{  M  ³{  M  º{  M  Á{  M  È{  M  Ï{  M  Ö{  M  Ý{  M  ä{  M  ë{  M  ò{  M  ù{  M   |  M   |  M  |  M  |  M  |  M  #|  M  *|  M  1|  M  8|  M  ?|  M  F|  M  M|  M  T|  M  [|  M  b|  M  i|  M  p|  M  w|  M  ~|  M  …|  M  Œ|  M  “|  M  š|  M  ¡|  M  ¨|  M  ¯|  M  ¶|  M  ½|  M  Ä|  M  Ë|  M  Ò|  M  Ù|  M  à|  M  ç|  M  î|  M  õ|  M  ü|  M  }  M  
}  M  }  M  }  M  }  M  &}  M  -}  M  4}  M  ;}  M  B}  M  I}  M  P}  M  W}  M  ^}  M  e}  M  l}  M  s}  M  z}  M  }  M  ˆ}  M  }  M  –}  M  }  M  ¤}  M  «}  M  ²}  M  ¹}  M  À}  M  Ç}  M  Î}  M  Õ}  M  Ü}  M  ã}  M  ê}  M  ñ}  M  ø}  M  ÿ}  M  ~  M  
~  M  ~  M  ~  M  "~  M  )~  M  0~  M  7~  M  >~  M  E~  M  L~  M  S~  M  Z~  M  a~  M  h~  M  o~  M  v~  M  }~  M  „~  M  ‹~  M  ’~  M  ™~  M   ~  M  §~  M  ®~  M  µ~  M  ¼~  M  Ã~  M  Ê~  M  Ñ~  M  Ø~  M  ß~  M  æ~  M  í~  M  ô~  M  û~  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M  €  M  €  M  €  M  €  M  !€  M  (€  M  /€  M  6€  M  =€  M  D€  M  K€  M  R€  M  Y€  M  `€  M  g€  M  n€  M  u€  M  |€  M  ƒ€  M  Š€  M  ‘€  M  ˜€  M  Ÿ€  M  ¦€  M  ­€  M  ´€  M  »€  M  Â€  M  É€  M  Ð€  M  ×€  M  Þ€  M  å€  M  ì€  M  ó€  M  ú€  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M  ‚  M  ‚  M  ‚  M  ‚  M   ‚  M  '‚  M  .‚  M  5‚  M  <‚  M  C‚  M  J‚  M  Q‚  M  X‚  M  _‚  M  f‚  M  m‚  M  t‚  M  {‚  M  ‚‚  M  ‰‚  M  ‚  M  —‚  M  ž‚  M  ¥‚  M  ¬‚  M  ³‚  M  º‚  M  Á‚  M  È‚  M  Ï‚  M  Ö‚  M  Ý‚  M  ä‚  M  ë‚  M  ò‚  M  ù‚  M   ƒ  M   ƒ  M  ƒ  M  ƒ  M  ƒ  M  #ƒ  M  *ƒ  M  1ƒ  M  8ƒ  M  ?ƒ  M  Fƒ  M  Mƒ  M  Tƒ  M  [ƒ  M  bƒ  M  iƒ  M  pƒ  M  wƒ  M  ~ƒ  M  …ƒ  M  Œƒ  M  “ƒ  M  šƒ  M  ¡ƒ  M  ¨ƒ  M  ¯ƒ  M  ¶ƒ  M  ½ƒ  M  Äƒ  M  Ëƒ  M  Òƒ  M  Ùƒ  M  àƒ  M  çƒ  M  îƒ  M  õƒ  M  üƒ  M  „  M  
„  M  „  M  „  M  „  M  &„  M  -„  M  4„  M  ;„  M  B„  M  I„  M  P„  M  W„  M  ^„  M  e„  M  l„  M  s„  M  z„  M  „  M  ˆ„  M  „  M  –„  M  „  M  ¤„  M  «„  M  ²„  M  ¹„  M  À„  M  Ç„  M  Î„  M  Õ„  M  Ü„  M  ã„  M  ê„  M  ñ„  M  ø„  M  ÿ„  M  …  M  
…  M  …  M  …  M  "…  M  )…  M  0…  M  7…  M  >…  M  E…  M  L…  M  S…  M  Z…  M  a…  M  h…  M  o…  M  v…  M  }…  M  „…  M  ‹…  M  ’…  M  ™…  M   …  M  §…  M  ®…  M  µ…  M  ¼…  M  Ã…  M  Ê…  M  Ñ…  M  Ø…  M  ß…  M  æ…  M  í…  M  ô…  M  û…  M  †  M  	†  M  †  M  †  M  †  M  %†  M  ,†  M  3†  M  :†  M  A†  M  H†  M  O†  M  V†  M  ]†  M  d†  M  k†  M  r†  M  y†  M  €†  M  ‡†  M  Ž†  M  •†  M  œ†  M  £†  M  ª†  M  ±†  M  ¸†  M  ¿†  M  Æ†  M  Í†  M  Ô†  M  Û†  M  â†  M  é†  M  ð†  M  ÷†  M  þ†  M  ‡  M  ‡  M  ‡  M  ‡  M  !‡  M  (‡  M  /‡  M  6‡  M  =‡  M  D‡  M  K‡  M  R‡  M  Y‡  M  `‡  M  g‡  M  n‡  M  u‡  M  |‡  M  ƒ‡  M  Š‡  M  ‘‡  M  ˜‡  M  Ÿ‡  M  ¦‡  M  ­‡  M  ´‡  M  »‡  M  Â‡  M  É‡  M  Ð‡  M  ×‡  M  Þ‡  M  å‡  M  ì‡  M  ó‡  M  ú‡  M  ˆ  M  ˆ  M  ˆ  M  ˆ  M  ˆ  M  $ˆ  M  +ˆ  M  2ˆ  M  9ˆ  M  @ˆ  M  Gˆ  M  Nˆ  M  Uˆ  M  \ˆ  M  cˆ  M  jˆ  M  qˆ  M  xˆ  M  ˆ  M  †ˆ  M  ˆ  M  ”ˆ  M  ›ˆ  M  ¢ˆ  M  ©ˆ  M  °ˆ  M  ·ˆ  M  ¾ˆ  M  Åˆ  M  Ìˆ  M  Óˆ  M  Úˆ  M  áˆ  M  èˆ  M  ïˆ  M  öˆ  M  ýˆ  M  ‰  M  ‰  M  ‰  M  ‰  M   ‰  M  '‰  M  .‰  M  5‰  M  <‰  M  C‰  M  J‰  M  Q‰  M  X‰  M  _‰  M  f‰  M  m‰  M  t‰  M  {‰  M  ‚‰  M  ‰‰  M  ‰  M  —‰  M  ž‰  M  ¥‰  M  ¬‰  M  ³‰  M  º‰  M  Á‰  M  È‰  M  Ï‰  M  Ö‰  M  Ý‰  M  ä‰  M  ë‰  M  ò‰  M  ù‰  M   Š  M   Š  M  Š  M  Š  M  Š  M  #Š  M  *Š  M  1Š  M  8Š  M  ?Š  M  FŠ  M  MŠ  M  TŠ  M  [Š  M  bŠ  M  iŠ  M  pŠ  M  wŠ  M  ~Š  M  …Š  M  ŒŠ  M  “Š  M  šŠ  M  ¡Š  M  ¨Š  M  ¯Š  M  ¶Š  M  ½Š  M  ÄŠ  M  ËŠ  M  ÒŠ  M  ÙŠ  M  àŠ  M  çŠ  M  îŠ  M  õŠ  M  üŠ  M  ‹  M  
‹  M  ‹  M  ‹  M  ‹  M  &‹  M  -‹  M  4‹  M  ;‹  M  B‹  M  I‹  M  P‹  M  W‹  M  ^‹  M  e‹  M  l‹  M  s‹  M  z‹  M  ‹  M  ˆ‹  M  ‹  M  –‹  M  ‹  M  ¤‹  M  «‹  M  ²‹  M  ¹‹  M  À‹  M  Ç‹  M  Î‹  M  Õ‹  M  Ü‹  M  ã‹  M  ê‹  M  ñ‹  M  ø‹  M  ÿ‹  M  Œ  M  
Œ  M  Œ  M  Œ  M  "Œ  M  )Œ  M  0Œ  M  7Œ  M  >Œ  M  EŒ  M  LŒ  M  SŒ  M  ZŒ  M  aŒ  M  hŒ  M  oŒ  M  vŒ  M  }Œ  M  „Œ  M  ‹Œ  M  ’Œ  M  ™Œ  M   Œ  M  §Œ  M  ®Œ  M  µŒ  M  ¼Œ  M  ÃŒ  M  ÊŒ  M  ÑŒ  M  ØŒ  M  ßŒ  M  æŒ  M  íŒ  M  ôŒ  M  ûŒ  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M  Ž  M  Ž  M  Ž  M  Ž  M  !Ž  M  (Ž  M  /Ž  M  6Ž  M  =Ž  M  DŽ  M  KŽ  M  RŽ  M  YŽ  M  `Ž  M  gŽ  M  nŽ  M  uŽ  M  |Ž  M  ƒŽ  M  ŠŽ  M  ‘Ž  M  ˜Ž  M  ŸŽ  M  ¦Ž  M  ­Ž  M  ´Ž  M  »Ž  M  ÂŽ  M  ÉŽ  M  ÐŽ  M  ×Ž  M  ÞŽ  M  åŽ  M  ìŽ  M  óŽ  M  úŽ  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M   ‘  M   ‘  M  ‘  M  ‘  M  ‘  M  #‘  M  *‘  M  1‘  M  8‘  M  ?‘  M  F‘  M  M‘  M  T‘  M  [‘  M  b‘  M  i‘  M  p‘  M  w‘  M  ~‘  M  …‘  M  Œ‘  M  “‘  M  š‘  M  ¡‘  M  ¨‘  M  ¯‘  M  ¶‘  M  ½‘  M  Ä‘  M  Ë‘  M  Ò‘  M  Ù‘  M  à‘  M  ç‘  M  î‘  M  õ‘  M  ü‘  M  ’  M  
’  M  ’  M  ’  M  ’  M  &’  M  -’  M  4’  M  ;’  M  B’  M  I’  M  P’  M  W’  M  ^’  M  e’  M  l’  M  s’  M  z’  M  ’  M  ˆ’  M  ’  M  –’  M  ’  M  ¤’  M  «’  M  ²’  M  ¹’  M  À’  M  Ç’  M  Î’  M  Õ’  M  Ü’  M  ã’  M  ê’  M  ñ’  M  ø’  M  ÿ’  M  “  M  
“  M  “  M  “  M  "“  M  )“  M  0“  M  7“  M  >“  M  E“  M  L“  M  S“  M  Z“  M  a“  M  h“  M  o“  M  v“  M  }“  M  „“  M  ‹“  M  ’“  M  ™“  M   “  M  §“  M  ®“  M  µ“  M  ¼“  M  Ã“  M  Ê“  M  Ñ“  M  Ø“  M  ß“  M  æ“  M  í“  M  ô“  M  û“  M  ”  M  	”  M  ”  M  ”  M  ”  M  %”  M  ,”  M  3”  M  :”  M  A”  M  H”  M  O”  M  V”  M  ]”  M  d”  M  k”  M  r”  M  y”  M  €”  M  ‡”  M  Ž”  M  •”  M  œ”  M  £”  M  ª”  M  ±”  M  ¸”  M  ¿”  M  Æ”  M  Í”  M  Ô”  M  Û”  M  â”  M  é”  M  ð”  M  ÷”  M  þ”  M  •  M  •  M  •  M  •  M  !•  M  (•  M  /•  M  6•  M  =•  M  D•  M  K•  M  R•  M  Y•  M  `•  M  g•  M  n•  M  u•  M  |•  M  ƒ•  M  Š•  M  ‘•  M  ˜•  M  Ÿ•  M  ¦•  M  ­•  M  ´•  M  »•  M  Â•  M  É•  M  Ð•  M  ×•  M  Þ•  M  å•  M  ì•  M  ó•  M  ú•  M  –  M  –  M  –  M  –  M  –  M  $–  M  +–  M  2–  M  9–  M  @–  M  G–  M  N–  M  U–  M  \–  M  c–  M  j–  M  q–  M  x–  M  –  M  †–  M  –  M  ”–  M  ›–  M  ¢–  M  ©–  M  °–  M  ·–  M  ¾–  M  Å–  M  Ì–  M  Ó–  M  Ú–  M  á–  M  è–  M  ï–  M  ö–  M  ý–  M  —  M  —  M  —  M  —  M   —  M  '—  M  .—  M  5—  M  <—  M  C—  M  J—  M  Q—  M  X—  M  _—  M  f—  M  m—  M  t—  M  {—  M  ‚—  M  ‰—  M  —  M  ——  M  ž—  M  ¥—  M  ¬—  M  ³—  M  º—  M  Á—  M  È—  M  Ï—  M  Ö—  M  Ý—  M  ä—  M  ë—  M  ò—  M  ù—  M   ˜  M   ˜  M  ˜  M  ˜  M  ˜  M  #˜  M  *˜  M  1˜  M  8˜  M  ?˜  M  F˜  M  M˜  M  T˜  M  [˜  M  b˜  M  i˜  M  p˜  M  w˜  M  ~˜  M  …˜  M  Œ˜  M  “˜  M  š˜  M  ¡˜  M  ¨˜  M  ¯˜  M  ¶˜  M  ½˜  M  Ä˜  M  Ë˜  M  Ò˜  M  Ù˜  M  à˜  M  ç˜  M  î˜  M  õ˜  M  ü˜  M  ™  M  
™  M  ™  M  ™  M  ™  M  &™  M  -™  M  4™  M  ;™  M  B™  M  I™  M  P™  M  W™  M  ^™  M  e™  M  l™  M  s™  M  z™  M  ™  M  ˆ™  M  ™  M  –™  M  ™  M  ¤™  M  «™  M  ²™  M  ¹™  M  À™  M  Ç™  M  Î™  M  Õ™  M  Ü™  M  ã™  M  ê™  M  ñ™  M  ø™  M  ÿ™  M  š  M  
š  M  š  M  š  M  "š  M  )š  M  0š  M  7š  M  >š  M  Eš  M  Lš  M  Sš  M  Zš  M  aš  M  hš  M  oš  M  vš  M  }š  M  „š  M  ‹š  M  ’š  M  ™š  M   š  M  §š  M  ®š  M  µš  M  ¼š  M  Ãš  M  Êš  M  Ñš  M  Øš  M  ßš  M  æš  M  íš  M  ôš  M  ûš  M  ›  M  	›  M  ›  M  ›  M  ›  M  %›  M  ,›  M  3›  M  :›  M  A›  M  H›  M  O›  M  V›  M  ]›  M  d›  M  k›  M  r›  M  y›  M  €›  M  ‡›  M  Ž›  M  •›  M  œ›  M  £›  M  ª›  M  ±›  M  ¸›  M  ¿›  M  Æ›  M  Í›  M  Ô›  M  Û›  M  â›  M  é›  M  ð›  M  ÷›  M  þ›  M  œ  M  œ  M  œ  M  œ  M  !œ  M  (œ  M  /œ  M  6œ  M  =œ  M  Dœ  M  Kœ  M  Rœ  M  Yœ  M  `œ  M  gœ  M  nœ  M  uœ  M  |œ  M  ƒœ  M  Šœ  M  ‘œ  M  ˜œ  M  Ÿœ  M  ¦œ  M  ­œ  M  ´œ  M  »œ  M  Âœ  M  Éœ  M  Ðœ  M  ×œ  M  Þœ  M  åœ  M  ìœ  M  óœ  M  úœ  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M  ž  M  ž  M  ž  M  ž  M   ž  M  'ž  M  .ž  M  5ž  M  <ž  M  Cž  M  Jž  M  Qž  M  Xž  M  _ž  M  fž  M  mž  M  tž  M  {ž  M  ‚ž  M  ‰ž  M  ž  M  —ž  M  žž  M  ¥ž  M  ¬ž  M  ³ž  M  ºž  M  Áž  M  Èž  M  Ïž  M  Öž  M  Ýž  M  äž  M  ëž  M  òž  M  ùž  M   Ÿ  M   Ÿ  M  Ÿ  M  Ÿ  M  Ÿ  M  #Ÿ  M  *Ÿ  M  1Ÿ  M  8Ÿ  M  ?Ÿ  M  FŸ  M  MŸ  M  TŸ  M  [Ÿ  M  bŸ  M  iŸ  M  pŸ  M  wŸ  M  ~Ÿ  M  …Ÿ  M  ŒŸ  M  “Ÿ  M  šŸ  M  ¡Ÿ  M  ¨Ÿ  M  ¯Ÿ  M  ¶Ÿ  M  ½Ÿ  M  ÄŸ  M  ËŸ  M  ÒŸ  M  ÙŸ  M  àŸ  M  çŸ  M  îŸ  M  õŸ  M  üŸ  M     M  
   M     M     M     M  &   M  -   M  4   M  ;   M  B   M  I   M  P   M  W   M  ^   M  e   M  l   M  s   M  z   M     M  ˆ   M     M  –   M     M  ¤   M  «   M  ²   M  ¹   M  À   M  Ç   M  Î   M  Õ   M  Ü   M  ã   M  ê   M  ñ   M  ø   M  ÿ   M  ¡  M  
¡  M  ¡  M  ¡  M  "¡  M  )¡  M  0¡  M  7¡  M  >¡  M  E¡  M  L¡  M  S¡  M  Z¡  M  a¡  M  h¡  M  o¡  M  v¡  M  }¡  M  „¡  M  ‹¡  M  ’¡  M  ™¡  M   ¡  M  §¡  M  ®¡  M  µ¡  M  ¼¡  M  Ã¡  M  Ê¡  M  Ñ¡  M  Ø¡  M  ß¡  M  æ¡  M  í¡  M  ô¡  M  û¡  M  ¢  M  	¢  M  ¢  M  ¢  M  ¢  M  %¢  M  ,¢  M  3¢  M  :¢  M  A¢  M  H¢  M  O¢  M  V¢  M  ]¢  M  d¢  M  k¢  M  r¢  M  y¢  M  €¢  M  ‡¢  M  Ž¢  M  •¢  M  œ¢  M  £¢  M  ª¢  M  ±¢  M  ¸¢  M  ¿¢  M  Æ¢  M  Í¢  M  Ô¢  M  Û¢  M  â¢  M  é¢  M  ð¢  M  ÷¢  M  þ¢  M  £  M  £  M  £  M  £  M  !£  M  (£  M  /£  M  6£  M  =£  M  D£  M  K£  M  R£  M  Y£  M  `£  M  g£  M  n£  M  u£  M  |£  M  ƒ£  M  Š£  M  ‘£  M  ˜£  M  Ÿ£  M  ¦£  M  ­£  M  ´£  M  »£  M  Â£  M  É£  M  Ð£  M  ×£  M  Þ£  M  å£  M  ì£  M  ó£  M  ú£  M  ¤  M  ¤  M  ¤  M  ¤  M  ¤  M  $¤  M  +¤  M  2¤  M  9¤  M  @¤  M  G¤  M  N¤  M  U¤  M  \¤  M  c¤  M  j¤  M  q¤  M  x¤  M  ¤  M  †¤  M  ¤  M  ”¤  M  ›¤  M  ¢¤  M  ©¤  M  °¤  M  ·¤  M  ¾¤  M  Å¤  M  Ì¤  M  Ó¤  M  Ú¤  M  á¤  M  è¤  M  ï¤  M  ö¤  M  ý¤  M  ¥  M  ¥  M  ¥  M  ¥  M   ¥  M  '¥  M  .¥  M  5¥  M  <¥  M  C¥  M  J¥  M  Q¥  M  X¥  M  _¥  M  f¥  M  m¥  M  t¥  M  {¥  M  ‚¥  M  ‰¥  M  ¥  M  —¥  M  ž¥  M  ¥¥  M  ¬¥  M  ³¥  M  º¥  M  Á¥  M  È¥  M  Ï¥  M  Ö¥  M  Ý¥  M  ä¥  M  ë¥  M  ò¥  M  ù¥  M   ¦  M   ¦  M  ¦  M  ¦  M  ¦  M  #¦  M  *¦  M  1¦  M  8¦  M  ?¦  M  F¦  M  M¦  M  T¦  M  [¦  M  b¦  M  i¦  M  p¦  M  w¦  M  ~¦  M  …¦  M  Œ¦  M  “¦  M  š¦  M  ¡¦  M  ¨¦  M  ¯¦  M  ¶¦  M  ½¦  M  Ä¦  M  Ë¦  M  Ò¦  M  Ù¦  M  à¦  M  ç¦  M  î¦  M  õ¦  M  ü¦  M  §  M  
§  M  §  M  §  M  §  M  &§  M  -§  M  4§  M  ;§  M  B§  M  I§  M  P§  M  W§  M  ^§  M  e§  M  l§  M  s§  M  z§  M  §  M  ˆ§  M  §  M  –§  M  §  M  ¤§  M  «§  M  ²§  M  ¹§  M  À§  M  Ç§  M  Î§  M  Õ§  M  Ü§  M  ã§  M  ê§  M  ñ§  M  ø§  M  ÿ§  M  ¨  M  
¨  M  ¨  M  ¨  M  "¨  M  )¨  M  0¨  M  7¨  M  >¨  M  E¨  M  L¨  M  S¨  M  Z¨  M  a¨  M  h¨  M  o¨  M  v¨  M  }¨  M  „¨  M  ‹¨  M  ’¨  M  ™¨  M   ¨  M  §¨  M  ®¨  M  µ¨  M  ¼¨  M  Ã¨  M  Ê¨  M  Ñ¨  M  Ø¨  M  ß¨  M  æ¨  M  í¨  M  ô¨  M  û¨  M  ©  M  	©  M  ©  M  ©  M  ©  M  %©  M  ,©  M  3©  M  :©  M  A©  M  H©  M  O©  M  V©  M  ]©  M  d©  M  k©  M  r©  M  y©  M  €©  M  ‡©  M  Ž©  M  •©  M  œ©  M  £©  M  ª©  M  ±©  M  ¸©  M  ¿©  M  Æ©  M  Í©  M  Ô©  M  Û©  M  â©  M  é©  M  ð©  M  ÷©  M  þ©  M  ª  M  ª  M  ª  M  ª  M  !ª  M  (ª  M  /ª  M  6ª  M  =ª  M  Dª  M  Kª  M  Rª  M  Yª  M  `ª  M  gª  M  nª  M  uª  M  |ª  M  ƒª  M  Šª  M  ‘ª  M  ˜ª  M  Ÿª  M  ¦ª  M  ­ª  M  ´ª  M  »ª  M  Âª  M  Éª  M  Ðª  M  ×ª  M  Þª  M  åª  M  ìª  M  óª  M  úª  M  «  M  «  M  «  M  «  M  «  M  $«  M  +«  M  2«  M  9«  M  @«  M  G«  M  N«  M  U«  M  \«  M  c«  M  j«  M  q«  M  x«  M  «  M  †«  M  «  M  ”«  M  ›«  M  ¢«  M  ©«  M  °«  M  ·«  M  ¾«  M  Å«  M  Ì«  M  Ó«  M  Ú«  M  á«  M  è«  M  ï«  M  ö«  M  ý«  M  ¬  M  ¬  M  ¬  M  ¬  M   ¬  M  '¬  M  .¬  M  5¬  M  <¬  M  C¬  M  J¬  M  Q¬  M  X¬  M  _¬  M  f¬  M  m¬  M  t¬  M  {¬  M  ‚¬  M  ‰¬  M  ¬  M  —¬  M  ž¬  M  ¥¬  M  ¬¬  M  ³¬  M  º¬  M  Á¬  M  È¬  M  Ï¬  M  Ö¬  M  Ý¬  M  ä¬  M  ë¬  M  ò¬  M  ù¬  M   ­  M   ­  M  ­  M  ­  M  ­  M  #­  M  *­  M  1­  M  8­  M  ?­  M  F­  M  M­  M  T­  M  [­  M  b­  M  i­  M  p­  M  w­  M  ~­  M  …­  M  Œ­  M  “­  M  š­  M  ¡­  M  ¨­  M  ¯­  M  ¶­  M  ½­  M  Ä­  M  Ë­  M  Ò­  M  Ù­  M  à­  M  ç­  M  î­  M  õ­  M  ü­  M  ®  M  
®  M  ®  M  ®  M  ®  M  &®  M  -®  M  4®  M  ;®  M  B®  M  I®  M  P®  M  W®  M  ^®  M  e®  M  l®  M  s®  M  z®  M  ®  M  ˆ®  M  ®  M  –®  M  ®  M  ¤®  M  «®  M  ²®  M  ¹®  M  À®  M  Ç®  M  Î®  M  Õ®  M  Ü®  M  ã®  M  ê®  M  ñ®  M  ø®  M  ÿ®  M  ¯  M  
¯  M  ¯  M  ¯  M  "¯  M  )¯  M  0¯  M  7¯  M  >¯  M  E¯  M  L¯  M  S¯  M  Z¯  M  a¯  M  h¯  M  o¯  M  v¯  M  }¯  M  „¯  M  ‹¯  M  ’¯  M  ™¯  M   ¯  M  §¯  M  ®¯  M  µ¯  M  ¼¯  M  Ã¯  M  Ê¯  M  Ñ¯  M  Ø¯  M  ß¯  M  æ¯  M  í¯  M  ô¯  M  û¯  M  °  M  	°  M  °  M  °  M  °  M  %°  M  ,°  M  3°  M  :°  M  A°  M  H°  M  O°  M  V°  M  ]°  M  d°  M  k°  M  r°  M  y°  M  €°  M  ‡°  M  Ž°  M  •°  M  œ°  M  £°  M  ª°  M  ±°  M  ¸°  M  ¿°  M  Æ°  M  Í°  M  Ô°  M  Û°  M  â°  M  é°  M  ð°  M  ÷°  M  þ°  M  ±  M  ±  M  ±  M  ±  M  !±  M  (±  M  /±  M  6±  M  =±  M  D±  M  K±  M  R±  M  Y±  M  `±  M  g±  M  n±  M  u±  M  |±  M  ƒ±  M  Š±  M  ‘±  M  ˜±  M  Ÿ±  M  ¦±  M  ­±  M  ´±  M  »±  M  Â±  M  É±  M  Ð±  M  ×±  M  Þ±  M  å±  M  ì±  M  ó±  M  ú±  M  ²  M  ²  M  ²  M  ²  M  ²  M  $²  M  +²  M  2²  M  9²  M  @²  M  G²  M  N²  M  U²  M  \²  M  c²  M  j²  M  q²  M  x²  M  ²  M  †²  M  ²  M  ”²  M  ›²  M  ¢²  M  ©²  M  °²  M  ·²  M  ¾²  M  Å²  M  Ì²  M  Ó²  M  Ú²  M  á²  M  è²  M  ï²  M  ö²  M  ý²  M  ³  M  ³  M  ³  M  ³  M   ³  M  '³  M  .³  M  5³  M  <³  M  C³  M  J³  M  Q³  M  X³  M  _³  M  f³  M  m³  M  t³  M  {³  M  ‚³  M  ‰³  M  ³  M  —³  M  ž³  M  ¥³  M  ¬³  M  ³³  M  º³  M  Á³  M  È³  M  Ï³  M  Ö³  M  Ý³  M  ä³  M  ë³  M  ò³  M  ù³  M   ´  M   ´  M  ´  M  ´  M  ´  M  #´  M  *´  M  1´  M  8´  M  ?´  M  F´  M  M´  M  T´  M  [´  M  b´  M  i´  M  p´  M  w´  M  ~´  M  …´  M  Œ´  M  “´  M  š´  M  ¡´  M  ¨´  M  ¯´  M  ¶´  M  ½´  M  Ä´  M  Ë´  M  Ò´  M  Ù´  M  à´  M  ç´  M  î´  M  õ´  M  ü´  M  µ  M  
µ  M  µ  M  µ  M  µ  M  &µ  M  -µ  M  4µ  M  ;µ  M  Bµ  M  Iµ  M  Pµ  M  Wµ  M  ^µ  M  eµ  M  lµ  M  sµ  M  zµ  M  µ  M  ˆµ  M  µ  M  –µ  M  µ  M  ¤µ  M  «µ  M  ²µ  M  ¹µ  M  Àµ  M  Çµ  M  Îµ  M  Õµ  M  Üµ  M  ãµ  M  êµ  M  ñµ  M  øµ  M  ÿµ  M  ¶  M  
¶  M  ¶  M  ¶  M  "¶  M  )¶  M  0¶  M  7¶  M  >¶  M  E¶  M  L¶  M  S¶  M  Z¶  M  a¶  M  h¶  M  o¶  M  v¶  M  }¶  M  „¶  M  ‹¶  M  ’¶  M  ™¶  M   ¶  M  §¶  M  ®¶  M  µ¶  M  ¼¶  M  Ã¶  M  Ê¶  M  Ñ¶  M  Ø¶  M  ß¶  M  æ¶  M  í¶  M  ô¶  M  û¶  M  ·  M  	·  M  ·  M  ·  M  ·  M  %·  M  ,·  M  3·  M  :·  M  A·  M  H·  M  O·  M  V·  M  ]·  M  d·  M  k·  M  r·  M  y·  M  €·  M  ‡·  M  Ž·  M  •·  M  œ·  M  £·  M  ª·  M  ±·  M  ¸·  M  ¿·  M  Æ·  M  Í·  M  Ô·  M  Û·  M  â·  M  é·  M  ð·  M  ÷·  M  þ·  M  ¸  M  ¸  M  ¸  M  ¸  M  !¸  M  (¸  M  /¸  M  6¸  M  =¸  M  D¸  M  K¸  M  R¸  M  Y¸  M  `¸  M  g¸  M  n¸  M  u¸  M  |¸  M  ƒ¸  M  Š¸  M  ‘¸  M  ˜¸  M  Ÿ¸  M  ¦¸  M  ­¸  M  ´¸  M  »¸  M  Â¸  M  É¸  M  Ð¸  M  ×¸  M  Þ¸  M  å¸  M  ì¸  M  ó¸  M  ú¸  M  ¹  M  ¹  M  ¹  M  ¹  M  ¹  M  $¹  M  +¹  M  2¹  M  9¹  M  @¹  M  G¹  M  N¹  M  U¹  M  \¹  M  c¹  M  j¹  M  q¹  M  x¹  M  ¹  M  †¹  M  ¹  M  ”¹  M  ›¹  M  ¢¹  M  ©¹  M  °¹  M  ·¹  M  ¾¹  M  Å¹  M  Ì¹  M  Ó¹  M  Ú¹  M  á¹  M  è¹  M  ï¹  M  ö¹  M  ý¹  M  º  M  º  M  º  M  º  M   º  M  'º  M  .º  M  5º  M  <º  M  Cº  M  Jº  M  Qº  M  Xº  M  _º  M  fº  M  mº  M  tº  M  {º  M  ‚º  M  ‰º  M  º  M  —º  M  žº  M  ¥º  M  ¬º  M  ³º  M  ºº  M  Áº  M  Èº  M  Ïº  M  Öº  M  Ýº  M  äº  M  ëº  M  òº  M  ùº  M   »  M   »  M  »  M  »  M  »  M  #»  M  *»  M  1»  M  8»  M  ?»  M  F»  M  M»  M  T»  M  [»  M  b»  M  i»  M  p»  M  w»  M  ~»  M  …»  M  Œ»  M  “»  M  š»  M  ¡»  M  ¨»  M  ¯»  M  ¶»  M  ½»  M  Ä»  M  Ë»  M  Ò»  M  Ù»  M  à»  M  ç»  M  î»  M  õ»  M  ü»  M  ¼  M  
¼  M  ¼  M  ¼  M  ¼  M  &¼  M  -¼  M  4¼  M  ;¼  M  B¼  M  I¼  M  P¼  M  W¼  M  ^¼  M  e¼  M  l¼  M  s¼  M  z¼  M  ¼  M  ˆ¼  M  ¼  M  –¼  M  ¼  M  ¤¼  M  «¼  M  ²¼  M  ¹¼  M  À¼  M  Ç¼  M  Î¼  M  Õ¼  M  Ü¼  M  ã¼  M  ê¼  M  ñ¼  M  ø¼  M  ÿ¼  M  ½  M  
½  M  ½  M  ½  M  "½  M  )½  M  0½  M  7½  M  >½  M  E½  M  L½  M  S½  M  Z½  M  a½  M  h½  M  o½  M  v½  M  }½  M  „½  M  ‹½  M  ’½  M  ™½  M   ½  M  §½  M  ®½  M  µ½  M  ¼½  M  Ã½  M  Ê½  M  Ñ½  M  Ø½  M  ß½  M  æ½  M  í½  M  ô½  M  û½  M  ¾  M  	¾  M  ¾  M  ¾  M  ¾  M  %¾  M  ,¾  M  3¾  M  :¾  M  A¾  M  H¾  M  O¾  M  V¾  M  ]¾  M  d¾  M  k¾  M  r¾  M  y¾  M  €¾  M  ‡¾  M  Ž¾  M  •¾  M  œ¾  M  £¾  M  ª¾  M  ±¾  M  ¸¾  M  ¿¾  M  Æ¾  M  Í¾  M  Ô¾  M  Û¾  M  â¾  M  é¾  M  ð¾  M  ÷¾  M  þ¾  M  ¿  M  ¿  M  ¿  M  ¿  M  !¿  M  (¿  M  /¿  M  6¿  M  =¿  M  D¿  M  K¿  M  R¿  M  Y¿  M  `¿  M  g¿  M  n¿  M  u¿  M  |¿  M  ƒ¿  M  Š¿  M  ‘¿  M  ˜¿  M  Ÿ¿  M  ¦¿  M  ­¿  M  ´¿  M  »¿  M  Â¿  M  É¿  M  Ð¿  M  ×¿  M  Þ¿  M  å¿  M  ì¿  M  ó¿  M  ú¿  M  À  M  À  M  À  M  À  M  À  M  $À  M  +À  M  2À  M  9À  M  @À  M  GÀ  M  NÀ  M  UÀ  M  \À  M  cÀ  M  jÀ  M  qÀ  M  xÀ  M  À  M  †À  M  À  M  ”À  M  ›À  M  ¢À  M  ©À  M  °À  M  ·À  M  ¾À  M  ÅÀ  M  ÌÀ  M  ÓÀ  M  ÚÀ  M  áÀ  M  èÀ  M  ïÀ  M  öÀ  M  ýÀ  M  Á  M  Á  M  Á  M  Á  M   Á  M  'Á  M  .Á  M  5Á  M  <Á  M  CÁ  M  JÁ  M  QÁ  M  XÁ  M  _Á  M  fÁ  M  mÁ  M  tÁ  M  {Á  M  ‚Á  M  ‰Á  M  Á  M  —Á  M  žÁ  M  ¥Á  M  ¬Á  M  ³Á  M  ºÁ  M  ÁÁ  M  ÈÁ  M  ÏÁ  M  ÖÁ  M  ÝÁ  M  äÁ  M  ëÁ  M  òÁ  M  ùÁ  M   Â  M   Â  M  Â  M  Â  M  Â  M  #Â  M  *Â  M  1Â  M  8Â  M  ?Â  M  FÂ  M  MÂ  M  TÂ  M  [Â  M  bÂ  M  iÂ  M  pÂ  M  wÂ  M  ~Â  M  …Â  M  ŒÂ  M  “Â  M  šÂ  M  ¡Â  M  ¨Â  M  ¯Â  M  ¶Â  M  ½Â  M  ÄÂ  M  ËÂ  M  ÒÂ  M  ÙÂ  M  àÂ  M  çÂ  M  îÂ  M  õÂ  M  üÂ  M  Ã  M  
Ã  M  Ã  M  Ã  M  Ã  M  &Ã  M  -Ã  M  4Ã  M  ;Ã  M  BÃ  M  IÃ  M  PÃ  M  WÃ  M  ^Ã  M  eÃ  M  lÃ  M  sÃ  M  zÃ  M  Ã  M  ˆÃ  M  Ã  M  –Ã  M  Ã  M  ¤Ã  M  «Ã  M  ²Ã  M  ¹Ã  M  ÀÃ  M  ÇÃ  M  ÎÃ  M  ÕÃ  M  ÜÃ  M  ãÃ  M  êÃ  M  ñÃ  M  øÃ  M  ÿÃ  M  Ä  M  
Ä  M  Ä  M  Ä  M  "Ä  M  )Ä  M  0Ä  M  7Ä  M  >Ä  M  EÄ  M  LÄ  M  SÄ  M  ZÄ  M  aÄ  M  hÄ  M  oÄ  M  vÄ  M  }Ä  M  „Ä  M  ‹Ä  M  ’Ä  M  ™Ä  M   Ä  M  §Ä  M  ®Ä  M  µÄ  M  ¼Ä  M  ÃÄ  M  ÊÄ  M  ÑÄ  M  ØÄ  M  ßÄ  M  æÄ  M  íÄ  M  ôÄ  M  ûÄ  M  Å  M  	Å  M  Å  M  Å  M  Å  M  %Å  M  ,Å  M  3Å  M  :Å  M  AÅ  M  HÅ  M  OÅ  M  VÅ  M  ]Å  M  dÅ  M  kÅ  M  rÅ  M  yÅ  M  €Å  M  ‡Å  M  ŽÅ  M  •Å  M  œÅ  M  £Å  M  ªÅ  M  ±Å  M  ¸Å  M  ¿Å  M  ÆÅ  M  ÍÅ  M  ÔÅ  M  ÛÅ  M  âÅ  M  éÅ  M  ðÅ  M  ÷Å  M  þÅ  M  Æ  M  Æ  M  Æ  M  Æ  M  !Æ  M  (Æ  M  /Æ  M  6Æ  M  =Æ  M  DÆ  M  KÆ  M  RÆ  M  YÆ  M  `Æ  M  gÆ  M  nÆ  M  uÆ  M  |Æ  M  ƒÆ  M  ŠÆ  M  ‘Æ  M  ˜Æ  M  ŸÆ  M  ¦Æ  M  ­Æ  M  ´Æ  M  »Æ  M  ÂÆ  M  ÉÆ  M  ÐÆ  M  ×Æ  M  ÞÆ  M  åÆ  M  ìÆ  M  óÆ  M  úÆ  M  Ç  M  Ç  M  Ç  M  Ç  M  Ç  M  $Ç  M  +Ç  M  2Ç  M  9Ç  M  @Ç  M  GÇ  M  NÇ  M  UÇ  M  \Ç  M  cÇ  M  jÇ  M  qÇ  M  xÇ  M  Ç  M  †Ç  M  Ç  M  ”Ç  M  ›Ç  M  ¢Ç  M  ©Ç  M  °Ç  M  ·Ç  M  ¾Ç  M  ÅÇ  M  ÌÇ  M  ÓÇ  M  ÚÇ  M  áÇ  M  èÇ  M  ïÇ  M  öÇ  M  ýÇ  M  È  M  È  M  È  M  È  M   È  M  'È  M  .È  M  5È  M  <È  M  CÈ  M  JÈ  M  QÈ  M  XÈ  M  _È  M  fÈ  M  mÈ  M  tÈ  M  {È  M  ‚È  M  ‰È  M  È  M  —È  M  žÈ  M  ¥È  M  ¬È  M  ³È  M  ºÈ  M  ÁÈ  M  ÈÈ  M  ÏÈ  M  ÖÈ  M  ÝÈ  M  äÈ  M  ëÈ  M  òÈ  M  ùÈ  M   É  M   É  M  É  M  É  M  É  M  #É  M  *É  M  1É  M  8É  M  ?É  M  FÉ  M  MÉ  M  TÉ  M  [É  M  bÉ  M  iÉ  M  pÉ  M  wÉ  M  ~É  M  …É  M  ŒÉ  M  “É  M  šÉ  M  ¡É  M  ¨É  M  ¯É  M  ¶É  M  ½É  M  ÄÉ  M  ËÉ  M  ÒÉ  M  ÙÉ  M  àÉ  M  çÉ  M  îÉ  M  õÉ  M  üÉ  M  Ê  M  
Ê  M  Ê  M  Ê  M  Ê  M  &Ê  M  -Ê  M  4Ê  M  ;Ê  M  BÊ  M  IÊ  M  PÊ  M  WÊ  M  ^Ê  M  eÊ  M  lÊ  M  sÊ  M  zÊ  M  Ê  M  ˆÊ  M  Ê  M  –Ê  M  Ê  M  ¤Ê  M  «Ê  M  ²Ê  M  ¹Ê  M  ÀÊ  M  ÇÊ  M  ÎÊ  M  ÕÊ  M  ÜÊ  M  ãÊ  M  êÊ  M  ñÊ  M  øÊ  M  ÿÊ  M  Ë  M  
Ë  M  Ë  M  Ë  M  "Ë  M  )Ë  M  0Ë  M  7Ë  M  >Ë  M  EË  M  LË  M  SË  M  ZË  M  aË  M  hË  M  oË  M  vË  M  }Ë  M  „Ë  M  ‹Ë  M  ’Ë  M  ™Ë  M   Ë  M  §Ë  M  ®Ë  M  µË  M  ¼Ë  M  ÃË  M  ÊË  M  ÑË  M  ØË  M  ßË  M  æË  M  íË  M  ôË  M  ûË  M  Ì  M  	Ì  M  Ì  M  Ì  M  Ì  M  %Ì  M  ,Ì  M  3Ì  M  :Ì  M  AÌ  M  HÌ  M  OÌ  M  VÌ  M  ]Ì  M  dÌ  M  kÌ  M  rÌ  M  yÌ  M  €Ì  M  ‡Ì  M  ŽÌ  M  •Ì  M  œÌ  M  £Ì  M  ªÌ  M  ±Ì  M  ¸Ì  M  ¿Ì  M  ÆÌ  M  ÍÌ  M  ÔÌ  M  ÛÌ  M  âÌ  M  éÌ  M  ðÌ  M  ÷Ì  M  þÌ  M  Í  M  Í  M  Í  M  Í  M  !Í  M  (Í  M  /Í  M  6Í  M  =Í  M  DÍ  M  KÍ  M  RÍ  M  YÍ  M  `Í  M  gÍ  M  nÍ  M  uÍ  M  |Í  M  ƒÍ  M  ŠÍ  M  ‘Í  M  ˜Í  M  ŸÍ  M  ¦Í  M  ­Í  M  ´Í  M  »Í  M  ÂÍ  M  ÉÍ  M  ÐÍ  M  ×Í  M  ÞÍ  M  åÍ  M  ìÍ  M  óÍ  M  úÍ  M  Î  M  Î  M  Î  M  Î  M  Î  M  $Î  M  +Î  M  2Î  M  9Î  M  @Î  M  GÎ  M  NÎ  M  UÎ  M  \Î  M  cÎ  M  jÎ  M  qÎ  M  xÎ  M  Î  M  †Î  M  Î  M  ”Î  M  ›Î  M  ¢Î  M  ©Î  M  °Î  M  ·Î  M  ¾Î  M  ÅÎ  M  ÌÎ  M  ÓÎ  M  ÚÎ  M  áÎ  M  èÎ  M  ïÎ  M  öÎ  M  ýÎ  M  Ï  M  Ï  M  Ï  M  Ï  M   Ï  M  'Ï  M  .Ï  M  5Ï  M  <Ï  M  CÏ  M  JÏ  M  QÏ  M  XÏ  M  _Ï  M  fÏ  M  mÏ  M  tÏ  M  {Ï  M  ‚Ï  M  ‰Ï  M  Ï  M  —Ï  M  žÏ  M  ¥Ï  M  ¬Ï  M  ³Ï  M  ºÏ  M  ÁÏ  M  ÈÏ  M  ÏÏ  M  ÖÏ  M  ÝÏ  M  äÏ  M  ëÏ  M  òÏ  M  ùÏ  M   Ð  M   Ð  M  Ð  M  Ð  M  Ð  M  #Ð  M  *Ð  M  1Ð  M  8Ð  M  ?Ð  M  FÐ  M  MÐ  M  TÐ  M  [Ð  M  bÐ  M  iÐ  M  pÐ  M  wÐ  M  ~Ð  M  …Ð  M  ŒÐ  M  “Ð  M  šÐ  M  ¡Ð  M  ¨Ð  M  ¯Ð  M  ¶Ð  M  ½Ð  M  ÄÐ  M  ËÐ  M  ÒÐ  M  ÙÐ  M  àÐ  M  çÐ  M  îÐ  M  õÐ  M  üÐ  M  Ñ  M  
Ñ  M  Ñ  M  Ñ  M  Ñ  M  &Ñ  M  -Ñ  M  4Ñ  M  ;Ñ  M  BÑ  M  IÑ  M  PÑ  M  WÑ  M  ^Ñ  M  eÑ  M  lÑ  M  sÑ  M  zÑ  M  Ñ  M  ˆÑ  M  Ñ  M  –Ñ  M  Ñ  M  ¤Ñ  M  «Ñ  M  ²Ñ  M  ¹Ñ  M  ÀÑ  M  ÇÑ  M  ÎÑ  M  ÕÑ  M  ÜÑ  M  ãÑ  M  êÑ  M  ñÑ  M  øÑ  M  ÿÑ  M  Ò  M  
Ò  M  Ò  M  Ò  M  "Ò  M  )Ò  M  0Ò  M  7Ò  M  >Ò  M  EÒ  M  LÒ  M  SÒ  M  ZÒ  M  aÒ  M  hÒ  M  oÒ  M  vÒ  M  }Ò  M  „Ò  M  ‹Ò  M  ’Ò  M  ™Ò  M   Ò  M  §Ò  M  ®Ò  M  µÒ  M  ¼Ò  M  ÃÒ  M  ÊÒ  M  ÑÒ  M  ØÒ  M  ßÒ  M  æÒ  M  íÒ  M  ôÒ  M  ûÒ  M  Ó  M  	Ó  M  Ó  M  Ó  M  Ó  M  %Ó  M  ,Ó  M  3Ó  M  :Ó  M  AÓ  M  HÓ  M  OÓ  M  VÓ  M  ]Ó  M  dÓ  M  kÓ  M  rÓ  M  yÓ  M  €Ó  M  ‡Ó  M  ŽÓ  M  •Ó  M  œÓ  M  £Ó  M  ªÓ  M  ±Ó  M  ¸Ó  M  ¿Ó  M  ÆÓ  M  ÍÓ  M  ÔÓ  M  ÛÓ  M  âÓ  M  éÓ  M  ðÓ  M  ÷Ó  M  þÓ  M  Ô  M  Ô  M  Ô  M  Ô  M  !Ô  M  (Ô  M  /Ô  M  6Ô  M  =Ô  M  DÔ  M  KÔ  M  RÔ  M  YÔ  M  `Ô  M  gÔ  M  nÔ  M  uÔ  M  |Ô  M  ƒÔ  M  ŠÔ  M  ‘Ô  M  ˜Ô  M  ŸÔ  M  ¦Ô  M  ­Ô  M  ´Ô  M  »Ô  M  ÂÔ  M  ÉÔ  M  ÐÔ  M  ×Ô  M  ÞÔ  M  åÔ  M  ìÔ  M  óÔ  M  úÔ  M  Õ  M  Õ  M  Õ  M  Õ  M  Õ  M  $Õ  M  +Õ  M  2Õ  M  9Õ  M  @Õ  M  GÕ  M  NÕ  M  UÕ  M  \Õ  M  cÕ  M  jÕ  M  qÕ  M  xÕ  M  Õ  M  †Õ  M  Õ  M  ”Õ  M  ›Õ  M  ¢Õ  M  ©Õ  M  °Õ  M  ·Õ  M  ¾Õ  M  ÅÕ  M  ÌÕ  M  ÓÕ  M  ÚÕ  M  áÕ  M  èÕ  M  ïÕ  M  öÕ  M  ýÕ  M  Ö  M  Ö  M  Ö  M  Ö  M   Ö  M  'Ö  M  .Ö  M  5Ö  M  <Ö  M  CÖ  M  JÖ  M  QÖ  M  XÖ  M  _Ö  M  fÖ  M  mÖ  M  tÖ  M  {Ö  M  ‚Ö  M  ‰Ö  M  Ö  M  —Ö  M  žÖ  M  ¥Ö  M  ¬Ö  M  ³Ö  M  ºÖ  M  ÁÖ  M  ÈÖ  M  ÏÖ  M  ÖÖ  M  ÝÖ  M  äÖ  M  ëÖ  M  òÖ  M  ùÖ  M   ×  M   ×  M  ×  M  ×  M  ×  M  #×  M  *×  M  1×  M  8×  M  ?×  M  F×  M  M×  M  T×  M  [×  M  b×  M  i×  M  p×  M  w×  M  ~×  M  …×  M  Œ×  M  “×  M  š×  M  ¡×  M  ¨×  M  ¯×  M  ¶×  M  ½×  M  Ä×  M  Ë×  M  Ò×  M  Ù×  M  à×  M  ç×  M  î×  M  õ×  M  ü×  M  Ø  M  
Ø  M  Ø  M  Ø  M  Ø  M  &Ø  M  -Ø  M  4Ø  M  ;Ø  M  BØ  M  IØ  M  PØ  M  WØ  M  ^Ø  M  eØ  M  lØ  M  sØ  M  zØ  M  Ø  M  ˆØ  M  Ø  M  –Ø  M  Ø  M  ¤Ø  M  «Ø  M  ²Ø  M  ¹Ø  M  ÀØ  M  ÇØ  M  ÎØ  M  ÕØ  M  ÜØ  M  ãØ  M  êØ  M  ñØ  M  øØ  M  ÿØ  M  Ù  M  
Ù  M  Ù  M  Ù  M  "Ù  M  )Ù  M  0Ù  M  7Ù  M  >Ù  M  EÙ  M  LÙ  M  SÙ  M  ZÙ  M  aÙ  M  hÙ  M  oÙ  M  vÙ  M  }Ù  M  „Ù  M  ‹Ù  M  ’Ù  M  ™Ù  M   Ù  M  §Ù  M  ®Ù  M  µÙ  M  ¼Ù  M  ÃÙ  M  ÊÙ  M  ÑÙ  M  ØÙ  M  ßÙ  M  æÙ  M  íÙ  M  ôÙ  M  ûÙ  M  Ú  M  	Ú  M  Ú  M  Ú  M  Ú  M  %Ú  M  ,Ú  M  3Ú  M  :Ú  M  AÚ  M  HÚ  M  OÚ  M  VÚ  M  ]Ú  M  dÚ  M  kÚ  M  rÚ  M  yÚ  M  €Ú  M  ‡Ú  M  ŽÚ  M  •Ú  M  œÚ  M  £Ú  M  ªÚ  M  ±Ú  M  ¸Ú  M  ¿Ú  M  ÆÚ  M  ÍÚ  M  ÔÚ  M  ÛÚ  M  âÚ  M  éÚ  M  ðÚ  M  ÷Ú  M  þÚ  M  Û  M  Û  M  Û  M  Û  M  !Û  M  (Û  M  /Û  M  6Û  M  =Û  M  DÛ  M  KÛ  M  RÛ  M  YÛ  M  `Û  M  gÛ  M  nÛ  M  uÛ  M  |Û  M  ƒÛ  M  ŠÛ  M  ‘Û  M  ˜Û  M  ŸÛ  M  ¦Û  M  ­Û  M  ´Û  M  »Û  M  ÂÛ  M  ÉÛ  M  ÐÛ  M  ×Û  M  ÞÛ  M  åÛ  M  ìÛ  M  óÛ  M  úÛ  M  Ü  M  Ü  M  Ü  M  Ü  M  Ü  M  $Ü  M  +Ü  M  2Ü  M  9Ü  M  @Ü  M  GÜ  M  NÜ  M  UÜ  M  \Ü  M  cÜ  M  jÜ  M  qÜ  M  xÜ  M  Ü  M  †Ü  M  Ü  M  ”Ü  M  ›Ü  M  ¢Ü  M  ©Ü  M  °Ü  M  ·Ü  M  ¾Ü  M  ÅÜ  M  ÌÜ  M  ÓÜ  M  ÚÜ  M  áÜ  M  èÜ  M  ïÜ  M  öÜ  M  ýÜ  M  Ý  M  Ý  M  Ý  M  Ý  M   Ý  M  'Ý  M  .Ý  M  5Ý  M  <Ý  M  CÝ  M  JÝ  M  QÝ  M  XÝ  M  _Ý  M  fÝ  M  mÝ  M  tÝ  M  {Ý  M  ‚Ý  M  ‰Ý  M  Ý  M  —Ý  M  žÝ  M  ¥Ý  M  ¬Ý  M  ³Ý  M  ºÝ  M  ÁÝ  M  ÈÝ  M  ÏÝ  M  ÖÝ  M  ÝÝ  M  äÝ  M  ëÝ  M  òÝ  M  ùÝ  M   Þ  M   Þ  M  Þ  M  Þ  M  Þ  M  #Þ  M  *Þ  M  1Þ  M  8Þ  M  ?Þ  M  FÞ  M  MÞ  M  TÞ  M  [Þ  M  bÞ  M  iÞ  M  pÞ  M  wÞ  M  ~Þ  M  …Þ  M  ŒÞ  M  “Þ  M  šÞ  M  ¡Þ  M  ¨Þ  M  ¯Þ  M  ¶Þ  M  ½Þ  M  ÄÞ  M  ËÞ  M  ÒÞ  M  ÙÞ  M  àÞ  M  çÞ  M  îÞ  M  õÞ  M  üÞ  M  ß  M  
ß  M  ß  M  ß  M  ß  M  &ß  M  -ß  M  4ß  M  ;ß  M  Bß  M  Iß  M  Pß  M  Wß  M  ^ß  M  eß  M  lß  M  sß  M  zß  M  ß  M  ˆß  M  ß  M  –ß  M  ß  M  ¤ß  M  «ß  M  ²ß  M  ¹ß  M  Àß  M  Çß  M  Îß  M  Õß  M  Üß  M  ãß  M  êß  M  ñß  M  øß  M  ÿß  M  à  M  
à  M  à  M  à  M  "à  M  )à  M  0à  M  7à  M  >à  M  Eà  M  Là  M  Sà  M  Zà  M  aà  M  hà  M  oà  M  và  M  }à  M  „à  M  ‹à  M  ’à  M  ™à  M   à  M  §à  M  ®à  M  µà  M  ¼à  M  Ãà  M  Êà  M  Ñà  M  Øà  M  ßà  M  æà  M  íà  M  ôà  M  ûà  M  á  M  	á  M  á  M  á  M  á  M  %á  M  ,á  M  3á  M  :á  M  Aá  M  Há  M  Oá  M  Vá  M  ]á  M  dá  M  ká  M  rá  M  yá  M  €á  M  ‡á  M  Žá  M  •á  M  œá  M  £á  M  ªá  M  ±á  M  ¸á  M  ¿á  M  Æá  M  Íá  M  Ôá  M  Ûá  M  âá  M  éá  M  ðá  M  ÷á  M  þá  M  â  M  â  M  â  M  â  M  !â  M  (â  M  /â  M  6â  M  =â  M  Dâ  M  Kâ  M  Râ  M  Yâ  M  `â  M  gâ  M  nâ  M  uâ  M  |â  M  ƒâ  M  Šâ  M  ‘â  M  ˜â  M  Ÿâ  M  ¦â  M  ­â  M  ´â  M  »â  M  Ââ  M  Éâ  M  Ðâ  M  ×â  M  Þâ  M  åâ  M  ìâ  M  óâ  M  úâ  M  ã  M  ã  M  ã  M  ã  M  ã  M  $ã  M  +ã  M  2ã  M  9ã  M  @ã  M  Gã  M  Nã  M  Uã  M  \ã  M  cã  M  jã  M  qã  M  xã  M  ã  M  †ã  M  ã  M  ”ã  M  ›ã  M  ¢ã  M  ©ã  M  °ã  M  ·ã  M  ¾ã  M  Åã  M  Ìã  M  Óã  M  Úã  M  áã  M  èã  M  ïã  M  öã  M  ýã  M  ä  M  ä  M  ä  M  ä  M   ä  M  'ä  M  .ä  M  5ä  M  <ä  M  Cä  M  Jä  M  Qä  M  Xä  M  _ä  M  fä  M  mä  M  tä  M  {ä  M  ‚ä  M  ‰ä  M  ä  M  —ä  M  žä  M  ¥ä  M  ¬ä  M  ³ä  M  ºä  M  Áä  M  Èä  M  Ïä  M  Öä  M  Ýä  M  ää  M  ëä  M  òä  M  ùä  M   å  M   å  M  å  M  å  M  å  M  #å  M  *å  M  1å  M  8å  M  ?å  M  Få  M  Må  M  Tå  M  [å  M  bå  M  iå  M  på  M  wå  M  ~å  M  …å  M  Œå  M  “å  M  šå  M  ¡å  M  ¨å  M  ¯å  M  ¶å  M  ½å  M  Äå  M  Ëå  M  Òå  M  Ùå  M  àå  M  çå  M  îå  M  õå  M  üå  M  æ  M  
æ  M  æ  M  æ  M  æ  M  &æ  M  -æ  M  4æ  M  ;æ  M  Bæ  M  Iæ  M  Pæ  M  Wæ  M  ^æ  M  eæ  M  læ  M  sæ  M  zæ  M  æ  M  ˆæ  M  æ  M  –æ  M  æ  M  ¤æ  M  «æ  M  ²æ  M  ¹æ  M  Àæ  M  Çæ  M  Îæ  M  Õæ  M  Üæ  M  ãæ  M  êæ  M  ñæ  M  øæ  M  ÿæ  M  ç  M  
ç  M  ç  M  ç  M  "ç  M  )ç  M  0ç  M  7ç  M  >ç  M  Eç  M  Lç  M  Sç  M  Zç  M  aç  M  hç  M  oç  M  vç  M  }ç  M  „ç  M  ‹ç  M  ’ç  M  ™ç  M   ç  M  §ç  M  ®ç  M  µç  M  ¼ç  M  Ãç  M  Êç  M  Ñç  M  Øç  M  ßç  M  æç  M  íç  M  ôç  M  ûç  M  è  M  	è  M  è  M  è  M  è  M  %è  M  ,è  M  3è  M  :è  M  Aè  M  Hè  M  Oè  M  Vè  M  ]è  M  dè  M  kè  M  rè  M  yè  M  €è  M  ‡è  M  Žè  M  •è  M  œè  M  £è  M  ªè  M  ±è  M  ¸è  M  ¿è  M  Æè  M  Íè  M  Ôè  M  Ûè  M  âè  M  éè  M  ðè  M  ÷è  M  þè  M  é  M  é  M  é  M  é  M  !é  M  (é  M  /é  M  6é  M  =é  M  Dé  M  Ké  M  Ré  M  Yé  M  `é  M  gé  M  né  M  ué  M  |é  M  ƒé  M  Šé  M  ‘é  M  ˜é  M  Ÿé  M  ¦é  M  ­é  M  ´é  M  »é  M  Âé  M  Éé  M  Ðé  M  ×é  M  Þé  M  åé  M  ìé  M  óé  M  úé  M  ê  M  ê  M  ê  M  ê  M  ê  M  $ê  M  +ê  M  2ê  M  9ê  M  @ê  M  Gê  M  Nê  M  Uê  M  \ê  M  cê  M  jê  M  qê  M  xê  M  ê  M  †ê  M  ê  M  ”ê  M  ›ê  M  ¢ê  M  ©ê  M  °ê  M  ·ê  M  ¾ê  M  Åê  M  Ìê  M  Óê  M  Úê  M  áê  M  èê  M  ïê  M  öê  M  ýê  M  ë  M  ë  M  ë  M  ë  M   ë  M  'ë  M  .ë  M  5ë  M  <ë  M  Cë  M  Jë  M  Që  M  Xë  M  _ë  M  fë  M  më  M  të  M  {ë  M  ‚ë  M  ‰ë  M  ë  M  —ë  M  žë  M  ¥ë  M  ¬ë  M  ³ë  M  ºë  M  Áë  M  Èë  M  Ïë  M  Öë  M  Ýë  M  äë  M  ëë  M  òë  M  ùë  M   ì  M   ì  M  ì  M  ì  M  ì  M  #ì  M  *ì  M  1ì  M  8ì  M  ?ì  M  Fì  M  Mì  M  Tì  M  [ì  M  bì  M  iì  M  pì  M  wì  M  ~ì  M  …ì  M  Œì  M  “ì  M  šì  M  ¡ì  M  ¨ì  M  ¯ì  M  ¶ì  M  ½ì  M  Äì  M  Ëì  M  Òì  M  Ùì  M  àì  M  çì  M  îì  M  õì  M  üì  M  í  M  
í  M  í  M  í  M  í  M  &í  M  -í  M  4í  M  ;í  M  Bí  M  Ií  M  Pí  M  Wí  M  ^í  M  eí  M  lí  M  sí  M  zí  M  í  M  ˆí  M  í  M  –í  M  í  M  ¤í  M  «í  M  ²í  M  ¹í  M  Àí  M  Çí  M  Îí  M  Õí  M  Üí  M  ãí  M  êí  M  ñí  M  øí  M  ÿí  M  î  M  
î  M  î  M  î  M  "î  M  )î  M  0î  M  7î  M  >î  M  Eî  M  Lî  M  Sî  M  Zî  M  aî  M  hî  M  oî  M  vî  M  }î  M  „î  M  ‹î  M  ’î  M  ™î  M   î  M  §î  M  ®î  M  µî  M  ¼î  M  Ãî  M  Êî  M  Ñî  M  Øî  M  ßî  M  æî  M  íî  M  ôî  M  ûî  M  ï  M  	ï  M  ï  M  ï  M  ï  M  %ï  M  ,ï  M  3ï  M  :ï  M  Aï  M  Hï  M  Oï  M  Vï  M  ]ï  M  dï  M  kï  M  rï  M  yï  M  €ï  M  ‡ï  M  Žï  M  •ï  M  œï  M  £ï  M  ªï  M  ±ï  M  ¸ï  M  ¿ï  M  Æï  M  Íï  M  Ôï  M  Ûï  M  âï  M  éï  M  ðï  M  ÷ï  M  þï  M  ð  M  ð  M  ð  M  ð  M  !ð  M  (ð  M  /ð  M  6ð  M  =ð  M  Dð  M  Kð  M  Rð  M  Yð  M  `ð  M  gð  M  nð  M  uð  M  |ð  M  ƒð  M  Šð  M  ‘ð  M  ˜ð  M  Ÿð  M  ¦ð  M  ­ð  M  ´ð  M  »ð  M  Âð  M  Éð  M  Ðð  M  ×ð  M  Þð  M  åð  M  ìð  M  óð  M  úð  M  ñ  M  ñ  M  ñ  M  ñ  M  ñ  M  $ñ  M  +ñ  M  2ñ  M  9ñ  M  @ñ  M  Gñ  M  Nñ  M  Uñ  M  \ñ  M  cñ  M  jñ  M  qñ  M  xñ  M  ñ  M  †ñ  M  ñ  M  ”ñ  M  ›ñ  M  ¢ñ  M  ©ñ  M  °ñ  M  ·ñ  M  ¾ñ  M  Åñ  M  Ìñ  M  Óñ  M  Úñ  M  áñ  M  èñ  M  ïñ  M  öñ  M  ýñ  M  ò  M  ò  M  ò  M  ò  M   ò  M  'ò  M  .ò  M  5ò  M  <ò  M  Cò  M  Jò  M  Qò  M  Xò  M  _ò  M  fò  M  mò  M  tò  M  {ò  M  ‚ò  M  ‰ò  M  ò  M  —ò  M  žò  M  ¥ò  M  ¬ò  M  ³ò  M  ºò  M  Áò  M  Èò  M  Ïò  M  Öò  M  Ýò  M  äò  M  ëò  M  òò  M  ùò  M   ó  M   ó  M  ó  M  ó  M  ó  M  #ó  M  *ó  M  1ó  M  8ó  M  ?ó  M  Fó  M  Mó  M  Tó  M  [ó  M  bó  M  ió  M  pó  M  wó  M  ~ó  M  …ó  M  Œó  M  “ó  M  šó  M  ¡ó  M  ¨ó  M  ¯ó  M  ¶ó  M  ½ó  M  Äó  M  Ëó  M  Òó  M  Ùó  M  àó  M  çó  M  îó  M  õó  M  üó  M  ô  M  
ô  M  ô  M  ô  M  ô  M  &ô  M  -ô  M  4ô  M  ;ô  M  Bô  M  Iô  M  Pô  M  Wô  M  ^ô  M  eô  M  lô  M  sô  M  zô  M  ô  M  ˆô  M  ô  M  –ô  M  ô  M  ¤ô  M  «ô  M  ²ô  M  ¹ô  M  Àô  M  Çô  M  Îô  M  Õô  M  Üô  M  ãô  M  êô  M  ñô  M  øô  M  ÿô  M  õ  M  
õ  M  õ  M  õ  M  "õ  M  )õ  M  0õ  M  7õ  M  >õ  M  Eõ  M  Lõ  M  Sõ  M  Zõ  M  aõ  M  hõ  M  oõ  M  võ  M  }õ  M  „õ  M  ‹õ  M  ’õ  M  ™õ  M   õ  M  §õ  M  ®õ  M  µõ  M  ¼õ  M  Ãõ  M  Êõ  M  Ñõ  M  Øõ  M  ßõ  M  æõ  M  íõ  M  ôõ  M  ûõ  M  ö  M  	ö  M  ö  M  ö  M  ö  M  %ö  M  ,ö  M  3ö  M  :ö  M  Aö  M  Hö  M  Oö  M  Vö  M  ]ö  M  dö  M  kö  M  rö  M  yö  M  €ö  M  ‡ö  M  Žö  M  •ö  M  œö  M  £ö  M  ªö  M  ±ö  M  ¸ö  M  ¿ö  M  Æö  M  Íö  M  Ôö  M  Ûö  M  âö  M  éö  M  ðö  M  ÷ö  M  þö  M  ÷  M  ÷  M  ÷  M  ÷  M  !÷  M  (÷  M  /÷  M  6÷  M  =÷  M  D÷  M  K÷  M  R÷  M  Y÷  M  `÷  M  g÷  M  n÷  M  u÷  M  |÷  M  ƒ÷  M  Š÷  M  ‘÷  M  ˜÷  M  Ÿ÷  M  ¦÷  M  ­÷  M  ´÷  M  »÷  M  Â÷  M  É÷  M  Ð÷  M  ×÷  M  Þ÷  M  å÷  M  ì÷  M  ó÷  M  ú÷  M  ø  M  ø  M  ø  M  ø  M  ø  M  $ø  M  +ø  M  2ø  M  9ø  M  @ø  M  Gø  M  Nø  M  Uø  M  \ø  M  cø  M  jø  M  qø  M  xø  M  ø  M  †ø  M  ø  M  ”ø  M  ›ø  M  ¢ø  M  ©ø  M  °ø  M  ·ø  M  ¾ø  M  Åø  M  Ìø  M  Óø  M  Úø  M  áø  M  èø  M  ïø  M  öø  M  ýø  M  ù  M  ù  M  ù  M  ù  M   ù  M  'ù  M  .ù  M  5ù  M  <ù  M  Cù  M  Jù  M  Qù  M  Xù  M  _ù  M  fù  M  mù  M  tù  M  {ù  M  ‚ù  M  ‰ù  M  ù  M  —ù  M  žù  M  ¥ù  M  ¬ù  M  ³ù  M  ºù  M  Áù  M  Èù  M  Ïù  M  Öù  M  Ýù  M  äù  M  ëù  M  òù  M  ùù  M   ú  M   ú  M  ú  M  ú  M  ú  M  #ú  M  *ú  M  1ú  M  8ú  M  ?ú  M  Fú  M  Mú  M  Tú  M  [ú  M  bú  M  iú  M  pú  M  wú  M  ~ú  M  …ú  M  Œú  M  “ú  M  šú  M  ¡ú  M  ¨ú  M  ¯ú  M  ¶ú  M  ½ú  M  Äú  M  Ëú  M  Òú  M  Ùú  M  àú  M  çú  M  îú  M  õú  M  üú  M  û  M  
û  M  û  M  û  M  û  M  &û  M  -û  M  4û  M  ;û  M  Bû  M  Iû  M  Pû  M  Wû  M  ^û  M  eû  M  lû  M  sû  M  zû  M  û  M  ˆû  M  û  M  –û  M  û  M  ¤û  M  «û  M  ²û  M  ¹û  M  Àû  M  Çû  M  Îû  M  Õû  M  Üû  M  ãû  M  êû  M  ñû  M  øû  M  ÿû  M  ü  M  
ü  M  ü  M  ü  M  "ü  M  )ü  M  0ü  M  7ü  M  >ü  M  Eü  M  Lü  M  Sü  M  Zü  M  aü  M  hü  M  oü  M  vü  M  }ü  M  „ü  M  ‹ü  M  ’ü  M  ™ü  M   ü  M  §ü  M  ®ü  M  µü  M  ¼ü  M  Ãü  M  Êü  M  Ñü  M  Øü  M  ßü  M  æü  M  íü  M  ôü  M  ûü  M  ý  M  	ý  M  ý  M  ý  M  ý  M  %ý  M  ,ý  M  3ý  M  :ý  M  Aý  M  Hý  M  Oý  M  Vý  M  ]ý  M  dý  M  ký  M  rý  M  yý  M  €ý  M  ‡ý  M  Žý  M  •ý  M  œý  M  £ý  M  ªý  M  ±ý  M  ¸ý  M  ¿ý  M  Æý  M  Íý  M  Ôý  M  Ûý  M  âý  M  éý  M  ðý  M  ÷ý  M  þý  M  þ  M  þ  M  þ  M  þ  M  !þ  M  (þ  M  /þ  M  6þ  M  =þ  M  Dþ  M  Kþ  M  Rþ  M  Yþ  M  `þ  M  gþ  M  nþ  M  uþ  M  |þ  M  ƒþ  M  Šþ  M  ‘þ  M  ˜þ  M  Ÿþ  M  ¦þ  M  ­þ  M  ´þ  M  »þ  M  Âþ  M  Éþ  M  Ðþ  M  ×þ  M  Þþ  M  åþ  M  ìþ  M  óþ  M  úþ  M  ÿ  M  ÿ  M  ÿ  M  ÿ  M  ÿ  M  $ÿ  M  +ÿ  M  2ÿ  M  9ÿ  M  @ÿ  M  Gÿ  M  Nÿ  M  Uÿ  M  \ÿ  M  cÿ  M  jÿ  M  qÿ  M  xÿ  M  ÿ  M  †ÿ  M  ÿ  M  ”ÿ  M  ›ÿ  M  ¢ÿ  M  ©ÿ  M  °ÿ  M  ·ÿ  M  ¾ÿ  M  Åÿ  M  Ìÿ  M  Óÿ  M  Úÿ  M  áÿ  M  èÿ  M  ïÿ  M  öÿ  M  ýÿ  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M    M    M   M   M   M  # M  * M  1 M  8 M  ? M  F M  M M  T M  [ M  b M  i M  p M  w M  ~ M  … M  Œ M  “ M  š M  ¡ M  ¨ M  ¯ M  ¶ M  ½ M  Ä M  Ë M  Ò M  Ù M  à M  ç M  î M  õ M  ü M   M  
 M   M   M   M  & M  - M  4 M  ; M  B M  I M  P M  W M  ^ M  e M  l M  s M  z M   M  ˆ M   M  – M   M  ¤ M  « M  ² M  ¹ M  À M  Ç M  Î M  Õ M  Ü M  ã M  ê M  ñ M  ø M  ÿ M   M  
 M   M   M  " M  ) M  0 M  7 M  > M  E M  L M  S M  Z M  a M  h M  o M  v M  } M  „ M  ‹ M  ’ M  ™ M    M  § M  ® M  µ M  ¼ M  Ã M  Ê M  Ñ M  Ø M  ß M  æ M  í M  ô M  û M   M  	 M   M   M   M  % M  , M  3 M  : M  A M  H M  O M  V M  ] M  d M  k M  r M  y M  € M  ‡ M  Ž M  • M  œ M  £ M  ª M  ± M  ¸ M  ¿ M  Æ M  Í M  Ô M  Û M  â M  é M  ð M  ÷ M  þ M   M   M   M   M  ! M  ( M  / M  6 M  = M  D M  K M  R M  Y M  ` M  g M  n M  u M  | M  ƒ M  Š M  ‘ M  ˜ M  Ÿ M  ¦ M  ­ M  ´ M  » M  Â M  É M  Ð M  × M  Þ M  å M  ì M  ó M  ú M   M   M   M   M   M  $ M  + M  2 M  9 M  @ M  G M  N M  U M  \ M  c M  j M  q M  x M   M  † M   M  ” M  › M  ¢ M  © M  ° M  · M  ¾ M  Å M  Ì M  Ó M  Ú M  á M  è M  ï M  ö M  ý M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M    M    M   M   M   M  # M  * M  1 M  8 M  ? M  F M  M M  T M  [ M  b M  i M  p M  w M  ~ M  … M  Œ M  “ M  š M  ¡ M  ¨ M  ¯ M  ¶ M  ½ M  Ä M  Ë M  Ò M  Ù M  à M  ç M  î M  õ M  ü M  	 M  
	 M  	 M  	 M  	 M  &	 M  -	 M  4	 M  ;	 M  B	 M  I	 M  P	 M  W	 M  ^	 M  e	 M  l	 M  s	 M  z	 M  	 M  ˆ	 M  	 M  –	 M  	 M  ¤	 M  «	 M  ²	 M  ¹	 M  À	 M  Ç	 M  Î	 M  Õ	 M  Ü	 M  ã	 M  ê	 M  ñ	 M  ø	 M  ÿ	 M  
 M  
 M  
 M  
 M  "
 M  )
 M  0
 M  7
 M  >
 M  E
 M  L
 M  S
 M  Z
 M  a
 M  h
 M  o
 M  v
 M  }
 M  „
 M  ‹
 M  ’
 M  ™
 M   
 M  §
 M  ®
 M  µ
 M  ¼
 M  Ã
 M  Ê
 M  Ñ
 M  Ø
 M  ß
 M  æ
 M  í
 M  ô
 M  û
 M   M  	 M   M   M   M  % M  , M  3 M  : M  A M  H M  O M  V M  ] M  d M  k M  r M  y M  € M  ‡ M  Ž M  • M  œ M  £ M  ª M  ± M  ¸ M  ¿ M  Æ M  Í M  Ô M  Û M  â M  é M  ð M  ÷ M  þ M   M   M   M   M  ! M  ( M  / M  6 M  = M  D M  K M  R M  Y M  ` M  g M  n M  u M  | M  ƒ M  Š M  ‘ M  ˜ M  Ÿ M  ¦ M  ­ M  ´ M  » M  Â M  É M  Ð M  × M  Þ M  å M  ì M  ó M  ú M  
 M  
 M  
 M  
 M  
 M  $
 M  +
 M  2
 M  9
 M  @
 M  G
 M  N
 M  U
 M  \
 M  c
 M  j
 M  q
 M  x
 M  
 M  †
 M  
 M  ”
 M  ›
 M  ¢
 M  ©
 M  °
 M  ·
 M  ¾
 M  Å
 M  Ì
 M  Ó
 M  Ú
 M  á
 M  è
 M  ï
 M  ö
 M  ý
 M   M   M   M   M    M  ' M  . M  5 M  < M  C M  J M  Q M  X M  _ M  f M  m M  t M  { M  ‚ M  ‰ M   M  — M  ž M  ¥ M  ¬ M  ³ M  º M  Á M  È M  Ï M  Ö M  Ý M  ä M  ë M  ò M  ù M    M    M   M   M   M  # M  * M  1 M  8 M  ? M  F M  M M  T M  [ M  b M  i M  p M  w M  ~ M  … M  Œ M  “ M  š M  ¡ M  ¨ M  ¯ M  ¶ M  ½ M  Ä M  Ë M  Ò M  Ù M  à M  ç M  î M  õ M  ü M   M  
 M   M   M   M  & M  - M  4 M  ; M  B M  I M  P M  W M  ^ M  e M  l M  s M  z M   M  ˆ M   M  – M   M  ¤ M  « M  ² M  ¹ M  À M  Ç M  Î M  Õ M  Ü M  ã M  ê M  ñ M  ø M  ÿ M   M  
 M   M   M  " M  ) M  0 M  7 M  > M  E M  L M  S M  Z M  a M  h M  o M  v M  } M  „ M  ‹ M  ’ M  ™ M    M  § M  ® M  µ M  ¼ M  Ã M  Ê M  Ñ M  Ø M  ß M  æ M  í M  ô M  û M   M  	 M   M   M   M  % M  , M  3 M  : M  A M  H M  O M  V M  ] M  d M  k M  r M  y M  € M  ‡ M  Ž M  • M  œ M  £ M  ª M  ± M  ¸ M  ¿ M  Æ M  Í M  Ô M  Û M  â M  é M  ð M  ÷ M  þ M   M   M   M   M  ! M  ( M  / M  6 M  = M  D M  K M  R M  Y M  ` M  g M  n M  u M  | M  ƒ M  Š M  ‘ M  ˜ M  Ÿ M  ¦ M  ­ M  ´ M  » M  Â M  É M  Ð M  × M  Þ M  å M  ì M  ó M  ú M   M   M   M   M   M  $ M  + M  2 M  9 M  @ M  G M  N M  U M  \ M  c M  j M  q M  x M   M  † M   M  ” M  › M  ¢ M  © M  ° M  · M  ¾ M  Å M  Ì M  Ó M  Ú M  á M  è M  ï M  ö M  ý M   M   M   M   M    M  ' M  . M  5 M  < M  C M  J M  Q M  X M  _ M  f M  m M  t M  { M  ‚ M  ‰ M   M  — M  ž M  ¥ M  ¬ M  ³ M  º M  Á M  È M  Ï M  Ö M  Ý M  ä M  ë M  ò M  ù M    M    M   M   M   M  # M  * M  1 M  8 M  ? M  F M  M M  T M  [ M  b M  i M  p M  w M  ~ M  … M  Œ M  “ M  š M  ¡ M  ¨ M  ¯ M  ¶ M  ½ M  Ä M  Ë M  Ò M  Ù M  à M  ç M  î M  õ M  ü M   M  
 M   M   M   M  & M  - M  4 M  ; M  B M  I M  P M  W M  ^ M  e M  l M  s M  z M   M  ˆ M   M  – M   M  ¤ M  « M  ² M  ¹ M  À M  Ç M  Î M  Õ M  Ü M  ã M  ê M  ñ M  ø M  ÿ M   M  
 M   M   M  " M  ) M  0 M  7 M  > M  E M  L M  S M  Z M  a M  h M  o M  v M  } M  „ M  ‹ M  ’ M  ™ M    M  § M  ® M  µ M  ¼ M  Ã M  Ê M  Ñ M  Ø M  ß M  æ M  í M  ô M  û M   M  	 M   M   M   M  % M  , M  3 M  : M  A M  H M  O M  V M  ] M  d M  k M  r M  y M  € M  ‡ M  Ž M  • M  œ M  £ M  ª M  ± M  ¸ M  ¿ M  Æ M  Í M  Ô M  Û M  â M  é M  ð M  ÷ M  þ M   M   M   M   M  ! M  ( M  / M  6 M  = M  D M  K M  R M  Y M  ` M  g M  n M  u M  | M  ƒ M  Š M  ‘ M  ˜ M  Ÿ M  ¦ M  ­ M  ´ M  » M  Â M  É M  Ð M  × M  Þ M  å M  ì M  ó M  ú M   M   M   M   M   M  $ M  + M  2 M  9 M  @ M  G M  N M  U M  \ M  c M  j M  q M  x M   M  † M   M  ” M  › M  ¢ M  © M  ° M  · M  ¾ M  Å M  Ì M  Ó M  Ú M  á M  è M  ï M  ö M  ý M   M   M   M   M    M  ' M  . M  5 M  < M  C M  J M  Q M  X M  _ M  f M  m M  t M  { M  ‚ M  ‰ M   M  — M  ž M  ¥ M  ¬ M  ³ M  º M  Á M  È M  Ï M  Ö M  Ý M  ä M  ë M  ò M  ù M    M    M   M   M   M  # M  * M  1 M  8 M  ? M  F M  M M  T M  [ M  b M  i M  p M  w M  ~ M  … M  Œ M  “ M  š M  ¡ M  ¨ M  ¯ M  ¶ M  ½ M  Ä M  Ë M  Ò M  Ù M  à M  ç M  î M  õ M  ü M   M  
 M   M   M   M  & M  - M  4 M  ; M  B M  I M  P M  W M  ^ M  e M  l M  s M  z M   M  ˆ M   M  – M   M  ¤ M  « M  ² M  ¹ M  À M  Ç M  Î M  Õ M  Ü M  ã M  ê M  ñ M  ø M  ÿ M   M  
 M   M   M  " M  ) M  0 M  7 M  > M  E M  L M  S M  Z M  a M  h M  o M  v M  } M  „ M  ‹ M  ’ M  ™ M    M  § M  ® M  µ M  ¼ M  Ã M  Ê M  Ñ M  Ø M  ß M  æ M  í M  ô M  û M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M  ! M  ! M  ! M  ! M  !! M  (! M  /! M  6! M  =! M  D! M  K! M  R! M  Y! M  `! M  g! M  n! M  u! M  |! M  ƒ! M  Š! M  ‘! M  ˜! M  Ÿ! M  ¦! M  ­! M  ´! M  »! M  Â! M  É! M  Ð! M  ×! M  Þ! M  å! M  ì! M  ó! M  ú! M  " M  " M  " M  " M  " M  $" M  +" M  2" M  9" M  @" M  G" M  N" M  U" M  \" M  c" M  j" M  q" M  x" M  " M  †" M  " M  ”" M  ›" M  ¢" M  ©" M  °" M  ·" M  ¾" M  Å" M  Ì" M  Ó" M  Ú" M  á" M  è" M  ï" M  ö" M  ý" M  # M  # M  # M  # M   # M  '# M  .# M  5# M  <# M  C# M  J# M  Q# M  X# M  _# M  f# M  m# M  t# M  {# M  ‚# M  ‰# M  # M  —# M  ž# M  ¥# M  ¬# M  ³# M  º# M  Á# M  È# M  Ï# M  Ö# M  Ý# M  ä# M  ë# M  ò# M  ù# M   $ M   $ M  $ M  $ M  $ M  #$ M  *$ M  1$ M  8$ M  ?$ M  F$ M  M$ M  T$ M  [$ M  b$ M  i$ M  p$ M  w$ M  ~$ M  …$ M  Œ$ M  “$ M  š$ M  ¡$ M  ¨$ M  ¯$ M  ¶$ M  ½$ M  Ä$ M  Ë$ M  Ò$ M  Ù$ M  à$ M  ç$ M  î$ M  õ$ M  ü$ M  % M  
% M  % M  % M  % M  &% M  -% M  4% M  ;% M  B% M  I% M  P% M  W% M  ^% M  e% M  l% M  s% M  z% M  % M  ˆ% M  % M  –% M  % M  ¤% M  «% M  ²% M  ¹% M  À% M  Ç% M  Î% M  Õ% M  Ü% M  ã% M  ê% M  ñ% M  ø% M  ÿ% M  & M  
& M  & M  & M  "& M  )& M  0& M  7& M  >& M  E& M  L& M  S& M  Z& M  a& M  h& M  o& M  v& M  }& M  „& M  ‹& M  ’& M  ™& M   & M  §& M  ®& M  µ& M  ¼& M  Ã& M  Ê& M  Ñ& M  Ø& M  ß& M  æ& M  í& M  ô& M  û& M  ' M  	' M  ' M  ' M  ' M  %' M  ,' M  3' M  :' M  A' M  H' M  O' M  V' M  ]' M  d' M  k' M  r' M  y' M  €' M  ‡' M  Ž' M  •' M  œ' M  £' M  ª' M  ±' M  ¸' M  ¿' M  Æ' M  Í' M  Ô' M  Û' M  â' M  é' M  ð' M  ÷' M  þ' M  ( M  ( M  ( M  ( M  !( M  (( M  /( M  6( M  =( M  D( M  K( M  R( M  Y( M  `( M  g( M  n( M  u( M  |( M  ƒ( M  Š( M  ‘( M  ˜( M  Ÿ( M  ¦( M  ­( M  ´( M  »( M  Â( M  É( M  Ð( M  ×( M  Þ( M  å( M  ì( M  ó( M  ú( M  ) M  ) M  ) M  ) M  ) M  $) M  +) M  2) M  9) M  @) M  G) M  N) M  U) M  \) M  c) M  j) M  q) M  x) M  ) M  †) M  ) M  ”) M  ›) M  ¢) M  ©) M  °) M  ·) M  ¾) M  Å) M  Ì) M  Ó) M  Ú) M  á) M  è) M  ï) M  ö) M  ý) M  * M  * M  * M  * M   * M  '* M  .* M  5* M  <* M  C* M  J* M  Q* M  X* M  _* M  f* M  m* M  t* M  {* M  ‚* M  ‰* M  * M  —* M  ž* M  ¥* M  ¬* M  ³* M  º* M  Á* M  È* M  Ï* M  Ö* M  Ý* M  ä* M  ë* M  ò* M  ù* M   + M   + M  + M  + M  + M  #+ M  *+ M  1+ M  8+ M  ?+ M  F+ M  M+ M  T+ M  [+ M  b+ M  i+ M  p+ M  w+ M  ~+ M  …+ M  Œ+ M  “+ M  š+ M  ¡+ M  ¨+ M  ¯+ M  ¶+ M  ½+ M  Ä+ M  Ë+ M  Ò+ M  Ù+ M  à+ M  ç+ M  î+ M  õ+ M  ü+ M  , M  
, M  , M  , M  , M  &, M  -, M  4, M  ;, M  B, M  I, M  P, M  W, M  ^, M  e, M  l, M  s, M  z, M  , M  ˆ, M  , M  –, M  , M  ¤, M  «, M  ², M  ¹, M  À, M  Ç, M  Î, M  Õ, M  Ü, M  ã, M  ê, M  ñ, M  ø, M  ÿ, M  - M  
- M  - M  - M  "- M  )- M  0- M  7- M  >- M  E- M  L- M  S- M  Z- M  a- M  h- M  o- M  v- M  }- M  „- M  ‹- M  ’- M  ™- M   - M  §- M  ®- M  µ- M  ¼- M  Ã- M  Ê- M  Ñ- M  Ø- M  ß- M  æ- M  í- M  ô- M  û- M  . M  	. M  . M  . M  . M  %. M  ,. M  3. M  :. M  A. M  H. M  O. M  V. M  ]. M  d. M  k. M  r. M  y. M  €. M  ‡. M  Ž. M  •. M  œ. M  £. M  ª. M  ±. M  ¸. M  ¿. M  Æ. M  Í. M  Ô. M  Û. M  â. M  é. M  ð. M  ÷. M  þ. M  / M  / M  / M  / M  !/ M  (/ M  // M  6/ M  =/ M  D/ M  K/ M  R/ M  Y/ M  `/ M  g/ M  n/ M  u/ M  |/ M  ƒ/ M  Š/ M  ‘/ M  ˜/ M  Ÿ/ M  ¦/ M  ­/ M  ´/ M  »/ M  Â/ M  É/ M  Ð/ M  ×/ M  Þ/ M  å/ M  ì/ M  ó/ M  ú/ M  0 M  0 M  0 M  0 M  0 M  $0 M  +0 M  20 M  90 M  @0 M  G0 M  N0 M  U0 M  \0 M  c0 M  j0 M  q0 M  x0 M  0 M  †0 M  0 M  ”0 M  ›0 M  ¢0 M  ©0 M  °0 M  ·0 M  ¾0 M  Å0 M  Ì0 M  Ó0 M  Ú0 M  á0 M  è0 M  ï0 M  ö0 M  ý0 M  1 M  1 M  1 M  1 M   1 M  '1 M  .1 M  51 M  <1 M  C1 M  J1 M  Q1 M  X1 M  _1 M  f1 M  m1 M  t1 M  {1 M  ‚1 M  ‰1 M  1 M  —1 M  ž1 M  ¥1 M  ¬1 M  ³1 M  º1 M  Á1 M  È1 M  Ï1 M  Ö1 M  Ý1 M  ä1 M  ë1 M  ò1 M  ù1 M   2 M   2 M  2 M  2 M  2 M  #2 M  *2 M  12 M  82 M  ?2 M  F2 M  M2 M  T2 M  [2 M  b2 M  i2 M  p2 M  w2 M  ~2 M  …2 M  Œ2 M  “2 M  š2 M  ¡2 M  ¨2 M  ¯2 M  ¶2 M  ½2 M  Ä2 M  Ë2 M  Ò2 M  Ù2 M  à2 M  ç2 M  î2 M  õ2 M  ü2 M  3 M  
3 M  3 M  3 M  3 M  &3 M  -3 M  43 M  ;3 M  B3 M  I3 M  P3 M  W3 M  ^3 M  e3 M  l3 M  s3 M  z3 M  3 M  ˆ3 M  3 M  –3 M  3 M  ¤3 M  «3 M  ²3 M  ¹3 M  À3 M  Ç3 M  Î3 M  Õ3 M  Ü3 M  ã3 M  ê3 M  ñ3 M  ø3 M  ÿ3 M  4 M  
4 M  4 M  4 M  "4 M  )4 M  04 M  74 M  >4 M  E4 M  L4 M  S4 M  Z4 M  a4 M  h4 M  o4 M  v4 M  }4 M  „4 M  ‹4 M  ’4 M  ™4 M   4 M  §4 M  ®4 M  µ4 M  ¼4 M  Ã4 M  Ê4 M  Ñ4 M  Ø4 M  ß4 M  æ4 M  í4 M  ô4 M  û4 M  5 M  	5 M  5 M  5 M  5 M  %5 M  ,5 M  35 M  :5 M  A5 M  H5 M  O5 M  V5 M  ]5 M  d5 M  k5 M  r5 M  y5 M  €5 M  ‡5 M  Ž5 M  •5 M  œ5 M  £5 M  ª5 M  ±5 M  ¸5 M  ¿5 M  Æ5 M  Í5 M  Ô5 M  Û5 M  â5 M  é5 M  ð5 M  ÷5 M  þ5 M  6 M  6 M  6 M  6 M  !6 M  (6 M  /6 M  66 M  =6 M  D6 M  K6 M  R6 M  Y6 M  `6 M  g6 M  n6 M  u6 M  |6 M  ƒ6 M  Š6 M  ‘6 M  ˜6 M  Ÿ6 M  ¦6 M  ­6 M  ´6 M  »6 M  Â6 M  É6 M  Ð6 M  ×6 M  Þ6 M  å6 M  ì6 M  ó6 M  ú6 M  7 M  7 M  7 M  7 M  7 M  $7 M  +7 M  27 M  97 M  @7 M  G7 M  N7 M  U7 M  \7 M  c7 M  j7 M  q7 M  x7 M  7 M  †7 M  7 M  ”7 M  ›7 M  ¢7 M  ©7 M  °7 M  ·7 M  ¾7 M  Å7 M  Ì7 M  Ó7 M  Ú7 M  á7 M  è7 M  ï7 M  ö7 M  ý7 M  8 M  8 M  8 M  8 M   8 M  '8 M  .8 M  58 M  <8 M  C8 M  J8 M  Q8 M  X8 M  _8 M  f8 M  m8 M  t8 M  {8 M  ‚8 M  ‰8 M  8 M  —8 M  ž8 M  ¥8 M  ¬8 M  ³8 M  º8 M  Á8 M  È8 M  Ï8 M  Ö8 M  Ý8 M  ä8 M  ë8 M  ò8 M  ù8 M   9 M   9 M  9 M  9 M  9 M  #9 M  *9 M  19 M  89 M  ?9 M  F9 M  M9 M  T9 M  [9 M  b9 M  i9 M  p9 M  w9 M  ~9 M  …9 M  Œ9 M  “9 M  š9 M  ¡9 M  ¨9 M  ¯9 M  ¶9 M  ½9 M  Ä9 M  Ë9 M  Ò9 M  Ù9 M  à9 M  ç9 M  î9 M  õ9 M  ü9 M  : M  
: M  : M  : M  : M  &: M  -: M  4: M  ;: M  B: M  I: M  P: M  W: M  ^: M  e: M  l: M  s: M  z: M  : M  ˆ: M  : M  –: M  : M  ¤: M  «: M  ²: M  ¹: M  À: M  Ç: M  Î: M  Õ: M  Ü: M  ã: M  ê: M  ñ: M  ø: M  ÿ: M  ; M  
; M  ; M  ; M  "; M  ); M  0; M  7; M  >; M  E; M  L; M  S; M  Z; M  a; M  h; M  o; M  v; M  }; M  „; M  ‹; M  ’; M  ™; M   ; M  §; M  ®; M  µ; M  ¼; M  Ã; M  Ê; M  Ñ; M  Ø; M  ß; M  æ; M  í; M  ô; M  û; M  < M  	< M  < M  < M  < M  %< M  ,< M  3< M  :< M  A< M  H< M  O< M  V< M  ]< M  d< M  k< M  r< M  y< M  €< M  ‡< M  Ž< M  •< M  œ< M  £< M  ª< M  ±< M  ¸< M  ¿< M  Æ< M  Í< M  Ô< M  Û< M  â< M  é< M  ð< M  ÷< M  þ< M  = M  = M  = M  = M  != M  (= M  /= M  6= M  == M  D= M  K= M  R= M  Y= M  `= M  g= M  n= M  u= M  |= M  ƒ= M  Š= M  ‘= M  ˜= M  Ÿ= M  ¦= M  ­= M  ´= M  »= M  Â= M  É= M  Ð= M  ×= M  Þ= M  å= M  ì= M  ó= M  ú= M  > M  > M  > M  > M  > M  $> M  +> M  2> M  9> M  @> M  G> M  N> M  U> M  \> M  c> M  j> M  q> M  x> M  > M  †> M  > M  ”> M  ›> M  ¢> M  ©> M  °> M  ·> M  ¾> M  Å> M  Ì> M  Ó> M  Ú> M  á> M  è> M  ï> M  ö> M  ý> M  ? M  ? M  ? M  ? M   ? M  '? M  .? M  5? M  <? M  C? M  J? M  Q? M  X? M  _? M  f? M  m? M  t? M  {? M  ‚? M  ‰? M  ? M  —? M  ž? M  ¥? M  ¬? M  ³? M  º? M  Á? M  È? M  Ï? M  Ö? M  Ý? M  ä? M  ë? M  ò? M  ù? M   @ M   @ M  @ M  @ M  @ M  #@ M  *@ M  1@ M  8@ M  ?@ M  F@ M  M@ M  T@ M  [@ M  b@ M  i@ M  p@ M  w@ M  ~@ M  …@ M  Œ@ M  “@ M  š@ M  ¡@ M  ¨@ M  ¯@ M  ¶@ M  ½@ M  Ä@ M  Ë@ M  Ò@ M  Ù@ M  à@ M  ç@ M  î@ M  õ@ M  ü@ M  A M  
A M  A M  A M  A M  &A M  -A M  4A M  ;A M  BA M  IA M  PA M  WA M  ^A M  eA M  lA M  sA M  zA M  A M  ˆA M  A M  –A M  A M  ¤A M  «A M  ²A M  ¹A M  ÀA M  ÇA M  ÎA M  ÕA M  ÜA M  ãA M  êA M  ñA M  øA M  ÿA M  B M  
B M  B M  B M  "B M  )B M  0B M  7B M  >B M  EB M  LB M  SB M  ZB M  aB M  hB M  oB M  vB M  }B M  „B M  ‹B M  ’B M  ™B M   B M  §B M  ®B M  µB M  ¼B M  ÃB M  ÊB M  ÑB M  ØB M  ßB M  æB M  íB M  ôB M  ûB M  C M  	C M  C M  C M  C M  %C M  ,C M  3C M  :C M  AC M  HC M  OC M  VC M  ]C M  dC M  kC M  rC M  yC M  €C M  ‡C M  ŽC M  •C M  œC M  £C M  ªC M  ±C M  ¸C M  ¿C M  ÆC M  ÍC M  ÔC M  ÛC M  âC M  éC M  ðC M  ÷C M  þC M  D M  D M  D M  D M  !D M  (D M  /D M  6D M  =D M  DD M  KD M  RD M  YD M  `D M  gD M  nD M  uD M  |D M  ƒD M  ŠD M  ‘D M  ˜D M  ŸD M  ¦D M  ­D M  ´D M  »D M  ÂD M  ÉD M  ÐD M  ×D M  ÞD M  åD M  ìD M  óD M  úD M  E M  E M  E M  E M  E M  $E M  +E M  2E M  9E M  @E M  GE M  NE M  UE M  \E M  cE M  jE M  qE M  xE M  E M  †E M  E M  ”E M  ›E M  ¢E M  ©E M  °E M  ·E M  ¾E M  ÅE M  ÌE M  ÓE M  ÚE M  áE M  èE M  ïE M  öE M  ýE M  F M  F M  F M  F M   F M  'F M  .F M  5F M  <F M  CF M  JF M  QF M  XF M  _F M  fF M  mF M  tF M  {F M  ‚F M  ‰F M  F M  —F M  žF M  ¥F M  ¬F M  ³F M  ºF M  ÁF M  ÈF M  ÏF M  ÖF M  ÝF M  äF M  ëF M  òF M  ùF M   G M   G M  G M  G M  G M  #G M  *G M  1G M  8G M  ?G M  FG M  MG M  TG M  [G M  bG M  iG M  pG M  wG M  ~G M  …G M  ŒG M  “G M  šG M  ¡G M  ¨G M  ¯G M  ¶G M  ½G M  ÄG M  ËG M  ÒG M  ÙG M  àG M  çG M  îG M  õG M  üG M  H M  
H M  H M  H M  H M  &H M  -H M  4H M  ;H M  BH M  IH M  PH M  WH M  ^H M  eH M  lH M  sH M  zH M  H M  ˆH M  H M  –H M  H M  ¤H M  «H M  ²H M  ¹H M  ÀH M  ÇH M  ÎH M  ÕH M  ÜH M  ãH M  êH M  ñH M  øH M  ÿH M  I M  
I M  I M  I M  "I M  )I M  0I M  7I M  >I M  EI M  LI M  SI M  ZI M  aI M  hI M  oI M  vI M  }I M  „I M  ‹I M  ’I M  ™I M   I M  §I M  ®I M  µI M  ¼I M  ÃI M  ÊI M  ÑI M  ØI M  ßI M  æI M  íI M  ôI M  ûI M  J M  	J M  J M  J M  J M  %J M  ,J M  3J M  :J M  AJ M  HJ M  OJ M  VJ M  ]J M  dJ M  kJ M  rJ M  yJ M  €J M  ‡J M  ŽJ M  •J M  œJ M  £J M  ªJ M  ±J M  ¸J M  ¿J M  ÆJ M  ÍJ M  ÔJ M  ÛJ M  âJ M  éJ M  ðJ M  ÷J M  þJ M  K M  K M  K M  K M  !K M  (K M  /K M  6K M  =K M  DK M  KK M  RK M  YK M  `K M  gK M  nK M  uK M  |K M  ƒK M  ŠK M  ‘K M  ˜K M  ŸK M  ¦K M  ­K M  ´K M  »K M  ÂK M  ÉK M  ÐK M  ×K M  ÞK M  åK M  ìK M  óK M  úK M  L M  L M  L M  L M  L M  $L M  +L M  2L M  9L M  @L M  GL M  NL M  UL M  \L M  cL M  jL M  qL M  xL M  L M  †L M  L M  ”L M  ›L M  ¢L M  ©L M  °L M  ·L M  ¾L M  ÅL M  ÌL M  ÓL M  ÚL M  áL M  èL M  ïL M  öL M  ýL M  M M  M M  M M  M M   M M  'M M  .M M  5M M  <M M  CM M  JM M  QM M  XM M  _M M  fM M  mM M  tM M  {M M  ‚M M  ‰M M  M M  —M M  žM M  ¥M M  ¬M M  ³M M  ºM M  ÁM M  ÈM M  ÏM M  ÖM M  ÝM M  äM M  ëM M  òM M  ùM M   N M   N M  N M  N M  N M  #N M  *N M  1N M  8N M  ?N M  FN M  MN M  TN M  [N M  bN M  iN M  pN M  wN M  ~N M  …N M  ŒN M  “N M  šN M  ¡N M  ¨N M  ¯N M  ¶N M  ½N M  ÄN M  ËN M  ÒN M  ÙN M  àN M  çN M  îN M  õN M  üN M  O M  
O M  O M  O M  O M  &O M  -O M  4O M  ;O M  BO M  IO M  PO M  WO M  ^O M  eO M  lO M  sO M  zO M  O M  ˆO M  O M  –O M  O M  ¤O M  «O M  ²O M  ¹O M  ÀO M  ÇO M  ÎO M  ÕO M  ÜO M  ãO M  êO M  ñO M  øO M  ÿO M  P M  
P M  P M  P M  "P M  )P M  0P M  7P M  >P M  EP M  LP M  SP M  ZP M  aP M  hP M  oP M  vP M  }P M  „P M  ‹P M  ’P M  ™P M   P M  §P M  ®P M  µP M  ¼P M  ÃP M  ÊP M  ÑP M  ØP M  ßP M  æP M  íP M  ôP M  ûP M  Q M  	Q M  Q M  Q M  Q M  %Q M  ,Q M  3Q M  :Q M  AQ M  HQ M  OQ M  VQ M  ]Q M  dQ M  kQ M  rQ M  yQ M  €Q M  ‡Q M  ŽQ M  •Q M  œQ M  £Q M  ªQ M  ±Q M  ¸Q M  ¿Q M  ÆQ M  ÍQ M  ÔQ M  ÛQ M  âQ M  éQ M  ðQ M  ÷Q M  þQ M  R M  R M  R M  R M  !R M  (R M  /R M  6R M  =R M  DR M  KR M  RR M  YR M  `R M  gR M  nR M  uR M  |R M  ƒR M  ŠR M  ‘R M  ˜R M  ŸR M  ¦R M  ­R M  ´R M  »R M  ÂR M  ÉR M  ÐR M  ×R M  ÞR M  åR M  ìR M  óR M  úR M  S M  S M  S M  S M  S M  $S M  +S M  2S M  9S M  @S M  GS M  NS M  US M  \S M  cS M  jS M  qS M  xS M  S M  †S M  S M  ”S M  ›S M  ¢S M  ©S M  °S M  ·S M  ¾S M  ÅS M  ÌS M  ÓS M  ÚS M  áS M  èS M  ïS M  öS M  ýS M  T M  T M  T M  T M   T M  'T M  .T M  5T M  <T M  CT M  JT M  QT M  XT M  _T M  fT M  mT M  tT M  {T M  ‚T M  ‰T M  T M  —T M  žT M  ¥T M  ¬T M  ³T M  ºT M  ÁT M  ÈT M  ÏT M  ÖT M  ÝT M  äT M  ëT M  òT M  ùT M   U M   U M  U M  U M  U M  #U M  *U M  1U M  8U M  ?U M  FU M  MU M  TU M  [U M  bU M  iU M  pU M  wU M  ~U M  …U M  ŒU M  “U M  šU M  ¡U M  ¨U M  ¯U M  ¶U M  ½U M  ÄU M  ËU M  ÒU M  ÙU M  àU M  çU M  îU M  õU M  üU M  V M  
V M  V M  V M  V M  &V M  -V M  4V M  ;V M  BV M  IV M  PV M  WV M  ^V M  eV M  mV M  uV M  }V M  …V M  V M  •V M  V M  ¥V M  ­V M  µV M  ½V M  ÅV M  ÍV M  ÕV M  ÝV M  åV M  íV M  õV M  ýV M  W M  
W M  W M  W M  %W M  -W M  5W M  =W M  EW M  MW M  UW M  ]W M  eW M  mW M  uW M  }W M  …W M  W M  •W M  W M  ¥W M  ­W M  µW M  ½W M  ÅW M  ÍW M  ÕW M  ÝW M  åW M  íW M  õW M  ýW M  X M  
X M  X M  X M  %X M  -X M  5X M  =X M  EX M  MX M  UX M  ]X M  eX M  mX M  uX M  }X M  …X M  X M  •X M  X M  ¥X M  ­X M  µX M  ½X M  ÅX M  ÍX M  ÕX M  ÝX M  åX M  íX M  õX M  ýX M  Y M  
Y M  Y M  Y M  %Y M  -Y M  5Y M  =Y M  EY M  MY M  UY M  ]Y M  eY M  mY M  uY M  }Y M  …Y M  Y M  •Y M  Y M  ¥Y M  ­Y M  µY M  ½Y M  ÅY M  ÍY M  ÕY M  ÝY M  åY M  íY M  õY M  ýY M  Z M  
Z M  Z M  Z M  %Z M  -Z M  5Z M  =Z M  EZ M  MZ M  UZ M  ]Z M  eZ M  mZ M  uZ M  }Z M  …Z M  Z M  •Z M  Z M  ¥Z M  ­Z M  µZ M  ½Z M  ÅZ M  ÍZ M  ÕZ M  ÝZ M  åZ M  íZ M  õZ M  ýZ M  [ M  
[ M  [ M  [ M  %[ M  -[ M  5[ M  =[ M  E[ M  M[ M  U[ M  ][ M  e[ M  m[ M  u[ M  }[ M  …[ M  [ M  •[ M  [ M  ¥[ M  ­[ M  µ[ M  ½[ M  Å[ M  Í[ M  Õ[ M  Ý[ M  å[ M  í[ M  õ[ M  ý[ M  \ M  
\ M  \ M  \ M  %\ M  -\ M  5\ M  =\ M  E\ M  M\ M  U\ M  ]\ M  e\ M  m\ M  u\ M  }\ M  …\ M  \ M  •\ M  \ M  ¥\ M  ­\ M  µ\ M  ½\ M  Å\ M  Í\ M  Õ\ M  Ý\ M  å\ M  í\ M  õ\ M  ý\ M  ] M  
] M  ] M  ] M  %] M  -] M  5] M  =] M  E] M  M] M  U] M  ]] M  e] M  m] M  u] M  }] M  …] M  ] M  •] M  ] M  ¥] M  ­] M  µ] M  ½] M  Å] M  Í] M  Õ] M  Ý] M  å] M  í] M  õ] M  ý] M  ^ M  
^ M  ^ M  ^ M  %^ M  -^ M  5^ M  =^ M  E^ M  M^ M  U^ M  ]^ M  e^ M  m^ M  u^ M  }^ M  …^ M  ^ M  •^ M  ^ M  ¥^ M  ­^ M  µ^ M  ½^ M  Å^ M  Í^ M  Õ^ M  Ý^ M  å^ M  í^ M  õ^ M  ý^ M  _ M  
_ M  _ M  _ M  %_ M  -_ M  5_ M  =_ M  E_ M  M_ M  U_ M  ]_ M  e_ M  m_ M  u_ M  }_ M  …_ M  _ M  •_ M  _ M  ¥_ M  ­_ M  µ_ M  ½_ M  Å_ M  Í_ M  Õ_ M  Ý_ M  å_ M  í_ M  õ_ M  ý_ M  ` M  
` M  ` M  ` M  %` M  -` M  5` M  =` M  E` M  M` M  U` M  ]` M  e` M  m` M  u` M  }` M  …` M  ` M  •` M  ` M  ¥` M  ­` M  µ` M  ½` M  Å` M  Í` M  Õ` M  Ý` M  å` M  í` M  õ` M  ý` M  a M  
a M  a M  a M  %a M  -a M  5a M  =a M  Ea M  Ma M  Ua M  ]a M  ea M  ma M  ua M  }a M  …a M  a M  •a M  a M  ¥a M  ­a M  µa M  ½a M  Åa M  Ía M  Õa M  Ýa M  åa M  ía M  õa M  ýa M  b M  
b M  b M  b M  %b M  -b M  5b M  =b M  Eb M  Mb M  Ub M  ]b M  eb M  mb M  ub M  }b M  …b M  b M  •b M  b M  ¥b M  ­b M  µb M  ½b M  Åb M  Íb M  Õb M  Ýb M  åb M  íb M  õb M  ýb M  c M  
c M  c M  c M  %c M  -c M  5c M  =c M  Ec M  Mc M  Uc M  ]c M  ec M  mc M  uc M  }c M  …c M  c M  •c M  c M  ¥c M  ­c M  µc M  ½c M  Åc M  Íc M  Õc M  Ýc M  åc M  íc M  õc M  ýc M  d M  
d M  d M  d M  %d M  -d M  5d M  =d M  Ed M  Md M  Ud M  ]d M  ed M  md M  ud M  }d M  …d M  d M  •d M  d M  ¥d M  ­d M  µd M  ½d M  Åd M  Íd M  Õd M  Ýd M  åd M  íd M  õd M  ýd M  e M  
e M  e M  e M  %e M  -e M  5e M  =e M  Ee M  Me M  Ue M  ]e M  ee M  me M  ue M  }e M  …e M  e M  •e M  e M  ¥e M  ­e M  µe M  ½e M  Åe M  Íe M  Õe M  Ýe M  åe M  íe M  õe M  ýe M  f M  
f M  f M  f M  %f M  -f M  5f M  =f M  Ef M  Mf M  Uf M  ]f M  ef M  mf M  uf M  }f M  …f M  f M  •f M  f M  ¥f M  ­f M  µf M  ½f M  Åf M  Íf M  Õf M  Ýf M  åf M  íf M  õf M  ýf M  g M  
g M  g M  g M  %g M  -g M  5g M  =g M  Eg M  Mg M  Ug M  ]g M  eg M  mg M  ug M  }g M  …g M  g M  •g M  g M  ¥g M  ­g M  µg M  ½g M  Åg M  Íg M  Õg M  Ýg M  åg M  íg M  õg M  ýg M  h M  
h M  h M  h M  %h M  -h M  5h M  =h M  Eh M  Mh M  Uh M  ]h M  eh M  mh M  uh M  }h M  …h M  h M  •h M  h M  ¥h M  ­h M  µh M  ½h M  Åh M  Íh M  Õh M  Ýh M  åh M  íh M  õh M  ýh M  i M  
i M  i M  i M  %i M  -i M  5i M  =i M  Ei M  Mi M  Ui M  ]i M  ei M  mi M  ui M  }i M  …i M  i M  •i M  i M  ¥i M  ­i M  µi M  ½i M  Åi M  Íi M  Õi M  Ýi M  åi M  íi M  õi M  ýi M  j M  
j M  j M  j M  %j M  -j M  5j M  =j M  Ej M  Mj M  Uj M  ]j M  ej M  mj M  uj M  }j M  …j M  j M  •j M  j M  ¥j M  ­j M  µj M  ½j M  Åj M  Íj M  Õj M  Ýj M  åj M  íj M  õj M  ýj M  k M  
k M  k M  k M  %k M  -k M  5k M  =k M  Ek M  Mk M  Uk M  ]k M  ek M  mk M  uk M  }k M  …k M  k M  •k M  k M  ¥k M  ­k M  µk M  ½k M  Åk M  Ík M  Õk M  Ýk M  åk M  ík M  õk M  ýk M  l M  
l M  l M  l M  %l M  -l M  5l M  =l M  El M  Ml M  Ul M  ]l M  el M  ml M  ul M  }l M  …l M  l M  •l M  l M  ¥l M  ­l M  µl M  ½l M  Ål M  Íl M  Õl M  Ýl M  ål M  íl M  õl M  ýl M  m M  
m M  m M  m M  %m M  -m M  5m M  =m M  Em M  Mm M  Um M  ]m M  em M  mm M  um M  }m M  …m M  m M  •m M  m M  ¥m M  ­m M  µm M  ½m M  Åm M  Ím M  Õm M  Ým M  åm M  ím M  õm M  ým M  n M  
n M  n M  n M  %n M  -n M  5n M  =n M  En M  Mn M  Un M  ]n M  en M  mn M  un M  }n M  …n M  n M  •n M  n M  ¥n M  ­n M  µn M  ½n M  Ån M  Ín M  Õn M  Ýn M  ån M  ín M  õn M  ýn M  o M  
o M  o M  o M  %o M  -o M  5o M  =o M  Eo M  Mo M  Uo M  ]o M  eo M  mo M  uo M  }o M  …o M  o M  •o M  o M  ¥o M  ­o M  µo M  ½o M  Åo M  Ío M  Õo M  Ýo M  åo M  ío M  õo M  ýo M  p M  
p M  p M  p M  %p M  -p M  5p M  =p M  Ep M  Mp M  Up M  ]p M  ep M  mp M  up M  }p M  …p M  p M  •p M  p M  ¥p M  ­p M  µp M  ½p M  Åp M  Íp M  Õp M  Ýp M  åp M  íp M  õp M  ýp M  q M  
q M  q M  q M  %q M  -q M  5q M  =q M  Eq M  Mq M  Uq M  ]q M  eq M  mq M  uq M  }q M  …q M  q M  •q M  q M  ¥q M  ­q M  µq M  ½q M  Åq M  Íq M  Õq M  Ýq M  åq M  íq M  õq M  ýq M  r M  
r M  r M  r M  %r M  -r M  5r M  =r M  Er M  Mr M  Ur M  ]r M  er M  mr M  ur M  }r M  …r M  r M  •r M  r M  ¥r M  ­r M  µr M  ½r M  År M  Ír M  Õr M  Ýr M  år M  ír M  õr M  ýr M  s M  
s M  s M  s M  %s M  -s M  5s M  =s M  Es M  Ms M  Us M  ]s M  es M  ms M  us M  }s M  …s M  s M  •s M  s M  ¥s M  ­s M  µs M  ½s M  Ås M  Ís M  Õs M  Ýs M  ås M  ís M  õs M  ýs M  t M  
t M  t M  t M  %t M  -t M  5t M  =t M  Et M  Mt M  Ut M  ]t M  et M  mt M  ut M  }t M  …t M  t M  •t M  t M  ¥t M  ­t M  µt M  ½t M  Åt M  Ít M  Õt M  Ýt M  åt M  ít M  õt M  ýt M  u M  
u M  u M  u M  %u M  -u M  5u M  =u M  Eu M  Mu M  Uu M  ]u M  eu M  mu M  uu M  }u M  …u M  u M  •u M  u M  ¥u M  ­u M  µu M  ½u M  Åu M  Íu M  Õu M  Ýu M  åu M  íu M  õu M  ýu M  v M  
v M  v M  v M  %v M  -v M  5v M  =v M  Ev M  Mv M  Uv M  ]v M  ev M  mv M  uv M  }v M  …v M  v M  •v M  v M  ¥v M  ­v M  µv M  ½v M  Åv M  Ív M  Õv M  Ýv M  åv M  ív M  õv M  ýv M  w M  
w M  w M  w M  %w M  -w M  5w M  =w M  Ew M  Mw M  Uw M  ]w M  ew M  mw M  uw M  }w M  …w M  w M  •w M  w M  ¥w M  ­w M  µw M  ½w M  Åw M  Íw M  Õw M  Ýw M  åw M  íw M  õw M  ýw M  x M  
x M  x M  x M  %x M  -x M  5x M  =x M  Ex M  Mx M  Ux M  ]x M  ex M  mx M  ux M  }x M  …x M  x M  •x M  x M  ¥x M  ­x M  µx M  ½x M  Åx M  Íx M  Õx M  Ýx M  åx M  íx M  õx M  ýx M  y M  
y M  y M  y M  %y M  -y M  5y M  =y M  Ey M  My M  Uy M  ]y M  ey M  my M  uy M  }y M  …y M  y M  •y M  y M  ¥y M  ­y M  µy M  ½y M  Åy M  Íy M  Õy M  Ýy M  åy M  íy M  õy M  ýy M  z M  
z M  z M  z M  %z M  -z M  5z M  =z M  Ez M  Mz M  Uz M  ]z M  ez M  mz M  uz M  }z M  …z M  z M  •z M  z M  ¥z M  ­z M  µz M  ½z M  Åz M  Íz M  Õz M  Ýz M  åz M  íz M  õz M  ýz M  { M  
{ M  { M  { M  %{ M  -{ M  5{ M  ={ M  E{ M  M{ M  U{ M  ]{ M  e{ M  m{ M  u{ M  }{ M  …{ M  { M  •{ M  { M  ¥{ M  ­{ M  µ{ M  ½{ M  Å{ M  Í{ M  Õ{ M  Ý{ M  å{ M  í{ M  õ{ M  ý{ M  | M  
| M  | M  | M  %| M  -| M  5| M  =| M  E| M  M| M  U| M  ]| M  e| M  m| M  u| M  }| M  …| M  | M  •| M  | M  ¥| M  ­| M  µ| M  ½| M  Å| M  Í| M  Õ| M  Ý| M  å| M  í| M  õ| M  ý| M  } M  
} M  } M  } M  %} M  -} M  5} M  =} M  E} M  M} M  U} M  ]} M  e} M  m} M  u} M  }} M  …} M  } M  •} M  } M  ¥} M  ­} M  µ} M  ½} M  Å} M  Í} M  Õ} M  Ý} M  å} M  í} M  õ} M  ý} M  ~ M  
~ M  ~ M  ~ M  %~ M  -~ M  5~ M  =~ M  E~ M  M~ M  U~ M  ]~ M  e~ M  m~ M  u~ M  }~ M  …~ M  ~ M  •~ M  ~ M  ¥~ M  ­~ M  µ~ M  ½~ M  Å~ M  Í~ M  Õ~ M  Ý~ M  å~ M  í~ M  õ~ M  ý~ M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M  € M  
€ M  € M  € M  %€ M  -€ M  5€ M  =€ M  E€ M  M€ M  U€ M  ]€ M  e€ M  m€ M  u€ M  }€ M  …€ M  € M  •€ M  € M  ¥€ M  ­€ M  µ€ M  ½€ M  Å€ M  Í€ M  Õ€ M  Ý€ M  å€ M  í€ M  õ€ M  ý€ M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M  ‚ M  
‚ M  ‚ M  ‚ M  %‚ M  -‚ M  5‚ M  =‚ M  E‚ M  M‚ M  U‚ M  ]‚ M  e‚ M  m‚ M  u‚ M  }‚ M  …‚ M  ‚ M  •‚ M  ‚ M  ¥‚ M  ­‚ M  µ‚ M  ½‚ M  Å‚ M  Í‚ M  Õ‚ M  Ý‚ M  å‚ M  í‚ M  õ‚ M  ý‚ M  ƒ M  
ƒ M  ƒ M  ƒ M  %ƒ M  -ƒ M  5ƒ M  =ƒ M  Eƒ M  Mƒ M  Uƒ M  ]ƒ M  eƒ M  mƒ M  uƒ M  }ƒ M  …ƒ M  ƒ M  •ƒ M  ƒ M  ¥ƒ M  ­ƒ M  µƒ M  ½ƒ M  Åƒ M  Íƒ M  Õƒ M  Ýƒ M  åƒ M  íƒ M  õƒ M  ýƒ M  „ M  
„ M  „ M  „ M  %„ M  -„ M  5„ M  =„ M  E„ M  M„ M  U„ M  ]„ M  e„ M  m„ M  u„ M  }„ M  …„ M  „ M  •„ M  „ M  ¥„ M  ­„ M  µ„ M  ½„ M  Å„ M  Í„ M  Õ„ M  Ý„ M  å„ M  í„ M  õ„ M  ý„ M  … M  
… M  … M  … M  %… M  -… M  5… M  =… M  E… M  M… M  U… M  ]… M  e… M  m… M  u… M  }… M  …… M  … M  •… M  … M  ¥… M  ­… M  µ… M  ½… M  Å… M  Í… M  Õ… M  Ý… M  å… M  í… M  õ… M  ý… M  † M  
† M  † M  † M  %† M  -† M  5† M  =† M  E† M  M† M  U† M  ]† M  e† M  m† M  u† M  }† M  …† M  † M  •† M  † M  ¥† M  ­† M  µ† M  ½† M  Å† M  Í† M  Õ† M  Ý† M  å† M  í† M  õ† M  ý† M  ‡ M  
‡ M  ‡ M  ‡ M  %‡ M  -‡ M  5‡ M  =‡ M  E‡ M  M‡ M  U‡ M  ]‡ M  e‡ M  m‡ M  u‡ M  }‡ M  …‡ M  ‡ M  •‡ M  ‡ M  ¥‡ M  ­‡ M  µ‡ M  ½‡ M  Å‡ M  Í‡ M  Õ‡ M  Ý‡ M  å‡ M  í‡ M  õ‡ M  ý‡ M  ˆ M  
ˆ M  ˆ M  ˆ M  %ˆ M  -ˆ M  5ˆ M  =ˆ M  Eˆ M  Mˆ M  Uˆ M  ]ˆ M  eˆ M  mˆ M  uˆ M  }ˆ M  …ˆ M  ˆ M  •ˆ M  ˆ M  ¥ˆ M  ­ˆ M  µˆ M  ½ˆ M  Åˆ M  Íˆ M  Õˆ M  Ýˆ M  åˆ M  íˆ M  õˆ M  ýˆ M  ‰ M  
‰ M  ‰ M  ‰ M  %‰ M  -‰ M  5‰ M  =‰ M  E‰ M  M‰ M  U‰ M  ]‰ M  e‰ M  m‰ M  u‰ M  }‰ M  …‰ M  ‰ M  •‰ M  ‰ M  ¥‰ M  ­‰ M  µ‰ M  ½‰ M  Å‰ M  Í‰ M  Õ‰ M  Ý‰ M  å‰ M  í‰ M  õ‰ M  ý‰ M  Š M  
Š M  Š M  Š M  %Š M  -Š M  5Š M  =Š M  EŠ M  MŠ M  UŠ M  ]Š M  eŠ M  mŠ M  uŠ M  }Š M  …Š M  Š M  •Š M  Š M  ¥Š M  ­Š M  µŠ M  ½Š M  ÅŠ M  ÍŠ M  ÕŠ M  ÝŠ M  åŠ M  íŠ M  õŠ M  ýŠ M  ‹ M  
‹ M  ‹ M  ‹ M  %‹ M  -‹ M  5‹ M  =‹ M  E‹ M  M‹ M  U‹ M  ]‹ M  e‹ M  m‹ M  u‹ M  }‹ M  …‹ M  ‹ M  •‹ M  ‹ M  ¥‹ M  ­‹ M  µ‹ M  ½‹ M  Å‹ M  Í‹ M  Õ‹ M  Ý‹ M  å‹ M  í‹ M  õ‹ M  ý‹ M  Œ M  
Œ M  Œ M  Œ M  %Œ M  -Œ M  5Œ M  =Œ M  EŒ M  MŒ M  UŒ M  ]Œ M  eŒ M  mŒ M  uŒ M  }Œ M  …Œ M  Œ M  •Œ M  Œ M  ¥Œ M  ­Œ M  µŒ M  ½Œ M  ÅŒ M  ÍŒ M  ÕŒ M  ÝŒ M  åŒ M  íŒ M  õŒ M  ýŒ M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M  Ž M  
Ž M  Ž M  Ž M  %Ž M  -Ž M  5Ž M  =Ž M  EŽ M  MŽ M  UŽ M  ]Ž M  eŽ M  mŽ M  uŽ M  }Ž M  …Ž M  Ž M  •Ž M  Ž M  ¥Ž M  ­Ž M  µŽ M  ½Ž M  ÅŽ M  ÍŽ M  ÕŽ M  ÝŽ M  åŽ M  íŽ M  õŽ M  ýŽ M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M  ‘ M  
‘ M  ‘ M  ‘ M  %‘ M  -‘ M  5‘ M  =‘ M  E‘ M  M‘ M  U‘ M  ]‘ M  e‘ M  m‘ M  u‘ M  }‘ M  …‘ M  ‘ M  •‘ M  ‘ M  ¥‘ M  ­‘ M  µ‘ M  ½‘ M  Å‘ M  Í‘ M  Õ‘ M  Ý‘ M  å‘ M  í‘ M  õ‘ M  ý‘ M  ’ M  
’ M  ’ M  ’ M  %’ M  -’ M  5’ M  =’ M  E’ M  M’ M  U’ M  ]’ M  e’ M  m’ M  u’ M  }’ M  …’ M  ’ M  •’ M  ’ M  ¥’ M  ­’ M  µ’ M  ½’ M  Å’ M  Í’ M  Õ’ M  Ý’ M  å’ M  í’ M  õ’ M  ý’ M  “ M  
“ M  “ M  “ M  %“ M  -“ M  5“ M  =“ M  E“ M  M“ M  U“ M  ]“ M  e“ M  m“ M  u“ M  }“ M  …“ M  “ M  •“ M  “ M  ¥“ M  ­“ M  µ“ M  ½“ M  Å“ M  Í“ M  Õ“ M  Ý“ M  å“ M  í“ M  õ“ M  ý“ M  ” M  
” M  ” M  ” M  %” M  -” M  5” M  =” M  E” M  M” M  U” M  ]” M  e” M  m” M  u” M  }” M  …” M  ” M  •” M  ” M  ¥” M  ­” M  µ” M  ½” M  Å” M  Í” M  Õ” M  Ý” M  å” M  í” M  õ” M  ý” M  • M  
• M  • M  • M  %• M  -• M  5• M  =• M  E• M  M• M  U• M  ]• M  e• M  m• M  u• M  }• M  …• M  • M  •• M  • M  ¥• M  ­• M  µ• M  ½• M  Å• M  Í• M  Õ• M  Ý• M  å• M  í• M  õ• M  ý• M  – M  
– M  – M  – M  %– M  -– M  5– M  =– M  E– M  M– M  U– M  ]– M  e– M  m– M  u– M  }– M  …– M  – M  •– M  – M  ¥– M  ­– M  µ– M  ½– M  Å– M  Í– M  Õ– M  Ý– M  å– M  í– M  õ– M  ý– M  — M  
— M  — M  — M  %— M  -— M  5— M  =— M  E— M  M— M  U— M  ]— M  e— M  m— M  u— M  }— M  …— M  — M  •— M  — M  ¥— M  ­— M  µ— M  ½— M  Å— M  Í— M  Õ— M  Ý— M  å— M  í— M  õ— M  ý— M  ˜ M  
˜ M  ˜ M  ˜ M  %˜ M  -˜ M  5˜ M  =˜ M  E˜ M  M˜ M  U˜ M  ]˜ M  e˜ M  m˜ M  u˜ M  }˜ M  …˜ M  ˜ M  •˜ M  ˜ M  ¥˜ M  ­˜ M  µ˜ M  ½˜ M  Å˜ M  Í˜ M  Õ˜ M  Ý˜ M  å˜ M  í˜ M  õ˜ M  ý˜ M  ™ M  
™ M  ™ M  ™ M  %™ M  -™ M  5™ M  =™ M  E™ M  M™ M  U™ M  ]™ M  e™ M  m™ M  u™ M  }™ M  …™ M  ™ M  •™ M  ™ M  ¥™ M  ­™ M  µ™ M  ½™ M  Å™ M  Í™ M  Õ™ M  Ý™ M  å™ M  í™ M  õ™ M  ý™ M  š M  
š M  š M  š M  %š M  -š M  5š M  =š M  Eš M  Mš M  Uš M  ]š M  eš M  mš M  uš M  }š M  …š M  š M  •š M  š M  ¥š M  ­š M  µš M  ½š M  Åš M  Íš M  Õš M  Ýš M  åš M  íš M  õš M  ýš M  › M  
› M  › M  › M  %› M  -› M  5› M  =› M  E› M  M› M  U› M  ]› M  e› M  m› M  u› M  }› M  …› M  › M  •› M  › M  ¥› M  ­› M  µ› M  ½› M  Å› M  Í› M  Õ› M  Ý› M  å› M  í› M  õ› M  ý› M  œ M  
œ M  œ M  œ M  %œ M  -œ M  5œ M  =œ M  Eœ M  Mœ M  Uœ M  ]œ M  eœ M  mœ M  uœ M  }œ M  …œ M  œ M  •œ M  œ M  ¥œ M  ­œ M  µœ M  ½œ M  Åœ M  Íœ M  Õœ M  Ýœ M  åœ M  íœ M  õœ M  ýœ M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M  ž M  
ž M  ž M  ž M  %ž M  -ž M  5ž M  =ž M  Ež M  Mž M  Už M  ]ž M  ež M  mž M  už M  }ž M  …ž M  ž M  •ž M  ž M  ¥ž M  ­ž M  µž M  ½ž M  Åž M  Íž M  Õž M  Ýž M  åž M  íž M  õž M  ýž M  Ÿ M  
Ÿ M  Ÿ M  Ÿ M  %Ÿ M  -Ÿ M  5Ÿ M  =Ÿ M  EŸ M  MŸ M  UŸ M  ]Ÿ M  eŸ M  mŸ M  uŸ M  }Ÿ M  …Ÿ M  Ÿ M  •Ÿ M  Ÿ M  ¥Ÿ M  ­Ÿ M  µŸ M  ½Ÿ M  ÅŸ M  ÍŸ M  ÕŸ M  ÝŸ M  åŸ M  íŸ M  õŸ M  ýŸ M    M  
  M    M    M  %  M  -  M  5  M  =  M  E  M  M  M  U  M  ]  M  e  M  m  M  u  M  }  M  …  M    M  •  M    M  ¥  M  ­  M  µ  M  ½  M  Å  M  Í  M  Õ  M  Ý  M  å  M  í  M  õ  M  ý  M  ¡ M  
¡ M  ¡ M  ¡ M  %¡ M  -¡ M  5¡ M  =¡ M  E¡ M  M¡ M  U¡ M  ]¡ M  e¡ M  m¡ M  u¡ M  }¡ M  …¡ M  ¡ M  •¡ M  ¡ M  ¥¡ M  ­¡ M  µ¡ M  ½¡ M  Å¡ M  Í¡ M  Õ¡ M  Ý¡ M  å¡ M  í¡ M  õ¡ M  ý¡ M  ¢ M  
¢ M  ¢ M  ¢ M  %¢ M  -¢ M  5¢ M  =¢ M  E¢ M  M¢ M  U¢ M  ]¢ M  e¢ M  m¢ M  u¢ M  }¢ M  …¢ M  ¢ M  •¢ M  ¢ M  ¥¢ M  ­¢ M  µ¢ M  ½¢ M  Å¢ M  Í¢ M  Õ¢ M  Ý¢ M  å¢ M  í¢ M  õ¢ M  ý¢ M  £ M  
£ M  £ M  £ M  %£ M  -£ M  5£ M  =£ M  E£ M  M£ M  U£ M  ]£ M  e£ M  m£ M  u£ M  }£ M  …£ M  £ M  •£ M  £ M  ¥£ M  ­£ M  µ£ M  ½£ M  Å£ M  Í£ M  Õ£ M  Ý£ M  å£ M  í£ M  õ£ M  ý£ M  ¤ M  
¤ M  ¤ M  ¤ M  %¤ M  -¤ M  5¤ M  =¤ M  E¤ M  M¤ M  U¤ M  ]¤ M  e¤ M  m¤ M  u¤ M  }¤ M  …¤ M  ¤ M  •¤ M  ¤ M  ¥¤ M  ­¤ M  µ¤ M  ½¤ M  Å¤ M  Í¤ M  Õ¤ M  Ý¤ M  å¤ M  í¤ M  õ¤ M  ý¤ M  ¥ M  
¥ M  ¥ M  ¥ M  %¥ M  -¥ M  5¥ M  =¥ M  E¥ M  M¥ M  U¥ M  ]¥ M  e¥ M  m¥ M  u¥ M  }¥ M  …¥ M  ¥ M  •¥ M  ¥ M  ¥¥ M  ­¥ M  µ¥ M  ½¥ M  Å¥ M  Í¥ M  Õ¥ M  Ý¥ M  å¥ M  í¥ M  õ¥ M  ý¥ M  ¦ M  
¦ M  ¦ M  ¦ M  %¦ M  -¦ M  5¦ M  =¦ M  E¦ M  M¦ M  U¦ M  ]¦ M  e¦ M  m¦ M  u¦ M  }¦ M  …¦ M  ¦ M  •¦ M  ¦ M  ¥¦ M  ­¦ M  µ¦ M  ½¦ M  Å¦ M  Í¦ M  Õ¦ M  Ý¦ M  å¦ M  í¦ M  õ¦ M  ý¦ M  § M  
§ M  § M  § M  %§ M  -§ M  5§ M  =§ M  E§ M  M§ M  U§ M  ]§ M  e§ M  m§ M  u§ M  }§ M  …§ M  § M  •§ M  § M  ¥§ M  ­§ M  µ§ M  ½§ M  Å§ M  Í§ M  Õ§ M  Ý§ M  å§ M  í§ M  õ§ M  ý§ M  ¨ M  
¨ M  ¨ M  ¨ M  %¨ M  -¨ M  5¨ M  =¨ M  E¨ M  M¨ M  U¨ M  ]¨ M  e¨ M  m¨ M  u¨ M  }¨ M  …¨ M  ¨ M  •¨ M  ¨ M  ¥¨ M  ­¨ M  µ¨ M  ½¨ M  Å¨ M  Í¨ M  Õ¨ M  Ý¨ M  å¨ M  í¨ M  õ¨ M  ý¨ M  © M  
© M  © M  © M  %© M  -© M  5© M  =© M  E© M  M© M  U© M  ]© M  e© M  m© M  u© M  }© M  …© M  © M  •© M  © M  ¥© M  ­© M  µ© M  ½© M  Å© M  Í© M  Õ© M  Ý© M  å© M  í© M  õ© M  ý© M  ª M  
ª M  ª M  ª M  %ª M  -ª M  5ª M  =ª M  Eª M  Mª M  Uª M  ]ª M  eª M  mª M  uª M  }ª M  …ª M  ª M  •ª M  ª M  ¥ª M  ­ª M  µª M  ½ª M  Åª M  Íª M  Õª M  Ýª M  åª M  íª M  õª M  ýª M  « M  
« M  « M  « M  %« M  -« M  5« M  =« M  E« M  M« M  U« M  ]« M  e« M  m« M  u« M  }« M  …« M  « M  •« M  « M  ¥« M  ­« M  µ« M  ½« M  Å« M  Í« M  Õ« M  Ý« M  å« M  í« M  õ« M  ý« M  ¬ M  
¬ M  ¬ M  ¬ M  %¬ M  -¬ M  5¬ M  =¬ M  E¬ M  M¬ M  U¬ M  ]¬ M  e¬ M  m¬ M  u¬ M  }¬ M  …¬ M  ¬ M  •¬ M  ¬ M  ¥¬ M  ­¬ M  µ¬ M  ½¬ M  Å¬ M  Í¬ M  Õ¬ M  Ý¬ M  å¬ M  í¬ M  õ¬ M  ý¬ M  ­ M  
­ M  ­ M  ­ M  %­ M  -­ M  5­ M  =­ M  E­ M  M­ M  U­ M  ]­ M  e­ M  m­ M  u­ M  }­ M  …­ M  ­ M  •­ M  ­ M  ¥­ M  ­­ M  µ­ M  ½­ M  Å­ M  Í­ M  Õ­ M  Ý­ M  å­ M  í­ M  õ­ M  ý­ M  ® M  
® M  ® M  ® M  %® M  -® M  5® M  =® M  E® M  M® M  U® M  ]® M  e® M  m® M  u® M  }® M  …® M  ® M  •® M  ® M  ¥® M  ­® M  µ® M  ½® M  Å® M  Í® M  Õ® M  Ý® M  å® M  í® M  õ® M  ý® M  ¯ M  
¯ M  ¯ M  ¯ M  %¯ M  -¯ M  5¯ M  =¯ M  E¯ M  M¯ M  U¯ M  ]¯ M  e¯ M  m¯ M  u¯ M  }¯ M  …¯ M  ¯ M  •¯ M  ¯ M  ¥¯ M  ­¯ M  µ¯ M  ½¯ M  Å¯ M  Í¯ M  Õ¯ M  Ý¯ M  å¯ M  í¯ M  õ¯ M  ý¯ M  ° M  
° M  ° M  ° M  %° M  -° M  5° M  =° M  E° M  M° M  U° M  ]° M  e° M  m° M  u° M  }° M  …° M  ° M  •° M  ° M  ¥° M  ­° M  µ° M  ½° M  Å° M  Í° M  Õ° M  Ý° M  å° M  í° M  õ° M  ý° M  ± M  
± M  ± M  ± M  %± M  -± M  5± M  =± M  E± M  M± M  U± M  ]± M  e± M  m± M  u± M  }± M  …± M  ± M  •± M  ± M  ¥± M  ­± M  µ± M  ½± M  Å± M  Í± M  Õ± M  Ý± M  å± M  í± M  õ± M  ý± M  ² M  
² M  ² M  ² M  %² M  -² M  5² M  =² M  E² M  M² M  U² M  ]² M  e² M  m² M  u² M  }² M  …² M  ² M  •² M  ² M  ¥² M  ­² M  µ² M  ½² M  Å² M  Í² M  Õ² M  Ý² M  å² M  í² M  õ² M  ý² M  ³ M  
³ M  ³ M  ³ M  %³ M  -³ M  5³ M  =³ M  E³ M  M³ M  U³ M  ]³ M  e³ M  m³ M  u³ M  }³ M  …³ M  ³ M  •³ M  ³ M  ¥³ M  ­³ M  µ³ M  ½³ M  Å³ M  Í³ M  Õ³ M  Ý³ M  å³ M  í³ M  õ³ M  ý³ M  ´ M  
´ M  ´ M  ´ M  %´ M  -´ M  5´ M  =´ M  E´ M  M´ M  U´ M  ]´ M  e´ M  m´ M  u´ M  }´ M  …´ M  ´ M  •´ M  ´ M  ¥´ M  ­´ M  µ´ M  ½´ M  Å´ M  Í´ M  Õ´ M  Ý´ M  å´ M  í´ M  õ´ M  ý´ M  µ M  
µ M  µ M  µ M  %µ M  -µ M  5µ M  =µ M  Eµ M  Mµ M  Uµ M  ]µ M  eµ M  mµ M  uµ M  }µ M  …µ M  µ M  •µ M  µ M  ¥µ M  ­µ M  µµ M  ½µ M  Åµ M  Íµ M  Õµ M  Ýµ M  åµ M  íµ M  õµ M  ýµ M  ¶ M  
¶ M  ¶ M  ¶ M  %¶ M  -¶ M  5¶ M  =¶ M  E¶ M  M¶ M  U¶ M  ]¶ M  e¶ M  m¶ M  u¶ M  }¶ M  …¶ M  ¶ M  •¶ M  ¶ M  ¥¶ M  ­¶ M  µ¶ M  ½¶ M  Å¶ M  Í¶ M  Õ¶ M  Ý¶ M  å¶ M  í¶ M  õ¶ M  ý¶ M  · M  
· M  · M  · M  %· M  -· M  5· M  =· M  E· M  M· M  U· M  ]· M  e· M  m· M  u· M  }· M  …· M  · M  •· M  · M  ¥· M  ­· M  µ· M  ½· M  Å· M  Í· M  Õ· M  Ý· M  å· M  í· M  õ· M  ý· M  ¸ M  
¸ M  ¸ M  ¸ M  %¸ M  -¸ M  5¸ M  =¸ M  E¸ M  M¸ M  U¸ M  ]¸ M  e¸ M  m¸ M  u¸ M  }¸ M  …¸ M  ¸ M  •¸ M  ¸ M  ¥¸ M  ­¸ M  µ¸ M  ½¸ M  Å¸ M  Í¸ M  Õ¸ M  Ý¸ M  å¸ M  í¸ M  õ¸ M  ý¸ M  ¹ M  
¹ M  ¹ M  ¹ M  %¹ M  -¹ M  5¹ M  =¹ M  E¹ M  M¹ M  U¹ M  ]¹ M  e¹ M  m¹ M  u¹ M  }¹ M  …¹ M  ¹ M  •¹ M  ¹ M  ¥¹ M  ­¹ M  µ¹ M  ½¹ M  Å¹ M  Í¹ M  Õ¹ M  Ý¹ M  å¹ M  í¹ M  õ¹ M  ý¹ M  º M  
º M  º M  º M  %º M  -º M  5º M  =º M  Eº M  Mº M  Uº M  ]º M  eº M  mº M  uº M  }º M  …º M  º M  •º M  º M  ¥º M  ­º M  µº M  ½º M  Åº M  Íº M  Õº M  Ýº M  åº M  íº M  õº M  ýº M  » M  
» M  » M  » M  %» M  -» M  5» M  =» M  E» M  M» M  U» M  ]» M  e» M  m» M  u» M  }» M  …» M  » M  •» M  » M  ¥» M  ­» M  µ» M  ½» M  Å» M  Í» M  Õ» M  Ý» M  å» M  í» M  õ» M  ý» M  ¼ M  
¼ M  ¼ M  ¼ M  %¼ M  -¼ M  5¼ M  =¼ M  E¼ M  M¼ M  U¼ M  ]¼ M  e¼ M  m¼ M  u¼ M  }¼ M  …¼ M  ¼ M  •¼ M  ¼ M  ¥¼ M  ­¼ M  µ¼ M  ½¼ M  Å¼ M  Í¼ M  Õ¼ M  Ý¼ M  å¼ M  í¼ M  õ¼ M  ý¼ M  ½ M  
½ M  ½ M  ½ M  %½ M  -½ M  5½ M  =½ M  E½ M  M½ M  U½ M  ]½ M  e½ M  m½ M  u½ M  }½ M  …½ M  ½ M  •½ M  ½ M  ¥½ M  ­½ M  µ½ M  ½½ M  Å½ M  Í½ M  Õ½ M  Ý½ M  å½ M  í½ M  õ½ M  ý½ M  ¾ M  
¾ M  ¾ M  ¾ M  %¾ M  -¾ M  5¾ M  =¾ M  E¾ M  M¾ M  U¾ M  ]¾ M  e¾ M  m¾ M  u¾ M  }¾ M  …¾ M  ¾ M  •¾ M  ¾ M  ¥¾ M  ­¾ M  µ¾ M  ½¾ M  Å¾ M  Í¾ M  Õ¾ M  Ý¾ M  å¾ M  í¾ M  õ¾ M  ý¾ M  ¿ M  
¿ M  ¿ M  ¿ M  %¿ M  -¿ M  5¿ M  =¿ M  E¿ M  M¿ M  U¿ M  ]¿ M  e¿ M  m¿ M  u¿ M  }¿ M  …¿ M  ¿ M  •¿ M  ¿ M  ¥¿ M  ­¿ M  µ¿ M  ½¿ M  Å¿ M  Í¿ M  Õ¿ M  Ý¿ M  å¿ M  í¿ M  õ¿ M  ý¿ M  À M  
À M  À M  À M  %À M  -À M  5À M  =À M  EÀ M  MÀ M  UÀ M  ]À M  eÀ M  mÀ M  uÀ M  }À M  …À M  À M  •À M  À M  ¥À M  ­À M  µÀ M  ½À M  ÅÀ M  ÍÀ M  ÕÀ M  ÝÀ M  åÀ M  íÀ M  õÀ M  ýÀ M  Á M  
Á M  Á M  Á M  %Á M  -Á M  5Á M  =Á M  EÁ M  MÁ M  UÁ M  ]Á M  eÁ M  mÁ M  uÁ M  }Á M  …Á M  Á M  •Á M  Á M  ¥Á M  ­Á M  µÁ M  ½Á M  ÅÁ M  ÍÁ M  ÕÁ M  ÝÁ M  åÁ M  íÁ M  õÁ M  ýÁ M  Â M  
Â M  Â M  Â M  %Â M  -Â M  5Â M  =Â M  EÂ M  MÂ M  UÂ M  ]Â M  eÂ M  mÂ M  uÂ M  }Â M  …Â M  Â M  •Â M  Â M  ¥Â M  ­Â M  µÂ M  ½Â M  ÅÂ M  ÍÂ M  ÕÂ M  ÝÂ M  åÂ M  íÂ M  õÂ M  ýÂ M  Ã M  
Ã M  Ã M  Ã M  %Ã M  -Ã M  5Ã M  =Ã M  EÃ M  MÃ M  UÃ M  ]Ã M  eÃ M  mÃ M  uÃ M  }Ã M  …Ã M  Ã M  •Ã M  Ã M  ¥Ã M  ­Ã M  µÃ M  ½Ã M  ÅÃ M  ÍÃ M  ÕÃ M  ÝÃ M  åÃ M  íÃ M  õÃ M  ýÃ M  Ä M  
Ä M  Ä M  Ä M  %Ä M  -Ä M  5Ä M  =Ä M  EÄ M  MÄ M  UÄ M  ]Ä M  eÄ M  mÄ M  uÄ M  }Ä M  …Ä M  Ä M  •Ä M  Ä M  ¥Ä M  ­Ä M  µÄ M  ½Ä M  ÅÄ M  ÍÄ M  ÕÄ M  ÝÄ M  åÄ M  íÄ M  õÄ M  ýÄ M  Å M  
Å M  Å M  Å M  %Å M  -Å M  5Å M  =Å M  EÅ M  MÅ M  UÅ M  ]Å M  eÅ M  mÅ M  uÅ M  }Å M  …Å M  Å M  •Å M  Å M  ¥Å M  ­Å M  µÅ M  ½Å M  ÅÅ M  ÍÅ M  ÕÅ M  ÝÅ M  åÅ M  íÅ M  õÅ M  ýÅ M  Æ M  
Æ M  Æ M  Æ M  %Æ M  -Æ M  5Æ M  =Æ M  EÆ M  MÆ M  UÆ M  ]Æ M  eÆ M  mÆ M  uÆ M  }Æ M  …Æ M  Æ M  •Æ M  Æ M  ¥Æ M  ­Æ M  µÆ M  ½Æ M  ÅÆ M  ÍÆ M  ÕÆ M  ÝÆ M  åÆ M  íÆ M  õÆ M  ýÆ M  Ç M  
Ç M  Ç M  Ç M  %Ç M  -Ç M  5Ç M  =Ç M  EÇ M  MÇ M  UÇ M  ]Ç M  eÇ M  mÇ M  uÇ M  }Ç M  …Ç M  Ç M  •Ç M  Ç M  ¥Ç M  ­Ç M  µÇ M  ½Ç M  ÅÇ M  ÍÇ M  ÕÇ M  ÝÇ M  åÇ M  íÇ M  õÇ M  ýÇ M  È M  
È M  È M  È M  %È M  -È M  5È M  =È M  EÈ M  MÈ M  UÈ M  ]È M  eÈ M  mÈ M  uÈ M  }È M  …È M  È M  •È M  È M  ¥È M  ­È M  µÈ M  ½È M  ÅÈ M  ÍÈ M  ÕÈ M  ÝÈ M  åÈ M  íÈ M  õÈ M  ýÈ M  É M  
É M  É M  É M  %É M  -É M  5É M  =É M  EÉ M  MÉ M  UÉ M  ]É M  eÉ M  mÉ M  uÉ M  }É M  …É M  É M  •É M  É M  ¥É M  ­É M  µÉ M  ½É M  ÅÉ M  ÍÉ M  ÕÉ M  ÝÉ M  åÉ M  íÉ M  õÉ M  ýÉ M  Ê M  
Ê M  Ê M  Ê M  %Ê M  -Ê M  5Ê M  =Ê M  EÊ M  MÊ M  UÊ M  ]Ê M  eÊ M  mÊ M  uÊ M  }Ê M  …Ê M  Ê M  •Ê M  Ê M  ¥Ê M  ­Ê M  µÊ M  ½Ê M  ÅÊ M  ÍÊ M  ÕÊ M  ÝÊ M  åÊ M  íÊ M  õÊ M  ýÊ M  Ë M  
Ë M  Ë M  Ë M  %Ë M  -Ë M  5Ë M  =Ë M  EË M  MË M  UË M  ]Ë M  eË M  mË M  uË M  }Ë M  …Ë M  Ë M  •Ë M  Ë M  ¥Ë M  ­Ë M  µË M  ½Ë M  ÅË M  ÍË M  ÕË M  ÝË M  åË M  íË M  õË M  ýË M  Ì M  
Ì M  Ì M  Ì M  %Ì M  -Ì M  5Ì M  =Ì M  EÌ M  MÌ M  UÌ M  ]Ì M  eÌ M  mÌ M  uÌ M  }Ì M  …Ì M  Ì M  •Ì M  Ì M  ¥Ì M  ­Ì M  µÌ M  ½Ì M  ÅÌ M  ÍÌ M  ÕÌ M  ÝÌ M  åÌ M  íÌ M  õÌ M  ýÌ M  Í M  
Í M  Í M  Í M  %Í M  -Í M  5Í M  =Í M  EÍ M  MÍ M  UÍ M  ]Í M  eÍ M  mÍ M  uÍ M  }Í M  …Í M  Í M  •Í M  Í M  ¥Í M  ­Í M  µÍ M  ½Í M  ÅÍ M  ÍÍ M  ÕÍ M  ÝÍ M  åÍ M  íÍ M  õÍ M  ýÍ M  Î M  
Î M  Î M  Î M  %Î M  -Î M  5Î M  =Î M  EÎ M  MÎ M  UÎ M  ]Î M  eÎ M  mÎ M  uÎ M  }Î M  …Î M  Î M  •Î M  Î M  ¥Î M  ­Î M  µÎ M  ½Î M  ÅÎ M  ÍÎ M  ÕÎ M  ÝÎ M  åÎ M  íÎ M  õÎ M  ýÎ M  Ï M  
Ï M  Ï M  Ï M  %Ï M  -Ï M  5Ï M  =Ï M  EÏ M  MÏ M  UÏ M  ]Ï M  eÏ M  mÏ M  uÏ M  }Ï M  …Ï M  Ï M  •Ï M  Ï M  ¥Ï M  ­Ï M  µÏ M  ½Ï M  ÅÏ M  ÍÏ M  ÕÏ M  ÝÏ M  åÏ M  íÏ M  õÏ M  ýÏ M  Ð M  
Ð M  Ð M  Ð M  %Ð M  -Ð M  5Ð M  =Ð M  EÐ M  MÐ M  UÐ M  ]Ð M  eÐ M  mÐ M  uÐ M  }Ð M  …Ð M  Ð M  •Ð M  Ð M  ¥Ð M  ­Ð M  µÐ M  ½Ð M  ÅÐ M  ÍÐ M  ÕÐ M  ÝÐ M  åÐ M  íÐ M  õÐ M  ýÐ M  Ñ M  
Ñ M  Ñ M  Ñ M  %Ñ M  -Ñ M  5Ñ M  =Ñ M  EÑ M  MÑ M  UÑ M  ]Ñ M  eÑ M  mÑ M  uÑ M  }Ñ M  …Ñ M  Ñ M  •Ñ M  Ñ M  ¥Ñ M  ­Ñ M  µÑ M  ½Ñ M  ÅÑ M  ÍÑ M  ÕÑ M  ÝÑ M  åÑ M  íÑ M  õÑ M  ýÑ M  Ò M  
Ò M  Ò M  Ò M  %Ò M  -Ò M  5Ò M  =Ò M  EÒ M  MÒ M  UÒ M  ]Ò M  eÒ M  mÒ M  uÒ M  }Ò M  …Ò M  Ò M  •Ò M  Ò M  ¥Ò M  ­Ò M  µÒ M  ½Ò M  ÅÒ M  ÍÒ M  ÕÒ M  ÝÒ M  åÒ M  íÒ M  õÒ M  ýÒ M  Ó M  
Ó M  Ó M  Ó M  %Ó M  -Ó M  5Ó M  =Ó M  EÓ M  MÓ M  UÓ M  ]Ó M  eÓ M  mÓ M  uÓ M  }Ó M  …Ó M  Ó M  •Ó M  Ó M  ¥Ó M  ­Ó M  µÓ M  ½Ó M  ÅÓ M  ÍÓ M  ÕÓ M  ÝÓ M  åÓ M  íÓ M  õÓ M  ýÓ M  Ô M  
Ô M  Ô M  Ô M  %Ô M  -Ô M  5Ô M  =Ô M  EÔ M  MÔ M  UÔ M  ]Ô M  eÔ M  mÔ M  uÔ M  }Ô M  …Ô M  Ô M  •Ô M  Ô M  ¥Ô M  ­Ô M  µÔ M  ½Ô M  ÅÔ M  ÍÔ M  ÕÔ M  ÝÔ M  åÔ M  íÔ M  õÔ M  ýÔ M  Õ M  
Õ M  Õ M  Õ M  %Õ M  -Õ M  5Õ M  =Õ M  EÕ M  MÕ M  UÕ M  ]Õ M  eÕ M  mÕ M  uÕ M  }Õ M  …Õ M  Õ M  •Õ M  Õ M  ¥Õ M  ­Õ M  µÕ M  ½Õ M  ÅÕ M  ÍÕ M  ÕÕ M  ÝÕ M  åÕ M  íÕ M  õÕ M  ýÕ M  Ö M  
Ö M  Ö M  Ö M  %Ö M  -Ö M  5Ö M  =Ö M  EÖ M  MÖ M  UÖ M  ]Ö M  eÖ M  mÖ M  uÖ M  }Ö M  …Ö M  Ö M  •Ö M  Ö M  ¥Ö M  ­Ö M  µÖ M  ½Ö M  ÅÖ M  ÍÖ M  ÕÖ M  ÝÖ M  åÖ M  íÖ M  õÖ M  ýÖ M  × M  
× M  × M  × M  %× M  -× M  5× M  =× M  E× M  M× M  U× M  ]× M  e× M  m× M  u× M  }× M  …× M  × M  •× M  × M  ¥× M  ­× M  µ× M  ½× M  Å× M  Í× M  Õ× M  Ý× M  å× M  í× M  õ× M  ý× M  Ø M  
Ø M  Ø M  Ø M  %Ø M  -Ø M  5Ø M  =Ø M  EØ M  MØ M  UØ M  ]Ø M  eØ M  mØ M  uØ M  }Ø M  …Ø M  Ø M  •Ø M  Ø M  ¥Ø M  ­Ø M  µØ M  ½Ø M  ÅØ M  ÍØ M  ÕØ M  ÝØ M  åØ M  íØ M  õØ M  ýØ M  Ù M  
Ù M  Ù M  Ù M  %Ù M  -Ù M  5Ù M  =Ù M  EÙ M  MÙ M  UÙ M  ]Ù M  eÙ M  mÙ M  uÙ M  }Ù M  …Ù M  Ù M  •Ù M  Ù M  ¥Ù M  ­Ù M  µÙ M  ½Ù M  ÅÙ M  ÍÙ M  ÕÙ M  ÝÙ M  åÙ M  íÙ M  õÙ M  ýÙ M  Ú M  
Ú M  Ú M  Ú M  %Ú M  -Ú M  5Ú M  =Ú M  EÚ M  MÚ M  UÚ M  ]Ú M  eÚ M  mÚ M  uÚ M  }Ú M  …Ú M  Ú M  •Ú M  Ú M  ¥Ú M  ­Ú M  µÚ M  ½Ú M  ÅÚ M  ÍÚ M  ÕÚ M  ÝÚ M  åÚ M  íÚ M  õÚ M  ýÚ M  Û M  
Û M  Û M  Û M  %Û M  -Û M  5Û M  =Û M  EÛ M  MÛ M  UÛ M  ]Û M  eÛ M  mÛ M  uÛ M  }Û M  …Û M  Û M  •Û M  Û M  ¥Û M  ­Û M  µÛ M  ½Û M  ÅÛ M  ÍÛ M  ÕÛ M  ÝÛ M  åÛ M  íÛ M  õÛ M  ýÛ M  Ü M  
Ü M  Ü M  Ü M  %Ü M  -Ü M  5Ü M  =Ü M  EÜ M  MÜ M  UÜ M  ]Ü M  eÜ M  mÜ M  uÜ M  }Ü M  …Ü M  Ü M  •Ü M  Ü M  ¥Ü M  ­Ü M  µÜ M  ½Ü M  ÅÜ M  ÍÜ M  ÕÜ M  ÝÜ M  åÜ M  íÜ M  õÜ M  ýÜ M  Ý M  
Ý M  Ý M  Ý M  %Ý M  -Ý M  5Ý M  =Ý M  EÝ M  MÝ M  UÝ M  ]Ý M  eÝ M  mÝ M  uÝ M  }Ý M  …Ý M  Ý M  •Ý M  Ý M  ¥Ý M  ­Ý M  µÝ M  ½Ý M  ÅÝ M  ÍÝ M  ÕÝ M  ÝÝ M  åÝ M  íÝ M  õÝ M  ýÝ M  Þ M  
Þ M  Þ M  Þ M  %Þ M  -Þ M  5Þ M  =Þ M  EÞ M  MÞ M  UÞ M  ]Þ M  eÞ M  mÞ M  uÞ M  }Þ M  …Þ M  Þ M  •Þ M  Þ M  ¥Þ M  ­Þ M  µÞ M  ½Þ M  ÅÞ M  ÍÞ M  ÕÞ M  ÝÞ M  åÞ M  íÞ M  õÞ M  ýÞ M  ß M  
ß M  ß M  ß M  %ß M  -ß M  5ß M  =ß M  Eß M  Mß M  Uß M  ]ß M  eß M  mß M  uß M  }ß M  …ß M  ß M  •ß M  ß M  ¥ß M  ­ß M  µß M  ½ß M  Åß M  Íß M  Õß M  Ýß M  åß M  íß M  õß M  ýß M  à M  
à M  à M  à M  %à M  -à M  5à M  =à M  Eà M  Mà M  Uà M  ]à M  eà M  mà M  uà M  }à M  …à M  à M  •à M  à M  ¥à M  ­à M  µà M  ½à M  Åà M  Íà M  Õà M  Ýà M  åà M  íà M  õà M  ýà M  á M  
á M  á M  á M  %á M  -á M  5á M  =á M  Eá M  Má M  Uá M  ]á M  eá M  má M  uá M  }á M  …á M  á M  •á M  á M  ¥á M  ­á M  µá M  ½á M  Åá M  Íá M  Õá M  Ýá M  åá M  íá M  õá M  ýá M  â M  
â M  â M  â M  %â M  -â M  5â M  =â M  Eâ M  Mâ M  Uâ M  ]â M  eâ M  mâ M  uâ M  }â M  …â M  â M  •â M  â M  ¥â M  ­â M  µâ M  ½â M  Åâ M  Íâ M  Õâ M  Ýâ M  åâ M  íâ M  õâ M  ýâ M  ã M  
ã M  ã M  ã M  %ã M  -ã M  5ã M  =ã M  Eã M  Mã M  Uã M  ]ã M  eã M  mã M  uã M  }ã M  …ã M  ã M  •ã M  ã M  ¥ã M  ­ã M  µã M  ½ã M  Åã M  Íã M  Õã M  Ýã M  åã M  íã M  õã M  ýã M  ä M  
ä M  ä M  ä M  %ä M  -ä M  5ä M  =ä M  Eä M  Mä M  Uä M  ]ä M  eä M  mä M  uä M  }ä M  …ä M  ä M  •ä M  ä M  ¥ä M  ­ä M  µä M  ½ä M  Åä M  Íä M  Õä M  Ýä M  åä M  íä M  õä M  ýä M  å M  
å M  å M  å M  %å M  -å M  5å M  =å M  Eå M  Må M  Uå M  ]å M  eå M  må M  uå M  }å M  …å M  å M  •å M  å M  ¥å M  ­å M  µå M  ½å M  Åå M  Íå M  Õå M  Ýå M  åå M  íå M  õå M  ýå M  æ M  
æ M  æ M  æ M  %æ M  -æ M  5æ M  =æ M  Eæ M  Mæ M  Uæ M  ]æ M  eæ M  mæ M  uæ M  }æ M  …æ M  æ M  •æ M  æ M  ¥æ M  ­æ M  µæ M  ½æ M  Åæ M  Íæ M  Õæ M  Ýæ M  åæ M  íæ M  õæ M  ýæ M  ç M  
ç M  ç M  ç M  %ç M  -ç M  5ç M  =ç M  Eç M  Mç M  Uç M  ]ç M  eç M  mç M  uç M  }ç M  …ç M  ç M  •ç M  ç M  ¥ç M  ­ç M  µç M  ½ç M  Åç M  Íç M  Õç M  Ýç M  åç M  íç M  õç M  ýç M  è M  
è M  è M  è M  %è M  -è M  5è M  =è M  Eè M  Mè M  Uè M  ]è M  eè M  mè M  uè M  }è M  …è M  è M  •è M  è M  ¥è M  ­è M  µè M  ½è M  Åè M  Íè M  Õè M  Ýè M  åè M  íè M  õè M  ýè M  é M  
é M  é M  é M  %é M  -é M  5é M  =é M  Eé M  Mé M  Ué M  ]é M  eé M  mé M  ué M  }é M  …é M  é M  •é M  é M  ¥é M  ­é M  µé M  ½é M  Åé M  Íé M  Õé M  Ýé M  åé M  íé M  õé M  ýé M  ê M  
ê M  ê M  ê M  %ê M  -ê M  5ê M  =ê M  Eê M  Mê M  Uê M  ]ê M  eê M  mê M  uê M  }ê M  …ê M  ê M  •ê M  ê M  ¥ê M  ­ê M  µê M  ½ê M  Åê M  Íê M  Õê M  Ýê M  åê M  íê M  õê M  ýê M  ë M  
ë M  ë M  ë M  %ë M  -ë M  5ë M  =ë M  Eë M  Më M  Uë M  ]ë M  eë M  më M  uë M  }ë M  …ë M  ë M  •ë M  ë M  ¥ë M  ­ë M  µë M  ½ë M  Åë M  Íë M  Õë M  Ýë M  åë M  íë M  õë M  ýë M  ì M  
ì M  ì M  ì M  %ì M  -ì M  5ì M  =ì M  Eì M  Mì M  Uì M  ]ì M  eì M  mì M  uì M  }ì M  …ì M  ì M  •ì M  ì M  ¥ì M  ­ì M  µì M  ½ì M  Åì M  Íì M  Õì M  Ýì M  åì M  íì M  õì M  ýì M  í M  
í M  í M  í M  %í M  -í M  5í M  =í M  Eí M  Mí M  Uí M  ]í M  eí M  mí M  uí M  }í M  …í M  í M  •í M  í M  ¥í M  ­í M  µí M  ½í M  Åí M  Íí M  Õí M  Ýí M  åí M  íí M  õí M  ýí M  î M  
î M  î M  î M  %î M  -î M  5î M  =î M  Eî M  Mî M  Uî M  ]î M  eî M  mî M  uî M  }î M  …î M  î M  •î M  î M  ¥î M  ­î M  µî M  ½î M  Åî M  Íî M  Õî M  Ýî M  åî M  íî M  õî M  ýî M  ï M  
ï M  ï M  ï M  %ï M  -ï M  5ï M  =ï M  Eï M  Mï M  Uï M  ]ï M  eï M  mï M  uï M  }ï M  …ï M  ï M  •ï M  ï M  ¥ï M  ­ï M  µï M  ½ï M  Åï M  Íï M  Õï M  Ýï M  åï M  íï M  õï M  ýï M  ð M  
ð M  ð M  ð M  %ð M  -ð M  5ð M  =ð M  Eð M  Mð M  Uð M  ]ð M  eð M  mð M  uð M  }ð M  …ð M  ð M  •ð M  ð M  ¥ð M  ­ð M  µð M  ½ð M  Åð M  Íð M  Õð M  Ýð M  åð M  íð M  õð M  ýð M  ñ M  
ñ M  ñ M  ñ M  %ñ M  -ñ M  5ñ M  =ñ M  Eñ M  Mñ M  Uñ M  ]ñ M  eñ M  mñ M  uñ M  }ñ M  …ñ M  ñ M  •ñ M  ñ M  ¥ñ M  ­ñ M  µñ M  ½ñ M  Åñ M  Íñ M  Õñ M  Ýñ M  åñ M  íñ M  õñ M  ýñ M  ò M  
ò M  ò M  ò M  %ò M  -ò M  5ò M  =ò M  Eò M  Mò M  Uò M  ]ò M  eò M  mò M  uò M  }ò M  …ò M  ò M  •ò M  ò M  ¥ò M  ­ò M  µò M  ½ò M  Åò M  Íò M  Õò M  Ýò M  åò M  íò M  õò M  ýò M  ó M  
ó M  ó M  ó M  %ó M  -ó M  5ó M  =ó M  Eó M  Mó M  Uó M  ]ó M  eó M  mó M  uó M  }ó M  …ó M  ó M  •ó M  ó M  ¥ó M  ­ó M  µó M  ½ó M  Åó M  Íó M  Õó M  Ýó M  åó M  íó M  õó M  ýó M  ô M  
ô M  ô M  ô M  %ô M  -ô M  5ô M  =ô M  Eô M  Mô M  Uô M  ]ô M  eô M  mô M  uô M  }ô M  …ô M  ô M  •ô M  ô M  ¥ô M  ­ô M  µô M  ½ô M  Åô M  Íô M  Õô M  Ýô M  åô M  íô M  õô M  ýô M  õ M  
õ M  õ M  õ M  %õ M  -õ M  5õ M  =õ M  Eõ M  Mõ M  Uõ M  ]õ M  eõ M  mõ M  uõ M  }õ M  …õ M  õ M  •õ M  õ M  ¥õ M  ­õ M  µõ M  ½õ M  Åõ M  Íõ M  Õõ M  Ýõ M  åõ M  íõ M  õõ M  ýõ M  ö M  
ö M  ö M  ö M  %ö M  -ö M  5ö M  =ö M  Eö M  Mö M  Uö M  ]ö M  eö M  mö M  uö M  }ö M  …ö M  ö M  •ö M  ö M  ¥ö M  ­ö M  µö M  ½ö M  Åö M  Íö M  Õö M  Ýö M  åö M  íö M  õö M  ýö M  ÷ M  
÷ M  ÷ M  ÷ M  %÷ M  -÷ M  5÷ M  =÷ M  E÷ M  M÷ M  U÷ M  ]÷ M  e÷ M  m÷ M  u÷ M  }÷ M  …÷ M  ÷ M  •÷ M  ÷ M  ¥÷ M  ­÷ M  µ÷ M  ½÷ M  Å÷ M  Í÷ M  Õ÷ M  Ý÷ M  å÷ M  í÷ M  õ÷ M  ý÷ M  ø M  
ø M  ø M  ø M  %ø M  -ø M  5ø M  =ø M  Eø M  Mø M  Uø M  ]ø M  eø M  mø M  uø M  }ø M  …ø M  ø M  •ø M  ø M  ¥ø M  ­ø M  µø M  ½ø M  Åø M  Íø M  Õø M  Ýø M  åø M  íø M  õø M  ýø M  ù M  
ù M  ù M  ù M  %ù M  -ù M  5ù M  =ù M  Eù M  Mù M  Uù M  ]ù M  eù M  mù M  uù M  }ù M  …ù M  ù M  •ù M  ù M  ¥ù M  ­ù M  µù M  ½ù M  Åù M  Íù M  Õù M  Ýù M  åù M  íù M  õù M  ýù M  ú M  
ú M  ú M  ú M  %ú M  -ú M  5ú M  =ú M  Eú M  Mú M  Uú M  ]ú M  eú M  mú M  uú M  }ú M  …ú M  ú M  •ú M  ú M  ¥ú M  ­ú M  µú M  ½ú M  Åú M  Íú M  Õú M  Ýú M  åú M  íú M  õú M  ýú M  û M  
û M  û M  û M  %û M  -û M  5û M  =û M  Eû M  Mû M  Uû M  ]û M  eû M  mû M  uû M  }û M  …û M  û M  •û M  û M  ¥û M  ­û M  µû M  ½û M  Åû M  Íû M  Õû M  Ýû M  åû M  íû M  õû M  ýû M  ü M  
ü M  ü M  ü M  %ü M  -ü M  5ü M  =ü M  Eü M  Mü M  Uü M  ]ü M  eü M  mü M  uü M  }ü M  …ü M  ü M  •ü M  ü M  ¥ü M  ­ü M  µü M  ½ü M  Åü M  Íü M  Õü M  Ýü M  åü M  íü M  õü M  ýü M  ý M  
ý M  ý M  ý M  %ý M  -ý M  5ý M  =ý M  Eý M  Mý M  Uý M  ]ý M  eý M  mý M  uý M  }ý M  …ý M  ý M  •ý M  ý M  ¥ý M  ­ý M  µý M  ½ý M  Åý M  Íý M  Õý M  Ýý M  åý M  íý M  õý M  ýý M  þ M  
þ M  þ M  þ M  %þ M  -þ M  5þ M  =þ M  Eþ M  Mþ M  Uþ M  ]þ M  eþ M  mþ M  uþ M  }þ M  …þ M  þ M  •þ M  þ M  ¥þ M  ­þ M  µþ M  ½þ M  Åþ M  Íþ M  Õþ M  Ýþ M  åþ M  íþ M  õþ M  ýþ M  ÿ M  
ÿ M  ÿ M  ÿ M  %ÿ M  -ÿ M  5ÿ M  =ÿ M  Eÿ M  Mÿ M  Uÿ M  ]ÿ M  eÿ M  mÿ M  uÿ M  }ÿ M  …ÿ M  ÿ M  •ÿ M  ÿ M  ¥ÿ M  ­ÿ M  µÿ M  ½ÿ M  Åÿ M  Íÿ M  Õÿ M  Ýÿ M  åÿ M  íÿ M  õÿ M  ýÿ M    M  
  M    M    M  %  M  -  M  5  M  =  M  E  M  M  M  U  M  ]  M  e  M  m  M  u  M  }  M  …  M    M  •  M    M  ¥  M  ­  M  µ  M  ½  M  Å  M  Í  M  Õ  M  Ý  M  å  M  í  M  õ  M  ý  M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M    M  
  M    M    M  %  M  -  M  5  M  =  M  E  M  M  M  U  M  ]  M  e  M  m  M  u  M  }  M  …  M    M  •  M    M  ¥  M  ­  M  µ  M  ½  M  Å  M  Í  M  Õ  M  Ý  M  å  M  í  M  õ  M  ý  M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M  	 M  
	 M  	 M  	 M  %	 M  -	 M  5	 M  =	 M  E	 M  M	 M  U	 M  ]	 M  e	 M  m	 M  u	 M  }	 M  …	 M  	 M  •	 M  	 M  ¥	 M  ­	 M  µ	 M  ½	 M  Å	 M  Í	 M  Õ	 M  Ý	 M  å	 M  í	 M  õ	 M  ý	 M  
 M  
 M  
 M  
 M  %
 M  -
 M  5
 M  =
 M  E
 M  M
 M  U
 M  ]
 M  e
 M  m
 M  u
 M  }
 M  …
 M  
 M  •
 M  
 M  ¥
 M  ­
 M  µ
 M  ½
 M  Å
 M  Í
 M  Õ
 M  Ý
 M  å
 M  í
 M  õ
 M  ý
 M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M  
 M  

 M  
 M  
 M  %
 M  -
 M  5
 M  =
 M  E
 M  M
 M  U
 M  ]
 M  e
 M  m
 M  u
 M  }
 M  …
 M  
 M  •
 M  
 M  ¥
 M  ­
 M  µ
 M  ½
 M  Å
 M  Í
 M  Õ
 M  Ý
 M  å
 M  í
 M  õ
 M  ý
 M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M   M  
 M   M   M  % M  - M  5 M  = M  E M  M M  U M  ] M  e M  m M  u M  } M  … M   M  • M   M  ¥ M  ­ M  µ M  ½ M  Å M  Í M  Õ M  Ý M  å M  í M  õ M  ý M    M  
  M    M    M  %  M  -  M  5  M  =  M  E  M  M  M  U  M  ]  M  e  M  m  M  u  M  }  M  …  M    M  •  M    M  ¥  M  ­  M  µ  M  ½  M  Å  M  Í  M  Õ  M  Ý  M  å  M  í  M  õ  M  ý  M  ! M  
! M  ! M  ! M  %! M  -! M  5! M  =! M  E! M  M! M  U! M  ]! M  e! M  m! M  u! M  }! M  …! M  ! M  •! M  ! M  ¥! M  ­! M  µ! M  ½! M  Å! M  Í! M  Õ! M  Ý! M  å! M  í! M  õ! M  ý! M  " M  
" M  " M  " M  %" M  -" M  5" M  =" M  E" M  M" M  U" M  ]" M  e" M  m" M  u" M  }" M  …" M  " M  •" M  " M  ¥" M  ­" M  µ" M  ½" M  Å" M  Í" M  Õ" M  Ý" M  å" M  í" M  õ" M  ý" M  # M  
# M  # M  # M  %# M  -# M  5# M  =# M  E# M  M# M  U# M  ]# M  e# M  m# M  u# M  }# M  …# M  # M  •# M  # M  ¥# M  ­# M  µ# M  ½# M  Å# M  Í# M  Õ# M  Ý# M  å# M  í# M  õ# M  ý# M  $ M  
$ M  $ M  $ M  %$ M  -$ M  5$ M  =$ M  E$ M  M$ M  U$ M  ]$ M  e$ M  m$ M  u$ M  }$ M  …$ M  $ M  •$ M  $ M  ¥$ M  ­$ M  µ$ M  ½$ M  Å$ M  Í$ M  Õ$ M  Ý$ M  å$ M  í$ M  õ$ M  ý$ M  % M  
% M  % M  % M  %% M  -% M  5% M  =% M  E% M  M% M  U% M  ]% M  e% M  m% M  u% M  }% M  …% M  % M  •% M  % M  ¥% M  ­% M  µ% M  ½% M  Å% M  Í% M  Õ% M  Ý% M  å% M  í% M  õ% M  ý% M  & M  
& M  & M  & M  %& M  -& M  5& M  =& M  E& M  M& M  U& M  ]& M  e& M  m& M  u& M  }& M  …& M  & M  •& M  & M  ¥& M  ­& M  µ& M  ½& M  Å& M  Í& M  Õ& M  Ý& M  å& M  í& M  õ& M  ý& M  ' M  
' M  ' M  ' M  %' M  -' M  5' M  =' M  E' M  M' M  U' M  ]' M  e' M  m' M  u' M  }' M  …' M  ' M  •' M  ' M  ¥' M  ­' M  µ' M  ½' M  Å' M  Í' M  Õ' M  Ý' M  å' M  í' M  õ' M  ý' M  ( M  
( M  ( M  ( M  %( M  -( M  5( M  =( M  E( M  M( M  U( M  ]( M  e( M  m( M  u( M  }( M  …( M  ( M  •( M  ( M  ¥( M  ­( M  µ( M  ½( M  Å( M  Í( M  Õ( M  Ý( M  å( M  í( M  õ( M  ý( M  ) M  
) M  ) M  ) M  %) M  -) M  5) M  =) M  E) M  M) M  U) M  ]) M  e) M  m) M  u) M  }) M  …) M  ) M  •) M  ) M  ¥) M  ­) M  µ) M  ½) M  Å) M  Í) M  Õ) M  Ý) M  å) M  í) M  õ) M  ý) M  * M  
* M  * M  * M  %* M  -* M  5* M  =* M  E* M  M* M  U* M  ]* M  e* M  m* M  u* M  }* M  …* M  * M  •* M  * M  ¥* M  ­* M  µ* M  ½* M  Å* M  Í* M  Õ* M  Ý* M  å* M  í* M  õ* M  ý* M  + M  
+ M  + M  + M  %+ M  -+ M  5+ M  =+ M  E+ M  M+ M  U+ M  ]+ M  e+ M  m+ M  u+ M  }+ M  …+ M  + M  •+ M  + M  ¥+ M  ­+ M  µ+ M  ½+ M  Å+ M  Í+ M  Õ+ M  Ý+ M  å+ M  í+ M  õ+ M  ý+ M  , M  
, M  , M  , M  %, M  -, M  5, M  =, M  E, M  M, M  U, M  ], M  e, M  m, M  u, M  }, M  …, M  , M  •, M  , M  ¥, M  ­, M  µ, M  ½, M  Å, M  Í, M  Õ, M  Ý, M  å, M  í, M  õ, M  ý, M  - M  
- M  - M  - M  %- M  -- M  5- M  =- M  E- M  M- M  U- M  ]- M  e- M  m- M  u- M  }- M  …- M  - M  •- M  - M  ¥- M  ­- M  µ- M  ½- M  Å- M  Í- M  Õ- M  Ý- M  å- M  í- M  õ- M  ý- M  . M  
. M  . M  . M  %. M  -. M  5. M  =. M  E. M  M. M  U. M  ]. M  e. M  m. M  u. M  }. M  …. M  . M  •. M  . M  ¥. M  ­. M  µ. M  ½. M  Å. M  Í. M  Õ. M  Ý. M  å. M  í. M  õ. M  ý. M  / M  
/ M  / M  / M  %/ M  -/ M  5/ M  =/ M  E/ M  M/ M  U/ M  ]/ M  e/ M  m/ M  u/ M  }/ M  …/ M  / M  •/ M  / M  ¥/ M  ­/ M  µ/ M  ½/ M  Å/ M  Í/ M  Õ/ M  Ý/ M  å/ M  í/ M  õ/ M  ý/ M  0 M  
0 M  0 M  0 M  %0 M  -0 M  50 M  =0 M  E0 M  M0 M  U0 M  ]0 M  e0 M  m0 M  u0 M  }0 M  …0 M  0 M  •0 M  0 M  ¥0 M  ­0 M  µ0 M  ½0 M  Å0 M  Í0 M  Õ0 M  Ý0 M  å0 M  í0 M  õ0 M  ý0 M  1 M  
1 M  1 M  1 M  %1 M  -1 M  51 M  =1 M  E1 M  M1 M  U1 M  ]1 M  e1 M  m1 M  u1 M  }1 M  …1 M  1 M  •1 M  1 M  ¥1 M  ­1 M  µ1 M  ½1 M  Å1 M  Í1 M  Õ1 M  Ý1 M  å1 M  í1 M  õ1 M  ý1 M  2 M  
2 M  2 M  2 M  %2 M  -2 M  52 M  =2 M  E2 M  M2 M  U2 M  ]2 M  e2 M  m2 M  u2 M  }2 M  …2 M  2 M  •2 M  2 M  ¥2 M  ­2 M  µ2 M  ½2 M  Å2 M  Í2 M  Õ2 M  Ý2 M  å2 M  í2 M  õ2 M  ý2 M  3 M  
3 M  3 M  3 M  %3 M  -3 M  53 M  =3 M  E3 M  M3 M  U3 M  ]3 M  e3 M  m3 M  u3 M  }3 M  …3 M  3 M  •3 M  3 M  ¥3 M  ­3 M  µ3 M  ½3 M  Å3 M  Í3 M  Õ3 M  Ý3 M  å3 M  í3 M  õ3 M  ý3 M  4 M  
4 M  4 M  4 M  %4 M  -4 M  54 M  =4 M  E4 M  M4 M  U4 M  ]4 M  e4 M  m4 M  u4 M  }4 M  …4 M  4 M  •4 M  4 M  ¥4 M  ­4 M  µ4 M  ½4 M  Å4 M  Í4 M  Õ4 M  Ý4 M  å4 M  í4 M  õ4 M  ý4 M  5 M  
5 M  5 M  5 M  %5 M  -5 M  55 M  =5 M  E5 M  M5 M  U5 M  ]5 M  e5 M  m5 M  u5 M  }5 M  …5 M  5 M  •5 M  5 M  ¥5 M  ­5 M  µ5 M  ½5 M  Å5 M  Í5 M  Õ5 M  Ý5 M  å5 M  í5 M  õ5 M  ý5 M  6 M  
6 M  6 M  6 M  %6 M  -6 M  56 M  =6 M  E6 M  M6 M  U6 M  ]6 M  e6 M  m6 M  u6 M  }6 M  …6 M  6 M  •6 M  6 M  ¥6 M  ­6 M  µ6 M  ½6 M  Å6 M  Í6 M  Õ6 M  Ý6 M  å6 M  í6 M  õ6 M  ý6 M  7 M  
7 M  7 M  7 M  %7 M  -7 M  57 M  =7 M  E7 M  M7 M  U7 M  ]7 M  e7 M  m7 M  u7 M  }7 M  …7 M  7 M  •7 M  7 M  ¥7 M  ­7 M  µ7 M  ½7 M  Å7 M  Í7 M  Õ7 M  Ý7 M  å7 M  í7 M  õ7 M  ý7 M  8 M  
8 M  8 M  8 M  %8 M  -8 M  58 M  =8 M  E8 M  M8 M  U8 M  ]8 M  e8 M  m8 M  u8 M  }8 M  …8 M  8 M  •8 M  8 M  ¥8 M  ­8 M  µ8 M  ½8 M  Å8 M  Í8 M  Õ8 M  Ý8 M  å8 M  í8 M  õ8 M  ý8 M  9 M  
9 M  9 M  9 M  %9 M  -9 M  59 M  =9 M  E9 M  M9 M  U9 M  ]9 M  e9 M  m9 M  u9 M  }9 M  …9 M  9 M  •9 M  9 M  ¥9 M  ­9 M  µ9 M  ½9 M  Å9 M  Í9 M  Õ9 M  Ý9 M  å9 M  í9 M  õ9 M  ý9 M  : M  
: M  : M  : M  %: M  -: M  5: M  =: M  E: M  M: M  U: M  ]: M  e: M  m: M  u: M  }: M  …: M  : M  •: M  : M  ¥: M  ­: M  µ: M  ½: M  Å: M  Í: M  Õ: M  Ý: M  å: M  í: M  õ: M  ý: M  ; M  
; M  ; M  ; M  %; M  -; M  5; M  =; M  E; M  M; M  U; M  ]; M  e; M  m; M  u; M  }; M  …; M  ; M  •; M  ; M  ¥; M  ­; M  µ; M  ½; M  Å; M  Í; M  Õ; M  Ý; M  å; M  í; M  õ; M  ý; M  < M  
< M  < M  < M  %< M  -< M  5< M  =< M  E< M  M< M  U< M  ]< M  e< M  m< M  u< M  }< M  …< M  < M  •< M  < M  ¥< M  ­< M  µ< M  ½< M  Å< M  Í< M  Õ< M  Ý< M  å< M  í< M  õ< M  ý< M  = M  
= M  = M  = M  %= M  -= M  5= M  == M  E= M  M= M  U= M  ]= M  e= M  m= M  u= M  }= M  …= M  = M  •= M  = M  ¥= M  ­= M  µ= M  ½= M  Å= M  Í= M  Õ= M  Ý= M  å= M  í= M  õ= M  ý= M  > M  
> M  > M  > M  %> M  -> M  5> M  => M  E> M  M> M  U> M  ]> M  e> M  m> M  u> M  }> M  …> M  > M  •> M  > M  ¥> M  ­> M  µ> M  ½> M  Å> M  Í> M  Õ> M  Ý> M  å> M  í> M  õ> M  ý> M  ? M  
? M  ? M  ? M  %? M  -? M  5? M  =? M  E? M  M? M  U? M  ]? M  e? M  m? M  u? M  }? M  …? M  ? M  •? M  ? M  ¥? M  ­? M  µ? M  ½? M  Å? M  Í? M  Õ? M  Ý? M  å? M  í? M  õ? M  ý? M  @ M  
@ M  @ M  @ M  %@ M  -@ M  5@ M  =@ M  E@ M  M@ M  U@ M  ]@ M  e@ M  m@ M  u@ M  }@ M  …@ M  @ M  •@ M  @ M  ¥@ M  ­@ M  µ@ M  ½@ M  Å@ M  Í@ M  Õ@ M  Ý@ M  å@ M  í@ M  õ@ M  ý@ M  A M  
A M  A M  A M  %A M  -A M  5A M  =A M  EA M  MA M  UA M  ]A M  eA M  mA M  uA M  }A M  …A M  A M  •A M  A M  ¥A M  ­A M  µA M  ½A M  ÅA M  ÍA M  ÕA M  ÝA M  åA M  íA M  õA M  ýA M  B M  
B M  B M  B M  %B M  -B M  5B M  =B M  EB M  MB M  UB M  ]B M  eB M  mB M  uB M  }B M  …B M  B M  •B M  B M  ¥B M  ­B M  µB M  ½B M  ÅB M  ÍB M  ÕB M  ÝB M  åB M  íB M  õB M  ýB M  C M  
C M  C M  C M  %C M  -C M  5C M  =C M  EC M  MC M  UC M  ]C M  eC M  mC M  uC M  }C M  …C M  C M  •C M  C M  ¥C M  ­C M  µC M  ½C M  ÅC M  ÍC M  ÕC M  ÝC M  åC M  íC M  õC M  ýC M  D M  
D M  D M  D M  %D M  -D M  5D M  =D M  ED M  MD M  UD M  ]D M  eD M  mD M  uD M  }D M  …D M  D M  •D M  D M  ¥D M  ­D M  µD M  ½D M  ÅD M  ÍD M  ÕD M  ÝD M  åD M  íD M  õD M  ýD M  E M  
E M  E M  E M  %E M  -E M  5E M  =E M  EE M  ME M  UE M  ]E M  eE M  mE M  uE M  }E M  …E M  E M  •E M  E M  ¥E M  ­E M  µE M  ½E M  ÅE M  ÍE M  ÕE M  ÝE M  åE M  íE M  õE M  ýE M  F M  
F M  F M  F M  %F M  -F M  5F M  =F M  EF M  MF M  UF M  ]F M  eF M  mF M  uF M  }F M  …F M  F M  •F M  F M  ¥F M  ­F M  µF M  ½F M  ÅF M  ÍF M  ÕF M  ÝF M  åF M  íF M  õF M  ýF M  G M  
G M  G M  G M  %G M  -G M  5G M  =G M  EG M  MG M  UG M  ]G M  eG M  mG M  uG M  }G M  …G M  G M  •G M  G M  ¥G M  ­G M  µG M  ½G M  ÅG M  ÍG M  ÕG M  ÝG M  åG M  íG M  õG M  ýG M  H M  
H M  H M  H M  %H M  -H M  5H M  =H M  EH M  MH M  UH M  ]H M  eH M  mH M  uH M  }H M  …H M  H M  •H M  H M  ¥H M  ­H M  µH M  ½H M  ÅH M  ÍH M  ÕH M  ÝH M  åH M  íH M  õH M  ýH M  I M  
I M  I M  I M  %I M  -I M  5I M  =I M  EI M  MI M  UI M  ]I M  eI M  mI M  uI M  }I M  …I M  I M  •I M  I M  ¥I M  ­I M  µI M  ½I M  ÅI M  ÍI M  ÕI M  ÝI M  åI M  íI M  õI M  ýI M  J M  
J M  J M  J M  %J M  -J M  5J M  =J M  EJ M  MJ M  UJ M  ]J M  eJ M  mJ M  uJ M  }J M  …J M  J M  •J M  J M  ¥J M  ­J M  µJ M  ½J M  ÅJ M  ÍJ M  ÕJ M  ÝJ M  åJ M  íJ M  õJ M  ýJ M  K M  
K M  K M  K M  %K M  -K M  5K M  =K M  EK M  MK M  UK M  ]K M  eK M  mK M  uK M  }K M  …K M  K M  •K M  K M  ¥K M  ­K M  µK M  ½K M  ÅK M  ÍK M  ÕK M  ÝK M  åK M  íK M  õK M  ýK M  L M  
L M  L M  L M  %L M  -L M  5L M  =L M  EL M  ML M  UL M  ]L M  eL M  mL M  uL M  }L M  …L M  L M  •L M  L M  ¥L M  ­L M  µL M  ½L M  ÅL M  ÍL M  ÕL M  ÝL M  åL M  íL M  õL M  ýL M  M M  
M M  M M  M M  %M M  -M M  5M M  =M M  EM M  MM M  UM M  ]M M  eM M  mM M  uM M  }M M  …M M  M M  •M M  M M  ¥M M  ­M M  µM M  ½M M  ÅM M  ÍM M  ÕM M  ÝM M  åM M  íM M  õM M  ýM M  N M  
N M  N M  N M  %N M  -N M  5N M  =N M  EN M  MN M  UN M  ]N M  eN M  mN M  uN M  }N M  …N M  N M  •N M  N M  ¥N M  ­N M  µN M  ½N M  ÅN M  ÍN M  ÕN M  ÝN M  åN M  íN M  õN M  ýN M  O M  
O M  O M  O M  %O M  -O M  5O M  =O M  EO M  MO M  UO M  ]O M  eO M  mO M  uO M  }O M  …O M  O M  •O M  O M  ¥O M  ­O M  µO M  ½O M  ÅO M  ÍO M  ÕO M  ÝO M  åO M  íO M  õO M  ýO M  P M  
P M  P M  P M  %P M  -P M  5P M  =P M  EP M  MP M  UP M  ]P M  eP M  mP M  uP M  }P M  …P M  P M  •P M  P M  ¥P M  ­P M  µP M  ½P M  ÅP M  ÍP M  ÕP M  ÝP M  åP M  íP M  õP M  ýP M  Q M  
Q M  Q M  Q M  %Q M  -Q M  5Q M  =Q M  EQ M  MQ M  UQ M  ]Q M  eQ M  mQ M  uQ M  }Q M  …Q M  Q M  •Q M  Q M  ¥Q M  ­Q M  µQ M  ½Q M  ÅQ M  ÍQ M  ÕQ M  ÝQ M  åQ M  íQ M  õQ M  ýQ M  R M  
R M  R M  R M  %R M  -R M  5R M  =R M  ER M  MR M  UR M  ]R M  eR M  mR M  uR M  }R M  …R M  R M  •R M  R M  ¥R M  ­R M  µR M  ½R M  ÅR M  ÍR M  ÕR M  ÝR M  åR M  íR M  õR M  ýR M  S M  
S M  S M  S M  %S M  -S M  5S M  =S M  ES M  MS M  US M  ]S M  eS M  mS M  uS M  }S M  …S M  S M  •S M  S M  ¥S M  ­S M  µS M  ½S M  ÅS M  ÍS M  ÕS M  ÝS M  åS M  íS M  õS M  ýS M  T M  
T M  T M  T M  %T M  -T M  5T M  =T M  ET M  MT M  UT M  ]T M  eT M  mT M  uT M  }T M  …T M  T M  •T M  T M  ¥T M  ­T M  µT M  ½T M  ÅT M  ÍT M  ÕT M  ÝT M  åT M  íT M  õT M  ýT M  U M  
U M  U M  U M  %U M  -U M  5U M  =U M  EU M  MU M  UU M  ]U M  eU M  mU M  uU M  }U M  …U M  U M  •U M  U M  ¥U M  ­U M  µU M  ½U M  ÅU M  ÍU M  ÕU M  ÝU M  åU M  íU M  õU M  ýU M  V M  
V M  V M  V M  %V M  -V M  5V M  =V M  EV M  MV M  UV M  ]V M  eV M  mV M  uV M  }V M  …V M  V M  •V M  V M  ¥V M  ­V M  µV M  ½V M  ÅV M  ÍV M  ÕV M  ÝV M  åV M  íV M  õV M  ýV M  W M  
W M  W M  W M  %W M  -W M  5W M  =W M  EW M  MW M  UW M  ]W M  eW M  mW M  uW M  }W M  …W M  W M  •W M  W M  ¥W M  ­W M  µW M  ½W M  ÅW M  ÍW M  ÕW M  ÝW M  åW M  íW M  õW M  ýW M  X M  
X M  X M  X M  %X M  -X M  5X M  =X M  EX M  MX M  UX M  ]X M  eX M  mX M  uX M  }X M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  §   M  ­   M  ³   M  ¹   M  ¿   M  Å   M  Ë   M  Ñ   M  ×   M  Ý   M  ã   M  é   M  ï   M  õ   M  û   M    M     M  
  M    M    M    M  %  M  +  M  1  M  7  M  =  M  C  M  I  M  O  M  U  M  [  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M     M  
   M     M     M     M  &   M  -   M  4   M  ;   M  B   M  I   M  P   M  W   M  ^   M  e   M  l   M  s   M  z   M     M  ˆ   M     M  –   M     M  ¤   M  «   M  ²   M  ¹   M  À   M  Ç   M  Î   M  Õ   M  Ü   M  ã   M  ê   M  ñ   M  ø   M  ÿ   M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M  	  M  		  M  	  M  	  M  	  M  %	  M  ,	  M  3	  M  :	  M  A	  M  H	  M  O	  M  V	  M  ]	  M  d	  M  k	  M  r	  M  y	  M  €	  M  ‡	  M  Ž	  M  •	  M  œ	  M  £	  M  ª	  M  ±	  M  ¸	  M  ¿	  M  Æ	  M  Í	  M  Ô	  M  Û	  M  â	  M  é	  M  ð	  M  ÷	  M  þ	  M  
  M  
  M  
  M  
  M  !
  M  (
  M  /
  M  6
  M  =
  M  D
  M  K
  M  R
  M  Y
  M  `
  M  g
  M  n
  M  u
  M  |
  M  ƒ
  M  Š
  M  ‘
  M  ˜
  M  Ÿ
  M  ¦
  M  ­
  M  ´
  M  »
  M  Â
  M  É
  M  Ð
  M  ×
  M  Þ
  M  å
  M  ì
  M  ó
  M  ú
  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M   
  M   
  M  
  M  
  M  
  M  #
  M  *
  M  1
  M  8
  M  ?
  M  F
  M  M
  M  T
  M  [
  M  b
  M  i
  M  p
  M  w
  M  ~
  M  …
  M  Œ
  M  “
  M  š
  M  ¡
  M  ¨
  M  ¯
  M  ¶
  M  ½
  M  Ä
  M  Ë
  M  Ò
  M  Ù
  M  à
  M  ç
  M  î
  M  õ
  M  ü
  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M     M     M     M     M     M  $   M  +   M  2   M  9   M  @   M  G   M  N   M  U   M  \   M  c   M  j   M  q   M  x   M     M  †   M     M  ”   M  ›   M  ¢   M  ©   M  °   M  ·   M  ¾   M  Å   M  Ì   M  Ó   M  Ú   M  á   M  è   M  ï   M  ö   M  ý   M  !  M  !  M  !  M  !  M   !  M  '!  M  .!  M  5!  M  <!  M  C!  M  J!  M  Q!  M  X!  M  _!  M  f!  M  m!  M  t!  M  {!  M  ‚!  M  ‰!  M  !  M  —!  M  ž!  M  ¥!  M  ¬!  M  ³!  M  º!  M  Á!  M  È!  M  Ï!  M  Ö!  M  Ý!  M  ä!  M  ë!  M  ò!  M  ù!  M   "  M   "  M  "  M  "  M  "  M  #"  M  *"  M  1"  M  8"  M  ?"  M  F"  M  M"  M  T"  M  ["  M  b"  M  i"  M  p"  M  w"  M  ~"  M  …"  M  Œ"  M  “"  M  š"  M  ¡"  M  ¨"  M  ¯"  M  ¶"  M  ½"  M  Ä"  M  Ë"  M  Ò"  M  Ù"  M  à"  M  ç"  M  î"  M  õ"  M  ü"  M  #  M  
#  M  #  M  #  M  #  M  &#  M  -#  M  4#  M  ;#  M  B#  M  I#  M  P#  M  W#  M  ^#  M  e#  M  l#  M  s#  M  z#  M  #  M  ˆ#  M  #  M  –#  M  #  M  ¤#  M  «#  M  ²#  M  ¹#  M  À#  M  Ç#  M  Î#  M  Õ#  M  Ü#  M  ã#  M  ê#  M  ñ#  M  ø#  M  ÿ#  M  $  M  
$  M  $  M  $  M  "$  M  )$  M  0$  M  7$  M  >$  M  E$  M  L$  M  S$  M  Z$  M  a$  M  h$  M  o$  M  v$  M  }$  M  „$  M  ‹$  M  ’$  M  ™$  M   $  M  §$  M  ®$  M  µ$  M  ¼$  M  Ã$  M  Ê$  M  Ñ$  M  Ø$  M  ß$  M  æ$  M  í$  M  ô$  M  û$  M  %  M  	%  M  %  M  %  M  %  M  %%  M  ,%  M  3%  M  :%  M  A%  M  H%  M  O%  M  V%  M  ]%  M  d%  M  k%  M  r%  M  y%  M  €%  M  ‡%  M  Ž%  M  •%  M  œ%  M  £%  M  ª%  M  ±%  M  ¸%  M  ¿%  M  Æ%  M  Í%  M  Ô%  M  Û%  M  â%  M  é%  M  ð%  M  ÷%  M  þ%  M  &  M  &  M  &  M  &  M  !&  M  (&  M  /&  M  6&  M  =&  M  D&  M  K&  M  R&  M  Y&  M  `&  M  g&  M  n&  M  u&  M  |&  M  ƒ&  M  Š&  M  ‘&  M  ˜&  M  Ÿ&  M  ¦&  M  ­&  M  ´&  M  »&  M  Â&  M  É&  M  Ð&  M  ×&  M  Þ&  M  å&  M  ì&  M  ó&  M  ú&  M  '  M  '  M  '  M  '  M  '  M  $'  M  +'  M  2'  M  9'  M  @'  M  G'  M  N'  M  U'  M  \'  M  c'  M  j'  M  q'  M  x'  M  '  M  †'  M  '  M  ”'  M  ›'  M  ¢'  M  ©'  M  °'  M  ·'  M  ¾'  M  Å'  M  Ì'  M  Ó'  M  Ú'  M  á'  M  è'  M  ï'  M  ö'  M  ý'  M  (  M  (  M  (  M  (  M   (  M  '(  M  .(  M  5(  M  <(  M  C(  M  J(  M  Q(  M  X(  M  _(  M  f(  M  m(  M  t(  M  {(  M  ‚(  M  ‰(  M  (  M  —(  M  ž(  M  ¥(  M  ¬(  M  ³(  M  º(  M  Á(  M  È(  M  Ï(  M  Ö(  M  Ý(  M  ä(  M  ë(  M  ò(  M  ù(  M   )  M   )  M  )  M  )  M  )  M  #)  M  *)  M  1)  M  8)  M  ?)  M  F)  M  M)  M  T)  M  [)  M  b)  M  i)  M  p)  M  w)  M  ~)  M  …)  M  Œ)  M  “)  M  š)  M  ¡)  M  ¨)  M  ¯)  M  ¶)  M  ½)  M  Ä)  M  Ë)  M  Ò)  M  Ù)  M  à)  M  ç)  M  î)  M  õ)  M  ü)  M  *  M  
*  M  *  M  *  M  *  M  &*  M  -*  M  4*  M  ;*  M  B*  M  I*  M  P*  M  W*  M  ^*  M  e*  M  l*  M  s*  M  z*  M  *  M  ˆ*  M  *  M  –*  M  *  M  ¤*  M  «*  M  ²*  M  ¹*  M  À*  M  Ç*  M  Î*  M  Õ*  M  Ü*  M  ã*  M  ê*  M  ñ*  M  ø*  M  ÿ*  M  +  M  
+  M  +  M  +  M  "+  M  )+  M  0+  M  7+  M  >+  M  E+  M  L+  M  S+  M  Z+  M  a+  M  h+  M  o+  M  v+  M  }+  M  „+  M  ‹+  M  ’+  M  ™+  M   +  M  §+  M  ®+  M  µ+  M  ¼+  M  Ã+  M  Ê+  M  Ñ+  M  Ø+  M  ß+  M  æ+  M  í+  M  ô+  M  û+  M  ,  M  	,  M  ,  M  ,  M  ,  M  %,  M  ,,  M  3,  M  :,  M  A,  M  H,  M  O,  M  V,  M  ],  M  d,  M  k,  M  r,  M  y,  M  €,  M  ‡,  M  Ž,  M  •,  M  œ,  M  £,  M  ª,  M  ±,  M  ¸,  M  ¿,  M  Æ,  M  Í,  M  Ô,  M  Û,  M  â,  M  é,  M  ð,  M  ÷,  M  þ,  M  -  M  -  M  -  M  -  M  !-  M  (-  M  /-  M  6-  M  =-  M  D-  M  K-  M  R-  M  Y-  M  `-  M  g-  M  n-  M  u-  M  |-  M  ƒ-  M  Š-  M  ‘-  M  ˜-  M  Ÿ-  M  ¦-  M  ­-  M  ´-  M  »-  M  Â-  M  É-  M  Ð-  M  ×-  M  Þ-  M  å-  M  ì-  M  ó-  M  ú-  M  .  M  .  M  .  M  .  M  .  M  $.  M  +.  M  2.  M  9.  M  @.  M  G.  M  N.  M  U.  M  \.  M  c.  M  j.  M  q.  M  x.  M  .  M  †.  M  .  M  ”.  M  ›.  M  ¢.  M  ©.  M  °.  M  ·.  M  ¾.  M  Å.  M  Ì.  M  Ó.  M  Ú.  M  á.  M  è.  M  ï.  M  ö.  M  ý.  M  /  M  /  M  /  M  /  M   /  M  '/  M  ./  M  5/  M  </  M  C/  M  J/  M  Q/  M  X/  M  _/  M  f/  M  m/  M  t/  M  {/  M  ‚/  M  ‰/  M  /  M  —/  M  ž/  M  ¥/  M  ¬/  M  ³/  M  º/  M  Á/  M  È/  M  Ï/  M  Ö/  M  Ý/  M  ä/  M  ë/  M  ò/  M  ù/  M   0  M   0  M  0  M  0  M  0  M  #0  M  *0  M  10  M  80  M  ?0  M  F0  M  M0  M  T0  M  [0  M  b0  M  i0  M  p0  M  w0  M  ~0  M  …0  M  Œ0  M  “0  M  š0  M  ¡0  M  ¨0  M  ¯0  M  ¶0  M  ½0  M  Ä0  M  Ë0  M  Ò0  M  Ù0  M  à0  M  ç0  M  î0  M  õ0  M  ü0  M  1  M  
1  M  1  M  1  M  1  M  &1  M  -1  M  41  M  ;1  M  B1  M  I1  M  P1  M  W1  M  ^1  M  e1  M  l1  M  s1  M  z1  M  1  M  ˆ1  M  1  M  –1  M  1  M  ¤1  M  «1  M  ²1  M  ¹1  M  À1  M  Ç1  M  Î1  M  Õ1  M  Ü1  M  ã1  M  ê1  M  ñ1  M  ø1  M  ÿ1  M  2  M  
2  M  2  M  2  M  "2  M  )2  M  02  M  72  M  >2  M  E2  M  L2  M  S2  M  Z2  M  a2  M  h2  M  o2  M  v2  M  }2  M  „2  M  ‹2  M  ’2  M  ™2  M   2  M  §2  M  ®2  M  µ2  M  ¼2  M  Ã2  M  Ê2  M  Ñ2  M  Ø2  M  ß2  M  æ2  M  í2  M  ô2  M  û2  M  3  M  	3  M  3  M  3  M  3  M  %3  M  ,3  M  33  M  :3  M  A3  M  H3  M  O3  M  V3  M  ]3  M  d3  M  k3  M  r3  M  y3  M  €3  M  ‡3  M  Ž3  M  •3  M  œ3  M  £3  M  ª3  M  ±3  M  ¸3  M  ¿3  M  Æ3  M  Í3  M  Ô3  M  Û3  M  â3  M  é3  M  ð3  M  ÷3  M  þ3  M  4  M  4  M  4  M  4  M  !4  M  (4  M  /4  M  64  M  =4  M  D4  M  K4  M  R4  M  Y4  M  `4  M  g4  M  n4  M  u4  M  |4  M  ƒ4  M  Š4  M  ‘4  M  ˜4  M  Ÿ4  M  ¦4  M  ­4  M  ´4  M  »4  M  Â4  M  É4  M  Ð4  M  ×4  M  Þ4  M  å4  M  ì4  M  ó4  M  ú4  M  5  M  5  M  5  M  5  M  5  M  $5  M  +5  M  25  M  95  M  @5  M  G5  M  N5  M  U5  M  \5  M  c5  M  j5  M  q5  M  x5  M  5  M  †5  M  5  M  ”5  M  ›5  M  ¢5  M  ©5  M  °5  M  ·5  M  ¾5  M  Å5  M  Ì5  M  Ó5  M  Ú5  M  á5  M  è5  M  ï5  M  ö5  M  ý5  M  6  M  6  M  6  M  6  M   6  M  '6  M  .6  M  56  M  <6  M  C6  M  J6  M  Q6  M  X6  M  _6  M  f6  M  m6  M  t6  M  {6  M  ‚6  M  ‰6  M  6  M  —6  M  ž6  M  ¥6  M  ¬6  M  ³6  M  º6  M  Á6  M  È6  M  Ï6  M  Ö6  M  Ý6  M  ä6  M  ë6  M  ò6  M  ù6  M   7  M   7  M  7  M  7  M  7  M  #7  M  *7  M  17  M  87  M  ?7  M  F7  M  M7  M  T7  M  [7  M  b7  M  i7  M  p7  M  w7  M  ~7  M  …7  M  Œ7  M  “7  M  š7  M  ¡7  M  ¨7  M  ¯7  M  ¶7  M  ½7  M  Ä7  M  Ë7  M  Ò7  M  Ù7  M  à7  M  ç7  M  î7  M  õ7  M  ü7  M  8  M  
8  M  8  M  8  M  8  M  &8  M  -8  M  48  M  ;8  M  B8  M  I8  M  P8  M  W8  M  ^8  M  e8  M  l8  M  s8  M  z8  M  8  M  ˆ8  M  8  M  –8  M  8  M  ¤8  M  «8  M  ²8  M  ¹8  M  À8  M  Ç8  M  Î8  M  Õ8  M  Ü8  M  ã8  M  ê8  M  ñ8  M  ø8  M  ÿ8  M  9  M  
9  M  9  M  9  M  "9  M  )9  M  09  M  79  M  >9  M  E9  M  L9  M  S9  M  Z9  M  a9  M  h9  M  o9  M  v9  M  }9  M  „9  M  ‹9  M  ’9  M  ™9  M   9  M  §9  M  ®9  M  µ9  M  ¼9  M  Ã9  M  Ê9  M  Ñ9  M  Ø9  M  ß9  M  æ9  M  í9  M  ô9  M  û9  M  :  M  	:  M  :  M  :  M  :  M  %:  M  ,:  M  3:  M  ::  M  A:  M  H:  M  O:  M  V:  M  ]:  M  d:  M  k:  M  r:  M  y:  M  €:  M  ‡:  M  Ž:  M  •:  M  œ:  M  £:  M  ª:  M  ±:  M  ¸:  M  ¿:  M  Æ:  M  Í:  M  Ô:  M  Û:  M  â:  M  é:  M  ð:  M  ÷:  M  þ:  M  ;  M  ;  M  ;  M  ;  M  !;  M  (;  M  /;  M  6;  M  =;  M  D;  M  K;  M  R;  M  Y;  M  `;  M  g;  M  n;  M  u;  M  |;  M  ƒ;  M  Š;  M  ‘;  M  ˜;  M  Ÿ;  M  ¦;  M  ­;  M  ´;  M  »;  M  Â;  M  É;  M  Ð;  M  ×;  M  Þ;  M  å;  M  ì;  M  ó;  M  ú;  M  <  M  <  M  <  M  <  M  <  M  $<  M  +<  M  2<  M  9<  M  @<  M  G<  M  N<  M  U<  M  \<  M  c<  M  j<  M  q<  M  x<  M  <  M  †<  M  <  M  ”<  M  ›<  M  ¢<  M  ©<  M  °<  M  ·<  M  ¾<  M  Å<  M  Ì<  M  Ó<  M  Ú<  M  á<  M  è<  M  ï<  M  ö<  M  ý<  M  =  M  =  M  =  M  =  M   =  M  '=  M  .=  M  5=  M  <=  M  C=  M  J=  M  Q=  M  X=  M     M     M     M     M     M  &   M  -   M  4   M  ;   M  B   M  I   M  P   M  W   M  ^   M  e   M  l   M  s   M  z   M     M  ˆ   M     M  –   M     M  ¤   M  «   M  ²   M  ¹   M  À   M  Ç   M  Î   M  Õ   M  Ü   M  ã   M  ê   M  ñ   M  ø   M  ÿ   M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M     M     M     M     M     M  $   M  +   M  2   M  9   M  @   M  G   M  N   M  U   M  \   M     M     M     M     M     M  $   M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M     M     M     M     M     M  #   M  )   M  /   M     M     M     M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M     M     M     M     M  !   M  (   M  /   M     M     M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M     M     M     M     M      M  '   M  .   M  5   M  <   M  C   M  J   M  Q   M  X   M  _   M  f   M  m   M  t   M  {   M  ‚   M  ‰   M     M     M     M     M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  ¨   M  ¯   M  ¶   M  ½   M  Ä   M  Ë   M  Ò   M  Ù   M  à   M  ç   M  î   M  õ   M  ü   M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M     M     M     M     M     M  #   M  *   M  1   M  8   M  ?   M  F   M  M   M  T   M  [   M  b   M  i   M  p   M  w   M  ~   M  …   M  Œ   M  “   M  š   M  ¡   M  ¨   M  ¯   M  ¶   M  ½   M  Ä   M  Ë   M  Ò   M  Ù   M  à   M  ç   M  î   M  õ   M  ü   M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M     M     M     M     M     M  #   M  )   M  /   M  5   M  <   M  C   M  J   M  Q   M  X   M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M  	  M  	  M  	  M  	  M  !	  M  (	  M  /	  M  6	  M  =	  M  D	  M  K	  M  R	  M  Y	  M  `	  M  g	  M  n	  M  u	  M  |	  M  ƒ	  M  Š	  M  ‘	  M  ˜	  M  Ÿ	  M  ¦	  M  ­	  M  ´	  M  »	  M  Â	  M  É	  M  Ð	  M  ×	  M  Þ	  M  å	  M  ì	  M  ó	  M  ú	  M  
  M  
  M  
  M  
  M  
  M  $
  M  +
  M  2
  M  9
  M  @
  M  G
  M  N
  M  U
  M  \
  M  c
  M  j
  M  q
  M  x
  M  
  M  †
  M  
  M  ”
  M  ›
  M  ¢
  M  ©
  M  °
  M  ·
  M  ¾
  M  Å
  M  Ì
  M  Ó
  M  Ú
  M  á
  M  è
  M  ï
  M  ö
  M  ý
  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M  
  M  

  M  
  M  
  M  
  M  &
  M  -
  M  4
  M  ;
  M  B
  M  I
  M  P
  M  W
  M  ^
  M  e
  M  l
  M  s
  M  z
  M  
  M  ˆ
  M  
  M  –
  M  
  M  ¤
  M  «
  M  ²
  M  ¹
  M  À
  M  Ç
  M  Î
  M  Õ
  M  Ü
  M  ã
  M  ê
  M  ñ
  M  ø
  M  ÿ
  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M     M     M     M     M      M  '   M  .   M  5   M  <   M  C   M  J   M  Q   M  X   M  _   M  f   M  m   M  t   M  {   M  ‚   M  ‰   M     M  —   M  ž   M  ¥   M  ¬   M  ³   M  º   M  Á   M  È   M  Ï   M  Ö   M  Ý   M  ä   M  ë   M  ò   M  ù   M   !  M   !  M  !  M  !  M  !  M  #!  M  *!  M  1!  M  8!  M  ?!  M  F!  M  M!  M  T!  M  [!  M  b!  M  i!  M  p!  M  w!  M  ~!  M  …!  M  Œ!  M  “!  M  š!  M  ¡!  M  ¨!  M  ¯!  M  ¶!  M  ½!  M  Ä!  M  Ë!  M  Ò!  M  Ù!  M  à!  M  ç!  M  î!  M  õ!  M  ü!  M  "  M  
"  M  "  M  "  M  "  M  &"  M  -"  M  4"  M  ;"  M  B"  M  I"  M  P"  M  W"  M  ^"  M  e"  M  l"  M  s"  M  z"  M  "  M  ˆ"  M  "  M  –"  M  "  M  ¤"  M  «"  M  ²"  M  ¹"  M  À"  M  Ç"  M  Î"  M  Õ"  M  Ü"  M  ã"  M  ê"  M  ñ"  M  ø"  M  ÿ"  M  #  M  
#  M  #  M  #  M  "#  M  )#  M  0#  M  7#  M  >#  M  E#  M  L#  M  S#  M  Z#  M  a#  M  h#  M  o#  M  v#  M  }#  M     M     M     M     M  !   M  (   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M     M     M     M     M  !   M  (   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M  	  M  	  M  	  M  	  M   	  M  '	  M  .	  M  5	  M  <	  M  C	  M  J	  M  Q	  M  X	  M  _	  M  f	  M  m	  M  t	  M  {	  M  ‚	  M  ‰	  M  	  M  —	  M  ž	  M  ¥	  M  ¬	  M  ³	  M  º	  M  Á	  M  È	  M  Ï	  M  Ö	  M  Ý	  M  ä	  M  ë	  M  ò	  M  ù	  M   
  M   
  M  
  M  
  M  
  M  #
  M  *
  M  1
  M  8
  M  ?
  M  F
  M  M
  M  T
  M  [
  M  b
  M  i
  M  p
  M  w
  M  ~
  M  …
  M  Œ
  M  “
  M  š
  M  ¡
  M  ¨
  M  ¯
  M  ¶
  M  ½
  M  Ä
  M  Ë
  M  Ò
  M  Ù
  M  à
  M  ç
  M  î
  M  õ
  M  ü
  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M  
  M  	
  M  
  M  
  M  
  M  %
  M  ,
  M  3
  M  :
  M  A
  M  H
  M  O
  M  V
  M  ]
  M  d
  M  k
  M  r
  M  y
  M  €
  M  ‡
  M  Ž
  M  •
  M  œ
  M  £
  M  ª
  M  ±
  M  ¸
  M  ¿
  M  Æ
  M  Í
  M  Ô
  M  Û
  M  â
  M  é
  M  ð
  M  ÷
  M  þ
  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  §   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  §   M  ­   M  ³   M  ¹   M  ¿   M  Å   M  Ë   M  Ñ   M  ×   M  Ý   M  ã   M  ê   M  ñ   M  ø   M  ÿ   M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M     M     M     M     M  !   M  (   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M     M     M     M     M  !   M  (   M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  x   M     M  †   M     M  ”   M  ›   M  ¢   M  ©   M  °   M  ·   M  ¾   M  Å   M  Ì   M  Ó   M  Ú   M  á   M  è   M  ï   M  ö   M  ý   M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M     M     M     M     M  !   M  (   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  §   M  ­   M  ³   M  ¹   M  ¿   M  Å   M  Ë   M  Ñ   M  ×   M  Ý   M  ä   M  ë   M  ò   M  ù   M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  N   M  U   M  \   M  c   M  j   M  q   M  x   M     M  †   M     M  ”   M  ›   M  ¢   M  ©   M  °   M  ·   M  ¾   M  Å   M  Ì   M  Ó   M  Ú   M  á   M  è   M  ï   M  ö   M  ý   M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  §   M  ­   M  ³   M  ¹   M  ¿   M  Å   M  Ë   M  Ñ   M  ×   M  Ý   M  ã   M  é   M  ï   M  ö   M  ý   M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M     M     M     M     M     M  $   M  +   M  2   M  9   M  @   M  G   M  N   M  U   M  \   M  c   M  j   M  q   M  x   M     M  †   M     M  ”   M  ›   M  ¢   M  ©   M  °   M  ·   M  ¾   M  Å   M  Ì   M  Ó   M  Ú   M  á   M  è   M  ï   M  ö   M  ý   M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M   	  M   	  M  	  M  	  M  	  M  #	  M  *	  M  1	  M  8	  M  ?	  M  F	  M  M	  M  T	  M  [	  M  b	  M  i	  M  p	  M  w	  M  ~	  M  …	  M  Œ	  M  “	  M  š	  M  ¡	  M  ¨	  M  ¯	  M  ¶	  M  ½	  M  Ä	  M  Ë	  M  Ò	  M  Ù	  M  à	  M  ç	  M  î	  M  õ	  M  ü	  M  
  M  

  M  
  M  
  M  
  M  &
  M  -
  M  4
  M  ;
  M  B
  M  I
  M  P
  M  W
  M  ^
  M  e
  M  l
  M  s
  M  z
  M  
  M  ˆ
  M  
  M  –
  M  
  M  ¤
  M  «
  M  ²
  M  ¹
  M  À
  M  Ç
  M  Î
  M  Õ
  M  Ü
  M  ã
  M  ê
  M  ñ
  M  ø
  M  ÿ
  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M  
  M  
  M  
  M  
  M  !
  M  (
  M  /
  M  6
  M  =
  M  D
  M  K
  M  R
  M  Y
  M  `
  M  g
  M  n
  M  u
  M  |
  M  ƒ
  M  Š
  M  ‘
  M  ˜
  M  Ÿ
  M  ¦
  M  ­
  M  ´
  M  »
  M  Â
  M  É
  M  Ð
  M  ×
  M  Þ
  M  å
  M  ì
  M  ó
  M  ú
  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M     M     M     M     M  !   M  (   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M     M     M     M     M  !   M  (   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M     M     M     M     M     M  #   M  )   M  0   M  7   M  >   M  E   M     M     M     M     M  !   M  (   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  T   M  [   M  b   M     M  
   M     M     M  "   M  )   M  0   M  7   M  >   M  E   M  L   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Z   M  a   M  h   M  o   M  v   M  }   M  „   M  ‹   M  ’   M  ™   M      M  §   M  ®   M  µ   M  ¼   M  Ã   M  Ê   M  Ñ   M  Ø   M  ß   M  æ   M  í   M  ô   M  û   M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M     M  
   M     M     M  "   M  )   M  0   M     M     M     M     M  !   M  (   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M  ¡  M  ¨  M  ¯  M  ¶  M  ½  M  Ä  M  Ë  M  Ò  M  Ù  M  à  M  ç  M  î  M  õ  M  ü  M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M     M     M     M     M  !   M  (   M  /   M  6   M  =   M  D   M  K   M  R   M  Y   M  `   M  g   M  n   M  u   M  |   M  ƒ   M  Š   M  ‘   M  ˜   M  Ÿ   M  ¦   M  ­   M  ´   M  »   M  Â   M  É   M  Ð   M  ×   M  Þ   M  å   M  ì   M  ó   M  ú   M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M  ¢  M  ©  M  °  M  ·  M  ¾  M  Å  M  Ì  M  Ó  M  Ú  M  á  M  è  M  ï  M  ö  M  ý  M  	  M  	  M  	  M  	  M   	  M  '	  M  .	  M  5	  M  <	  M  C	  M  J	  M  Q	  M  X	  M  _	  M  f	  M  m	  M  t	  M  {	  M  ‚	  M  ‰	  M  	  M  —	  M  ž	  M  ¥	  M  ¬	  M  ³	  M  º	  M  Á	  M  È	  M  Ï	  M  Ö	  M  Ý	  M  ä	  M  ë	  M  ò	  M  ù	  M   
  M   
  M  
  M  
  M  
  M  #
  M  *
  M  1
  M  8
  M  ?
  M  F
  M  M
  M  T
  M  [
  M  b
  M  i
  M  p
  M  w
  M  ~
  M  …
  M  Œ
  M  “
  M  š
  M  ¡
  M  ¨
  M  ¯
  M  ¶
  M  ½
  M  Ä
  M  Ë
  M  Ò
  M  Ù
  M  à
  M  ç
  M  î
  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  }   M  ƒ   M  ‰   M     M  •   M  ›   M  ¡   M  §   M  ­   M  ³   M  ¹   M  ¿   M  Å   M  Ì   M  Ó   M  Ú   M  á   M  è   M  ï   M  ö   M  ý   M    M    M    M    M     M  '  M  .  M  5  M  <  M  C  M  J  M  Q  M  X  M  _  M  f  M  m  M  t  M  {  M  ‚  M  ‰  M    M  —  M  ž  M  ¥  M  ¬  M  ³  M  º  M  Á  M  È  M  Ï  M  Ö  M  Ý  M  ä  M  ë  M  ò  M  ù  M     M     M    M    M    M  #  M  *  M  1  M  8  M  ?  M  F  M  M  M  T  M  [  M  b  M  i  M  p  M  w  M  ~  M  …  M  Œ  M  “  M  š  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  T   M  [   M  b   M  i   M  p   M  w   M  ~   M  …   M  Œ   M  “   M  š   M  ¡   M  ¨   M  ¯   M  ¶   M  ½   M  Ä   M  Ë   M  Ò   M  Ù   M  à   M  ç   M  î   M  õ   M  ü   M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  I  M  P  M  W  M  ^  M  e  M  l  M  s  M  z  M    M  ˆ  M    M  –  M    M  ¤  M  «  M  ²  M  ¹  M  À  M  Ç  M  Î  M  Õ  M  Ü  M  ã  M  ê  M  ñ  M  ø  M  ÿ  M    M  
  M    M    M  "  M  )  M  0  M  7  M  >  M  E  M  L  M  S  M  Z  M  a  M  h  M  o  M  v  M  }  M  „  M  ‹  M  ’  M  ™  M     M  §  M  ®  M  µ  M  ¼  M  Ã  M  Ê  M  Ñ  M  Ø  M  ß  M  æ  M  í  M  ô  M  û  M    M  	  M    M    M    M  %  M  ,  M  3  M  :  M  A  M  H  M  O  M  V  M  ]  M  d  M  k  M  r  M  y  M  €  M  ‡  M  Ž  M  •  M  œ  M  £  M  ª  M  ±  M  ¸  M  ¿  M  Æ  M  Í  M  Ô  M  Û  M  â  M  é  M  ð  M  ÷  M  þ  M    M    M    M    M  !  M  (  M  /  M  6  M  =  M  D  M  K  M  R  M  Y  M  `  M  g  M  n  M  u  M  |  M  ƒ  M  Š  M  ‘  M  ˜  M  Ÿ  M  ¦  M  ­  M  ´  M  »  M  Â  M  É  M  Ð  M  ×  M  Þ  M  å  M  ì  M  ó  M  ú  M    M    M    M    M    M  $  M  +  M  2  M  9  M  @  M  G  M  N  M  U  M  \  M  c  M  j  M  q  M  x  M    M  †  M    M  ”  M  ›  M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M     M     M     M     M     M  
   M     M     M  "   M  )   M  0   M     M     M     M     M     M     M     M     M     M     M     M     M     M     M  #   M  )   M  /   M  5   M  ;   M  A   M  G   M  M   M  S   M  Y   M  _   M  e   M  k   M  q   M  w   M  ~   M  …   M  Œ   M  “   M  š   M  ¡   M  ¨   M  ¯   M  ¶   M  ½   M  Ä   M  Ë   M  Ò   M  Ù   M  à   M  ç   M  î   M  õ   M  ü   M    M  
  M    M    M    M  &  M  -  M  4  M  ;  M  B  M  ú    	    F	  "  À	  *  C
  -  Î
  0    3  l  6  †  9  õ  <    ?  (  B  F  E     ”       D   ”  H     t   ”  x   "  ”   ”  ˜   *  ¼   ”  À   -  à   ”  ä   0  ü   ”     3     ”  $  6  D  ”  H  9  h  ”  l  <  Œ  ”    ?  ´  ”  ¸  B  Ø  ”  Ü  E   .symtab .strtab .shstrtab .text .data .bss .bss.hadc1 .bss.hdma_adc1 .bss.hi2c1 .bss.htim4 .bss.ret .bss.adc_dma_result .data.adc_channel_count .bss.adc_conv_complete_flag .bss.dma_result_buffer .bss.piston1 .bss.value .rel.text.writeVCNLByte .rel.text.readVCNLByte .rel.text.main .rel.text.SystemClock_Config .rel.text.MX_ADC1_Init .rel.text.MX_I2C1_Init .rel.text.MX_TIM4_Init .rel.text.MX_DMA_Init .rel.text.MX_GPIO_Init .rel.text.HAL_TIM_PeriodElapsedCallback .rel.text.HAL_ADC_ConvHalfCpltCallback .rel.text.HAL_ADC_ConvCpltCallback .text.Error_Handler .rel.debug_info .debug_abbrev .rel.debug_aranges .rel.debug_rnglists .rel.debug_macro .rel.debug_line .debug_str .comment .rel.debug_frame .ARM.attributes .group                                            Ê             4      
  •         Ê             @      
  –         Ê             L      
  —         Ê             X      
  ˜         Ê             d      
  ™         Ê             p      
  š         Ê             |      
  ›         Ê             ˆ      
  œ         Ê             ”      
           Ê                    
  ž         Ê             ¬      
  Ÿ         Ê             ¸      
            Ê             Ä      
  ¡         Ê             Ð      
  ¢         Ê             Ü      
  £         Ê             è      
  ¤         Ê             ô      
  ¥         Ê                   
  ¦         Ê                  
  §         Ê                  
  ¨         Ê             $     
  ©         Ê             0     
  ª         Ê             <     
  «         Ê             H     
  ¬         Ê             T     
  ­         Ê             `     
  ®         Ê             l     
  ¯         Ê             x     
  °         Ê             „     
  ±         Ê                  
  ²         Ê             œ     
  ³         Ê             ¨     
  ´         Ê             ´     
  µ         Ê             À     
  ¶         Ê             Ì     
  ·         Ê             Ø     
  ¸         Ê             ä     
  ¹         Ê             ð     
  º         Ê             ü     
  »         Ê                  
  ¼         Ê                  
  ½         Ê                   
  ¾         Ê             ,     
  ¿         Ê             8     
  À         Ê             D     
  Á         Ê             P     
  Â         Ê             \     
  Ã         Ê             h     
  Ä         Ê             t     
  Å         Ê             €     
  Æ         Ê             Œ     
  Ç         Ê             ˜     
  È         Ê             ¤     
  É         Ê             °     
  Ê         Ê             ¼     
  Ë         Ê             È     
  Ì         Ê             Ô     
  Í         Ê             à     
  Î         Ê             ì     
  Ï         Ê             ø     
  Ð         Ê                  
  Ñ         Ê                  
  Ò         Ê                  
  Ó         Ê             (     
  Ô         Ê             4     
  Õ         Ê             @     
  Ö         Ê             L     
  ×         Ê             X     
  Ø         Ê             d     
  Ù         Ê             p     
  Ú                      |                     !             |                     '             |                     ,             |  d                  7             |  x                  F             |  T                  Q             |  L                  \             |                    e             |                   y             |                    ‘             €                    ­             €                   Ä             €                    Ñ             €                    à             €  L                  Ü   	   @       |    
  U         ø             Ì  l                  ô   	   @       |    
  W                     8                      	   @       0|    
  Y                     Ø  \                   	   @       P} 8   
  [         ;            4                    7  	   @       ˆ} H   
  ]         R            P  €                  N  	   @       Ð} 8   
  _         i            Ð  œ                  e  	   @       ~ 8   
  a         €            l	  @                  |  	   @       @~    
  c         –            ¬	  ø                 ’  	   @       P~ H   
  e         ­            ¤  ,                  ©  	   @       ˜~    
  g         Õ            Ð                     Ñ  	   @       ¨~    
  i         ü            ð  4                  ø  	   @       °~    
  k                     $  
                  3             .  '$                 /  	   @       È~ x  
  n         ?             U0  h                 Q             ½3  €                  M  	   @       @” p   
  q         d             =4  a                  `  	   @       °” h   
  s         x             ž4  ÿ                 t  	   @       • à  
  u         x            7  À
                 t  	   @      ø— P  
  w         x            ]B  8                 t  	   @      H¦ ˜  
  y         x            •D  .                  t  	   @      à¨ 8   
  {         x            ÃD  ;                  t  	   @      © @   
  }         x            þD  "                  t  	   @      X© (   
           x             E  Ž                  t  	   @      €©     
           x            ®E  Q                  t  	   @       ª `   
  ƒ         x            ÿE                   t  	   @      €ª 0  
  …         x            G  j                  t  	   @      °« ˆ   
  ‡         x            lG  ß                 t  	   @      8¬ (  
  ‰         x            KI                    t  	   @      `®     
  ‹         x            gI  "                  t  	   @      €® (   
           x            ‰I  û                  t  	   @      ¨® 0  
           x            „J                   t  	   @      Ø¯ ¸  
  ‘         x            ‰]                   t  	   @      Å p  
  “         x            ¨^  '                  t  	   @       Ç (   
  •         x            Ï^  ‚X                t  	   @      (Ç h‰ 
  —         x            Q· m                  t  	   @      P x   
  ™         x            ¾· ]=                 t  	   @      Q `F  
  ›         x            õ t                 t  	   @      h— ¨  
           x            ö a                  t  	   @      ™ p   
  Ÿ         x            ðö )                  t  	   @      €™ 0   
  ¡         x            ÷ C                  t  	   @      °™ H   
  £         x            \÷ 4                  t  	   @      ø™ @   
  ¥         x            ÷                   t  	   @      8š    
  §         x            ¦÷ C                  t  	   @      Pš H   
  ©         x            é÷ 4                  t  	   @      ˜š 8   
  «         x            ø                   t  	   @      Ðš    
  ­         x            -ø X                  t  	   @      àš p   
  ¯         x            …ø Ž                  t  	   @      P›     
  ±         x            ù                   t  	   @      ð›     
  ³         x            /ù w                 t  	   @      œ ¨  
  µ         x            ¦ú i                 t  	   @      ¸    
  ·         x            þ ›                 t  	   @      ¸¡ Ø  
  ¹         x            ªÿ ]                  t  	   @      £ p   
  »         x               ‚#                 t  	   @       ¤ (  
  ½         x            ‰# ,                 t  	   @      Ì x  
  ¿         x            µ3 T                 t  	   @      ß €  
  Á         x            	5                  t  	   @      ˆà X  
  Ã         x            6 ²                 t  	   @      àá `  
  Å         x            Ï9 ¬                  t  	   @      @æ À   
  Ç         x            {: -                  t  	   @       ç 0  
  É         x            ¨A (                 t  	   @      0ï ˆ  
  Ë         x            ÐC f                  t  	   @      ¸ñ p   
  Í         x            6D »                 t  	   @      (ò @  
  Ï         x            ñG ä                 t  	   @      hö ˜  
  Ñ         x            ÕK u                 t  	   @       û Ø  
  Ó         x            JN D                 t  	   @      Øý À  
  Õ         x            Ž^ Ì                 t  	   @      ˜ À   
  ×         x            Ze n                 t  	   @      X è  
  Ù         x            Èh Ê                 t  	   @      @ p  
  Û         x            ’l                  t  	   @      °  ˜  
  Ý         x            šp Q                  t  	   @      H% X   
  ß         x            ëp J                  t  	   @       % X   
  á         x            5q ,                 t  	   @      ø% x  
  ã         x            as g                  t  	   @      p( €   
  å         x            Ès ¥                  t  	   @      ð( ¸   
  ç         x            mt Ä                 t  	   @      ¨)   
  é         x            1v ^                 t  	   @      À+ À  
  ë         x            x 5                  t  	   @      €. 8   
  í         x            Äx ó
                 t  	   @      ¸. €  
  ï         x            ·ƒ Ÿ                 t  	   @      8;    
  ñ         x            V†                   t  	   @      X> x  
  ó         x            ö‹ d                  t  	   @      ÐD €   
  õ         x            ZŒ                   t  	   @      PE     
  ÷         x            vŒ 5                  t  	   @      pE 8   
  ù         x            «Œ                   t  	   @      ¨E    
  û         x            »Œ                   t  	   @      ¸E     
  ý         x            ×Œ                   t  	   @      ØE    
  ÿ         x            íŒ G                 t  	   @      ðE ˆ  
          ‰             4Ž j                 …  	   @       xG h   
          •     0       žš Ë·                     0       iR D                 ­             °R ì                 ©  	   @       àG Ð   
           º    p        œT 2                                ÐT à    #        	              °i V                               °H Ñ                 
