<profile>

<section name = "Vitis HLS Report for 'LZW_encoding_HW'" level="0">
<item name = "Date">Tue Nov 15 03:57:49 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">LZW_Project</item>
<item name = "Solution">LZW_HW (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_62_1">257, 257, 3, 1, 1, 256, yes</column>
<column name="- VITIS_LOOP_75_2">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_37_1">?, ?, 2, -, -, ?, no</column>
<column name=" + VITIS_LOOP_37_1">?, ?, 2, -, -, ?, no</column>
<column name="- VITIS_LOOP_37_1">?, ?, 2, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1800, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 0, 726, 1100, -</column>
<column name="Memory">19, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 2049, -</column>
<column name="Register">-, -, 1937, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 0, 1, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 214, 360, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
<column name="mul_32s_32ns_32_1_1_U2">mul_32s_32ns_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32ns_32_1_1_U3">mul_32s_32ns_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32ns_32_1_1_U4">mul_32s_32ns_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32ns_32_1_1_U5">mul_32s_32ns_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32ns_32_1_1_U6">mul_32s_32ns_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32ns_32_1_1_U7">mul_32s_32ns_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32ns_32_1_1_U8">mul_32s_32ns_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_8ns_32ns_32_1_1_U1">mul_8ns_32ns_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="substring_array_U">substring_array, 4, 0, 0, 0, 8192, 8, 1, 65536</column>
<column name="table_r_U">table_r, 15, 0, 0, 0, 8192, 32, 1, 262144</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_fu_1170_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln115_fu_1328_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln37_1_fu_1005_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln37_2_fu_1143_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln37_fu_1305_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln62_1_fu_623_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln62_fu_571_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln75_fu_706_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln78_1_fu_761_p2">+, 0, 0, 2, 2, 1</column>
<column name="add_ln78_2_fu_767_p2">+, 0, 0, 2, 2, 2</column>
<column name="add_ln78_fu_736_p2">+, 0, 0, 71, 64, 64</column>
<column name="code_fu_1195_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_index_2_fu_1154_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_fu_683_p2">+, 0, 0, 39, 32, 2</column>
<column name="substring_arr_index_fu_824_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state230">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln15_1_fu_882_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln15_2_fu_905_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln15_3_fu_910_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln15_4_fu_1040_p2">icmp, 0, 0, 20, 32, 3</column>
<column name="icmp_ln15_fu_852_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln37_1_fu_986_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln37_2_fu_1000_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln37_3_fu_1138_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln37_fu_1299_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln40_1_fu_1046_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln40_2_fu_1149_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln40_fu_1311_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln62_fu_577_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="icmp_ln75_1_fu_718_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln75_fu_688_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln77_fu_723_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="lshr_ln78_fu_801_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_677">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op719_writeresp_state230">or, 0, 0, 2, 1, 1</column>
<column name="or_ln15_1_fu_924_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln15_2_fu_928_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln15_3_fu_1060_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln15_4_fu_1064_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln15_5_fu_1068_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln15_fu_920_p2">or, 0, 0, 2, 1, 1</column>
<column name="h_18_fu_857_p3">select, 0, 0, 32, 1, 1</column>
<column name="h_20_fu_887_p3">select, 0, 0, 32, 1, 2</column>
<column name="h_23_fu_934_p3">select, 0, 0, 32, 1, 32</column>
<column name="h_29_fu_1016_p3">select, 0, 0, 32, 1, 1</column>
<column name="h_31_fu_1028_p3">select, 0, 0, 32, 1, 2</column>
<column name="h_34_fu_1074_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="grp_fu_565_p2">xor, 0, 0, 32, 32, 2</column>
<column name="h_11_fu_1238_p0">xor, 0, 0, 32, 32, 32</column>
<column name="h_14_fu_1264_p0">xor, 0, 0, 32, 32, 32</column>
<column name="h_15_fu_1284_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_16_fu_829_p2">xor, 0, 0, 32, 32, 2</column>
<column name="h_17_fu_846_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_19_fu_876_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_21_fu_899_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_24_fu_955_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_28_fu_1011_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_2_fu_613_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_30_fu_1023_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_32_fu_1035_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_35_fu_1095_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_37_fu_1120_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_38_fu_980_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_4_fu_648_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_6_fu_784_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_8_fu_1222_p2">xor, 0, 0, 32, 32, 32</column>
<column name="h_fu_583_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1611, 304, 1, 304</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_data_assign_load26_phi_fu_430_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_indvars_iv97_phi_fu_329_p4">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_c_2">9, 2, 8, 16</column>
<column name="code_0_lcssa111_reg_461">14, 3, 32, 96</column>
<column name="code_0_lcssa112_reg_503">9, 2, 32, 64</column>
<column name="code_1_fu_160">9, 2, 32, 64</column>
<column name="data_assign_load24_reg_371">9, 2, 8, 16</column>
<column name="data_assign_load26_reg_426">9, 2, 8, 16</column>
<column name="data_assign_load_reg_448">14, 3, 8, 24</column>
<column name="empty_reg_337">9, 2, 8, 16</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_WDATA">14, 3, 32, 96</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="h_12_reg_525">9, 2, 32, 64</column>
<column name="h_7_reg_437">9, 2, 32, 64</column>
<column name="h_9_reg_489">9, 2, 32, 64</column>
<column name="i_1_reg_534">9, 2, 31, 62</column>
<column name="i_2_reg_392">9, 2, 31, 62</column>
<column name="i_3_reg_403">9, 2, 31, 62</column>
<column name="i_reg_381">9, 2, 32, 64</column>
<column name="indvars_iv97_reg_325">9, 2, 9, 18</column>
<column name="out_data_1_reg_414">9, 2, 32, 64</column>
<column name="out_data_reg_545">9, 2, 32, 64</column>
<column name="output_index_0_lcssa109_reg_475">14, 3, 32, 96</column>
<column name="output_index_0_lcssa110_reg_514">9, 2, 32, 64</column>
<column name="output_index_fu_156">9, 2, 32, 64</column>
<column name="substring_arr_index_1_fu_152">9, 2, 32, 64</column>
<column name="substring_array_address0">20, 4, 13, 52</column>
<column name="substring_array_address1">14, 3, 13, 39</column>
<column name="substring_array_d0">14, 3, 8, 24</column>
<column name="table_r_address0">31, 6, 13, 78</column>
<column name="table_r_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln37_1_reg_1626">31, 0, 31, 0</column>
<column name="add_ln37_2_reg_1678">31, 0, 31, 0</column>
<column name="add_ln37_reg_1721">31, 0, 31, 0</column>
<column name="add_ln62_reg_1373">9, 0, 9, 0</column>
<column name="add_ln75_reg_1465">32, 0, 32, 0</column>
<column name="add_ln78_2_reg_1497">2, 0, 2, 0</column>
<column name="ap_CS_fsm">303, 0, 303, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="c_2_reg_1529">8, 0, 8, 0</column>
<column name="c_fu_164">8, 0, 8, 0</column>
<column name="code_0_lcssa111_reg_461">32, 0, 32, 0</column>
<column name="code_0_lcssa112_reg_503">32, 0, 32, 0</column>
<column name="code_1_fu_160">32, 0, 32, 0</column>
<column name="code_2_reg_1477">32, 0, 32, 0</column>
<column name="data_assign_load24_reg_371">8, 0, 8, 0</column>
<column name="data_assign_load26_reg_426">8, 0, 8, 0</column>
<column name="data_assign_load_reg_448">8, 0, 8, 0</column>
<column name="empty_reg_337">8, 0, 8, 0</column>
<column name="gmem_addr_1_read_reg_1515">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_1491">64, 0, 64, 0</column>
<column name="gmem_addr_2_reg_1734">64, 0, 64, 0</column>
<column name="gmem_addr_3_reg_1691">64, 0, 64, 0</column>
<column name="h_12_reg_525">32, 0, 32, 0</column>
<column name="h_15_reg_1707">32, 0, 32, 0</column>
<column name="h_16_reg_1552">32, 0, 32, 0</column>
<column name="h_21_reg_1589">32, 0, 32, 0</column>
<column name="h_24_reg_1607">32, 0, 32, 0</column>
<column name="h_27_reg_1636">32, 0, 32, 0</column>
<column name="h_2_reg_1382">32, 0, 32, 0</column>
<column name="h_32_reg_1641">32, 0, 32, 0</column>
<column name="h_35_reg_1654">32, 0, 32, 0</column>
<column name="h_37_reg_1659">32, 0, 32, 0</column>
<column name="h_38_reg_1612">32, 0, 32, 0</column>
<column name="h_4_reg_1392">32, 0, 32, 0</column>
<column name="h_7_reg_437">32, 0, 32, 0</column>
<column name="h_9_reg_489">32, 0, 32, 0</column>
<column name="i_1_reg_534">31, 0, 31, 0</column>
<column name="i_2_reg_392">31, 0, 31, 0</column>
<column name="i_3_reg_403">31, 0, 31, 0</column>
<column name="i_reg_381">32, 0, 32, 0</column>
<column name="icmp_ln15_1_reg_1574">1, 0, 1, 0</column>
<column name="icmp_ln15_2_reg_1594">1, 0, 1, 0</column>
<column name="icmp_ln15_3_reg_1600">1, 0, 1, 0</column>
<column name="icmp_ln15_4_reg_1646">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_1562">1, 0, 1, 0</column>
<column name="icmp_ln37_1_reg_1618">1, 0, 1, 0</column>
<column name="icmp_ln37_2_reg_1622">1, 0, 1, 0</column>
<column name="icmp_ln37_3_reg_1674">1, 0, 1, 0</column>
<column name="icmp_ln37_reg_1717">1, 0, 1, 0</column>
<column name="icmp_ln62_reg_1378">1, 0, 1, 0</column>
<column name="icmp_ln62_reg_1378_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln77_reg_1487">1, 0, 1, 0</column>
<column name="indvars_iv97_reg_325">9, 0, 9, 0</column>
<column name="indvars_iv97_reg_325_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="out_data_1_reg_414">32, 0, 32, 0</column>
<column name="out_data_reg_545">32, 0, 32, 0</column>
<column name="output_index_0_lcssa109_reg_475">32, 0, 32, 0</column>
<column name="output_index_0_lcssa110_reg_514">32, 0, 32, 0</column>
<column name="output_index_1_reg_1470">32, 0, 32, 0</column>
<column name="output_index_fu_156">32, 0, 32, 0</column>
<column name="sub_reg_1415">32, 0, 32, 0</column>
<column name="substring_arr_index_1_fu_152">32, 0, 32, 0</column>
<column name="substring_arr_index_1_load_reg_1520">32, 0, 32, 0</column>
<column name="substring_arr_index_reg_1547">32, 0, 32, 0</column>
<column name="substring_array_load_1_reg_348">8, 0, 8, 0</column>
<column name="substring_array_load_2_reg_1535">8, 0, 8, 0</column>
<column name="substring_array_load_3_reg_1541">8, 0, 8, 0</column>
<column name="substring_array_load_4_reg_1579">8, 0, 8, 0</column>
<column name="substring_array_load_reg_360">8, 0, 8, 0</column>
<column name="trunc_ln71_reg_1403">8, 0, 8, 0</column>
<column name="trunc_ln78_reg_1460">2, 0, 2, 0</column>
<column name="zext_ln19_1_reg_1557">8, 0, 32, 24</column>
<column name="zext_ln21_1_reg_1569">8, 0, 32, 24</column>
<column name="zext_ln23_1_reg_1584">8, 0, 32, 24</column>
<column name="zext_ln37_1_reg_1712">31, 0, 32, 1</column>
<column name="zext_ln37_4_reg_1664">32, 0, 64, 32</column>
<column name="zext_ln37_6_reg_1669">31, 0, 32, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, LZW_encoding_HW, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, LZW_encoding_HW, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, LZW_encoding_HW, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
