<session sof_file="sin.sof" top_level_entity="sin">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="sin" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
    <multi attribute="window position" size="9" value="1280,618,398,112,356,50,120,0,1"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" name="sin" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130048"/>
      <single attribute="zoom offset denominator" value="1"/>
    </position_info>
    <signal_set name="signal_set: 2020/11/18 17:32:11  #0">
      <clock name="clk" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="yes" trigger_in_node="data_rom:inst1|address[5]" trigger_in_tap_mode="classic" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="DOUT[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[7]" tap_mode="probeonly" type="output pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="DOUT[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[7]" tap_mode="probeonly" type="output pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="DOUT[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[7]" tap_mode="probeonly" type="output pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="DOUT" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="DOUT[0]"/>
            <net is_signal_inverted="no" name="DOUT[1]"/>
            <net is_signal_inverted="no" name="DOUT[2]"/>
            <net is_signal_inverted="no" name="DOUT[3]"/>
            <net is_signal_inverted="no" name="DOUT[4]"/>
            <net is_signal_inverted="no" name="DOUT[5]"/>
            <net is_signal_inverted="no" name="DOUT[6]"/>
            <net is_signal_inverted="no" name="DOUT[7]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="DOUT" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="DOUT[0]"/>
            <net is_signal_inverted="no" name="DOUT[1]"/>
            <net is_signal_inverted="no" name="DOUT[2]"/>
            <net is_signal_inverted="no" name="DOUT[3]"/>
            <net is_signal_inverted="no" name="DOUT[4]"/>
            <net is_signal_inverted="no" name="DOUT[5]"/>
            <net is_signal_inverted="no" name="DOUT[6]"/>
            <net is_signal_inverted="no" name="DOUT[7]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" name="trigger: 2020/11/18 17:32:11  #1" position="post" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="rising edge" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000
            <pwr_up_transitional>00000000
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <signal_set global_temp="1" name="signal_set: 2020/11/18 17:43:29  #0">
      <clock name="clk" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="yes" trigger_in_node="data_rom:inst1|address[5]" trigger_in_tap_mode="classic" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="data_rom:inst1|address[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="DOUT[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[7]" tap_mode="probeonly" type="output pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="data_rom:inst1|address[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="DOUT[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[7]" tap_mode="probeonly" type="output pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="data_rom:inst1|address[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="data_rom:inst1|address[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="DOUT[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="DOUT[7]" tap_mode="probeonly" type="output pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="DOUT" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="DOUT[0]"/>
            <net is_signal_inverted="no" name="DOUT[1]"/>
            <net is_signal_inverted="no" name="DOUT[2]"/>
            <net is_signal_inverted="no" name="DOUT[3]"/>
            <net is_signal_inverted="no" name="DOUT[4]"/>
            <net is_signal_inverted="no" name="DOUT[5]"/>
            <net is_signal_inverted="no" name="DOUT[6]"/>
            <net is_signal_inverted="no" name="DOUT[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="data_rom:inst1|address" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="data_rom:inst1|address[0]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[1]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[2]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[3]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[4]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[5]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="DOUT" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="DOUT[0]"/>
            <net is_signal_inverted="no" name="DOUT[1]"/>
            <net is_signal_inverted="no" name="DOUT[2]"/>
            <net is_signal_inverted="no" name="DOUT[3]"/>
            <net is_signal_inverted="no" name="DOUT[4]"/>
            <net is_signal_inverted="no" name="DOUT[5]"/>
            <net is_signal_inverted="no" name="DOUT[6]"/>
            <net is_signal_inverted="no" name="DOUT[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="data_rom:inst1|address" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="data_rom:inst1|address[0]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[1]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[2]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[3]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[4]"/>
            <net is_signal_inverted="no" name="data_rom:inst1|address[5]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="4CF60DD0" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2020/11/18 17:43:29  #1" position="center" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="rising edge" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node>
              <op_node left="444" top="101" type="Advanced Trigger Level Result"/>
            </op_node>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000
            <pwr_up_transitional>00000000000000
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
</session>
