<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1861" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1861{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1861{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1861{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1861{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1861{left:70px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_1861{left:70px;bottom:1061px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_1861{left:360px;bottom:557px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t8_1861{left:70px;bottom:400px;letter-spacing:-0.12px;}
#t9_1861{left:70px;bottom:377px;}
#ta_1861{left:80px;bottom:377px;letter-spacing:-0.14px;}
#tb_1861{left:122px;bottom:377px;letter-spacing:-0.16px;}
#tc_1861{left:172px;bottom:377px;letter-spacing:-0.13px;}
#td_1861{left:215px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_1861{left:70px;bottom:360px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tf_1861{left:70px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tg_1861{left:70px;bottom:327px;letter-spacing:-0.14px;word-spacing:-1.4px;}
#th_1861{left:70px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_1861{left:70px;bottom:287px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#tj_1861{left:70px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_1861{left:70px;bottom:247px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#tl_1861{left:70px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_1861{left:70px;bottom:208px;letter-spacing:-0.19px;word-spacing:-0.99px;}
#tn_1861{left:216px;bottom:208px;letter-spacing:-0.14px;}
#to_1861{left:259px;bottom:208px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tp_1861{left:70px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_1861{left:70px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_1861{left:70px;bottom:157px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_1861{left:70px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_1861{left:70px;bottom:124px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_1861{left:79px;bottom:1043px;letter-spacing:-0.14px;}
#tv_1861{left:79px;bottom:1028px;letter-spacing:-0.12px;}
#tw_1861{left:334px;bottom:1043px;letter-spacing:-0.06px;word-spacing:-0.08px;}
#tx_1861{left:334px;bottom:1028px;letter-spacing:-0.09px;}
#ty_1861{left:382px;bottom:1043px;letter-spacing:-0.14px;}
#tz_1861{left:382px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t10_1861{left:382px;bottom:1013px;letter-spacing:-0.13px;}
#t11_1861{left:457px;bottom:1043px;letter-spacing:-0.12px;}
#t12_1861{left:457px;bottom:1028px;letter-spacing:-0.12px;}
#t13_1861{left:457px;bottom:1013px;letter-spacing:-0.12px;}
#t14_1861{left:543px;bottom:1043px;letter-spacing:-0.12px;}
#t15_1861{left:79px;bottom:990px;letter-spacing:-0.12px;}
#t16_1861{left:79px;bottom:973px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t17_1861{left:79px;bottom:956px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_1861{left:334px;bottom:990px;}
#t19_1861{left:382px;bottom:990px;letter-spacing:-0.19px;}
#t1a_1861{left:457px;bottom:990px;letter-spacing:-0.16px;}
#t1b_1861{left:543px;bottom:990px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1c_1861{left:543px;bottom:973px;letter-spacing:-0.13px;}
#t1d_1861{left:543px;bottom:956px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_1861{left:79px;bottom:933px;letter-spacing:-0.12px;}
#t1f_1861{left:79px;bottom:917px;letter-spacing:-0.13px;}
#t1g_1861{left:79px;bottom:900px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1h_1861{left:334px;bottom:933px;}
#t1i_1861{left:382px;bottom:933px;letter-spacing:-0.15px;}
#t1j_1861{left:457px;bottom:933px;letter-spacing:-0.16px;}
#t1k_1861{left:457px;bottom:917px;letter-spacing:-0.15px;}
#t1l_1861{left:543px;bottom:933px;letter-spacing:-0.11px;}
#t1m_1861{left:543px;bottom:917px;letter-spacing:-0.12px;}
#t1n_1861{left:543px;bottom:900px;letter-spacing:-0.13px;}
#t1o_1861{left:79px;bottom:877px;letter-spacing:-0.12px;}
#t1p_1861{left:79px;bottom:860px;letter-spacing:-0.13px;}
#t1q_1861{left:79px;bottom:843px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1r_1861{left:334px;bottom:877px;}
#t1s_1861{left:382px;bottom:877px;letter-spacing:-0.16px;}
#t1t_1861{left:457px;bottom:877px;letter-spacing:-0.16px;}
#t1u_1861{left:543px;bottom:877px;letter-spacing:-0.11px;}
#t1v_1861{left:543px;bottom:860px;letter-spacing:-0.12px;}
#t1w_1861{left:543px;bottom:843px;letter-spacing:-0.12px;}
#t1x_1861{left:79px;bottom:820px;letter-spacing:-0.12px;}
#t1y_1861{left:79px;bottom:803px;letter-spacing:-0.13px;}
#t1z_1861{left:79px;bottom:787px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t20_1861{left:334px;bottom:820px;}
#t21_1861{left:382px;bottom:820px;letter-spacing:-0.15px;}
#t22_1861{left:457px;bottom:820px;letter-spacing:-0.16px;}
#t23_1861{left:457px;bottom:803px;letter-spacing:-0.16px;}
#t24_1861{left:543px;bottom:820px;letter-spacing:-0.11px;}
#t25_1861{left:543px;bottom:803px;letter-spacing:-0.12px;}
#t26_1861{left:543px;bottom:787px;letter-spacing:-0.13px;}
#t27_1861{left:79px;bottom:764px;letter-spacing:-0.12px;}
#t28_1861{left:79px;bottom:747px;letter-spacing:-0.13px;}
#t29_1861{left:79px;bottom:730px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_1861{left:334px;bottom:764px;}
#t2b_1861{left:382px;bottom:764px;letter-spacing:-0.16px;}
#t2c_1861{left:457px;bottom:764px;letter-spacing:-0.16px;}
#t2d_1861{left:543px;bottom:764px;letter-spacing:-0.11px;}
#t2e_1861{left:543px;bottom:747px;letter-spacing:-0.12px;}
#t2f_1861{left:543px;bottom:730px;letter-spacing:-0.12px;}
#t2g_1861{left:79px;bottom:707px;letter-spacing:-0.13px;}
#t2h_1861{left:79px;bottom:690px;letter-spacing:-0.13px;}
#t2i_1861{left:79px;bottom:674px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2j_1861{left:334px;bottom:707px;}
#t2k_1861{left:382px;bottom:707px;letter-spacing:-0.15px;}
#t2l_1861{left:457px;bottom:707px;letter-spacing:-0.16px;}
#t2m_1861{left:543px;bottom:707px;letter-spacing:-0.11px;}
#t2n_1861{left:543px;bottom:690px;letter-spacing:-0.12px;}
#t2o_1861{left:543px;bottom:674px;letter-spacing:-0.12px;}
#t2p_1861{left:79px;bottom:651px;letter-spacing:-0.13px;}
#t2q_1861{left:79px;bottom:634px;letter-spacing:-0.13px;}
#t2r_1861{left:79px;bottom:617px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2s_1861{left:334px;bottom:651px;}
#t2t_1861{left:382px;bottom:651px;letter-spacing:-0.15px;}
#t2u_1861{left:457px;bottom:651px;letter-spacing:-0.16px;}
#t2v_1861{left:543px;bottom:651px;letter-spacing:-0.11px;}
#t2w_1861{left:543px;bottom:634px;letter-spacing:-0.12px;}
#t2x_1861{left:543px;bottom:617px;letter-spacing:-0.12px;}
#t2y_1861{left:81px;bottom:536px;letter-spacing:-0.15px;}
#t2z_1861{left:155px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t30_1861{left:291px;bottom:536px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t31_1861{left:438px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t32_1861{left:588px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t33_1861{left:737px;bottom:536px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t34_1861{left:96px;bottom:512px;}
#t35_1861{left:179px;bottom:512px;letter-spacing:-0.17px;}
#t36_1861{left:280px;bottom:512px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t37_1861{left:435px;bottom:512px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t38_1861{left:579px;bottom:512px;letter-spacing:-0.12px;}
#t39_1861{left:753px;bottom:512px;letter-spacing:-0.15px;}
#t3a_1861{left:96px;bottom:487px;}
#t3b_1861{left:170px;bottom:487px;letter-spacing:-0.13px;}
#t3c_1861{left:280px;bottom:487px;letter-spacing:-0.13px;}
#t3d_1861{left:431px;bottom:487px;letter-spacing:-0.12px;}
#t3e_1861{left:579px;bottom:487px;letter-spacing:-0.12px;}
#t3f_1861{left:753px;bottom:487px;letter-spacing:-0.15px;}
#t3g_1861{left:96px;bottom:463px;}
#t3h_1861{left:170px;bottom:463px;letter-spacing:-0.13px;}
#t3i_1861{left:280px;bottom:463px;letter-spacing:-0.13px;}
#t3j_1861{left:431px;bottom:463px;letter-spacing:-0.12px;}
#t3k_1861{left:579px;bottom:463px;letter-spacing:-0.12px;}
#t3l_1861{left:753px;bottom:463px;letter-spacing:-0.15px;}
#t3m_1861{left:96px;bottom:438px;}
#t3n_1861{left:170px;bottom:438px;letter-spacing:-0.13px;}
#t3o_1861{left:280px;bottom:438px;letter-spacing:-0.13px;}
#t3p_1861{left:431px;bottom:438px;letter-spacing:-0.12px;}
#t3q_1861{left:579px;bottom:438px;letter-spacing:-0.12px;}
#t3r_1861{left:753px;bottom:438px;letter-spacing:-0.15px;}

.s1_1861{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1861{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1861{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1861{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1861{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1861{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1861{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1861{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1861" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1861Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1861" style="-webkit-user-select: none;"><object width="935" height="1210" data="1861/1861.svg" type="image/svg+xml" id="pdf1861" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1861" class="t s1_1861">VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/VINSERTF64x4—Insert Packed Floating-Point Values </span>
<span id="t2_1861" class="t s2_1861">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1861" class="t s1_1861">Vol. 2C </span><span id="t4_1861" class="t s1_1861">5-385 </span>
<span id="t5_1861" class="t s3_1861">VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/VINSERTF64x4—Insert Packed </span>
<span id="t6_1861" class="t s3_1861">Floating-Point Values </span>
<span id="t7_1861" class="t s4_1861">Instruction Operand Encoding </span>
<span id="t8_1861" class="t s5_1861">Description </span>
<span id="t9_1861" class="t s6_1861">V</span><span id="ta_1861" class="t s7_1861">INSERT</span><span id="tb_1861" class="t s6_1861">F128/V</span><span id="tc_1861" class="t s7_1861">INSERT</span><span id="td_1861" class="t s6_1861">F32x4 and VINSERTF64x2 insert 128-bits of packed floating-point values from the second </span>
<span id="te_1861" class="t s6_1861">source operand (the third operand) into the destination operand (the first operand) at an 128-bit granularity offset </span>
<span id="tf_1861" class="t s6_1861">multiplied by imm8[0] (256-bit) or imm8[1:0]. The remaining portions of the destination operand are copied from </span>
<span id="tg_1861" class="t s6_1861">the corresponding fields of the first source operand (the second operand). The second source operand can be either </span>
<span id="th_1861" class="t s6_1861">an XMM register or a 128-bit memory location. The destination and first source operands are vector registers. </span>
<span id="ti_1861" class="t s6_1861">VINSERTF32x4: The destination operand is a ZMM/YMM register and updated at 32-bit granularity according to the </span>
<span id="tj_1861" class="t s6_1861">writemask. The high 6/7 bits of the immediate are ignored. </span>
<span id="tk_1861" class="t s6_1861">VINSERTF64x2: The destination operand is a ZMM/YMM register and updated at 64-bit granularity according to the </span>
<span id="tl_1861" class="t s6_1861">writemask. The high 6/7 bits of the immediate are ignored. </span>
<span id="tm_1861" class="t s6_1861">VINSERTF32x8 and V</span><span id="tn_1861" class="t s7_1861">INSERT</span><span id="to_1861" class="t s6_1861">F64x4 inserts 256-bits of packed floating-point values from the second source operand </span>
<span id="tp_1861" class="t s6_1861">(the third operand) into the destination operand (the first operand) at a 256-bit granular offset multiplied by </span>
<span id="tq_1861" class="t s6_1861">imm8[0]. The remaining portions of the destination are copied from the corresponding fields of the first source </span>
<span id="tr_1861" class="t s6_1861">operand (the second operand). The second source operand can be either an YMM register or a 256-bit memory </span>
<span id="ts_1861" class="t s6_1861">location. The high 7 bits of the immediate are ignored. The destination operand is a ZMM register and updated at </span>
<span id="tt_1861" class="t s6_1861">32/64-bit granularity according to the writemask. </span>
<span id="tu_1861" class="t s8_1861">Opcode/ </span>
<span id="tv_1861" class="t s8_1861">Instruction </span>
<span id="tw_1861" class="t s8_1861">Op / </span>
<span id="tx_1861" class="t s8_1861">En </span>
<span id="ty_1861" class="t s8_1861">64/32 </span>
<span id="tz_1861" class="t s8_1861">bit Mode </span>
<span id="t10_1861" class="t s8_1861">Support </span>
<span id="t11_1861" class="t s8_1861">CPUID </span>
<span id="t12_1861" class="t s8_1861">Feature </span>
<span id="t13_1861" class="t s8_1861">Flag </span>
<span id="t14_1861" class="t s8_1861">Description </span>
<span id="t15_1861" class="t s7_1861">VEX.256.66.0F3A.W0 18 /r ib </span>
<span id="t16_1861" class="t s7_1861">VINSERTF128 ymm1, ymm2, </span>
<span id="t17_1861" class="t s7_1861">xmm3/m128, imm8 </span>
<span id="t18_1861" class="t s7_1861">A </span><span id="t19_1861" class="t s7_1861">V/V </span><span id="t1a_1861" class="t s7_1861">AVX </span><span id="t1b_1861" class="t s7_1861">Insert 128 bits of packed floating-point values from </span>
<span id="t1c_1861" class="t s7_1861">xmm3/m128 and the remaining values from ymm2 </span>
<span id="t1d_1861" class="t s7_1861">into ymm1. </span>
<span id="t1e_1861" class="t s7_1861">EVEX.256.66.0F3A.W0 18 /r ib </span>
<span id="t1f_1861" class="t s7_1861">VINSERTF32X4 ymm1 {k1}{z}, ymm2, </span>
<span id="t1g_1861" class="t s7_1861">xmm3/m128, imm8 </span>
<span id="t1h_1861" class="t s7_1861">C </span><span id="t1i_1861" class="t s7_1861">V/V </span><span id="t1j_1861" class="t s7_1861">AVX512VL </span>
<span id="t1k_1861" class="t s7_1861">AVX512F </span>
<span id="t1l_1861" class="t s7_1861">Insert 128 bits of packed single-precision floating- </span>
<span id="t1m_1861" class="t s7_1861">point values from xmm3/m128 and the remaining </span>
<span id="t1n_1861" class="t s7_1861">values from ymm2 into ymm1 under writemask k1. </span>
<span id="t1o_1861" class="t s7_1861">EVEX.512.66.0F3A.W0 18 /r ib </span>
<span id="t1p_1861" class="t s7_1861">VINSERTF32X4 zmm1 {k1}{z}, zmm2, </span>
<span id="t1q_1861" class="t s7_1861">xmm3/m128, imm8 </span>
<span id="t1r_1861" class="t s7_1861">C </span><span id="t1s_1861" class="t s7_1861">V/V </span><span id="t1t_1861" class="t s7_1861">AVX512F </span><span id="t1u_1861" class="t s7_1861">Insert 128 bits of packed single-precision floating- </span>
<span id="t1v_1861" class="t s7_1861">point values from xmm3/m128 and the remaining </span>
<span id="t1w_1861" class="t s7_1861">values from zmm2 into zmm1 under writemask k1. </span>
<span id="t1x_1861" class="t s7_1861">EVEX.256.66.0F3A.W1 18 /r ib </span>
<span id="t1y_1861" class="t s7_1861">VINSERTF64X2 ymm1 {k1}{z}, ymm2, </span>
<span id="t1z_1861" class="t s7_1861">xmm3/m128, imm8 </span>
<span id="t20_1861" class="t s7_1861">B </span><span id="t21_1861" class="t s7_1861">V/V </span><span id="t22_1861" class="t s7_1861">AVX512VL </span>
<span id="t23_1861" class="t s7_1861">AVX512DQ </span>
<span id="t24_1861" class="t s7_1861">Insert 128 bits of packed double precision floating- </span>
<span id="t25_1861" class="t s7_1861">point values from xmm3/m128 and the remaining </span>
<span id="t26_1861" class="t s7_1861">values from ymm2 into ymm1 under writemask k1. </span>
<span id="t27_1861" class="t s7_1861">EVEX.512.66.0F3A.W1 18 /r ib </span>
<span id="t28_1861" class="t s7_1861">VINSERTF64X2 zmm1 {k1}{z}, zmm2, </span>
<span id="t29_1861" class="t s7_1861">xmm3/m128, imm8 </span>
<span id="t2a_1861" class="t s7_1861">B </span><span id="t2b_1861" class="t s7_1861">V/V </span><span id="t2c_1861" class="t s7_1861">AVX512DQ </span><span id="t2d_1861" class="t s7_1861">Insert 128 bits of packed double precision floating- </span>
<span id="t2e_1861" class="t s7_1861">point values from xmm3/m128 and the remaining </span>
<span id="t2f_1861" class="t s7_1861">values from zmm2 into zmm1 under writemask k1. </span>
<span id="t2g_1861" class="t s7_1861">EVEX.512.66.0F3A.W0 1A /r ib </span>
<span id="t2h_1861" class="t s7_1861">VINSERTF32X8 zmm1 {k1}{z}, zmm2, </span>
<span id="t2i_1861" class="t s7_1861">ymm3/m256, imm8 </span>
<span id="t2j_1861" class="t s7_1861">D </span><span id="t2k_1861" class="t s7_1861">V/V </span><span id="t2l_1861" class="t s7_1861">AVX512DQ </span><span id="t2m_1861" class="t s7_1861">Insert 256 bits of packed single-precision floating- </span>
<span id="t2n_1861" class="t s7_1861">point values from ymm3/m256 and the remaining </span>
<span id="t2o_1861" class="t s7_1861">values from zmm2 into zmm1 under writemask k1. </span>
<span id="t2p_1861" class="t s7_1861">EVEX.512.66.0F3A.W1 1A /r ib </span>
<span id="t2q_1861" class="t s7_1861">VINSERTF64X4 zmm1 {k1}{z}, zmm2, </span>
<span id="t2r_1861" class="t s7_1861">ymm3/m256, imm8 </span>
<span id="t2s_1861" class="t s7_1861">C </span><span id="t2t_1861" class="t s7_1861">V/V </span><span id="t2u_1861" class="t s7_1861">AVX512F </span><span id="t2v_1861" class="t s7_1861">Insert 256 bits of packed double precision floating- </span>
<span id="t2w_1861" class="t s7_1861">point values from ymm3/m256 and the remaining </span>
<span id="t2x_1861" class="t s7_1861">values from zmm2 into zmm1 under writemask k1. </span>
<span id="t2y_1861" class="t s8_1861">Op/En </span><span id="t2z_1861" class="t s8_1861">Tuple Type </span><span id="t30_1861" class="t s8_1861">Operand 1 </span><span id="t31_1861" class="t s8_1861">Operand 2 </span><span id="t32_1861" class="t s8_1861">Operand 3 </span><span id="t33_1861" class="t s8_1861">Operand 4 </span>
<span id="t34_1861" class="t s7_1861">A </span><span id="t35_1861" class="t s7_1861">N/A </span><span id="t36_1861" class="t s7_1861">ModRM:reg (w) </span><span id="t37_1861" class="t s7_1861">VEX.vvvv (r) </span><span id="t38_1861" class="t s7_1861">ModRM:r/m (r) </span><span id="t39_1861" class="t s7_1861">imm8 </span>
<span id="t3a_1861" class="t s7_1861">B </span><span id="t3b_1861" class="t s7_1861">Tuple2 </span><span id="t3c_1861" class="t s7_1861">ModRM:reg (w) </span><span id="t3d_1861" class="t s7_1861">EVEX.vvvv (r) </span><span id="t3e_1861" class="t s7_1861">ModRM:r/m (r) </span><span id="t3f_1861" class="t s7_1861">imm8 </span>
<span id="t3g_1861" class="t s7_1861">C </span><span id="t3h_1861" class="t s7_1861">Tuple4 </span><span id="t3i_1861" class="t s7_1861">ModRM:reg (w) </span><span id="t3j_1861" class="t s7_1861">EVEX.vvvv (r) </span><span id="t3k_1861" class="t s7_1861">ModRM:r/m (r) </span><span id="t3l_1861" class="t s7_1861">imm8 </span>
<span id="t3m_1861" class="t s7_1861">D </span><span id="t3n_1861" class="t s7_1861">Tuple8 </span><span id="t3o_1861" class="t s7_1861">ModRM:reg (w) </span><span id="t3p_1861" class="t s7_1861">EVEX.vvvv (r) </span><span id="t3q_1861" class="t s7_1861">ModRM:r/m (r) </span><span id="t3r_1861" class="t s7_1861">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
