INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'iizuk' on host 'desktop-omb4gff' (Windows NT_amd64 version 6.2) on Fri Oct 23 13:04:41 +0900 2020
INFO: [HLS 200-10] In directory 'C:/Vivado_Project/Pynq-Examples/mnist/hls'
Sourcing Tcl script 'C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/cosim.tcl'
INFO: [HLS 200-10] Opening project 'C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1'.
INFO: [HLS 200-10] Opening solution 'C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2020.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling nn_tb.cpp_pre.cpp.tb.cpp
   Compiling sigmoid.cpp_pre.cpp.tb.cpp
   Compiling dense.cpp_pre.cpp.tb.cpp
   Compiling argmax.cpp_pre.cpp.tb.cpp
   Compiling nn.cpp_pre.cpp.tb.cpp
   Compiling apatb_nn.cpp
   Compiling dense_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
DBG[0]
[0]: 7(7, OK)
[1]: 2(2, OK)
[2]: 1(1, OK)
[3]: 0(0, OK)
[4]: 4(4, OK)
[5]: 1(1, OK)
[6]: 4(4, OK)
[7]: 9(9, OK)
[8]: 6(6, OK)
[9]: 9(9, OK)
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Vivado_Project\Pynq-Examples\mnist\hls\test_mnist1\solution1\sim\verilog>set PATH= 

C:\Vivado_Project\Pynq-Examples\mnist\hls\test_mnist1\solution1\sim\verilog>call C:/Xilinx/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_nn_top glbl -prj nn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s nn -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_nn_top glbl -prj nn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s nn -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/AESL_axi_s_a_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_a_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/AESL_axi_s_z_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_z_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/argmax_strm_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module argmax_strm_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_1cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_1cud_rom
INFO: [VRFC 10-311] analyzing module dense_strm_core_1cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_1dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_1dEe_rom
INFO: [VRFC 10-311] analyzing module dense_strm_core_1dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_1eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_1eOg_ram
INFO: [VRFC 10-311] analyzing module dense_strm_core_1eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_2hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_2hbi_rom
INFO: [VRFC 10-311] analyzing module dense_strm_core_2hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_2ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_2ibs_rom
INFO: [VRFC 10-311] analyzing module dense_strm_core_2ibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_2jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_2jbC_ram
INFO: [VRFC 10-311] analyzing module dense_strm_core_2jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_b1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_b1_rom
INFO: [VRFC 10-311] analyzing module dense_strm_core_b1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_buf_ram
INFO: [VRFC 10-311] analyzing module dense_strm_core_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/dense_strm_core_W1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_strm_core_W1_rom
INFO: [VRFC 10-311] analyzing module dense_strm_core_W1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/fifo_w16_d100_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d100_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/fifo_w16_d10_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d10_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d10_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/fifo_w16_d50_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d50_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d50_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/fifo_w8_d100_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d100_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d100_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/fifo_w8_d50_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d50_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d50_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/nn.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_nn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/nn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/nn_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/nn_mac_muladd_6nsfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_6nsfYi_DSP48_1
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_6nsfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/nn_mac_muladd_7s_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_7s_bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_7s_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/nn_mac_muladd_8s_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_8s_g8j_DSP48_2
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_8s_g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/nn_mac_muladd_8s_kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_8s_kbM_DSP48_3
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_8s_kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nn_AXILiteS_s_axi
Compiling module xil_defaultlib.dense_strm_core_W1_rom
Compiling module xil_defaultlib.dense_strm_core_W1(DataWidth=7,A...
Compiling module xil_defaultlib.dense_strm_core_b1_rom
Compiling module xil_defaultlib.dense_strm_core_b1(DataWidth=7,A...
Compiling module xil_defaultlib.dense_strm_core_buf_ram
Compiling module xil_defaultlib.dense_strm_core_buf(DataWidth=8,...
Compiling module xil_defaultlib.nn_mac_muladd_7s_bkb_DSP48_0
Compiling module xil_defaultlib.nn_mac_muladd_7s_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.dense_strm_core
Compiling module xil_defaultlib.dense_strm_core_2hbi_rom
Compiling module xil_defaultlib.dense_strm_core_2hbi(DataWidth=5...
Compiling module xil_defaultlib.dense_strm_core_2ibs_rom
Compiling module xil_defaultlib.dense_strm_core_2ibs(DataWidth=8...
Compiling module xil_defaultlib.dense_strm_core_2jbC_ram
Compiling module xil_defaultlib.dense_strm_core_2jbC(DataWidth=8...
Compiling module xil_defaultlib.nn_mac_muladd_8s_kbM_DSP48_3
Compiling module xil_defaultlib.nn_mac_muladd_8s_kbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.dense_strm_core_2
Compiling module xil_defaultlib.dense_strm_core_1cud_rom
Compiling module xil_defaultlib.dense_strm_core_1cud(DataWidth=6...
Compiling module xil_defaultlib.dense_strm_core_1dEe_rom
Compiling module xil_defaultlib.dense_strm_core_1dEe(DataWidth=8...
Compiling module xil_defaultlib.dense_strm_core_1eOg_ram
Compiling module xil_defaultlib.dense_strm_core_1eOg(DataWidth=8...
Compiling module xil_defaultlib.nn_mac_muladd_6nsfYi_DSP48_1
Compiling module xil_defaultlib.nn_mac_muladd_6nsfYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.nn_mac_muladd_8s_g8j_DSP48_2
Compiling module xil_defaultlib.nn_mac_muladd_8s_g8j(ID=1,NUM_ST...
Compiling module xil_defaultlib.dense_strm_core_1
Compiling module xil_defaultlib.argmax_strm_core
Compiling module xil_defaultlib.fifo_w16_d50_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d50_A
Compiling module xil_defaultlib.fifo_w8_d50_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d50_A
Compiling module xil_defaultlib.fifo_w16_d100_A
Compiling module xil_defaultlib.fifo_w8_d100_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d100_A
Compiling module xil_defaultlib.fifo_w16_d10_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d10_A
Compiling module xil_defaultlib.ibuf(W=9)
Compiling module xil_defaultlib.obuf(W=9)
Compiling module xil_defaultlib.regslice_both(DataWidth=8)
Compiling module xil_defaultlib.nn
Compiling module xil_defaultlib.fifo(DEPTH=784)
Compiling module xil_defaultlib.AESL_axi_s_a_V
Compiling module xil_defaultlib.fifo(DEPTH=1)
Compiling module xil_defaultlib.AESL_axi_s_z_V
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_nn_top
Compiling module work.glbl
Built simulation snapshot nn

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/xsim.dir/nn/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/xsim.dir/nn/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct 23 13:07:01 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 90.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 23 13:07:01 2020...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/nn/xsim_script.tcl
# xsim {nn} -autoloadwcfg -tclbatch {nn.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source nn.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set z_group [add_wave_group z(axis) -into $coutputgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/z_V_TREADY -into $z_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/z_V_TVALID -into $z_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/z_V_TDATA -into $z_group -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_BRESP -into $return_group -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_RRESP -into $return_group -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_RDATA -into $return_group -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_ARADDR -into $return_group -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_WSTRB -into $return_group -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_WDATA -into $return_group -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/s_axi_AXILiteS_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_group [add_wave_group a(axis) -into $cinputgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/a_V_TREADY -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/a_V_TVALID -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/a_V_TDATA -into $a_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/ap_done -into $blocksiggroup
## add_wave /apatb_nn_top/AESL_inst_nn/ap_idle -into $blocksiggroup
## add_wave /apatb_nn_top/AESL_inst_nn/ap_ready -into $blocksiggroup
## add_wave /apatb_nn_top/AESL_inst_nn/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_nn_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_nn_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_nn_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_nn_top/LENGTH_a_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_nn_top/LENGTH_z_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_z_group [add_wave_group z(axis) -into $tbcoutputgroup]
## add_wave /apatb_nn_top/z_V_TREADY -into $tb_z_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/z_V_TVALID -into $tb_z_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/z_V_TDATA -into $tb_z_group -radix hex
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_nn_top/AXILiteS_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_BRESP -into $tb_return_group -radix hex
## add_wave /apatb_nn_top/AXILiteS_BREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_BVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_RRESP -into $tb_return_group -radix hex
## add_wave /apatb_nn_top/AXILiteS_RDATA -into $tb_return_group -radix hex
## add_wave /apatb_nn_top/AXILiteS_RREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_RVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_ARREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_ARVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_ARADDR -into $tb_return_group -radix hex
## add_wave /apatb_nn_top/AXILiteS_WSTRB -into $tb_return_group -radix hex
## add_wave /apatb_nn_top/AXILiteS_WDATA -into $tb_return_group -radix hex
## add_wave /apatb_nn_top/AXILiteS_WREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_WVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_AWREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_AWVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AXILiteS_AWADDR -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_group [add_wave_group a(axis) -into $tbcinputgroup]
## add_wave /apatb_nn_top/a_V_TREADY -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/a_V_TVALID -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/a_V_TDATA -into $tb_a_group -radix hex
## save_wave_config nn.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [0.00%] @ "468125000"
// RTL Simulation : 2 / 10 [0.00%] @ "936115000"
// RTL Simulation : 3 / 10 [0.00%] @ "1404105000"
// RTL Simulation : 4 / 10 [0.00%] @ "1872095000"
// RTL Simulation : 5 / 10 [0.00%] @ "2340085000"
// RTL Simulation : 6 / 10 [0.00%] @ "2808075000"
// RTL Simulation : 7 / 10 [0.00%] @ "3276065000"
// RTL Simulation : 8 / 10 [0.00%] @ "3744055000"
// RTL Simulation : 9 / 10 [0.00%] @ "4212045000"
// RTL Simulation : 10 / 10 [100.00%] @ "4680035000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4680075 ns : File "C:/Vivado_Project/Pynq-Examples/mnist/hls/test_mnist1/solution1/sim/verilog/nn.autotb.v" Line 352
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 966.008 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct 23 13:07:45 2020...
INFO: [COSIM 212-316] Starting C post checking ...
DBG[0]
[0]: 7(7, OK)
[1]: 2(2, OK)
[2]: 1(1, OK)
[3]: 0(0, OK)
[4]: 4(4, OK)
[5]: 1(1, OK)
[6]: 4(4, OK)
[7]: 9(9, OK)
[8]: 6(6, OK)
[9]: 9(9, OK)
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
