# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_cpu.srcs/sources_1/imports/EEE3163-S4P/pc_cnt.vhd" \
"../../../../project_cpu.srcs/sources_1/imports/EEE3163-S4P/pc_cnt_test.vhd" \

# Do not sort compile order
nosort
