Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec  5 17:11:34 2025
| Host         : Stefi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          10          
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.246      -14.174                     13                 2773        0.034        0.000                      0                 2773        4.500        0.000                       0                   977  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.246      -14.174                     13                 2773        0.034        0.000                      0                 2773        4.500        0.000                       0                   977  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -1.246ns,  Total Violation      -14.174ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 4.412ns (40.201%)  route 6.563ns (59.799%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.910    11.624    ROM_inst/CO[0]
    SLICE_X47Y13         LUT3 (Prop_lut3_I1_O)        0.124    11.748 r  ROM_inst/g0_b7__0_i_5/O
                         net (fo=149, routed)         1.304    13.052    ROM_inst/sel[4]
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.176 r  ROM_inst/g19_b9__0/O
                         net (fo=1, routed)           0.000    13.176    ROM_inst/g19_b9__0_n_0
    SLICE_X49Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    13.393 r  ROM_inst/FIFO1_inst_i_151/O
                         net (fo=1, routed)           0.960    14.353    ROM_inst/FIFO1_inst_i_151_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.299    14.652 r  ROM_inst/FIFO1_inst_i_56/O
                         net (fo=1, routed)           0.000    14.652    ROM_inst/FIFO1_inst_i_56_n_0
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    14.864 r  ROM_inst/FIFO1_inst_i_22/O
                         net (fo=1, routed)           0.440    15.304    COUNTER_inst/FIFO1_inst_17
    SLICE_X50Y14         LUT5 (Prop_lut5_I0_O)        0.299    15.603 r  COUNTER_inst/FIFO1_inst_i_6/O
                         net (fo=1, routed)           0.458    16.061    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[9])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -16.061    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.199ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.928ns  (logic 4.439ns (40.621%)  route 6.489ns (59.379%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.732    11.446    ROM_inst/CO[0]
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.570 r  ROM_inst/g0_b7__0_i_1/O
                         net (fo=149, routed)         1.385    12.954    ROM_inst/sel[0]
    SLICE_X47Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.078 r  ROM_inst/g21_b11__0/O
                         net (fo=1, routed)           0.000    13.078    ROM_inst/g21_b11__0_n_0
    SLICE_X47Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    13.323 r  ROM_inst/FIFO1_inst_i_131/O
                         net (fo=1, routed)           0.569    13.892    ROM_inst/FIFO1_inst_i_131_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.298    14.190 r  ROM_inst/FIFO1_inst_i_50/O
                         net (fo=1, routed)           0.000    14.190    ROM_inst/FIFO1_inst_i_50_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    14.402 r  ROM_inst/FIFO1_inst_i_19/O
                         net (fo=2, routed)           0.592    14.994    COUNTER_inst/FIFO1_inst_19
    SLICE_X47Y13         LUT5 (Prop_lut5_I0_O)        0.299    15.293 r  COUNTER_inst/FIFO1_inst_i_5/O
                         net (fo=1, routed)           0.721    16.014    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -16.014    
  -------------------------------------------------------------------
                         slack                                 -1.199    

Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.922ns  (logic 4.412ns (40.395%)  route 6.510ns (59.605%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.841    11.555    ROM_inst/CO[0]
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.124    11.679 r  ROM_inst/g0_b2__0_i_2/O
                         net (fo=135, routed)         1.610    13.289    ROM_inst/g0_b2__0_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.413 r  ROM_inst/g23_b4__0/O
                         net (fo=1, routed)           0.000    13.413    ROM_inst/g23_b4__0_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    13.630 r  ROM_inst/FIFO1_inst_i_209/O
                         net (fo=1, routed)           0.821    14.452    ROM_inst/FIFO1_inst_i_209_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.751 r  ROM_inst/FIFO1_inst_i_86/O
                         net (fo=1, routed)           0.000    14.751    ROM_inst/FIFO1_inst_i_86_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    14.963 r  ROM_inst/FIFO1_inst_i_32/O
                         net (fo=1, routed)           0.433    15.396    COUNTER_inst/FIFO1_inst_7
    SLICE_X48Y9          LUT5 (Prop_lut5_I0_O)        0.299    15.695 r  COUNTER_inst/FIFO1_inst_i_11/O
                         net (fo=1, routed)           0.313    16.008    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[4])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -16.008    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -1.168ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.897ns  (logic 4.136ns (37.955%)  route 6.761ns (62.045%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.841    11.555    ROM_inst/CO[0]
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.124    11.679 r  ROM_inst/g0_b2__0_i_2/O
                         net (fo=135, routed)         1.417    13.096    ROM_inst/g0_b2__0_i_2_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.220 r  ROM_inst/g15_b3__0/O
                         net (fo=1, routed)           0.000    13.220    ROM_inst/g15_b3__0_n_0
    SLICE_X39Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    13.437 r  ROM_inst/FIFO1_inst_i_226/O
                         net (fo=1, routed)           0.000    13.437    ROM_inst/FIFO1_inst_i_226_n_0
    SLICE_X39Y13         MUXF8 (Prop_muxf8_I1_O)      0.094    13.531 r  ROM_inst/FIFO1_inst_i_94/O
                         net (fo=1, routed)           0.952    14.483    ROM_inst/FIFO1_inst_i_94_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.316    14.799 r  ROM_inst/FIFO1_inst_i_35/O
                         net (fo=1, routed)           0.453    15.253    COUNTER_inst/FIFO1_inst_6
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124    15.377 r  COUNTER_inst/FIFO1_inst_i_12/O
                         net (fo=1, routed)           0.607    15.983    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[3])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -15.983    
  -------------------------------------------------------------------
                         slack                                 -1.168    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.877ns  (logic 4.412ns (40.564%)  route 6.465ns (59.436%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.917    11.631    ROM_inst/CO[0]
    SLICE_X46Y13         LUT3 (Prop_lut3_I1_O)        0.124    11.755 r  ROM_inst/g0_b7__0_i_4/O
                         net (fo=149, routed)         1.467    13.223    ROM_inst/sel[3]
    SLICE_X49Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.347 r  ROM_inst/g9_b11__0/O
                         net (fo=1, routed)           0.000    13.347    ROM_inst/g9_b11__0_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    13.564 r  ROM_inst/FIFO1_inst_i_141/O
                         net (fo=1, routed)           0.974    14.537    ROM_inst/FIFO1_inst_i_141_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.299    14.836 r  ROM_inst/FIFO1_inst_i_53/O
                         net (fo=1, routed)           0.000    14.836    ROM_inst/FIFO1_inst_i_53_n_0
    SLICE_X50Y15         MUXF7 (Prop_muxf7_I1_O)      0.214    15.050 r  ROM_inst/FIFO1_inst_i_20/O
                         net (fo=1, routed)           0.320    15.370    COUNTER_inst/FIFO1_inst_21
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.297    15.667 r  COUNTER_inst/FIFO1_inst_i_4/O
                         net (fo=1, routed)           0.296    15.963    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[11])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -15.963    
  -------------------------------------------------------------------
                         slack                                 -1.148    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 4.342ns (40.018%)  route 6.508ns (59.982%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.990    11.704    ROM_inst/CO[0]
    SLICE_X47Y11         LUT3 (Prop_lut3_I1_O)        0.124    11.828 r  ROM_inst/FIFO1_inst_i_121/O
                         net (fo=163, routed)         0.874    12.702    ROM_inst/sel[6]
    SLICE_X47Y8          MUXF7 (Prop_muxf7_S_O)       0.276    12.978 r  ROM_inst/FIFO1_inst_i_247/O
                         net (fo=1, routed)           1.188    14.166    ROM_inst/FIFO1_inst_i_247_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.299    14.465 r  ROM_inst/FIFO1_inst_i_104/O
                         net (fo=1, routed)           0.000    14.465    ROM_inst/FIFO1_inst_i_104_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    14.674 r  ROM_inst/FIFO1_inst_i_38/O
                         net (fo=1, routed)           0.611    15.285    COUNTER_inst/FIFO1_inst_1
    SLICE_X50Y10         LUT5 (Prop_lut5_I0_O)        0.297    15.582 r  COUNTER_inst/FIFO1_inst_i_14/O
                         net (fo=1, routed)           0.355    15.936    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[1])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -15.936    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 4.460ns (41.159%)  route 6.376ns (58.841%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.847    11.561    ROM_inst/CO[0]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.685 r  ROM_inst/g0_b7__0_i_3/O
                         net (fo=149, routed)         1.507    13.192    ROM_inst/sel[2]
    SLICE_X53Y12         LUT6 (Prop_lut6_I2_O)        0.124    13.316 r  ROM_inst/g22_b12__0/O
                         net (fo=1, routed)           0.000    13.316    ROM_inst/g22_b12__0_n_0
    SLICE_X53Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    13.554 r  ROM_inst/FIFO1_inst_i_116/O
                         net (fo=1, routed)           0.671    14.225    ROM_inst/FIFO1_inst_i_116_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.298    14.523 r  ROM_inst/FIFO1_inst_i_43/O
                         net (fo=1, routed)           0.000    14.523    ROM_inst/FIFO1_inst_i_43_n_0
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    14.764 r  ROM_inst/FIFO1_inst_i_17/O
                         net (fo=1, routed)           0.410    15.173    COUNTER_inst/FIFO1_inst_22
    SLICE_X53Y11         LUT5 (Prop_lut5_I0_O)        0.298    15.471 r  COUNTER_inst/FIFO1_inst_i_3/O
                         net (fo=1, routed)           0.451    15.922    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -15.922    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.827ns  (logic 4.432ns (40.934%)  route 6.395ns (59.066%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.847    11.561    ROM_inst/CO[0]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.685 r  ROM_inst/g0_b7__0_i_3/O
                         net (fo=149, routed)         1.485    13.170    ROM_inst/sel[2]
    SLICE_X50Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.294 r  ROM_inst/g19_b8__0/O
                         net (fo=1, routed)           0.000    13.294    ROM_inst/g19_b8__0_n_0
    SLICE_X50Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    13.508 r  ROM_inst/FIFO1_inst_i_163/O
                         net (fo=1, routed)           0.810    14.317    ROM_inst/FIFO1_inst_i_163_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I3_O)        0.297    14.614 r  ROM_inst/FIFO1_inst_i_62/O
                         net (fo=1, routed)           0.000    14.614    ROM_inst/FIFO1_inst_i_62_n_0
    SLICE_X53Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    14.852 r  ROM_inst/FIFO1_inst_i_24/O
                         net (fo=1, routed)           0.299    15.151    COUNTER_inst/FIFO1_inst_15
    SLICE_X53Y10         LUT5 (Prop_lut5_I0_O)        0.298    15.449 r  COUNTER_inst/FIFO1_inst_i_7/O
                         net (fo=1, routed)           0.464    15.913    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -15.913    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.762ns  (logic 4.464ns (41.479%)  route 6.298ns (58.521%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.732    11.446    ROM_inst/CO[0]
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.570 r  ROM_inst/g0_b7__0_i_1/O
                         net (fo=149, routed)         1.576    13.146    ROM_inst/sel[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.270 r  ROM_inst/g23_b7__0/O
                         net (fo=1, routed)           0.000    13.270    ROM_inst/g23_b7__0_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    13.515 r  ROM_inst/FIFO1_inst_i_173/O
                         net (fo=1, routed)           0.641    14.156    ROM_inst/FIFO1_inst_i_173_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I0_O)        0.298    14.454 r  ROM_inst/FIFO1_inst_i_68/O
                         net (fo=1, routed)           0.000    14.454    ROM_inst/FIFO1_inst_i_68_n_0
    SLICE_X53Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    14.692 r  ROM_inst/FIFO1_inst_i_26/O
                         net (fo=1, routed)           0.264    14.956    COUNTER_inst/FIFO1_inst_13
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.298    15.254 r  COUNTER_inst/FIFO1_inst_i_8/O
                         net (fo=1, routed)           0.595    15.848    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -15.848    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -1.027ns  (required time - arrival time)
  Source:                 COUNTER_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 4.407ns (40.971%)  route 6.350ns (59.029%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  COUNTER_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  COUNTER_inst/cnt_reg[4]/Q
                         net (fo=361, routed)         0.857     6.399    COUNTER_inst/address[4]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.523 r  COUNTER_inst/prev0_carry_i_3/O
                         net (fo=8, routed)           0.461     6.984    COUNTER_inst/prev0_carry_i_3_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  COUNTER_inst/prev0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.108    ROM_inst/prev0__6_carry_i_4_0[0]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.682 r  ROM_inst/prev0_carry/CO[2]
                         net (fo=1, routed)           0.553     8.235    COUNTER_inst/prev0__6_carry[0]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.310     8.545 r  COUNTER_inst/prev0__6_carry_i_3/O
                         net (fo=1, routed)           0.000     8.545    ROM_inst/prev0__36_carry_0[3]
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.946 r  ROM_inst/prev0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.946    ROM_inst/prev0__6_carry_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  ROM_inst/prev0__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.060    ROM_inst/prev0__6_carry__0_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.282 f  ROM_inst/prev0__6_carry__1/O[0]
                         net (fo=2, routed)           0.620     9.902    COUNTER_inst/prev0__36_carry__1[0]
    SLICE_X46Y11         LUT1 (Prop_lut1_I0_O)        0.299    10.201 r  COUNTER_inst/prev0__36_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.201    ROM_inst/FIFO1_inst_i_48[0]
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.714 r  ROM_inst/prev0__36_carry__1/CO[3]
                         net (fo=35, routed)          0.717    11.431    ROM_inst/CO[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124    11.555 r  ROM_inst/g0_b2__0_i_3/O
                         net (fo=135, routed)         1.239    12.794    ROM_inst/g0_b2__0_i_3_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.918 r  ROM_inst/g19_b2__0/O
                         net (fo=1, routed)           0.000    12.918    ROM_inst/g19_b2__0_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    13.135 r  ROM_inst/FIFO1_inst_i_235/O
                         net (fo=1, routed)           0.791    13.926    ROM_inst/FIFO1_inst_i_235_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.299    14.225 r  ROM_inst/FIFO1_inst_i_98/O
                         net (fo=1, routed)           0.000    14.225    ROM_inst/FIFO1_inst_i_98_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    14.434 r  ROM_inst/FIFO1_inst_i_36/O
                         net (fo=1, routed)           0.578    15.012    COUNTER_inst/FIFO1_inst_3
    SLICE_X47Y12         LUT5 (Prop_lut5_I0_O)        0.297    15.309 r  COUNTER_inst/FIFO1_inst_i_13/O
                         net (fo=1, routed)           0.534    15.843    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.491    14.832    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[2])
                                                     -0.241    14.815    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -15.843    
  -------------------------------------------------------------------
                         slack                                 -1.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 CUSUM_inst/MAX2_inst/result_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.566     1.449    CUSUM_inst/MAX2_inst/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  CUSUM_inst/MAX2_inst/result_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  CUSUM_inst/MAX2_inst/result_reg[20]/Q
                         net (fo=1, routed)           0.107     1.697    CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB36_X0Y1          RAMB36E1                                     r  CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.878     2.006    CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y1          RAMB36E1                                     r  CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.155     1.663    CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 CUSUM_inst/MAX2_inst/result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.565     1.448    CUSUM_inst/MAX2_inst/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  CUSUM_inst/MAX2_inst/result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  CUSUM_inst/MAX2_inst/result_reg[25]/Q
                         net (fo=1, routed)           0.108     1.697    CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X0Y1          RAMB36E1                                     r  CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.878     2.006    CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y1          RAMB36E1                                     r  CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.155     1.663    CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CUSUM_inst/THRESH_inst/gM_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/THRESH_inst/gmp_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.563     1.446    CUSUM_inst/THRESH_inst/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  CUSUM_inst/THRESH_inst/gM_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CUSUM_inst/THRESH_inst/gM_reg_reg[20]/Q
                         net (fo=3, routed)           0.233     1.820    CUSUM_inst/THRESH_inst/gM_reg[20]
    SLICE_X36Y4          FDRE                                         r  CUSUM_inst/THRESH_inst/gmp_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.832     1.959    CUSUM_inst/THRESH_inst/clk_IBUF_BUFG
    SLICE_X36Y4          FDRE                                         r  CUSUM_inst/THRESH_inst/gmp_reg_reg[20]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.075     1.785    CUSUM_inst/THRESH_inst/gmp_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CUSUM_inst/SUB1_inst/result_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.088%)  route 0.110ns (43.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.560     1.443    CUSUM_inst/SUB1_inst/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  CUSUM_inst/SUB1_inst/result_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CUSUM_inst/SUB1_inst/result_reg[28]/Q
                         net (fo=1, routed)           0.110     1.695    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X1Y3          RAMB36E1                                     r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.871     1.999    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.155     1.656    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CUSUM_inst/ADD1_inst/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.251%)  route 0.110ns (43.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.553     1.436    CUSUM_inst/ADD1_inst/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  CUSUM_inst/ADD1_inst/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CUSUM_inst/ADD1_inst/result_reg[2]/Q
                         net (fo=1, routed)           0.110     1.687    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X1Y5          RAMB36E1                                     r  CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.863     1.991    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y5          RAMB36E1                                     r  CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.648    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 CUSUM_inst/SUB1_inst/result_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.866%)  route 0.111ns (44.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.561     1.444    CUSUM_inst/SUB1_inst/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  CUSUM_inst/SUB1_inst/result_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CUSUM_inst/SUB1_inst/result_reg[24]/Q
                         net (fo=1, routed)           0.111     1.697    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X1Y3          RAMB36E1                                     r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.871     1.999    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.155     1.656    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 CUSUM_inst/SUB1_inst/result_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.973%)  route 0.111ns (44.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.562     1.445    CUSUM_inst/SUB1_inst/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  CUSUM_inst/SUB1_inst/result_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CUSUM_inst/SUB1_inst/result_reg[18]/Q
                         net (fo=1, routed)           0.111     1.697    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X1Y3          RAMB36E1                                     r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.871     1.999    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     1.656    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 CUSUM_inst/ADD1_inst/result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.258%)  route 0.110ns (43.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.556     1.439    CUSUM_inst/ADD1_inst/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  CUSUM_inst/ADD1_inst/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CUSUM_inst/ADD1_inst/result_reg[8]/Q
                         net (fo=1, routed)           0.110     1.690    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X1Y5          RAMB36E1                                     r  CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.863     1.991    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y5          RAMB36E1                                     r  CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.648    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 CUSUM_inst/ADD1_inst/result_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.556     1.439    CUSUM_inst/ADD1_inst/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  CUSUM_inst/ADD1_inst/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CUSUM_inst/ADD1_inst/result_reg[15]/Q
                         net (fo=1, routed)           0.111     1.691    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X1Y5          RAMB36E1                                     r  CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.863     1.991    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y5          RAMB36E1                                     r  CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.155     1.648    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CUSUM_inst/SUB4_inst/result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.566     1.449    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  CUSUM_inst/SUB4_inst/result_reg[5]/Q
                         net (fo=1, routed)           0.106     1.719    CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X0Y0          RAMB36E1                                     r  CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.879     2.007    CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.509    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.664    CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6  CUSUM_inst/FIFO10_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6  CUSUM_inst/FIFO10_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0  CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0  CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2  CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2  CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8  COUNTER_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8  COUNTER_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep__1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep__1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8  COUNTER_inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8  COUNTER_inst/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8  COUNTER_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8  COUNTER_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep__0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y8  COUNTER_inst/cnt_reg[0]_rep__1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8  COUNTER_inst/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8  COUNTER_inst/cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO10_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.039ns  (logic 1.454ns (18.084%)  route 6.585ns (81.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.585     8.039    CUSUM_inst/FIFO10_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X41Y25         FDRE                                         r  CUSUM_inst/FIFO10_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.430     4.771    CUSUM_inst/FIFO10_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X41Y25         FDRE                                         r  CUSUM_inst/FIFO10_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.930ns  (logic 1.454ns (18.334%)  route 6.476ns (81.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.476     7.930    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X45Y24         FDRE                                         r  CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.431     4.772    CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X45Y24         FDRE                                         r  CUSUM_inst/FIFO4_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO6_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.794ns  (logic 1.454ns (18.652%)  route 6.340ns (81.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.340     7.794    CUSUM_inst/FIFO6_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X56Y25         FDRE                                         r  CUSUM_inst/FIFO6_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.436     4.777    CUSUM_inst/FIFO6_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X56Y25         FDRE                                         r  CUSUM_inst/FIFO6_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.457ns  (logic 1.454ns (19.494%)  route 6.004ns (80.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.004     7.457    CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X45Y21         FDRE                                         r  CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.436     4.777    CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X45Y21         FDRE                                         r  CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.710ns  (logic 1.454ns (25.462%)  route 4.256ns (74.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         4.256     5.710    CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X42Y2          FDRE                                         r  CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.448     4.789    CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X42Y2          FDRE                                         r  CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 1.454ns (25.666%)  route 4.210ns (74.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         4.210     5.664    CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X43Y2          FDRE                                         r  CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.448     4.789    CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X43Y2          FDRE                                         r  CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 1.454ns (26.242%)  route 4.086ns (73.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         4.086     5.540    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X43Y6          FDRE                                         r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.447     4.788    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X43Y6          FDRE                                         r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 1.454ns (26.445%)  route 4.043ns (73.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         4.043     5.497    CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X36Y18         FDRE                                         r  CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.435     4.776    CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X36Y18         FDRE                                         r  CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.368ns  (logic 1.454ns (27.083%)  route 3.914ns (72.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         3.914     5.368    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X38Y15         FDRE                                         r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.439     4.780    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X38Y15         FDRE                                         r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 1.454ns (27.592%)  route 3.815ns (72.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         3.815     5.269    CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y2          FDRE                                         r  CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.446     4.787    CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X31Y2          FDRE                                         r  CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO_BR2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.222ns (15.540%)  route 1.206ns (84.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         1.206     1.428    CUSUM_inst/FIFO_BR2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X34Y8          FDRE                                         r  CUSUM_inst/FIFO_BR2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.830     1.957    CUSUM_inst/FIFO_BR2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X34Y8          FDRE                                         r  CUSUM_inst/FIFO_BR2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO5_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.222ns (13.261%)  route 1.451ns (86.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         1.451     1.673    CUSUM_inst/FIFO5_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X36Y7          FDRE                                         r  CUSUM_inst/FIFO5_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.831     1.958    CUSUM_inst/FIFO5_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X36Y7          FDRE                                         r  CUSUM_inst/FIFO5_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.222ns (12.288%)  route 1.584ns (87.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         1.584     1.806    CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X33Y3          FDRE                                         r  CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.832     1.959    CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X33Y3          FDRE                                         r  CUSUM_inst/FIFO9_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.222ns (12.007%)  route 1.626ns (87.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         1.626     1.848    CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X31Y2          FDRE                                         r  CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.833     1.960    CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X31Y2          FDRE                                         r  CUSUM_inst/FIFO7_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.222ns (11.139%)  route 1.770ns (88.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         1.770     1.992    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X38Y15         FDRE                                         r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.826     1.953    CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X38Y15         FDRE                                         r  CUSUM_inst/FIFO3_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.222ns (10.930%)  route 1.808ns (89.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         1.808     2.030    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X43Y6          FDRE                                         r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.833     1.960    CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X43Y6          FDRE                                         r  CUSUM_inst/FIFO1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.043ns  (logic 0.222ns (10.858%)  route 1.821ns (89.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         1.821     2.043    CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X36Y18         FDRE                                         r  CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.823     1.950    CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X36Y18         FDRE                                         r  CUSUM_inst/FIFO_BR1_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.222ns (10.849%)  route 1.823ns (89.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         1.823     2.045    CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X43Y2          FDRE                                         r  CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.834     1.961    CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X43Y2          FDRE                                         r  CUSUM_inst/FIFO11_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.048ns  (logic 0.222ns (10.835%)  route 1.826ns (89.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         1.826     2.048    CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X42Y2          FDRE                                         r  CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.834     1.961    CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X42Y2          FDRE                                         r  CUSUM_inst/FIFO2_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.933ns  (logic 0.222ns (7.566%)  route 2.711ns (92.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         2.711     2.933    CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X45Y21         FDRE                                         r  CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.822     1.949    CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X45Y21         FDRE                                         r  CUSUM_inst/FIFO8_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 COUNTER_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.217ns  (logic 8.130ns (35.018%)  route 15.087ns (64.982%))
  Logic Levels:           17  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  COUNTER_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  COUNTER_inst/cnt_reg[3]/Q
                         net (fo=369, routed)         3.373     8.977    COUNTER_inst/address[3]
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.101 r  COUNTER_inst/cnt[10]_i_2/O
                         net (fo=12, routed)          1.123    10.224    COUNTER_inst/cnt[10]_i_2_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I2_O)        0.152    10.376 r  COUNTER_inst/cnt[9]_i_1/O
                         net (fo=11, routed)          0.907    11.283    COUNTER_inst/addr_int[9]
    SLICE_X56Y14         LUT2 (Prop_lut2_I0_O)        0.332    11.615 r  COUNTER_inst/cat_OBUF[6]_inst_i_90/O
                         net (fo=1, routed)           0.000    11.615    COUNTER_inst/cat_OBUF[6]_inst_i_90_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.223 r  COUNTER_inst/cat_OBUF[6]_inst_i_49/O[3]
                         net (fo=13, routed)          0.852    13.075    COUNTER_inst/cat_OBUF[6]_inst_i_49_n_4
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.307    13.382 r  COUNTER_inst/cat_OBUF[6]_inst_i_128/O
                         net (fo=1, routed)           0.000    13.382    COUNTER_inst/cat_OBUF[6]_inst_i_128_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.634 r  COUNTER_inst/cat_OBUF[6]_inst_i_80/O[0]
                         net (fo=2, routed)           0.883    14.517    COUNTER_inst/cat_OBUF[6]_inst_i_80_n_7
    SLICE_X57Y12         LUT2 (Prop_lut2_I0_O)        0.321    14.838 r  COUNTER_inst/cat_OBUF[6]_inst_i_134/O
                         net (fo=2, routed)           0.836    15.674    COUNTER_inst/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.326    16.000 r  COUNTER_inst/cat_OBUF[6]_inst_i_138/O
                         net (fo=1, routed)           0.000    16.000    COUNTER_inst/cat_OBUF[6]_inst_i_138_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.401 r  COUNTER_inst/cat_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.401    COUNTER_inst/cat_OBUF[6]_inst_i_113_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.515 r  COUNTER_inst/cat_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    16.515    COUNTER_inst/cat_OBUF[6]_inst_i_77_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.786 r  COUNTER_inst/cat_OBUF[6]_inst_i_47/CO[0]
                         net (fo=5, routed)           1.234    18.020    COUNTER_inst/cat_OBUF[6]_inst_i_47_n_3
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.373    18.393 r  COUNTER_inst/cat_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.861    19.254    COUNTER_inst/cat_OBUF[6]_inst_i_55_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    19.378 f  COUNTER_inst/cat_OBUF[6]_inst_i_27/O
                         net (fo=3, routed)           0.664    20.042    DISPLAY_inst/cat_OBUF[6]_inst_i_5_3
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124    20.166 r  DISPLAY_inst/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.169    21.335    DISPLAY_inst/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    21.459 r  DISPLAY_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.357    22.816    COUNTER_inst/cat[2]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.124    22.940 r  COUNTER_inst/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.828    24.768    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    28.303 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.303    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.217ns  (logic 8.131ns (35.020%)  route 15.086ns (64.980%))
  Logic Levels:           17  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  COUNTER_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  COUNTER_inst/cnt_reg[3]/Q
                         net (fo=369, routed)         3.373     8.977    COUNTER_inst/address[3]
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.101 r  COUNTER_inst/cnt[10]_i_2/O
                         net (fo=12, routed)          1.123    10.224    COUNTER_inst/cnt[10]_i_2_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I2_O)        0.152    10.376 r  COUNTER_inst/cnt[9]_i_1/O
                         net (fo=11, routed)          0.907    11.283    COUNTER_inst/addr_int[9]
    SLICE_X56Y14         LUT2 (Prop_lut2_I0_O)        0.332    11.615 r  COUNTER_inst/cat_OBUF[6]_inst_i_90/O
                         net (fo=1, routed)           0.000    11.615    COUNTER_inst/cat_OBUF[6]_inst_i_90_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.223 r  COUNTER_inst/cat_OBUF[6]_inst_i_49/O[3]
                         net (fo=13, routed)          0.852    13.075    COUNTER_inst/cat_OBUF[6]_inst_i_49_n_4
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.307    13.382 r  COUNTER_inst/cat_OBUF[6]_inst_i_128/O
                         net (fo=1, routed)           0.000    13.382    COUNTER_inst/cat_OBUF[6]_inst_i_128_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.634 r  COUNTER_inst/cat_OBUF[6]_inst_i_80/O[0]
                         net (fo=2, routed)           0.883    14.517    COUNTER_inst/cat_OBUF[6]_inst_i_80_n_7
    SLICE_X57Y12         LUT2 (Prop_lut2_I0_O)        0.321    14.838 r  COUNTER_inst/cat_OBUF[6]_inst_i_134/O
                         net (fo=2, routed)           0.836    15.674    COUNTER_inst/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.326    16.000 r  COUNTER_inst/cat_OBUF[6]_inst_i_138/O
                         net (fo=1, routed)           0.000    16.000    COUNTER_inst/cat_OBUF[6]_inst_i_138_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.401 r  COUNTER_inst/cat_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.401    COUNTER_inst/cat_OBUF[6]_inst_i_113_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.515 r  COUNTER_inst/cat_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    16.515    COUNTER_inst/cat_OBUF[6]_inst_i_77_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.786 r  COUNTER_inst/cat_OBUF[6]_inst_i_47/CO[0]
                         net (fo=5, routed)           1.234    18.020    COUNTER_inst/cat_OBUF[6]_inst_i_47_n_3
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.373    18.393 r  COUNTER_inst/cat_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.861    19.254    COUNTER_inst/cat_OBUF[6]_inst_i_55_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    19.378 f  COUNTER_inst/cat_OBUF[6]_inst_i_27/O
                         net (fo=3, routed)           0.664    20.042    DISPLAY_inst/cat_OBUF[6]_inst_i_5_3
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124    20.166 r  DISPLAY_inst/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.169    21.335    DISPLAY_inst/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    21.459 r  DISPLAY_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.376    22.835    COUNTER_inst/cat[2]
    SLICE_X60Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.959 r  COUNTER_inst/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808    24.768    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    28.303 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.303    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.092ns  (logic 8.126ns (35.192%)  route 14.965ns (64.808%))
  Logic Levels:           17  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  COUNTER_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  COUNTER_inst/cnt_reg[3]/Q
                         net (fo=369, routed)         3.373     8.977    COUNTER_inst/address[3]
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.101 r  COUNTER_inst/cnt[10]_i_2/O
                         net (fo=12, routed)          1.123    10.224    COUNTER_inst/cnt[10]_i_2_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I2_O)        0.152    10.376 r  COUNTER_inst/cnt[9]_i_1/O
                         net (fo=11, routed)          0.907    11.283    COUNTER_inst/addr_int[9]
    SLICE_X56Y14         LUT2 (Prop_lut2_I0_O)        0.332    11.615 r  COUNTER_inst/cat_OBUF[6]_inst_i_90/O
                         net (fo=1, routed)           0.000    11.615    COUNTER_inst/cat_OBUF[6]_inst_i_90_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.223 r  COUNTER_inst/cat_OBUF[6]_inst_i_49/O[3]
                         net (fo=13, routed)          0.852    13.075    COUNTER_inst/cat_OBUF[6]_inst_i_49_n_4
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.307    13.382 r  COUNTER_inst/cat_OBUF[6]_inst_i_128/O
                         net (fo=1, routed)           0.000    13.382    COUNTER_inst/cat_OBUF[6]_inst_i_128_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.634 r  COUNTER_inst/cat_OBUF[6]_inst_i_80/O[0]
                         net (fo=2, routed)           0.883    14.517    COUNTER_inst/cat_OBUF[6]_inst_i_80_n_7
    SLICE_X57Y12         LUT2 (Prop_lut2_I0_O)        0.321    14.838 r  COUNTER_inst/cat_OBUF[6]_inst_i_134/O
                         net (fo=2, routed)           0.836    15.674    COUNTER_inst/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.326    16.000 r  COUNTER_inst/cat_OBUF[6]_inst_i_138/O
                         net (fo=1, routed)           0.000    16.000    COUNTER_inst/cat_OBUF[6]_inst_i_138_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.401 r  COUNTER_inst/cat_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.401    COUNTER_inst/cat_OBUF[6]_inst_i_113_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.515 r  COUNTER_inst/cat_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    16.515    COUNTER_inst/cat_OBUF[6]_inst_i_77_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.786 r  COUNTER_inst/cat_OBUF[6]_inst_i_47/CO[0]
                         net (fo=5, routed)           1.234    18.020    COUNTER_inst/cat_OBUF[6]_inst_i_47_n_3
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.373    18.393 r  COUNTER_inst/cat_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.861    19.254    COUNTER_inst/cat_OBUF[6]_inst_i_55_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    19.378 f  COUNTER_inst/cat_OBUF[6]_inst_i_27/O
                         net (fo=3, routed)           0.664    20.042    DISPLAY_inst/cat_OBUF[6]_inst_i_5_3
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124    20.166 r  DISPLAY_inst/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.169    21.335    DISPLAY_inst/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    21.459 r  DISPLAY_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.066    22.524    COUNTER_inst/cat[2]
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124    22.648 r  COUNTER_inst/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.998    24.647    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    28.178 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.178    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.857ns  (logic 8.124ns (35.543%)  route 14.733ns (64.457%))
  Logic Levels:           17  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  COUNTER_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  COUNTER_inst/cnt_reg[3]/Q
                         net (fo=369, routed)         3.373     8.977    COUNTER_inst/address[3]
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.101 r  COUNTER_inst/cnt[10]_i_2/O
                         net (fo=12, routed)          1.123    10.224    COUNTER_inst/cnt[10]_i_2_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I2_O)        0.152    10.376 r  COUNTER_inst/cnt[9]_i_1/O
                         net (fo=11, routed)          0.907    11.283    COUNTER_inst/addr_int[9]
    SLICE_X56Y14         LUT2 (Prop_lut2_I0_O)        0.332    11.615 r  COUNTER_inst/cat_OBUF[6]_inst_i_90/O
                         net (fo=1, routed)           0.000    11.615    COUNTER_inst/cat_OBUF[6]_inst_i_90_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.223 r  COUNTER_inst/cat_OBUF[6]_inst_i_49/O[3]
                         net (fo=13, routed)          0.852    13.075    COUNTER_inst/cat_OBUF[6]_inst_i_49_n_4
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.307    13.382 r  COUNTER_inst/cat_OBUF[6]_inst_i_128/O
                         net (fo=1, routed)           0.000    13.382    COUNTER_inst/cat_OBUF[6]_inst_i_128_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.634 r  COUNTER_inst/cat_OBUF[6]_inst_i_80/O[0]
                         net (fo=2, routed)           0.883    14.517    COUNTER_inst/cat_OBUF[6]_inst_i_80_n_7
    SLICE_X57Y12         LUT2 (Prop_lut2_I0_O)        0.321    14.838 r  COUNTER_inst/cat_OBUF[6]_inst_i_134/O
                         net (fo=2, routed)           0.836    15.674    COUNTER_inst/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.326    16.000 r  COUNTER_inst/cat_OBUF[6]_inst_i_138/O
                         net (fo=1, routed)           0.000    16.000    COUNTER_inst/cat_OBUF[6]_inst_i_138_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.401 r  COUNTER_inst/cat_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.401    COUNTER_inst/cat_OBUF[6]_inst_i_113_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.515 r  COUNTER_inst/cat_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    16.515    COUNTER_inst/cat_OBUF[6]_inst_i_77_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.786 r  COUNTER_inst/cat_OBUF[6]_inst_i_47/CO[0]
                         net (fo=5, routed)           1.234    18.020    COUNTER_inst/cat_OBUF[6]_inst_i_47_n_3
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.373    18.393 r  COUNTER_inst/cat_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.861    19.254    COUNTER_inst/cat_OBUF[6]_inst_i_55_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    19.378 f  COUNTER_inst/cat_OBUF[6]_inst_i_27/O
                         net (fo=3, routed)           0.664    20.042    DISPLAY_inst/cat_OBUF[6]_inst_i_5_3
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124    20.166 r  DISPLAY_inst/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.169    21.335    DISPLAY_inst/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    21.459 r  DISPLAY_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.973    22.432    COUNTER_inst/cat[2]
    SLICE_X60Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.556 r  COUNTER_inst/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.858    24.414    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    27.944 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.944    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.827ns  (logic 8.106ns (35.509%)  route 14.721ns (64.491%))
  Logic Levels:           17  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  COUNTER_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  COUNTER_inst/cnt_reg[3]/Q
                         net (fo=369, routed)         3.373     8.977    COUNTER_inst/address[3]
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.101 r  COUNTER_inst/cnt[10]_i_2/O
                         net (fo=12, routed)          1.123    10.224    COUNTER_inst/cnt[10]_i_2_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I2_O)        0.152    10.376 r  COUNTER_inst/cnt[9]_i_1/O
                         net (fo=11, routed)          0.907    11.283    COUNTER_inst/addr_int[9]
    SLICE_X56Y14         LUT2 (Prop_lut2_I0_O)        0.332    11.615 r  COUNTER_inst/cat_OBUF[6]_inst_i_90/O
                         net (fo=1, routed)           0.000    11.615    COUNTER_inst/cat_OBUF[6]_inst_i_90_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.223 r  COUNTER_inst/cat_OBUF[6]_inst_i_49/O[3]
                         net (fo=13, routed)          0.852    13.075    COUNTER_inst/cat_OBUF[6]_inst_i_49_n_4
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.307    13.382 r  COUNTER_inst/cat_OBUF[6]_inst_i_128/O
                         net (fo=1, routed)           0.000    13.382    COUNTER_inst/cat_OBUF[6]_inst_i_128_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.634 r  COUNTER_inst/cat_OBUF[6]_inst_i_80/O[0]
                         net (fo=2, routed)           0.883    14.517    COUNTER_inst/cat_OBUF[6]_inst_i_80_n_7
    SLICE_X57Y12         LUT2 (Prop_lut2_I0_O)        0.321    14.838 r  COUNTER_inst/cat_OBUF[6]_inst_i_134/O
                         net (fo=2, routed)           0.836    15.674    COUNTER_inst/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.326    16.000 r  COUNTER_inst/cat_OBUF[6]_inst_i_138/O
                         net (fo=1, routed)           0.000    16.000    COUNTER_inst/cat_OBUF[6]_inst_i_138_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.401 r  COUNTER_inst/cat_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.401    COUNTER_inst/cat_OBUF[6]_inst_i_113_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.515 r  COUNTER_inst/cat_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    16.515    COUNTER_inst/cat_OBUF[6]_inst_i_77_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.786 r  COUNTER_inst/cat_OBUF[6]_inst_i_47/CO[0]
                         net (fo=5, routed)           1.234    18.020    COUNTER_inst/cat_OBUF[6]_inst_i_47_n_3
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.373    18.393 r  COUNTER_inst/cat_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.861    19.254    COUNTER_inst/cat_OBUF[6]_inst_i_55_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    19.378 f  COUNTER_inst/cat_OBUF[6]_inst_i_27/O
                         net (fo=3, routed)           0.664    20.042    DISPLAY_inst/cat_OBUF[6]_inst_i_5_3
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124    20.166 r  DISPLAY_inst/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.169    21.335    DISPLAY_inst/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    21.459 r  DISPLAY_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.962    22.421    COUNTER_inst/cat[2]
    SLICE_X60Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.545 r  COUNTER_inst/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857    24.403    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    27.913 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.913    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.732ns  (logic 8.099ns (35.629%)  route 14.633ns (64.371%))
  Logic Levels:           17  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  COUNTER_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  COUNTER_inst/cnt_reg[3]/Q
                         net (fo=369, routed)         3.373     8.977    COUNTER_inst/address[3]
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.101 r  COUNTER_inst/cnt[10]_i_2/O
                         net (fo=12, routed)          1.123    10.224    COUNTER_inst/cnt[10]_i_2_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I2_O)        0.152    10.376 r  COUNTER_inst/cnt[9]_i_1/O
                         net (fo=11, routed)          0.907    11.283    COUNTER_inst/addr_int[9]
    SLICE_X56Y14         LUT2 (Prop_lut2_I0_O)        0.332    11.615 r  COUNTER_inst/cat_OBUF[6]_inst_i_90/O
                         net (fo=1, routed)           0.000    11.615    COUNTER_inst/cat_OBUF[6]_inst_i_90_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.223 r  COUNTER_inst/cat_OBUF[6]_inst_i_49/O[3]
                         net (fo=13, routed)          0.852    13.075    COUNTER_inst/cat_OBUF[6]_inst_i_49_n_4
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.307    13.382 r  COUNTER_inst/cat_OBUF[6]_inst_i_128/O
                         net (fo=1, routed)           0.000    13.382    COUNTER_inst/cat_OBUF[6]_inst_i_128_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.634 r  COUNTER_inst/cat_OBUF[6]_inst_i_80/O[0]
                         net (fo=2, routed)           0.883    14.517    COUNTER_inst/cat_OBUF[6]_inst_i_80_n_7
    SLICE_X57Y12         LUT2 (Prop_lut2_I0_O)        0.321    14.838 r  COUNTER_inst/cat_OBUF[6]_inst_i_134/O
                         net (fo=2, routed)           0.836    15.674    COUNTER_inst/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.326    16.000 r  COUNTER_inst/cat_OBUF[6]_inst_i_138/O
                         net (fo=1, routed)           0.000    16.000    COUNTER_inst/cat_OBUF[6]_inst_i_138_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.401 r  COUNTER_inst/cat_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.401    COUNTER_inst/cat_OBUF[6]_inst_i_113_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.515 r  COUNTER_inst/cat_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    16.515    COUNTER_inst/cat_OBUF[6]_inst_i_77_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.786 r  COUNTER_inst/cat_OBUF[6]_inst_i_47/CO[0]
                         net (fo=5, routed)           1.234    18.020    COUNTER_inst/cat_OBUF[6]_inst_i_47_n_3
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.373    18.393 r  COUNTER_inst/cat_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.861    19.254    COUNTER_inst/cat_OBUF[6]_inst_i_55_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    19.378 f  COUNTER_inst/cat_OBUF[6]_inst_i_27/O
                         net (fo=3, routed)           0.664    20.042    DISPLAY_inst/cat_OBUF[6]_inst_i_5_3
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124    20.166 r  DISPLAY_inst/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.169    21.335    DISPLAY_inst/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    21.459 r  DISPLAY_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.047    22.505    COUNTER_inst/cat[2]
    SLICE_X60Y17         LUT6 (Prop_lut6_I2_O)        0.124    22.629 r  COUNTER_inst/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.685    24.314    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    27.819 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.819    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.597ns  (logic 8.115ns (35.911%)  route 14.483ns (64.089%))
  Logic Levels:           17  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.565     5.086    COUNTER_inst/clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  COUNTER_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  COUNTER_inst/cnt_reg[3]/Q
                         net (fo=369, routed)         3.373     8.977    COUNTER_inst/address[3]
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.101 r  COUNTER_inst/cnt[10]_i_2/O
                         net (fo=12, routed)          1.123    10.224    COUNTER_inst/cnt[10]_i_2_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I2_O)        0.152    10.376 r  COUNTER_inst/cnt[9]_i_1/O
                         net (fo=11, routed)          0.907    11.283    COUNTER_inst/addr_int[9]
    SLICE_X56Y14         LUT2 (Prop_lut2_I0_O)        0.332    11.615 r  COUNTER_inst/cat_OBUF[6]_inst_i_90/O
                         net (fo=1, routed)           0.000    11.615    COUNTER_inst/cat_OBUF[6]_inst_i_90_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.223 r  COUNTER_inst/cat_OBUF[6]_inst_i_49/O[3]
                         net (fo=13, routed)          0.852    13.075    COUNTER_inst/cat_OBUF[6]_inst_i_49_n_4
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.307    13.382 r  COUNTER_inst/cat_OBUF[6]_inst_i_128/O
                         net (fo=1, routed)           0.000    13.382    COUNTER_inst/cat_OBUF[6]_inst_i_128_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.634 r  COUNTER_inst/cat_OBUF[6]_inst_i_80/O[0]
                         net (fo=2, routed)           0.883    14.517    COUNTER_inst/cat_OBUF[6]_inst_i_80_n_7
    SLICE_X57Y12         LUT2 (Prop_lut2_I0_O)        0.321    14.838 r  COUNTER_inst/cat_OBUF[6]_inst_i_134/O
                         net (fo=2, routed)           0.836    15.674    COUNTER_inst/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.326    16.000 r  COUNTER_inst/cat_OBUF[6]_inst_i_138/O
                         net (fo=1, routed)           0.000    16.000    COUNTER_inst/cat_OBUF[6]_inst_i_138_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.401 r  COUNTER_inst/cat_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.401    COUNTER_inst/cat_OBUF[6]_inst_i_113_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.515 r  COUNTER_inst/cat_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    16.515    COUNTER_inst/cat_OBUF[6]_inst_i_77_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.786 r  COUNTER_inst/cat_OBUF[6]_inst_i_47/CO[0]
                         net (fo=5, routed)           1.234    18.020    COUNTER_inst/cat_OBUF[6]_inst_i_47_n_3
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.373    18.393 r  COUNTER_inst/cat_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.861    19.254    COUNTER_inst/cat_OBUF[6]_inst_i_55_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    19.378 r  COUNTER_inst/cat_OBUF[6]_inst_i_27/O
                         net (fo=3, routed)           0.664    20.042    DISPLAY_inst/cat_OBUF[6]_inst_i_5_3
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124    20.166 f  DISPLAY_inst/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.169    21.335    DISPLAY_inst/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  DISPLAY_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.896    22.354    COUNTER_inst/cat[2]
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124    22.478 r  COUNTER_inst/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.685    24.164    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    27.684 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.684    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 4.311ns (60.393%)  route 2.827ns (39.607%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.629     5.150    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  DISPLAY_inst/cnt_reg[15]/Q
                         net (fo=15, routed)          0.679     6.286    DISPLAY_inst/L[15]
    SLICE_X60Y17         LUT2 (Prop_lut2_I0_O)        0.148     6.434 r  DISPLAY_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.148     8.581    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.288 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.288    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.331ns (60.817%)  route 2.790ns (39.183%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.629     5.150    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  DISPLAY_inst/cnt_reg[14]/Q
                         net (fo=15, routed)          0.690     6.297    DISPLAY_inst/L[14]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.150     6.447 r  DISPLAY_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           2.100     8.547    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.272 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.272    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 4.320ns (60.948%)  route 2.768ns (39.052%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.629     5.150    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  DISPLAY_inst/cnt_reg[15]/Q
                         net (fo=15, routed)          0.830     6.437    DISPLAY_inst/L[15]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.152     6.589 r  DISPLAY_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.938     8.526    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.239 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.239    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.462ns (69.322%)  route 0.647ns (30.678%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.589     1.472    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  DISPLAY_inst/cnt_reg[14]/Q
                         net (fo=15, routed)          0.180     1.794    DISPLAY_inst/L[14]
    SLICE_X59Y17         LUT2 (Prop_lut2_I0_O)        0.048     1.842 r  DISPLAY_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.467     2.308    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.582 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.582    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.386ns (62.837%)  route 0.820ns (37.163%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.589     1.472    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DISPLAY_inst/cnt_reg[15]/Q
                         net (fo=15, routed)          0.234     1.847    DISPLAY_inst/L[15]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  DISPLAY_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=5, routed)           0.586     2.478    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.678 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.678    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.459ns (66.107%)  route 0.748ns (33.893%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.589     1.472    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DISPLAY_inst/cnt_reg[14]/Q
                         net (fo=15, routed)          0.187     1.800    DISPLAY_inst/L[14]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.048     1.848 r  DISPLAY_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.409    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.679 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.679    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CUSUM_inst/THRESH_inst/label_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.347ns (59.575%)  route 0.914ns (40.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.562     1.445    CUSUM_inst/THRESH_inst/clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  CUSUM_inst/THRESH_inst/label_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CUSUM_inst/THRESH_inst/label_reg_reg/Q
                         net (fo=1, routed)           0.914     2.500    led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.706 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    led
    U16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.473ns (65.508%)  route 0.776ns (34.492%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.589     1.472    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  DISPLAY_inst/cnt_reg[15]/Q
                         net (fo=15, routed)          0.234     1.847    DISPLAY_inst/L[15]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.046     1.893 r  DISPLAY_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.542     2.435    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.721 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.721    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.437ns (63.798%)  route 0.815ns (36.202%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.589     1.472    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  DISPLAY_inst/cnt_reg[14]/Q
                         net (fo=15, routed)          0.237     1.850    COUNTER_inst/L[14]
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.895 r  COUNTER_inst/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.246     2.141    COUNTER_inst/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.186 r  COUNTER_inst/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.518    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.724 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.724    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.443ns (61.068%)  route 0.920ns (38.932%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.589     1.472    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  DISPLAY_inst/cnt_reg[14]/Q
                         net (fo=15, routed)          0.237     1.850    COUNTER_inst/L[14]
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.895 r  COUNTER_inst/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.272     2.168    COUNTER_inst/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.045     2.213 r  COUNTER_inst/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.623    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.835 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.835    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.452ns (60.747%)  route 0.938ns (39.253%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.589     1.472    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DISPLAY_inst/cnt_reg[14]/Q
                         net (fo=15, routed)          0.237     1.850    COUNTER_inst/L[14]
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.895 f  COUNTER_inst/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.365     2.261    COUNTER_inst/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.306 r  COUNTER_inst/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.641    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.862 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.862    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.467ns (61.392%)  route 0.923ns (38.608%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.589     1.472    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  DISPLAY_inst/cnt_reg[14]/Q
                         net (fo=15, routed)          0.237     1.850    COUNTER_inst/L[14]
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.895 r  COUNTER_inst/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.298     2.194    COUNTER_inst/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.045     2.239 r  COUNTER_inst/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.626    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.862 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.862    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.463ns (61.181%)  route 0.928ns (38.819%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.589     1.472    DISPLAY_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  DISPLAY_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  DISPLAY_inst/cnt_reg[14]/Q
                         net (fo=15, routed)          0.237     1.850    COUNTER_inst/L[14]
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.895 r  COUNTER_inst/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.221     2.116    COUNTER_inst/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.161 r  COUNTER_inst/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.632    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.864 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.864    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           462 Endpoints
Min Delay           462 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.725ns  (logic 1.604ns (16.491%)  route 8.121ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.444     9.725    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.725ns  (logic 1.604ns (16.491%)  route 8.121ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.444     9.725    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.725ns  (logic 1.604ns (16.491%)  route 8.121ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.444     9.725    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.725ns  (logic 1.604ns (16.491%)  route 8.121ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.444     9.725    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.725ns  (logic 1.604ns (16.491%)  route 8.121ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.444     9.725    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.725ns  (logic 1.604ns (16.491%)  route 8.121ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.444     9.725    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.725ns  (logic 1.604ns (16.491%)  route 8.121ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.444     9.725    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.725ns  (logic 1.604ns (16.491%)  route 8.121ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.444     9.725    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.721ns  (logic 1.604ns (16.499%)  route 8.117ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.440     9.721    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/MAX1_inst/result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.721ns  (logic 1.604ns (16.499%)  route 8.117ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=338, routed)         6.677     8.131    CUSUM_inst/MAX1_inst/rst_IBUF
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.281 r  CUSUM_inst/MAX1_inst/result[31]_i_1/O
                         net (fo=32, routed)          1.440     9.721    CUSUM_inst/MAX1_inst/result[31]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.507     4.848    CUSUM_inst/MAX1_inst/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  CUSUM_inst/MAX1_inst/result_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.222ns (27.322%)  route 0.590ns (72.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.590     0.812    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y10          FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.834     1.961    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.222ns (27.322%)  route 0.590ns (72.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.590     0.812    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y10          FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.834     1.961    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.222ns (27.322%)  route 0.590ns (72.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.590     0.812    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y10          FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.834     1.961    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.222ns (27.322%)  route 0.590ns (72.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.590     0.812    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y10          FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.834     1.961    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.222ns (25.078%)  route 0.663ns (74.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.663     0.885    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y9           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.835     1.962    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.222ns (25.078%)  route 0.663ns (74.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.663     0.885    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y9           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.835     1.962    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.222ns (25.078%)  route 0.663ns (74.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.663     0.885    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y9           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.835     1.962    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.222ns (25.078%)  route 0.663ns (74.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.663     0.885    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y9           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.835     1.962    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.222ns (23.417%)  route 0.726ns (76.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.726     0.947    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y8           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.835     1.962    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            CUSUM_inst/SUB4_inst/result_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.222ns (23.417%)  route 0.726ns (76.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=338, routed)         0.726     0.947    CUSUM_inst/SUB4_inst/rst_IBUF
    SLICE_X8Y8           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.835     1.962    CUSUM_inst/SUB4_inst/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  CUSUM_inst/SUB4_inst/result_reg[21]/C





