v 20080127 1
C 40700 39600 0 0 0 title-bordered-A3.sym
C 53200 45900 1 0 0 header20-2.sym
{
T 53450 45650 5 10 0 1 0 0 1
device=HEADER20
T 53800 50000 5 10 1 1 0 0 1
refdes=J?
}
C 48400 49600 1 180 0 74132-1.sym
{
T 48100 48500 5 10 0 0 180 0 1
device=74132
T 48100 48700 5 10 1 1 180 0 1
refdes=U?
T 48100 47100 5 10 0 0 180 0 1
footprint=DIP14
T 48400 49600 5 10 0 0 0 0 1
slot=1
}
C 48400 47800 1 180 0 74132-1.sym
{
T 48100 46700 5 10 0 0 180 0 1
device=74132
T 48100 46900 5 10 1 1 180 0 1
refdes=U?
T 48100 45300 5 10 0 0 180 0 1
footprint=DIP14
T 48400 47800 5 10 0 0 0 0 1
slot=2
}
C 48600 43300 1 0 0 74132-1.sym
{
T 48900 44400 5 10 0 0 0 0 1
device=74132
T 48900 44200 5 10 1 1 0 0 1
refdes=U?
T 48900 45800 5 10 0 0 0 0 1
footprint=DIP14
T 48600 43300 5 10 0 0 180 0 1
slot=3
}
C 46800 43300 1 0 0 74132-1.sym
{
T 47100 44400 5 10 0 0 0 0 1
device=74132
T 47100 44200 5 10 1 1 0 0 1
refdes=U?
T 47100 45800 5 10 0 0 0 0 1
footprint=DIP14
T 46800 43300 5 10 0 0 180 0 1
slot=4
}
C 45200 47200 1 0 0 led-2.sym
{
T 46000 47500 5 10 1 1 0 0 1
refdes=D?
T 45300 47800 5 10 0 0 0 0 1
device=LED
}
C 45100 48500 1 0 0 led-2.sym
{
T 45900 48800 5 10 1 1 0 0 1
refdes=D?
T 45200 49100 5 10 0 0 0 0 1
device=LED
}
C 45100 49200 1 0 0 led-2.sym
{
T 45900 49500 5 10 1 1 0 0 1
refdes=D?
T 45200 49800 5 10 0 0 0 0 1
device=LED
}
N 46000 49300 46600 49300 4
N 46600 49100 47100 49100 4
N 46000 48600 46600 48600 4
N 46600 48600 46600 49300 4
N 45100 48600 44800 48600 4
N 44800 48600 44800 49300 4
N 44800 49300 45100 49300 4
N 44800 48900 44300 48900 4
N 44300 48900 44300 48600 4
C 45600 44400 1 0 0 resistor-1.sym
{
T 45900 44800 5 10 0 0 0 0 1
device=RESISTOR
T 45800 44700 5 10 1 1 0 0 1
refdes=R?
T 45800 44200 5 10 1 1 0 0 1
value=100K
}
C 45500 43300 1 90 0 resistor-1.sym
{
T 45100 43600 5 10 0 0 90 0 1
device=RESISTOR
T 45200 43500 5 10 1 1 90 0 1
refdes=R?
T 45700 43600 5 10 1 1 90 0 1
value=100K
}
C 44200 44400 1 0 0 resistor-1.sym
{
T 44500 44800 5 10 0 0 0 0 1
device=RESISTOR
T 44400 44700 5 10 1 1 0 0 1
refdes=R?
T 44400 44200 5 10 1 1 0 0 1
value=100R
}
C 49500 50000 1 0 0 vcc-1.sym
C 51200 49400 1 0 0 vcc-1.sym
C 51200 48400 1 0 0 vcc-1.sym
C 45200 44800 1 0 0 vcc-1.sym
C 48700 48100 1 0 0 gnd-1.sym
C 41400 43700 1 0 0 gnd-1.sym
C 43400 41100 1 0 0 gnd-1.sym
C 42800 42100 1 0 0 tsop1738-1.sym
{
T 43000 44150 5 10 0 0 0 0 1
device=tsop1738
T 43000 44350 5 10 0 0 0 0 1
footprint=none
T 43000 44750 5 10 0 0 0 0 1
symversion=0.1
T 43800 43900 5 10 1 1 0 0 1
refdes=X?
}
N 43500 44500 43500 44100 4
C 43000 44700 1 180 0 capacitor-2.sym
{
T 42800 44000 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 42800 44200 5 10 1 1 180 0 1
refdes=C?
T 42800 43800 5 10 0 0 180 0 1
symversion=0.1
T 42300 44800 5 10 1 1 0 0 1
value=4.7uF
}
N 43000 44500 44200 44500 4
N 42100 44500 41500 44500 4
N 41500 44500 41500 44000 4
N 43500 42100 43500 41400 4
N 45400 43300 45400 43100 4
N 45400 44200 45400 44500 4
N 45400 44500 45400 44800 4
N 44300 43100 45800 43100 4
N 45800 43100 45800 43600 4
N 46800 43600 45800 43600 4
N 46800 44000 46600 44000 4
N 46600 44500 46500 44500 4
N 45100 44500 45600 44500 4
N 46600 44000 46600 44900 4
N 46600 44900 47400 44900 4
N 48100 43800 48400 43800 4
N 48600 44000 48400 44000 4
N 48400 44000 48400 43600 4
N 48400 43600 48600 43600 4
N 49900 43800 50100 43800 4
