

================================================================
== Vitis HLS Report for 'patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8'
================================================================
* Date:           Wed Jul 31 17:02:04 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       5|      20|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|    4|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  3|   0|    7|          4|
    +----------------+---+----+-----+-----------+
    |Total           |  5|   0|    9|          4|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8|  return value|
|ap_return    |  out|    7|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8|  return value|
|y_block      |   in|    3|     ap_none|                                                   y_block|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_block_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %y_block"   --->   Operation 2 'read' 'y_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%y_base = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %y_block_read, i4 0" [Deit_cpp/src/conv.cpp:127]   --->   Operation 3 'bitconcatenate' 'y_base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ret_ln127 = ret i7 %y_base" [Deit_cpp/src/conv.cpp:127]   --->   Operation 4 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_block]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_block_read (read          ) [ 00]
y_base       (bitconcatenate) [ 00]
ret_ln127    (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_block"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="y_block_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="3" slack="0"/>
<pin id="10" dir="0" index="1" bw="3" slack="0"/>
<pin id="11" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_block_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="y_base_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="7" slack="0"/>
<pin id="16" dir="0" index="1" bw="3" slack="0"/>
<pin id="17" dir="0" index="2" bw="1" slack="0"/>
<pin id="18" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="y_base/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="2" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="0" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="19"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="20"><net_src comp="8" pin="2"/><net_sink comp="14" pin=1"/></net>

<net id="21"><net_src comp="6" pin="0"/><net_sink comp="14" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 : y_block | {1 }
  - Chain level:
	State 1
		ret_ln127 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|   read   | y_block_read_read_fu_8 |
|----------|------------------------|
|bitconcatenate|      y_base_fu_14      |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
