module Mips( Clk,Reset,sw15,o_seg,o_sel,led);
	 input   Clk;
    input   Reset; 
    input sw15;
    //reg Clk, Reset;
    output [7:0] o_seg,o_sel;
    output led;
   initial begin
      // $readmemh( "Test_6_Instr.txt", U_IM.IMem ) ; 
      // $readmemh( "Test_Signal_Pipeline.txt", U_IM.IMem ) ; 
      // $readmemh( "Test_Signal_Pipeline2.txt", U_IM.IMem ) ; 
      // $readmemh( "Bubble_Sort.txt", U_IM.IMem ) ;
      // $readmemh( "Selection_Sort.txt", U_IM.IMem ) ;
      // $readmemh( "TianHao_Sort.txt", U_IM.IMem ) ;
      
      //$monitor("PC = 0x%8X, IR = 0x%8X", U_pcUnit.PC, opCode );        
     // Clk = 1 ;
     // Reset = 0 ;
     // #5 Reset = 1 ;
     // #20 Reset = 0 ;
   end
  // always
	//   #(50) Clk = ~Clk;
	
//PC	
	wire [31:0] pcOut;
//IM	
	wire [7:0]  imAdr;
	wire [31:0] opCode;
	
//GPR
	wire [4:0] gprWeSel,gprReSel1,gprReSel2;
	wire [31:0] gprDataIn;
	
	wire [31:0] gprDataOut1,gprDataOut2;
	
//Extender

	wire [15:0] extDataIn;
	wire [31:0] extDataOut;
	
//DMem

	wire [7:0]  dmDataAdr;
	wire [31:0] dmDataOut;
	
//Ctrl
	wire [25:0]     jumpaddr;
	wire [5:0]		op;
	wire [5:0]		funct;
	wire 		jump;						//æŒ‡ä»¤è·³è½¬
	wire 		RegDst;						
	wire 		Branch;						//åˆ†æ”¯
	wire 		MemR;						//è¯»å­˜å‚¨å™¨
	wire 		Mem2R;						//æ•°æ®å­˜å‚¨å™¨åˆ°å¯„å­˜å™¨å †
	wire 		MemW;						//å†™æ•°æ®å­˜å‚¨å™¨
	wire 		RegW;						//å¯„å­˜å™¨å †å†™å…¥æ•°æ®
	wire		Alusrc;						//è¿ç®—å™¨æ“ä½œæ•°é€‰æ‹©
	wire [1:0]  ExtOp;						//ä½æ‰©å±?/ç¬¦å·æ‰©å±•é€‰æ‹©
	wire [4:0]  Aluctrl;						//Aluè¿ç®—é€‰æ‹©

//Alu
	wire [31:0] aluDataIn2;
	wire [31:0]	aluDataOut;
	wire 		zero;
	wire pcSel;
	wire sw15;
    wire clk_cpu;
	assign pcSel = ((Branch&&zero)==1)?1:0;
	assign led = sw15;
	 clk_div U_clk_div(.clk(Clk),.rst(Reset),.SW15(sw15),.Clk_CPU(clk_cpu));
//PCå—å®ä¾‹åŒ–	
    PcUnit U_pcUnit(.PC(pcOut),.PcReSet(Reset),.PcSel(pcSel),.Jump(jump),.clk(clk_cpu),.Adress(extDataOut),.Jumpaddr(jumpaddr));
	assign imAdr = pcOut[9:2];
//æŒ‡ä»¤å¯„å­˜å™¨å®ä¾‹åŒ–	
	//IM U_IM(.OpCode(opCode),.ImAdress(imAdr));
    IMem your_instance_name (
      .a(imAdr),      // input wire [7 : 0] a
      .spo(opCode)  // output wire [31 : 0] spo
    );
	assign jumpaddr = opCode[25:0];
	assign op = opCode[31:26];
	assign funct = opCode[5:0];
	assign gprReSel1 = opCode[25:21];
	assign gprReSel2 = opCode[20:16];
	
	//è¿™é‡Œå’Œä¹¦ä¸Šä¸ä¸?æ ·ï¼Œæˆ‘æ”¹æˆäº†ä¹¦ä¸Šçš„ä¿¡å·ï¼ï¼ï¼
	assign gprWeSel = (RegDst==0)?opCode[20:16]:opCode[15:11];
	assign extDataIn = opCode[15:0];

	 wire [7:0] o_seg,o_sel;
	 //reg[31:0] disp_data = 32'hAA5555AA;
     wire [31:0] disp_data ;//= 32'hAA5555AA;
	 assign disp_data = (RegW)?gprDataIn:((MemW)?gprDataOut2:pcOut);	
	 seg7x16 U_seg7x16(.clk(clk_cpu), 
                .reset(Reset),
                .i_data(disp_data),
                .o_seg(o_seg ),
                .o_sel(o_sel ));
        
        
   
//å¯„å­˜å™¨å †å®ä¾‹åŒ?
	GPR U_gpr(.DataOut1(gprDataOut1),.DataOut2(gprDataOut2),.clk(clk_cpu),.WData(gprDataIn)
			  ,.WE(RegW),.WeSel(gprWeSel),.ReSel1(gprReSel1),.ReSel2(gprReSel2));
//æ§åˆ¶å™¨å®ä¾‹åŒ–	
	Ctrl U_Ctrl(.jump(jump),.RegDst(RegDst),.Branch(Branch),.MemR(MemR),.Mem2R(Mem2R)
				,.MemW(MemW),.RegW(RegW),.Alusrc(Alusrc),.ExtOp(ExtOp),.Aluctrl(Aluctrl)
				,.OpCode(op),.funct(funct));
//æ‰©å±•å™¨å®ä¾‹åŒ–	
	Extender U_extend(.ExtOut(extDataOut),.DataIn(extDataIn),.ExtOp(ExtOp));
	assign aluDataIn2 = (Alusrc==1)?extDataOut:gprDataOut2;//////////
//ALUå®ä¾‹åŒ?	
	Alu U_Alu(.AluResult(aluDataOut),.Zero(zero),.DataIn1(gprDataOut1),.DataIn2(aluDataIn2),.Shamt(opCode[10:6]),.AluCtrl(Aluctrl));
	assign gprDataIn = (Mem2R==1)?dmDataOut:aluDataOut;////////////
//DMå®ä¾‹åŒ?
	assign dmDataAdr = aluDataOut[9:2];//////////
	DMem U_Dmem(.DataOut(dmDataOut),.DataAdr(dmDataAdr),.DataIn(gprDataOut2),.DMemW(MemW),.DMemR(MemR),.clk(clk_cpu));
endmodule