// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_H__
#define __dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 1275;
  static const unsigned AddressRange = 4;
  static const unsigned AddressWidth = 2;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram) {
        ram[0] = "0b010101010001111110100010010111111001011111100000001010010111111111100110100000000000001100111111110011010110000000101011010111111101000110011111011111000111111110011010001111111110111001111111111010001111111111010000000111111101011001111111111001111001111111011111010000000001101111000000001001110000000000001001101111111101000000000000000001000101111111001101011000000001010001111111111000111110000000001101111000000001110110111111111111011010000000100111110111111101001010000000011001100001111111001000001111111101110111111111111110110101111111101000000111111110101110111111111100111110000000011110000111111101010101111111110101100101111111000111000111111101001110111111110001100000000000011100101000000100100111011111110001010100000010000110100000000000011011111111110101000001111111001111010111111111010000011111111111001111111111101101001111111111101000111111111011011110000000001100101000000011001011000000001101100111111110100101010000000110000110000000000010000011111111010001100111111111000111100000000011110110000000000010100000000001100101111111110100001001111111010101011111111110101101111111111000100110000000011111100000000001001000111111110010101001111111111011100111111101100101100000000010001001111111000101011111111101101101100000001000000101111111010011110";
        ram[1] = "0b111101100001111111101010000000000100110010100000010100101000000000011111001111111001011110111111110000101011111110101001011111111010010011011111110110001100000000100011100000000000000100100000000010000001111111001111010111111001111100111111110111001100000000100101110111111101010010000000000011101110000000001100110111111101000101111111111000101111111111010001110000000000110010011111101101000101111111100101010000000000010010100000000101011001111110111110111000000000000001000000001011100011111110011000110111111110110000111111110100111100000000101110111111111101010000000000000101101100000000100111001111111110100010100000000111000010000000011011011000000000110011100000010001111010000001010001100000000100000010111111000101001100000000110101011111111100001100100000001000011101111111110001100111111101000101000000000110010111111111100100010000000001010000111111110111000111111111011000010111111010100110100000001100101010000000001001010000000000000110100000010001000011111111001010111111111100001010000000000111000001111111100100111111111100111111011111110111001101111111011010011000000001100010100000000111011011111111010011011111111111101011100000000101010010000000100010001111111111011011111111110110100100000000001000100000000000011011100000000010011011111111000111101";
        ram[2] = "0b100110111110000000000110010111111111101101100000000001101110000000011111001111111001011000000000000111100011111111111110010000000101101000111111111011100110000000100101100111111100010000100000010000010011111111111100001000000001000101100000001010001100000000000000101111111110011101100000000010100000000000001101110000000001000111011111111001001000000000001000100000000001110100000000011110001111111111111101010000000011111010000000001110110010000000100001110111111011010001000000000001011000000000010100110111111101000110111111111000100010000000010101001111111111101011011111110101110101111111101100011000000001100100100000001000011101111111010010100000000011000101000000001000011110000000000101111111111101101101000000001001101110000000000001000111111110000101111111110110011111111111011110111111111111101010000000000110111111111111110111101000000000110000000000000001011001111111010110000000000011000001011111101100011010000000100110010111111100111111011111111110111001111111000110001111111111001110100000000110111011111111010000011111111111101111011111111111111000000000011100100000000001100000000000001001011001111111001011110000000001101100000000000011110001111111011101110111111111010000111111111011111001111111011000011111111100111010100000000010000010000000001011100";
        ram[3] = "0b000101000011111111101111111111111100100100100000001010111000000001010011011111111111010100011111110001011111111110011000101111111100110101011111101000010110000001000111111000000001101110100000001011111101111111001010111000000001011111111111111110101011111111110100100111111101101000111111110010100011111111100001100111111111101001111111111001000011111111011110010111111110111001100000000110100011111110101010000111111101011111111111111010111101111111010011001111111100011100011111111011111101111110110010111111111101101010000000001011101111111111010101011000000010100001011111110100010000000000000001111000000001011101111111111011001111111111101101001000000001000001011111111110110100000001000101101111111101110000011111101011011001111111011011100111111010010001100000000000111011111111110101110111111101101010111111111110001111111111010110100000000010101010000000000100110000000000010100111111111110100111111111101011001000000000111100011111111001000110000000001111000011111111111110001000000000000111011111110111110111111111101000010000000001100100011111111000110001111111010010010000000000100100011111110011000100000000000011101111111110110001011111110110110111111111010010111000000001100101000000000011000000000000001100100111111111011011000000000100100010000000001100000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V) {


static const unsigned DataWidth = 1275;
static const unsigned AddressRange = 4;
static const unsigned AddressWidth = 2;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram* meminst;


SC_CTOR(dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V) {
meminst = new dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram("dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V() {
    delete meminst;
}


};//endmodule
#endif
