{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500654587576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500654587576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 21 21:59:47 2017 " "Processing started: Fri Jul 21 21:59:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500654587576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500654587576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500654587576 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1500654588029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dram Dram testmp.v(13) " "Verilog HDL Declaration information at testmp.v(13): object \"dram\" differs only in case from object \"Dram\" in the same scope" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pram Pram testmp.v(13) " "Verilog HDL Declaration information at testmp.v(13): object \"pram\" differs only in case from object \"Pram\" in the same scope" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmp.v 1 1 " "Found 1 design units, including 1 entities, in source file testmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 testmp " "Found entity 1: testmp" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sregister.v 1 1 " "Found 1 design units, including 1 entities, in source file sregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRegister " "Found entity 1: SRegister" {  } { { "SRegister.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/SRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 processor.v(13) " "Verilog HDL Declaration information at processor.v(13): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 processor.v(13) " "Verilog HDL Declaration information at processor.v(13): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 processor.v(13) " "Verilog HDL Declaration information at processor.v(13): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 processor.v(13) " "Verilog HDL Declaration information at processor.v(13): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 processor.v(13) " "Verilog HDL Declaration information at processor.v(13): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR processor.v(13) " "Verilog HDL Declaration information at processor.v(13): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR processor.v(13) " "Verilog HDL Declaration information at processor.v(13): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC processor.v(13) " "Verilog HDL Declaration information at processor.v(13): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC processor.v(13) " "Verilog HDL Declaration information at processor.v(13): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pram Pram Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"pram\" differs only in case from object \"Pram\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dram Dram Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"dram\" differs only in case from object \"Dram\" in the same scope" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588113 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus II megafunction library" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1500654588114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file dmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMemory " "Found entity 1: DMemory" {  } { { "DMemory.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/DMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 Decoder.v(3) " "Verilog HDL Declaration information at Decoder.v(3): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 Decoder.v(3) " "Verilog HDL Declaration information at Decoder.v(3): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 Decoder.v(3) " "Verilog HDL Declaration information at Decoder.v(3): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 Decoder.v(3) " "Verilog HDL Declaration information at Decoder.v(3): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 Decoder.v(3) " "Verilog HDL Declaration information at Decoder.v(3): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR Decoder.v(4) " "Verilog HDL Declaration information at Decoder.v(4): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC Decoder.v(3) " "Verilog HDL Declaration information at Decoder.v(3): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR Decoder.v(3) " "Verilog HDL Declaration information at Decoder.v(3): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC Decoder.v(3) " "Verilog HDL Declaration information at Decoder.v(3): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1500654588129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(91) " "Verilog HDL information at ControlUnit.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1500654588133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudgen.v 1 1 " "Found 1 design units, including 1 entities, in source file baudgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudGen " "Found entity 1: BaudGen" {  } { { "BaudGen.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/BaudGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654588140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654588140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boudgen Transmitter.v(21) " "Verilog HDL Implicit Net warning at Transmitter.v(21): created implicit net for \"boudgen\"" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500654588140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read testmp.v(38) " "Verilog HDL Implicit Net warning at testmp.v(38): created implicit net for \"read\"" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500654588140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write testmp.v(38) " "Verilog HDL Implicit Net warning at testmp.v(38): created implicit net for \"write\"" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500654588140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testmp " "Elaborating entity \"testmp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1500654588212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 testmp.v(54) " "Verilog HDL assignment warning at testmp.v(54): truncated value with size 17 to match size of target (16)" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588217 "|testmp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 testmp.v(66) " "Verilog HDL assignment warning at testmp.v(66): truncated value with size 32 to match size of target (17)" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588217 "|testmp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 testmp.v(88) " "Verilog HDL assignment warning at testmp.v(88): truncated value with size 32 to match size of target (17)" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588218 "|testmp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s testmp.v(7) " "Output port \"s\" at testmp.v(7) has no driver" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1500654588221 "|testmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMemory DMemory:Dram " "Elaborating entity \"DMemory\" for hierarchy \"DMemory:Dram\"" {  } { { "testmp.v" "Dram" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Pram " "Elaborating entity \"Memory\" for hierarchy \"Memory:Pram\"" {  } { { "testmp.v" "Pram" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:pro " "Elaborating entity \"processor\" for hierarchy \"processor:pro\"" {  } { { "testmp.v" "pro" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register processor:pro\|Register:R1 " "Elaborating entity \"Register\" for hierarchy \"processor:pro\|Register:R1\"" {  } { { "processor.v" "R1" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRegister processor:pro\|SRegister:AC " "Elaborating entity \"SRegister\" for hierarchy \"processor:pro\|SRegister:AC\"" {  } { { "processor.v" "AC" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:pro\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processor:pro\|ALU:alu\"" {  } { { "processor.v" "alu" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d ALU.v(16) " "Verilog HDL or VHDL warning at ALU.v(16): object \"d\" assigned a value but never read" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500654588271 "|testmp|processor:pro|ALU:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter ALU.v(17) " "Verilog HDL or VHDL warning at ALU.v(17): object \"counter\" assigned a value but never read" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1500654588271 "|testmp|processor:pro|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data ALU.v(44) " "Verilog HDL Always Construct warning at ALU.v(44): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1500654588271 "|testmp|processor:pro|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data ALU.v(29) " "Verilog HDL Always Construct warning at ALU.v(29): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] ALU.v(29) " "Inferred latch for \"data\[0\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] ALU.v(29) " "Inferred latch for \"data\[1\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] ALU.v(29) " "Inferred latch for \"data\[2\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] ALU.v(29) " "Inferred latch for \"data\[3\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] ALU.v(29) " "Inferred latch for \"data\[4\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] ALU.v(29) " "Inferred latch for \"data\[5\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] ALU.v(29) " "Inferred latch for \"data\[6\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] ALU.v(29) " "Inferred latch for \"data\[7\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] ALU.v(29) " "Inferred latch for \"data\[8\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] ALU.v(29) " "Inferred latch for \"data\[9\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588272 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] ALU.v(29) " "Inferred latch for \"data\[10\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588273 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] ALU.v(29) " "Inferred latch for \"data\[11\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588273 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] ALU.v(29) " "Inferred latch for \"data\[12\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588273 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] ALU.v(29) " "Inferred latch for \"data\[13\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588273 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] ALU.v(29) " "Inferred latch for \"data\[14\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588273 "|testmp|processor:pro|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] ALU.v(29) " "Inferred latch for \"data\[15\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588273 "|testmp|processor:pro|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux processor:pro\|Mux:mux " "Elaborating entity \"Mux\" for hierarchy \"processor:pro\|Mux:mux\"" {  } { { "processor.v" "mux" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588275 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 Mux.v(27) " "Verilog HDL Always Construct warning at Mux.v(27): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Mux.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1500654588276 "|testmp|processor:pro|Mux:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder processor:pro\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"processor:pro\|Decoder:decoder\"" {  } { { "processor.v" "decoder" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(18) " "Verilog HDL assignment warning at Decoder.v(18): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588279 "|testmp|processor:pro|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(19) " "Verilog HDL assignment warning at Decoder.v(19): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588279 "|testmp|processor:pro|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(20) " "Verilog HDL assignment warning at Decoder.v(20): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588279 "|testmp|processor:pro|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(21) " "Verilog HDL assignment warning at Decoder.v(21): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588279 "|testmp|processor:pro|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(22) " "Verilog HDL assignment warning at Decoder.v(22): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588279 "|testmp|processor:pro|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(23) " "Verilog HDL assignment warning at Decoder.v(23): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588279 "|testmp|processor:pro|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(24) " "Verilog HDL assignment warning at Decoder.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588280 "|testmp|processor:pro|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(25) " "Verilog HDL assignment warning at Decoder.v(25): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588280 "|testmp|processor:pro|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(26) " "Verilog HDL assignment warning at Decoder.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Decoder.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588280 "|testmp|processor:pro|Decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit processor:pro\|ControlUnit:cu " "Elaborating entity \"ControlUnit\" for hierarchy \"processor:pro\|ControlUnit:cu\"" {  } { { "processor.v" "cu" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ControlUnit.v(74) " "Verilog HDL assignment warning at ControlUnit.v(74): truncated value with size 16 to match size of target (8)" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588283 "|testmp|processor:pro|ControlUnit:cu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ControlUnit.v(98) " "Verilog HDL Always Construct warning at ControlUnit.v(98): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1500654588283 "|testmp|processor:pro|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(93) " "Verilog HDL Case Statement warning at ControlUnit.v(93): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1500654588283 "|testmp|processor:pro|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mins ControlUnit.v(91) " "Verilog HDL Always Construct warning at ControlUnit.v(91): inferring latch(es) for variable \"mins\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1500654588283 "|testmp|processor:pro|ControlUnit:cu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "musec.data_a 0 ControlUnit.v(17) " "Net \"musec.data_a\" at ControlUnit.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1500654588283 "|testmp|processor:pro|ControlUnit:cu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "musec.waddr_a 0 ControlUnit.v(17) " "Net \"musec.waddr_a\" at ControlUnit.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1500654588283 "|testmp|processor:pro|ControlUnit:cu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "musec.we_a 0 ControlUnit.v(17) " "Net \"musec.we_a\" at ControlUnit.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1500654588283 "|testmp|processor:pro|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[0\] ControlUnit.v(91) " "Inferred latch for \"mins\[0\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588284 "|testmp|processor:pro|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[1\] ControlUnit.v(91) " "Inferred latch for \"mins\[1\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588284 "|testmp|processor:pro|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[2\] ControlUnit.v(91) " "Inferred latch for \"mins\[2\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588284 "|testmp|processor:pro|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[3\] ControlUnit.v(91) " "Inferred latch for \"mins\[3\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588284 "|testmp|processor:pro|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[4\] ControlUnit.v(91) " "Inferred latch for \"mins\[4\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1500654588284 "|testmp|processor:pro|ControlUnit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudGen BaudGen:baud " "Elaborating entity \"BaudGen\" for hierarchy \"BaudGen:baud\"" {  } { { "testmp.v" "baud" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BaudGen.v(31) " "Verilog HDL assignment warning at BaudGen.v(31): truncated value with size 32 to match size of target (9)" {  } { { "BaudGen.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/BaudGen.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588287 "|testmp|BaudGen:baud"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter Transmitter:tr " "Elaborating entity \"Transmitter\" for hierarchy \"Transmitter:tr\"" {  } { { "testmp.v" "tr" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(33) " "Verilog HDL assignment warning at Transmitter.v(33): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588290 "|testmp|Transmitter:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(38) " "Verilog HDL assignment warning at Transmitter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588290 "|testmp|Transmitter:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(43) " "Verilog HDL assignment warning at Transmitter.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588290 "|testmp|Transmitter:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(48) " "Verilog HDL assignment warning at Transmitter.v(48): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588290 "|testmp|Transmitter:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(53) " "Verilog HDL assignment warning at Transmitter.v(53): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588290 "|testmp|Transmitter:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(58) " "Verilog HDL assignment warning at Transmitter.v(58): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588290 "|testmp|Transmitter:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(63) " "Verilog HDL assignment warning at Transmitter.v(63): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588290 "|testmp|Transmitter:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(68) " "Verilog HDL assignment warning at Transmitter.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588290 "|testmp|Transmitter:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(73) " "Verilog HDL assignment warning at Transmitter.v(73): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588291 "|testmp|Transmitter:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(78) " "Verilog HDL assignment warning at Transmitter.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588291 "|testmp|Transmitter:tr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:re " "Elaborating entity \"Receiver\" for hierarchy \"Receiver:re\"" {  } { { "testmp.v" "re" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654588293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(23) " "Verilog HDL assignment warning at Receiver.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588295 "|testmp|Receiver:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(27) " "Verilog HDL assignment warning at Receiver.v(27): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588295 "|testmp|Receiver:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(31) " "Verilog HDL assignment warning at Receiver.v(31): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588295 "|testmp|Receiver:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(35) " "Verilog HDL assignment warning at Receiver.v(35): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588295 "|testmp|Receiver:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(39) " "Verilog HDL assignment warning at Receiver.v(39): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588295 "|testmp|Receiver:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(43) " "Verilog HDL assignment warning at Receiver.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588295 "|testmp|Receiver:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(47) " "Verilog HDL assignment warning at Receiver.v(47): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588295 "|testmp|Receiver:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(51) " "Verilog HDL assignment warning at Receiver.v(51): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588295 "|testmp|Receiver:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(55) " "Verilog HDL assignment warning at Receiver.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500654588295 "|testmp|Receiver:re"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[15\] " "Net \"processor:pro\|lr1\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[15\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[14\] " "Net \"processor:pro\|lr1\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[14\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[13\] " "Net \"processor:pro\|lr1\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[13\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[12\] " "Net \"processor:pro\|lr1\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[12\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[11\] " "Net \"processor:pro\|lr1\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[11\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[10\] " "Net \"processor:pro\|lr1\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[10\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[9\] " "Net \"processor:pro\|lr1\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[9\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[8\] " "Net \"processor:pro\|lr1\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[8\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[7\] " "Net \"processor:pro\|lr1\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[7\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[6\] " "Net \"processor:pro\|lr1\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[6\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[5\] " "Net \"processor:pro\|lr1\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[5\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[4\] " "Net \"processor:pro\|lr1\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[4\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[3\] " "Net \"processor:pro\|lr1\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[3\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[2\] " "Net \"processor:pro\|lr1\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[2\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[1\] " "Net \"processor:pro\|lr1\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[1\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[15\] " "Net \"processor:pro\|lr2\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[15\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[14\] " "Net \"processor:pro\|lr2\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[14\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[13\] " "Net \"processor:pro\|lr2\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[13\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[12\] " "Net \"processor:pro\|lr2\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[12\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[11\] " "Net \"processor:pro\|lr2\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[11\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[10\] " "Net \"processor:pro\|lr2\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[10\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[9\] " "Net \"processor:pro\|lr2\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[9\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[8\] " "Net \"processor:pro\|lr2\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[8\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[7\] " "Net \"processor:pro\|lr2\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[7\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[6\] " "Net \"processor:pro\|lr2\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[6\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[5\] " "Net \"processor:pro\|lr2\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[5\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[4\] " "Net \"processor:pro\|lr2\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[4\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[3\] " "Net \"processor:pro\|lr2\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[3\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[2\] " "Net \"processor:pro\|lr2\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[2\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[1\] " "Net \"processor:pro\|lr2\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[1\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[15\] " "Net \"processor:pro\|lr3\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[15\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[14\] " "Net \"processor:pro\|lr3\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[14\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[13\] " "Net \"processor:pro\|lr3\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[13\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[12\] " "Net \"processor:pro\|lr3\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[12\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[11\] " "Net \"processor:pro\|lr3\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[11\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[10\] " "Net \"processor:pro\|lr3\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[10\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[9\] " "Net \"processor:pro\|lr3\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[9\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[8\] " "Net \"processor:pro\|lr3\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[8\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[7\] " "Net \"processor:pro\|lr3\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[7\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[6\] " "Net \"processor:pro\|lr3\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[6\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[5\] " "Net \"processor:pro\|lr3\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[5\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[4\] " "Net \"processor:pro\|lr3\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[4\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[3\] " "Net \"processor:pro\|lr3\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[3\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[2\] " "Net \"processor:pro\|lr3\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[2\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[1\] " "Net \"processor:pro\|lr3\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[1\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[15\] " "Net \"processor:pro\|lr4\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[15\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[14\] " "Net \"processor:pro\|lr4\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[14\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[13\] " "Net \"processor:pro\|lr4\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[13\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[12\] " "Net \"processor:pro\|lr4\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[12\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[11\] " "Net \"processor:pro\|lr4\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[11\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[10\] " "Net \"processor:pro\|lr4\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[10\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[9\] " "Net \"processor:pro\|lr4\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[9\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[8\] " "Net \"processor:pro\|lr4\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[8\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[7\] " "Net \"processor:pro\|lr4\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[7\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[6\] " "Net \"processor:pro\|lr4\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[6\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[5\] " "Net \"processor:pro\|lr4\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[5\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[4\] " "Net \"processor:pro\|lr4\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[4\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[3\] " "Net \"processor:pro\|lr4\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[3\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[2\] " "Net \"processor:pro\|lr4\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[2\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[1\] " "Net \"processor:pro\|lr4\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[1\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[15\] " "Net \"processor:pro\|lr5\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[15\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[14\] " "Net \"processor:pro\|lr5\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[14\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[13\] " "Net \"processor:pro\|lr5\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[13\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[12\] " "Net \"processor:pro\|lr5\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[12\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[11\] " "Net \"processor:pro\|lr5\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[11\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[10\] " "Net \"processor:pro\|lr5\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[10\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[9\] " "Net \"processor:pro\|lr5\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[9\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[8\] " "Net \"processor:pro\|lr5\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[8\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[7\] " "Net \"processor:pro\|lr5\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[7\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[6\] " "Net \"processor:pro\|lr5\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[6\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[5\] " "Net \"processor:pro\|lr5\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[5\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[4\] " "Net \"processor:pro\|lr5\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[4\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[3\] " "Net \"processor:pro\|lr5\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[3\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[2\] " "Net \"processor:pro\|lr5\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[2\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[1\] " "Net \"processor:pro\|lr5\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[1\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[15\] " "Net \"processor:pro\|lar\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[15\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[14\] " "Net \"processor:pro\|lar\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[14\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[13\] " "Net \"processor:pro\|lar\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[13\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[12\] " "Net \"processor:pro\|lar\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[12\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[11\] " "Net \"processor:pro\|lar\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[11\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[10\] " "Net \"processor:pro\|lar\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[10\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[9\] " "Net \"processor:pro\|lar\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[9\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[8\] " "Net \"processor:pro\|lar\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[8\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[7\] " "Net \"processor:pro\|lar\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[7\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[6\] " "Net \"processor:pro\|lar\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[6\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[5\] " "Net \"processor:pro\|lar\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[5\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[4\] " "Net \"processor:pro\|lar\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[4\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[3\] " "Net \"processor:pro\|lar\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[3\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[2\] " "Net \"processor:pro\|lar\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[2\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[1\] " "Net \"processor:pro\|lar\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[1\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[15\] " "Net \"processor:pro\|lac\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[15\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[14\] " "Net \"processor:pro\|lac\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[14\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[13\] " "Net \"processor:pro\|lac\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[13\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[12\] " "Net \"processor:pro\|lac\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[12\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[11\] " "Net \"processor:pro\|lac\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[11\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[10\] " "Net \"processor:pro\|lac\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[10\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[9\] " "Net \"processor:pro\|lac\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[9\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[8\] " "Net \"processor:pro\|lac\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[8\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[7\] " "Net \"processor:pro\|lac\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[7\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[6\] " "Net \"processor:pro\|lac\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[6\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[5\] " "Net \"processor:pro\|lac\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[5\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[4\] " "Net \"processor:pro\|lac\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[4\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[3\] " "Net \"processor:pro\|lac\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[3\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[2\] " "Net \"processor:pro\|lac\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[2\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[1\] " "Net \"processor:pro\|lac\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[1\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[15\] " "Net \"processor:pro\|lir\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[15\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[14\] " "Net \"processor:pro\|lir\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[14\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[13\] " "Net \"processor:pro\|lir\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[13\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[12\] " "Net \"processor:pro\|lir\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[12\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[11\] " "Net \"processor:pro\|lir\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[11\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[10\] " "Net \"processor:pro\|lir\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[10\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[9\] " "Net \"processor:pro\|lir\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[9\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[8\] " "Net \"processor:pro\|lir\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[8\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[7\] " "Net \"processor:pro\|lir\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[7\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[6\] " "Net \"processor:pro\|lir\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[6\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[5\] " "Net \"processor:pro\|lir\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[5\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[4\] " "Net \"processor:pro\|lir\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[4\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[3\] " "Net \"processor:pro\|lir\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[3\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[2\] " "Net \"processor:pro\|lir\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[2\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[1\] " "Net \"processor:pro\|lir\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[1\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[15\] " "Net \"processor:pro\|lpc\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[15\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[14\] " "Net \"processor:pro\|lpc\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[14\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[13\] " "Net \"processor:pro\|lpc\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[13\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[12\] " "Net \"processor:pro\|lpc\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[12\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[11\] " "Net \"processor:pro\|lpc\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[11\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[10\] " "Net \"processor:pro\|lpc\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[10\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[9\] " "Net \"processor:pro\|lpc\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[9\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[8\] " "Net \"processor:pro\|lpc\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[8\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[7\] " "Net \"processor:pro\|lpc\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[7\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[6\] " "Net \"processor:pro\|lpc\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[6\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[5\] " "Net \"processor:pro\|lpc\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[5\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[4\] " "Net \"processor:pro\|lpc\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[4\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[3\] " "Net \"processor:pro\|lpc\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[3\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[2\] " "Net \"processor:pro\|lpc\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[2\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[1\] " "Net \"processor:pro\|lpc\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[1\]" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1500654588358 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Receiver:re\|activeClock " "Found clock multiplexer Receiver:re\|activeClock" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1500654588599 "|testmp|Receiver:re|activeClock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Transmitter:tr\|transmeterClock " "Found clock multiplexer Transmitter:tr\|transmeterClock" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1500654588599 "|testmp|Transmitter:tr|transmeterClock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1500654588599 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DMemory:Dram\|memory_rtl_0 " "Inferred dual-clock RAM node \"DMemory:Dram\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1500654588733 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "processor:pro\|ControlUnit:cu\|musec " "RAM logic \"processor:pro\|ControlUnit:cu\|musec\" is uninferred due to inappropriate RAM size" {  } { { "ControlUnit.v" "musec" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1500654588734 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1500654588734 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 24 E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/db/Processor.ram0_ControlUnit_3556cbc7.hdl.mif " "Memory depth (32) in the design file differs from memory depth (24) in the Memory Initialization File \"E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/db/Processor.ram0_ControlUnit_3556cbc7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1500654588736 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DMemory:Dram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DMemory:Dram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:Pram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:Pram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processor.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/Processor.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1500654589012 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1500654589012 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1500654589012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMemory:Dram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"DMemory:Dram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500654589092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMemory:Dram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"DMemory:Dram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589093 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500654589093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3e1 " "Found entity 1: altsyncram_m3e1" {  } { { "db/altsyncram_m3e1.tdf" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/db/altsyncram_m3e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654589191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654589191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654589271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654589271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654589355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654589355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:Pram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"Memory:Pram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500654589368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:Pram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"Memory:Pram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processor.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processor.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500654589369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500654589369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l181 " "Found entity 1: altsyncram_l181" {  } { { "db/altsyncram_l181.tdf" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/db/altsyncram_l181.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500654589455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500654589455 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1500654589942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[4\] " "Latch processor:pro\|ControlUnit:cu\|mins\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[0\]" {  } { { "Register.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589979 ""}  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[3\] " "Latch processor:pro\|ControlUnit:cu\|mins\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[0\]" {  } { { "Register.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589980 ""}  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[2\] " "Latch processor:pro\|ControlUnit:cu\|mins\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[0\]" {  } { { "Register.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589980 ""}  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[0\] " "Latch processor:pro\|ControlUnit:cu\|mins\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[0\]" {  } { { "Register.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589980 ""}  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[1\] " "Latch processor:pro\|ControlUnit:cu\|mins\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[2\]" {  } { { "Register.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589981 ""}  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[15\] " "Latch processor:pro\|ALU:alu\|data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589981 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[14\] " "Latch processor:pro\|ALU:alu\|data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589981 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[13\] " "Latch processor:pro\|ALU:alu\|data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589982 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[0\] " "Latch processor:pro\|ALU:alu\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589982 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[1\] " "Latch processor:pro\|ALU:alu\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589982 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[2\] " "Latch processor:pro\|ALU:alu\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589982 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[3\] " "Latch processor:pro\|ALU:alu\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589982 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[4\] " "Latch processor:pro\|ALU:alu\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589982 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[5\] " "Latch processor:pro\|ALU:alu\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589983 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[6\] " "Latch processor:pro\|ALU:alu\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589983 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[7\] " "Latch processor:pro\|ALU:alu\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589983 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[8\] " "Latch processor:pro\|ALU:alu\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589983 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[9\] " "Latch processor:pro\|ALU:alu\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589983 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[10\] " "Latch processor:pro\|ALU:alu\|data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589983 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[11\] " "Latch processor:pro\|ALU:alu\|data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589984 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[12\] " "Latch processor:pro\|ALU:alu\|data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1500654589984 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1500654589984 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s\[0\] GND " "Pin \"s\[0\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500654590327 "|testmp|s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[1\] GND " "Pin \"s\[1\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500654590327 "|testmp|s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[2\] GND " "Pin \"s\[2\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500654590327 "|testmp|s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[3\] GND " "Pin \"s\[3\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500654590327 "|testmp|s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[4\] GND " "Pin \"s\[4\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500654590327 "|testmp|s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[5\] GND " "Pin \"s\[5\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500654590327 "|testmp|s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[6\] GND " "Pin \"s\[6\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500654590327 "|testmp|s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[7\] GND " "Pin \"s\[7\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500654590327 "|testmp|s[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1500654590327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1500654590560 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1500654592437 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart " "Ignored assignments for entity \"uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity uart -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity uart -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity uart -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654592488 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1500654592488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/output_files/Processor.map.smsg " "Generated suppressed messages file E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1500654592573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1500654592792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500654592792 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500654592926 "|testmp|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1500654592926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "834 " "Implemented 834 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1500654592927 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1500654592927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "693 " "Implemented 693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1500654592927 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1500654592927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1500654592927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 269 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 269 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500654592968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 21 21:59:52 2017 " "Processing ended: Fri Jul 21 21:59:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500654592968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500654592968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500654592968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500654592968 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500654594673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500654594673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 21 21:59:54 2017 " "Processing started: Fri Jul 21 21:59:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500654594673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1500654594673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1500654594673 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1500654594811 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1500654594811 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1500654594812 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1500654594891 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1500654594913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500654594989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500654594990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500654594990 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1500654595176 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1500654595190 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1500654595885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1500654595885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1500654595885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1500654595885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1500654595885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1500654595885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1500654595885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1500654595885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1500654595885 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1500654595885 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 4285 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1500654595889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 4287 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1500654595889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 4289 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1500654595889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 4291 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1500654595889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 4293 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1500654595889 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1500654595889 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1500654595890 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1500654595903 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1500654599282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1500654599284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1500654599285 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1500654599301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1500654599302 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1500654599302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmitter:tr\|BaudGen:localclockOS\|flag " "Destination node Transmitter:tr\|BaudGen:localclockOS\|flag" {  } { { "BaudGen.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/BaudGen.v" 21 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmitter:tr|BaudGen:localclockOS|flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:re\|BaudGen:localclockOS\|flag " "Destination node Receiver:re\|BaudGen:localclockOS\|flag" {  } { { "BaudGen.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/BaudGen.v" 21 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receiver:re|BaudGen:localclockOS|flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmitter:tr\|transmeterClock " "Destination node Transmitter:tr\|transmeterClock" {  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmitter:tr|transmeterClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|Register:IR\|d\[1\] " "Destination node processor:pro\|Register:IR\|d\[1\]" {  } { { "Register.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:pro|Register:IR|d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|Register:IR\|d\[2\] " "Destination node processor:pro\|Register:IR\|d\[2\]" {  } { { "Register.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:pro|Register:IR|d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|Register:IR\|d\[3\] " "Destination node processor:pro\|Register:IR\|d\[3\]" {  } { { "Register.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:pro|Register:IR|d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:re\|activeClock " "Destination node Receiver:re\|activeClock" {  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 14 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receiver:re|activeClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|ControlUnit:cu\|operation\[1\] " "Destination node processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:pro|ControlUnit:cu|operation[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|ControlUnit:cu\|operation\[2\] " "Destination node processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:pro|ControlUnit:cu|operation[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1500654599369 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1500654599369 ""}  } { { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 4279 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500654599369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:pro\|ALU:alu\|Mux16~0  " "Automatically promoted node processor:pro\|ALU:alu\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1500654599371 ""}  } { { "ALU.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ALU.v" 30 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:pro|ALU:alu|Mux16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 1190 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500654599371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Receiver:re\|activeClock  " "Automatically promoted node Receiver:re\|activeClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1500654599372 ""}  } { { "Receiver.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Receiver.v" 14 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receiver:re|activeClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500654599372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Transmitter:tr\|transmeterClock  " "Automatically promoted node Transmitter:tr\|transmeterClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1500654599372 ""}  } { { "Transmitter.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/Transmitter.v" 20 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmitter:tr|transmeterClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500654599372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:pro\|ControlUnit:cu\|Mux2~0  " "Automatically promoted node processor:pro\|ControlUnit:cu\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1500654599372 ""}  } { { "ControlUnit.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/ControlUnit.v" 93 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:pro|ControlUnit:cu|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500654599372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1500654599952 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500654599954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500654599954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500654599961 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500654599963 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1500654599966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1500654599966 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1500654599968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1500654600049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1500654600051 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1500654600051 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500654600107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1500654606976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500654607613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1500654607642 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1500654614822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500654614822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1500654615475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1500654622979 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1500654622979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500654629620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1500654629623 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1500654629623 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.45 " "Total time spent on timing analysis during the Fitter is 2.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1500654629706 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500654629777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500654630471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500654630544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500654631204 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500654631997 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS Y2 " "Pin clk uses I/O standard 3.3-V LVCMOS at Y2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1500654633725 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVCMOS G12 " "Pin rx uses I/O standard 3.3-V LVCMOS at G12" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "testmp.v" "" { Text "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/testmp.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1500654633725 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1500654633725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/output_files/Processor.fit.smsg " "Generated suppressed messages file E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1500654633977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500654635019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 21 22:00:35 2017 " "Processing ended: Fri Jul 21 22:00:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500654635019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500654635019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500654635019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1500654635019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1500654636494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500654636494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 21 22:00:36 2017 " "Processing started: Fri Jul 21 22:00:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500654636494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1500654636494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1500654636494 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1500654641185 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1500654641312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500654642921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 21 22:00:42 2017 " "Processing ended: Fri Jul 21 22:00:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500654642921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500654642921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500654642921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1500654642921 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1500654643720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1500654644485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500654644485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 21 22:00:44 2017 " "Processing started: Fri Jul 21 22:00:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500654644485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500654644485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500654644486 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1500654644630 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart " "Ignored assignments for entity \"uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity uart -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity uart -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity uart -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity uart -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity uart -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1500654644736 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1500654644736 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1500654644920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1500654644921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1500654644996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1500654644997 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1500654645347 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1500654645437 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1500654645438 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1500654645442 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:pro\|Register:IR\|d\[0\] processor:pro\|Register:IR\|d\[0\] " "create_clock -period 1.000 -name processor:pro\|Register:IR\|d\[0\] processor:pro\|Register:IR\|d\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1500654645442 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:pro\|ControlUnit:cu\|operation\[0\] processor:pro\|ControlUnit:cu\|operation\[0\] " "create_clock -period 1.000 -name processor:pro\|ControlUnit:cu\|operation\[0\] processor:pro\|ControlUnit:cu\|operation\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1500654645442 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1500654645442 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1500654645942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500654645943 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1500654645944 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1500654645994 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1500654646129 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1500654646129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.706 " "Worst-case setup slack is -9.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.706      -150.068 processor:pro\|ControlUnit:cu\|operation\[0\]  " "   -9.706      -150.068 processor:pro\|ControlUnit:cu\|operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.656     -2417.792 clk  " "   -6.656     -2417.792 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377        -5.986 processor:pro\|Register:IR\|d\[0\]  " "   -1.377        -5.986 processor:pro\|Register:IR\|d\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500654646131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.275 " "Worst-case hold slack is -2.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.275       -31.702 processor:pro\|ControlUnit:cu\|operation\[0\]  " "   -2.275       -31.702 processor:pro\|ControlUnit:cu\|operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.516        -6.481 processor:pro\|Register:IR\|d\[0\]  " "   -1.516        -6.481 processor:pro\|Register:IR\|d\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076         0.000 clk  " "    0.076         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500654646146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1500654646148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1500654646150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1193.720 clk  " "   -3.000     -1193.720 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 processor:pro\|ControlUnit:cu\|operation\[0\]  " "    0.407         0.000 processor:pro\|ControlUnit:cu\|operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 processor:pro\|Register:IR\|d\[0\]  " "    0.445         0.000 processor:pro\|Register:IR\|d\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654646152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500654646152 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1500654646304 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1500654646338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1500654647255 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1500654647446 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1500654647446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.828 " "Worst-case setup slack is -8.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.828      -137.025 processor:pro\|ControlUnit:cu\|operation\[0\]  " "   -8.828      -137.025 processor:pro\|ControlUnit:cu\|operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.979     -2172.203 clk  " "   -5.979     -2172.203 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266        -5.540 processor:pro\|Register:IR\|d\[0\]  " "   -1.266        -5.540 processor:pro\|Register:IR\|d\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500654647453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.133 " "Worst-case hold slack is -2.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.133       -29.611 processor:pro\|ControlUnit:cu\|operation\[0\]  " "   -2.133       -29.611 processor:pro\|ControlUnit:cu\|operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396        -5.939 processor:pro\|Register:IR\|d\[0\]  " "   -1.396        -5.939 processor:pro\|Register:IR\|d\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086         0.000 clk  " "    0.086         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500654647479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1500654647483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1500654647486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1179.640 clk  " "   -3.000     -1179.640 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 processor:pro\|Register:IR\|d\[0\]  " "    0.431         0.000 processor:pro\|Register:IR\|d\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446         0.000 processor:pro\|ControlUnit:cu\|operation\[0\]  " "    0.446         0.000 processor:pro\|ControlUnit:cu\|operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500654647491 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1500654647654 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1500654647937 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1500654647937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.366 " "Worst-case setup slack is -4.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.366       -67.449 processor:pro\|ControlUnit:cu\|operation\[0\]  " "   -4.366       -67.449 processor:pro\|ControlUnit:cu\|operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007     -1054.855 clk  " "   -3.007     -1054.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404        -1.582 processor:pro\|Register:IR\|d\[0\]  " "   -0.404        -1.582 processor:pro\|Register:IR\|d\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500654647943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.234 " "Worst-case hold slack is -1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234       -17.432 processor:pro\|ControlUnit:cu\|operation\[0\]  " "   -1.234       -17.432 processor:pro\|ControlUnit:cu\|operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660        -2.873 processor:pro\|Register:IR\|d\[0\]  " "   -0.660        -2.873 processor:pro\|Register:IR\|d\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012         0.000 clk  " "    0.012         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500654647961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1500654647966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1500654647972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -762.443 clk  " "   -3.000      -762.443 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 processor:pro\|ControlUnit:cu\|operation\[0\]  " "    0.379         0.000 processor:pro\|ControlUnit:cu\|operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 processor:pro\|Register:IR\|d\[0\]  " "    0.412         0.000 processor:pro\|Register:IR\|d\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500654647978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500654647978 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1500654648555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1500654648555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500654648685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 21 22:00:48 2017 " "Processing ended: Fri Jul 21 22:00:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500654648685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500654648685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500654648685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500654648685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500654649980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500654649980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 21 22:00:49 2017 " "Processing started: Fri Jul 21 22:00:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500654649980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500654649980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500654649981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_85c_slow.vho E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_85c_slow.vho in folder \"E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500654650845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_0c_slow.vho E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_0c_slow.vho in folder \"E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500654651037 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_min_1200mv_0c_fast.vho E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/ simulation " "Generated file Processor_min_1200mv_0c_fast.vho in folder \"E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500654651226 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor.vho E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/ simulation " "Generated file Processor.vho in folder \"E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500654651424 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_85c_vhd_slow.sdo E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_85c_vhd_slow.sdo in folder \"E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500654651601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_0c_vhd_slow.sdo E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_0c_vhd_slow.sdo in folder \"E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500654651775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_min_1200mv_0c_vhd_fast.sdo E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/ simulation " "Generated file Processor_min_1200mv_0c_vhd_fast.sdo in folder \"E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500654651954 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_vhd.sdo E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/ simulation " "Generated file Processor_vhd.sdo in folder \"E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/quartus/quartus-complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500654652127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500654652216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 21 22:00:52 2017 " "Processing ended: Fri Jul 21 22:00:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500654652216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500654652216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500654652216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500654652216 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 305 s " "Quartus II Full Compilation was successful. 0 errors, 305 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500654652899 ""}
