Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Nov 14 19:35:32 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.976        0.000                      0                 3193        0.121        0.000                      0                 3193        3.000        0.000                       0                   764  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.427        0.000                      0                  150        0.214        0.000                      0                  150        4.500        0.000                       0                    80  
  clkout3          53.885        0.000                      0                 3042        0.121        0.000                      0                 3042       38.750        0.000                       0                   680  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             3.976        0.000                      0                   32        0.372        0.000                      0                   32  
clkout0       clkout3             5.770        0.000                      0                    1        0.910        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clockdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.123ns (28.565%)  route 2.808ns (71.435%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.665     3.125    display/vga/xy/y[9]_i_1_n_0
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.595     8.574    display/vga/xy/clk100
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[2]/C
                         clock pessimism              0.480     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X85Y100        FDRE (Setup_fdre_C_R)       -0.429     8.552    display/vga/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.123ns (28.565%)  route 2.808ns (71.435%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.665     3.125    display/vga/xy/y[9]_i_1_n_0
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.595     8.574    display/vga/xy/clk100
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[5]/C
                         clock pessimism              0.480     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X85Y100        FDRE (Setup_fdre_C_R)       -0.429     8.552    display/vga/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.123ns (28.565%)  route 2.808ns (71.435%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.665     3.125    display/vga/xy/y[9]_i_1_n_0
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.595     8.574    display/vga/xy/clk100
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[6]/C
                         clock pessimism              0.480     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X85Y100        FDRE (Setup_fdre_C_R)       -0.429     8.552    display/vga/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.123ns (29.651%)  route 2.664ns (70.349%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521     2.981    display/vga/xy/y[9]_i_1_n_0
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.597     8.576    display/vga/xy/clk100
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[0]/C
                         clock pessimism              0.480     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X86Y100        FDRE (Setup_fdre_C_R)       -0.429     8.554    display/vga/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.123ns (29.651%)  route 2.664ns (70.349%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521     2.981    display/vga/xy/y[9]_i_1_n_0
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.597     8.576    display/vga/xy/clk100
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[1]/C
                         clock pessimism              0.480     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X86Y100        FDRE (Setup_fdre_C_R)       -0.429     8.554    display/vga/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.123ns (29.651%)  route 2.664ns (70.349%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521     2.981    display/vga/xy/y[9]_i_1_n_0
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.597     8.576    display/vga/xy/clk100
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[3]/C
                         clock pessimism              0.480     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X86Y100        FDRE (Setup_fdre_C_R)       -0.429     8.554    display/vga/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.123ns (29.651%)  route 2.664ns (70.349%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521     2.981    display/vga/xy/y[9]_i_1_n_0
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.597     8.576    display/vga/xy/clk100
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[4]/C
                         clock pessimism              0.480     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X86Y100        FDRE (Setup_fdre_C_R)       -0.429     8.554    display/vga/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.123ns (28.989%)  route 2.751ns (71.011%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.607     3.067    display/vga/xy/y[9]_i_1_n_0
    SLICE_X86Y99         FDRE                                         r  display/vga/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.613     8.593    display/vga/xy/clk100
    SLICE_X86Y99         FDRE                                         r  display/vga/xy/y_reg[7]/C
                         clock pessimism              0.575     9.168    
                         clock uncertainty           -0.074     9.095    
    SLICE_X86Y99         FDRE (Setup_fdre_C_R)       -0.429     8.666    display/vga/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.123ns (28.989%)  route 2.751ns (71.011%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.607     3.067    display/vga/xy/y[9]_i_1_n_0
    SLICE_X86Y99         FDRE                                         r  display/vga/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.613     8.593    display/vga/xy/clk100
    SLICE_X86Y99         FDRE                                         r  display/vga/xy/y_reg[8]/C
                         clock pessimism              0.575     9.168    
                         clock uncertainty           -0.074     9.095    
    SLICE_X86Y99         FDRE (Setup_fdre_C_R)       -0.429     8.666    display/vga/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.123ns (28.989%)  route 2.751ns (71.011%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.733    -0.807    display/vga/xy/clk100
    SLICE_X88Y98         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.020     0.731    display/vga/xy/x[0]
    SLICE_X87Y98         LUT5 (Prop_lut5_I3_O)        0.154     0.885 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.652     1.538    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I0_O)        0.327     1.865 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.471     2.336    display/vga/xy/y[9]_i_2_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.460 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.607     3.067    display/vga/xy/y[9]_i_1_n_0
    SLICE_X86Y99         FDRE                                         r  display/vga/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.613     8.593    display/vga/xy/clk100
    SLICE_X86Y99         FDRE                                         r  display/vga/xy/y_reg[9]/C
                         clock pessimism              0.575     9.168    
                         clock uncertainty           -0.074     9.095    
    SLICE_X86Y99         FDRE (Setup_fdre_C_R)       -0.429     8.666    display/vga/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.176%)  route 0.157ns (45.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.602    -0.562    display/vga/xy/clk100
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/vga/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.157    -0.264    display/vga/xy/y_reg_n_0_[0]
    SLICE_X85Y100        LUT6 (Prop_lut6_I4_O)        0.045    -0.219 r  display/vga/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    display/vga/xy/p_0_in__1[5]
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.873    -0.800    display/vga/xy/clk100
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[5]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.092    -0.433    display/vga/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.582%)  route 0.175ns (48.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.602    -0.562    display/vga/xy/clk100
    SLICE_X86Y100        FDRE                                         r  display/vga/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/vga/xy/y_reg[3]/Q
                         net (fo=7, routed)           0.175    -0.247    display/vga/xy/y[3]
    SLICE_X85Y100        LUT6 (Prop_lut6_I4_O)        0.045    -0.202 r  display/vga/xy/y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/vga/xy/p_0_in__1[6]
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.873    -0.800    display/vga/xy/clk100
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[6]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.092    -0.433    display/vga/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.664%)  route 0.189ns (50.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.608    -0.556    display/vga/xy/clk100
    SLICE_X87Y97         FDRE                                         r  display/vga/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  display/vga/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.189    -0.227    display/vga/xy/x[6]
    SLICE_X88Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.182 r  display/vga/xy/x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    display/vga/xy/p_0_in__0[7]
    SLICE_X88Y97         FDRE                                         r  display/vga/xy/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.880    -0.793    display/vga/xy/clk100
    SLICE_X88Y97         FDRE                                         r  display/vga/xy/x_reg[7]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X88Y97         FDRE (Hold_fdre_C_D)         0.120    -0.420    display/vga/xy/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.061%)  route 0.161ns (45.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  clockdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.161    -0.303    clockdv/start_cnt_reg_n_0_[1]
    SLICE_X52Y100        LUT4 (Prop_lut4_I1_O)        0.049    -0.254 r  clockdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    clockdv/start_cnt[2]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.828    -0.844    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.107    -0.498    clockdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.172%)  route 0.171ns (47.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.608    -0.556    display/vga/xy/clk100
    SLICE_X87Y97         FDRE                                         r  display/vga/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  display/vga/xy/x_reg[8]/Q
                         net (fo=7, routed)           0.171    -0.245    display/vga/xy/x[8]
    SLICE_X87Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  display/vga/xy/x[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.200    display/vga/xy/p_0_in__0[9]
    SLICE_X87Y96         FDRE                                         r  display/vga/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    display/vga/xy/clk100
    SLICE_X87Y96         FDRE                                         r  display/vga/xy/x_reg[9]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X87Y96         FDRE (Hold_fdre_C_D)         0.091    -0.450    display/vga/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.596    -0.568    disp/clk100
    SLICE_X83Y77         FDRE                                         r  disp/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  disp/c_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.319    disp/c_reg_n_0_[7]
    SLICE_X83Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  disp/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    disp/c_reg[4]_i_1_n_4
    SLICE_X83Y77         FDRE                                         r  disp/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.865    -0.808    disp/clk100
    SLICE_X83Y77         FDRE                                         r  disp/c_reg[7]/C
                         clock pessimism              0.240    -0.568    
    SLICE_X83Y77         FDRE (Hold_fdre_C_D)         0.105    -0.463    disp/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.596    -0.568    disp/clk100
    SLICE_X83Y78         FDRE                                         r  disp/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  disp/c_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.319    disp/c_reg_n_0_[11]
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.211 r  disp/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    disp/c_reg[8]_i_1_n_4
    SLICE_X83Y78         FDRE                                         r  disp/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.866    -0.807    disp/clk100
    SLICE_X83Y78         FDRE                                         r  disp/c_reg[11]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.105    -0.463    disp/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.597    -0.567    disp/clk100
    SLICE_X83Y79         FDRE                                         r  disp/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  disp/c_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.318    disp/c_reg_n_0_[15]
    SLICE_X83Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.210 r  disp/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    disp/c_reg[12]_i_1_n_4
    SLICE_X83Y79         FDRE                                         r  disp/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.867    -0.806    disp/clk100
    SLICE_X83Y79         FDRE                                         r  disp/c_reg[15]/C
                         clock pessimism              0.239    -0.567    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.105    -0.462    disp/c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.594    -0.570    disp/clk100
    SLICE_X83Y76         FDRE                                         r  disp/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  disp/c_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.321    disp/c_reg_n_0_[3]
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  disp/c_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    disp/c_reg[0]_i_1_n_4
    SLICE_X83Y76         FDRE                                         r  disp/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.863    -0.810    disp/clk100
    SLICE_X83Y76         FDRE                                         r  disp/c_reg[3]/C
                         clock pessimism              0.240    -0.570    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.105    -0.465    disp/c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.231ns (36.093%)  route 0.409ns (63.907%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.601    -0.563    display/vga/xy/clk100
    SLICE_X85Y100        FDRE                                         r  display/vga/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/vga/xy/y_reg[2]/Q
                         net (fo=8, routed)           0.173    -0.249    display/vga/xy/y[2]
    SLICE_X86Y100        LUT6 (Prop_lut6_I2_O)        0.045    -0.204 r  display/vga/xy/y[9]_i_5/O
                         net (fo=3, routed)           0.236     0.032    display/vga/xy/y[9]_i_5_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.077 r  display/vga/xy/y[9]_i_3/O
                         net (fo=1, routed)           0.000     0.077    display/vga/xy/p_0_in__1[9]
    SLICE_X86Y99         FDRE                                         r  display/vga/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.880    -0.793    display/vga/xy/clk100
    SLICE_X86Y99         FDRE                                         r  display/vga/xy/y_reg[9]/C
                         clock pessimism              0.509    -0.284    
    SLICE_X86Y99         FDRE (Hold_fdre_C_D)         0.107    -0.177    display/vga/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y98     display/vga/xy/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y98     display/vga/xy/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y98     display/vga/xy/x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y98     display/vga/xy/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y98     display/vga/xy/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y98     display/vga/xy/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y97     display/vga/xy/x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y98     display/vga/xy/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y98     display/vga/xy/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y98     display/vga/xy/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y98     display/vga/xy/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y98     display/vga/xy/x_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y98     display/vga/xy/x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y97     display/vga/xy/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y97     display/vga/xy/x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y97     display/vga/xy/x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y100    display/vga/xy/y_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y98     display/vga/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y98     display/vga/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y98     display/vga/xy/x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y98     display/vga/xy/x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y98     display/vga/xy/x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y98     display/vga/xy/x_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y97     display/vga/xy/x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y97     display/vga/xy/x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y97     display/vga/xy/x_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     display/vga/xy/x_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       53.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.885ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/sound_reg/period_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.666ns  (logic 3.813ns (14.857%)  route 21.853ns (85.143%))
  Logic Levels:           17  (LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 78.580 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.678     7.504    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I1_O)        0.332     7.836 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44/O
                         net (fo=13, routed)          1.866     9.702    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  mips/dp/pcm/mem_reg_0_127_0_0_i_131/O
                         net (fo=1, routed)           0.860    10.686    mips/dp/pcm/mem_reg_0_127_0_0_i_131_n_0
    SLICE_X66Y93         LUT3 (Prop_lut3_I2_O)        0.152    10.838 f  mips/dp/pcm/mem_reg_0_127_0_0_i_127/O
                         net (fo=3, routed)           0.452    11.290    mips/dp/pcm/mem_reg_0_127_0_0_i_127_n_0
    SLICE_X66Y92         LUT6 (Prop_lut6_I5_O)        0.348    11.638 f  mips/dp/pcm/mem_reg_0_127_0_0_i_98/O
                         net (fo=2, routed)           0.718    12.356    mips/dp/pcm/mem_reg_0_127_0_0_i_98_n_0
    SLICE_X67Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.480 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.301    12.781    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.905 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         3.971    16.876    memIO/dmem/mem_reg_0_15_7_7/A0
    SLICE_X84Y86         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.405    17.281 f  memIO/dmem/mem_reg_0_15_7_7/SP/O
                         net (fo=2, routed)           0.818    18.099    mips/dp/pcm/start_cnt_reg[2][7]
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124    18.223 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=20, routed)          1.507    19.729    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X86Y82         LUT2 (Prop_lut2_I0_O)        0.124    19.853 r  mips/dp/pcm/LED[1]_i_4/O
                         net (fo=7, routed)           1.279    21.132    mips/dp/pcm/LED[1]_i_4_n_0
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.149    21.281 f  mips/dp/pcm/LED[9]_i_3/O
                         net (fo=5, routed)           0.604    21.885    mips/dp/pcm/LED[9]_i_3_n_0
    SLICE_X86Y86         LUT3 (Prop_lut3_I2_O)        0.332    22.217 f  mips/dp/pcm/period[15]_i_3/O
                         net (fo=2, routed)           0.635    22.852    mips/dp/pcm/period[15]_i_3_n_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I0_O)        0.124    22.976 f  mips/dp/pcm/period[5]_i_2/O
                         net (fo=4, routed)           0.920    23.895    mips/dp/pcm/period[5]_i_2_n_0
    SLICE_X86Y82         LUT4 (Prop_lut4_I1_O)        0.118    24.013 r  mips/dp/pcm/period[5]_i_1/O
                         net (fo=1, routed)           0.832    24.845    memIO/sound_reg/ACCEL_X_CLIP_reg[8][5]
    SLICE_X85Y81         FDRE                                         r  memIO/sound_reg/period_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.600    78.580    memIO/sound_reg/clk12
    SLICE_X85Y81         FDRE                                         r  memIO/sound_reg/period_reg[5]/C
                         clock pessimism              0.559    79.139    
                         clock uncertainty           -0.102    79.037    
    SLICE_X85Y81         FDRE (Setup_fdre_C_D)       -0.307    78.730    memIO/sound_reg/period_reg[5]
  -------------------------------------------------------------------
                         required time                         78.730    
                         arrival time                         -24.845    
  -------------------------------------------------------------------
                         slack                                 53.885    

Slack (MET) :             54.388ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.226ns  (logic 4.570ns (18.116%)  route 20.656ns (81.884%))
  Logic Levels:           19  (LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 78.586 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.331     7.157    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X77Y94         LUT6 (Prop_lut6_I1_O)        0.332     7.489 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=25, routed)          1.937     9.426    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.150     9.576 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.700    10.276    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.326    10.602 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=13, routed)          0.878    11.480    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    11.604 f  mips/dp/pcm/mem_reg_0_127_0_0_i_113/O
                         net (fo=1, routed)           0.000    11.604    mips/dp/pcm/mem_reg_0_127_0_0_i_113_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    11.821 f  mips/dp/pcm/mem_reg_0_127_0_0_i_74/O
                         net (fo=2, routed)           0.825    12.646    mips/dp/pcm/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I1_O)        0.299    12.945 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.427    13.373    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X69Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  mips/dp/pcm/mem_reg_0_127_0_0_i_5/O
                         net (fo=228, routed)         3.949    17.445    memIO/smem/mem_reg_512_639_1_1/A4
    SLICE_X76Y99         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    17.569 r  memIO/smem/mem_reg_512_639_1_1/SP.HIGH/O
                         net (fo=1, routed)           0.000    17.569    memIO/smem/mem_reg_512_639_1_1/SPO1
    SLICE_X76Y99         MUXF7 (Prop_muxf7_I1_O)      0.247    17.816 r  memIO/smem/mem_reg_512_639_1_1/F7.SP/O
                         net (fo=1, routed)           0.444    18.260    mips/dp/pcm/x_reg[5]_21
    SLICE_X77Y96         LUT4 (Prop_lut4_I3_O)        0.298    18.558 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_169/O
                         net (fo=1, routed)           0.825    19.383    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X79Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.507 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           1.369    20.876    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X85Y93         LUT5 (Prop_lut5_I3_O)        0.124    21.000 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.000    21.000    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X85Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    21.212 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=8, routed)           1.504    22.716    mips/dp/pcm/mem_readdata[1]
    SLICE_X88Y85         LUT3 (Prop_lut3_I1_O)        0.292    23.008 f  mips/dp/pcm/LED[6]_i_2/O
                         net (fo=2, routed)           0.424    23.432    mips/dp/pcm/LED[6]_i_2_n_0
    SLICE_X89Y84         LUT5 (Prop_lut5_I0_O)        0.344    23.776 r  mips/dp/pcm/LED[6]_i_1/O
                         net (fo=1, routed)           0.629    24.406    memIO/led/D[6]
    SLICE_X89Y84         FDRE                                         r  memIO/led/LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.606    78.586    memIO/led/clk12
    SLICE_X89Y84         FDRE                                         r  memIO/led/LED_reg[6]/C
                         clock pessimism              0.559    79.145    
                         clock uncertainty           -0.102    79.043    
    SLICE_X89Y84         FDRE (Setup_fdre_C_D)       -0.250    78.793    memIO/led/LED_reg[6]
  -------------------------------------------------------------------
                         required time                         78.793    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 54.388    

Slack (MET) :             54.474ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/sound_reg/period_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.419ns  (logic 3.819ns (15.025%)  route 21.600ns (84.975%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT4=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 78.584 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.678     7.504    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I1_O)        0.332     7.836 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44/O
                         net (fo=13, routed)          1.866     9.702    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  mips/dp/pcm/mem_reg_0_127_0_0_i_131/O
                         net (fo=1, routed)           0.860    10.686    mips/dp/pcm/mem_reg_0_127_0_0_i_131_n_0
    SLICE_X66Y93         LUT3 (Prop_lut3_I2_O)        0.152    10.838 f  mips/dp/pcm/mem_reg_0_127_0_0_i_127/O
                         net (fo=3, routed)           0.452    11.290    mips/dp/pcm/mem_reg_0_127_0_0_i_127_n_0
    SLICE_X66Y92         LUT6 (Prop_lut6_I5_O)        0.348    11.638 f  mips/dp/pcm/mem_reg_0_127_0_0_i_98/O
                         net (fo=2, routed)           0.718    12.356    mips/dp/pcm/mem_reg_0_127_0_0_i_98_n_0
    SLICE_X67Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.480 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.301    12.781    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.905 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         3.971    16.876    memIO/dmem/mem_reg_0_15_7_7/A0
    SLICE_X84Y86         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.405    17.281 f  memIO/dmem/mem_reg_0_15_7_7/SP/O
                         net (fo=2, routed)           0.818    18.099    mips/dp/pcm/start_cnt_reg[2][7]
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124    18.223 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=20, routed)          1.507    19.729    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X86Y82         LUT2 (Prop_lut2_I0_O)        0.124    19.853 r  mips/dp/pcm/LED[1]_i_4/O
                         net (fo=7, routed)           1.279    21.132    mips/dp/pcm/LED[1]_i_4_n_0
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.149    21.281 f  mips/dp/pcm/LED[9]_i_3/O
                         net (fo=5, routed)           0.604    21.885    mips/dp/pcm/LED[9]_i_3_n_0
    SLICE_X86Y86         LUT3 (Prop_lut3_I2_O)        0.332    22.217 f  mips/dp/pcm/period[15]_i_3/O
                         net (fo=2, routed)           1.162    23.379    mips/dp/pcm/period[15]_i_3_n_0
    SLICE_X86Y83         LUT2 (Prop_lut2_I1_O)        0.124    23.503 r  mips/dp/pcm/period[15]_i_2/O
                         net (fo=5, routed)           0.972    24.475    mips/dp/pcm/period[15]_i_2_n_0
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.124    24.599 r  mips/dp/pcm/period[4]_i_1/O
                         net (fo=1, routed)           0.000    24.599    memIO/sound_reg/ACCEL_X_CLIP_reg[8][4]
    SLICE_X86Y82         FDRE                                         r  memIO/sound_reg/period_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.604    78.584    memIO/sound_reg/clk12
    SLICE_X86Y82         FDRE                                         r  memIO/sound_reg/period_reg[4]/C
                         clock pessimism              0.559    79.143    
                         clock uncertainty           -0.102    79.041    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.032    79.073    memIO/sound_reg/period_reg[4]
  -------------------------------------------------------------------
                         required time                         79.073    
                         arrival time                         -24.599    
  -------------------------------------------------------------------
                         slack                                 54.474    

Slack (MET) :             54.491ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/sound_reg/period_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.445ns  (logic 3.845ns (15.112%)  route 21.600ns (84.888%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 78.584 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.678     7.504    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I1_O)        0.332     7.836 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44/O
                         net (fo=13, routed)          1.866     9.702    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  mips/dp/pcm/mem_reg_0_127_0_0_i_131/O
                         net (fo=1, routed)           0.860    10.686    mips/dp/pcm/mem_reg_0_127_0_0_i_131_n_0
    SLICE_X66Y93         LUT3 (Prop_lut3_I2_O)        0.152    10.838 f  mips/dp/pcm/mem_reg_0_127_0_0_i_127/O
                         net (fo=3, routed)           0.452    11.290    mips/dp/pcm/mem_reg_0_127_0_0_i_127_n_0
    SLICE_X66Y92         LUT6 (Prop_lut6_I5_O)        0.348    11.638 f  mips/dp/pcm/mem_reg_0_127_0_0_i_98/O
                         net (fo=2, routed)           0.718    12.356    mips/dp/pcm/mem_reg_0_127_0_0_i_98_n_0
    SLICE_X67Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.480 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.301    12.781    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.905 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         3.971    16.876    memIO/dmem/mem_reg_0_15_7_7/A0
    SLICE_X84Y86         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.405    17.281 r  memIO/dmem/mem_reg_0_15_7_7/SP/O
                         net (fo=2, routed)           0.818    18.099    mips/dp/pcm/start_cnt_reg[2][7]
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124    18.223 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=20, routed)          1.507    19.729    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X86Y82         LUT2 (Prop_lut2_I0_O)        0.124    19.853 f  mips/dp/pcm/LED[1]_i_4/O
                         net (fo=7, routed)           1.279    21.132    mips/dp/pcm/LED[1]_i_4_n_0
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.149    21.281 r  mips/dp/pcm/LED[9]_i_3/O
                         net (fo=5, routed)           0.604    21.885    mips/dp/pcm/LED[9]_i_3_n_0
    SLICE_X86Y86         LUT3 (Prop_lut3_I2_O)        0.332    22.217 r  mips/dp/pcm/period[15]_i_3/O
                         net (fo=2, routed)           1.162    23.379    mips/dp/pcm/period[15]_i_3_n_0
    SLICE_X86Y83         LUT2 (Prop_lut2_I1_O)        0.124    23.503 f  mips/dp/pcm/period[15]_i_2/O
                         net (fo=5, routed)           0.972    24.475    mips/dp/pcm/period[15]_i_2_n_0
    SLICE_X86Y82         LUT5 (Prop_lut5_I2_O)        0.150    24.625 r  mips/dp/pcm/period[9]_i_1/O
                         net (fo=1, routed)           0.000    24.625    memIO/sound_reg/ACCEL_X_CLIP_reg[8][9]
    SLICE_X86Y82         FDRE                                         r  memIO/sound_reg/period_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.604    78.584    memIO/sound_reg/clk12
    SLICE_X86Y82         FDRE                                         r  memIO/sound_reg/period_reg[9]/C
                         clock pessimism              0.559    79.143    
                         clock uncertainty           -0.102    79.041    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.075    79.116    memIO/sound_reg/period_reg[9]
  -------------------------------------------------------------------
                         required time                         79.116    
                         arrival time                         -24.625    
  -------------------------------------------------------------------
                         slack                                 54.491    

Slack (MET) :             54.497ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/sound_reg/period_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.076ns  (logic 3.812ns (15.203%)  route 21.264ns (84.797%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT4=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 78.584 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.678     7.504    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I1_O)        0.332     7.836 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44/O
                         net (fo=13, routed)          1.866     9.702    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  mips/dp/pcm/mem_reg_0_127_0_0_i_131/O
                         net (fo=1, routed)           0.860    10.686    mips/dp/pcm/mem_reg_0_127_0_0_i_131_n_0
    SLICE_X66Y93         LUT3 (Prop_lut3_I2_O)        0.152    10.838 f  mips/dp/pcm/mem_reg_0_127_0_0_i_127/O
                         net (fo=3, routed)           0.452    11.290    mips/dp/pcm/mem_reg_0_127_0_0_i_127_n_0
    SLICE_X66Y92         LUT6 (Prop_lut6_I5_O)        0.348    11.638 f  mips/dp/pcm/mem_reg_0_127_0_0_i_98/O
                         net (fo=2, routed)           0.718    12.356    mips/dp/pcm/mem_reg_0_127_0_0_i_98_n_0
    SLICE_X67Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.480 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.301    12.781    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.905 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         3.971    16.876    memIO/dmem/mem_reg_0_15_7_7/A0
    SLICE_X84Y86         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.405    17.281 r  memIO/dmem/mem_reg_0_15_7_7/SP/O
                         net (fo=2, routed)           0.818    18.099    mips/dp/pcm/start_cnt_reg[2][7]
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124    18.223 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=20, routed)          1.507    19.729    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X86Y82         LUT2 (Prop_lut2_I0_O)        0.124    19.853 f  mips/dp/pcm/LED[1]_i_4/O
                         net (fo=7, routed)           1.279    21.132    mips/dp/pcm/LED[1]_i_4_n_0
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.149    21.281 r  mips/dp/pcm/LED[9]_i_3/O
                         net (fo=5, routed)           0.604    21.885    mips/dp/pcm/LED[9]_i_3_n_0
    SLICE_X86Y86         LUT3 (Prop_lut3_I2_O)        0.332    22.217 r  mips/dp/pcm/period[15]_i_3/O
                         net (fo=2, routed)           1.162    23.379    mips/dp/pcm/period[15]_i_3_n_0
    SLICE_X86Y83         LUT2 (Prop_lut2_I1_O)        0.124    23.503 f  mips/dp/pcm/period[15]_i_2/O
                         net (fo=5, routed)           0.299    23.802    mips/dp/pcm/period[15]_i_2_n_0
    SLICE_X86Y83         LUT4 (Prop_lut4_I3_O)        0.117    23.919 r  mips/dp/pcm/period[7]_i_1/O
                         net (fo=1, routed)           0.337    24.256    memIO/sound_reg/ACCEL_X_CLIP_reg[8][7]
    SLICE_X87Y82         FDRE                                         r  memIO/sound_reg/period_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.604    78.584    memIO/sound_reg/clk12
    SLICE_X87Y82         FDRE                                         r  memIO/sound_reg/period_reg[7]/C
                         clock pessimism              0.559    79.143    
                         clock uncertainty           -0.102    79.041    
    SLICE_X87Y82         FDRE (Setup_fdre_C_D)       -0.289    78.752    memIO/sound_reg/period_reg[7]
  -------------------------------------------------------------------
                         required time                         78.752    
                         arrival time                         -24.256    
  -------------------------------------------------------------------
                         slack                                 54.497    

Slack (MET) :             54.528ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/sound_reg/period_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.361ns  (logic 3.819ns (15.059%)  route 21.542ns (84.941%))
  Logic Levels:           17  (LUT2=2 LUT3=4 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 78.582 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.678     7.504    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I1_O)        0.332     7.836 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44/O
                         net (fo=13, routed)          1.866     9.702    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  mips/dp/pcm/mem_reg_0_127_0_0_i_131/O
                         net (fo=1, routed)           0.860    10.686    mips/dp/pcm/mem_reg_0_127_0_0_i_131_n_0
    SLICE_X66Y93         LUT3 (Prop_lut3_I2_O)        0.152    10.838 f  mips/dp/pcm/mem_reg_0_127_0_0_i_127/O
                         net (fo=3, routed)           0.452    11.290    mips/dp/pcm/mem_reg_0_127_0_0_i_127_n_0
    SLICE_X66Y92         LUT6 (Prop_lut6_I5_O)        0.348    11.638 f  mips/dp/pcm/mem_reg_0_127_0_0_i_98/O
                         net (fo=2, routed)           0.718    12.356    mips/dp/pcm/mem_reg_0_127_0_0_i_98_n_0
    SLICE_X67Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.480 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.301    12.781    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.905 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         3.971    16.876    memIO/dmem/mem_reg_0_15_7_7/A0
    SLICE_X84Y86         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.405    17.281 r  memIO/dmem/mem_reg_0_15_7_7/SP/O
                         net (fo=2, routed)           0.818    18.099    mips/dp/pcm/start_cnt_reg[2][7]
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124    18.223 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=20, routed)          1.507    19.729    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X86Y82         LUT2 (Prop_lut2_I0_O)        0.124    19.853 f  mips/dp/pcm/LED[1]_i_4/O
                         net (fo=7, routed)           1.279    21.132    mips/dp/pcm/LED[1]_i_4_n_0
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.149    21.281 r  mips/dp/pcm/LED[9]_i_3/O
                         net (fo=5, routed)           0.604    21.885    mips/dp/pcm/LED[9]_i_3_n_0
    SLICE_X86Y86         LUT3 (Prop_lut3_I2_O)        0.332    22.217 r  mips/dp/pcm/period[15]_i_3/O
                         net (fo=2, routed)           0.635    22.852    mips/dp/pcm/period[15]_i_3_n_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I0_O)        0.124    22.976 r  mips/dp/pcm/period[5]_i_2/O
                         net (fo=4, routed)           1.441    24.417    mips/dp/pcm/period[5]_i_2_n_0
    SLICE_X86Y81         LUT3 (Prop_lut3_I2_O)        0.124    24.541 r  mips/dp/pcm/period[0]_i_1/O
                         net (fo=1, routed)           0.000    24.541    memIO/sound_reg/ACCEL_X_CLIP_reg[8][0]
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.602    78.582    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
                         clock pessimism              0.559    79.141    
                         clock uncertainty           -0.102    79.039    
    SLICE_X86Y81         FDRE (Setup_fdre_C_D)        0.029    79.068    memIO/sound_reg/period_reg[0]
  -------------------------------------------------------------------
                         required time                         79.068    
                         arrival time                         -24.541    
  -------------------------------------------------------------------
                         slack                                 54.528    

Slack (MET) :             54.546ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/sound_reg/period_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.389ns  (logic 3.847ns (15.153%)  route 21.542ns (84.847%))
  Logic Levels:           17  (LUT2=2 LUT3=4 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 78.582 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.678     7.504    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I1_O)        0.332     7.836 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44/O
                         net (fo=13, routed)          1.866     9.702    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  mips/dp/pcm/mem_reg_0_127_0_0_i_131/O
                         net (fo=1, routed)           0.860    10.686    mips/dp/pcm/mem_reg_0_127_0_0_i_131_n_0
    SLICE_X66Y93         LUT3 (Prop_lut3_I2_O)        0.152    10.838 f  mips/dp/pcm/mem_reg_0_127_0_0_i_127/O
                         net (fo=3, routed)           0.452    11.290    mips/dp/pcm/mem_reg_0_127_0_0_i_127_n_0
    SLICE_X66Y92         LUT6 (Prop_lut6_I5_O)        0.348    11.638 f  mips/dp/pcm/mem_reg_0_127_0_0_i_98/O
                         net (fo=2, routed)           0.718    12.356    mips/dp/pcm/mem_reg_0_127_0_0_i_98_n_0
    SLICE_X67Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.480 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.301    12.781    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.905 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         3.971    16.876    memIO/dmem/mem_reg_0_15_7_7/A0
    SLICE_X84Y86         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.405    17.281 f  memIO/dmem/mem_reg_0_15_7_7/SP/O
                         net (fo=2, routed)           0.818    18.099    mips/dp/pcm/start_cnt_reg[2][7]
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124    18.223 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=20, routed)          1.507    19.729    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X86Y82         LUT2 (Prop_lut2_I0_O)        0.124    19.853 r  mips/dp/pcm/LED[1]_i_4/O
                         net (fo=7, routed)           1.279    21.132    mips/dp/pcm/LED[1]_i_4_n_0
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.149    21.281 f  mips/dp/pcm/LED[9]_i_3/O
                         net (fo=5, routed)           0.604    21.885    mips/dp/pcm/LED[9]_i_3_n_0
    SLICE_X86Y86         LUT3 (Prop_lut3_I2_O)        0.332    22.217 f  mips/dp/pcm/period[15]_i_3/O
                         net (fo=2, routed)           0.635    22.852    mips/dp/pcm/period[15]_i_3_n_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I0_O)        0.124    22.976 f  mips/dp/pcm/period[5]_i_2/O
                         net (fo=4, routed)           1.441    24.417    mips/dp/pcm/period[5]_i_2_n_0
    SLICE_X86Y81         LUT3 (Prop_lut3_I0_O)        0.152    24.569 r  mips/dp/pcm/period[1]_i_1/O
                         net (fo=1, routed)           0.000    24.569    memIO/sound_reg/ACCEL_X_CLIP_reg[8][1]
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.602    78.582    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
                         clock pessimism              0.559    79.141    
                         clock uncertainty           -0.102    79.039    
    SLICE_X86Y81         FDRE (Setup_fdre_C_D)        0.075    79.114    memIO/sound_reg/period_reg[1]
  -------------------------------------------------------------------
                         required time                         79.114    
                         arrival time                         -24.569    
  -------------------------------------------------------------------
                         slack                                 54.546    

Slack (MET) :             54.593ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.301ns  (logic 4.558ns (18.015%)  route 20.743ns (81.985%))
  Logic Levels:           19  (LUT2=4 LUT4=2 LUT5=1 LUT6=7 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 78.587 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.331     7.157    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X77Y94         LUT6 (Prop_lut6_I1_O)        0.332     7.489 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=25, routed)          1.937     9.426    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.150     9.576 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.700    10.276    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.326    10.602 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=13, routed)          0.878    11.480    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    11.604 f  mips/dp/pcm/mem_reg_0_127_0_0_i_113/O
                         net (fo=1, routed)           0.000    11.604    mips/dp/pcm/mem_reg_0_127_0_0_i_113_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    11.821 f  mips/dp/pcm/mem_reg_0_127_0_0_i_74/O
                         net (fo=2, routed)           0.815    12.636    mips/dp/pcm/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I0_O)        0.299    12.935 f  mips/dp/pcm/mem_reg_0_127_0_0_i_31/O
                         net (fo=1, routed)           0.445    13.380    mips/dp/pcm/mem_reg_0_127_0_0_i_31_n_0
    SLICE_X70Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.504 r  mips/dp/pcm/mem_reg_0_127_0_0_i_6/O
                         net (fo=266, routed)         3.930    17.434    memIO/smem/mem_reg_256_383_3_3/A3
    SLICE_X76Y103        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    17.558 r  memIO/smem/mem_reg_256_383_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    17.558    memIO/smem/mem_reg_256_383_3_3/SPO0
    SLICE_X76Y103        MUXF7 (Prop_muxf7_I0_O)      0.241    17.799 r  memIO/smem/mem_reg_256_383_3_3/F7.SP/O
                         net (fo=1, routed)           0.944    18.744    mips/dp/pcm/x_reg[5]_30
    SLICE_X77Y96         LUT4 (Prop_lut4_I2_O)        0.298    19.042 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_148/O
                         net (fo=1, routed)           0.978    20.019    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_148_n_0
    SLICE_X79Y96         LUT6 (Prop_lut6_I4_O)        0.124    20.143 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.999    21.143    memIO/smem/x_reg[5]
    SLICE_X86Y94         LUT6 (Prop_lut6_I4_O)        0.124    21.267 f  memIO/smem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=12, routed)          1.370    22.636    mips/dp/pcm/keyb_char_reg[3]_0
    SLICE_X87Y84         LUT2 (Prop_lut2_I1_O)        0.150    22.786 r  mips/dp/pcm/LED[11]_i_4/O
                         net (fo=3, routed)           0.692    23.478    mips/dp/pcm/LED[11]_i_4_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I2_O)        0.360    23.838 r  mips/dp/pcm/LED[12]_i_4/O
                         net (fo=1, routed)           0.311    24.149    mips/dp/pcm/LED[12]_i_4_n_0
    SLICE_X86Y85         LUT6 (Prop_lut6_I4_O)        0.332    24.481 r  mips/dp/pcm/LED[12]_i_1/O
                         net (fo=1, routed)           0.000    24.481    memIO/led/D[12]
    SLICE_X86Y85         FDRE                                         r  memIO/led/LED_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.607    78.587    memIO/led/clk12
    SLICE_X86Y85         FDRE                                         r  memIO/led/LED_reg[12]/C
                         clock pessimism              0.559    79.146    
                         clock uncertainty           -0.102    79.044    
    SLICE_X86Y85         FDRE (Setup_fdre_C_D)        0.029    79.073    memIO/led/LED_reg[12]
  -------------------------------------------------------------------
                         required time                         79.073    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 54.593    

Slack (MET) :             54.694ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/sound_reg/period_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.199ns  (logic 3.819ns (15.156%)  route 21.380ns (84.844%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT6=8 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 78.584 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.678     7.504    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I1_O)        0.332     7.836 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44/O
                         net (fo=13, routed)          1.866     9.702    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_44_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  mips/dp/pcm/mem_reg_0_127_0_0_i_131/O
                         net (fo=1, routed)           0.860    10.686    mips/dp/pcm/mem_reg_0_127_0_0_i_131_n_0
    SLICE_X66Y93         LUT3 (Prop_lut3_I2_O)        0.152    10.838 f  mips/dp/pcm/mem_reg_0_127_0_0_i_127/O
                         net (fo=3, routed)           0.452    11.290    mips/dp/pcm/mem_reg_0_127_0_0_i_127_n_0
    SLICE_X66Y92         LUT6 (Prop_lut6_I5_O)        0.348    11.638 f  mips/dp/pcm/mem_reg_0_127_0_0_i_98/O
                         net (fo=2, routed)           0.718    12.356    mips/dp/pcm/mem_reg_0_127_0_0_i_98_n_0
    SLICE_X67Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.480 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.301    12.781    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.905 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         3.971    16.876    memIO/dmem/mem_reg_0_15_7_7/A0
    SLICE_X84Y86         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.405    17.281 f  memIO/dmem/mem_reg_0_15_7_7/SP/O
                         net (fo=2, routed)           0.818    18.099    mips/dp/pcm/start_cnt_reg[2][7]
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124    18.223 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=20, routed)          1.507    19.729    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X86Y82         LUT2 (Prop_lut2_I0_O)        0.124    19.853 r  mips/dp/pcm/LED[1]_i_4/O
                         net (fo=7, routed)           1.279    21.132    mips/dp/pcm/LED[1]_i_4_n_0
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.149    21.281 f  mips/dp/pcm/LED[9]_i_3/O
                         net (fo=5, routed)           0.604    21.885    mips/dp/pcm/LED[9]_i_3_n_0
    SLICE_X86Y86         LUT3 (Prop_lut3_I2_O)        0.332    22.217 f  mips/dp/pcm/period[15]_i_3/O
                         net (fo=2, routed)           1.162    23.379    mips/dp/pcm/period[15]_i_3_n_0
    SLICE_X86Y83         LUT2 (Prop_lut2_I1_O)        0.124    23.503 r  mips/dp/pcm/period[15]_i_2/O
                         net (fo=5, routed)           0.751    24.254    mips/dp/pcm/period[15]_i_2_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  mips/dp/pcm/period[15]_i_1/O
                         net (fo=1, routed)           0.000    24.378    memIO/sound_reg/ACCEL_X_CLIP_reg[8][15]
    SLICE_X86Y82         FDRE                                         r  memIO/sound_reg/period_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.604    78.584    memIO/sound_reg/clk12
    SLICE_X86Y82         FDRE                                         r  memIO/sound_reg/period_reg[15]/C
                         clock pessimism              0.559    79.143    
                         clock uncertainty           -0.102    79.041    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.031    79.072    memIO/sound_reg/period_reg[15]
  -------------------------------------------------------------------
                         required time                         79.072    
                         arrival time                         -24.378    
  -------------------------------------------------------------------
                         slack                                 54.694    

Slack (MET) :             54.750ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.838ns  (logic 4.352ns (17.521%)  route 20.486ns (82.479%))
  Logic Levels:           19  (LUT2=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 78.586 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.719    -0.821    mips/dp/pcm/clk12
    SLICE_X79Y89         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.475     2.111    mips/dp/pcm/pc[7]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     2.452 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     2.452    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X75Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.546 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=42, routed)          1.938     4.484    mips/dp/pcm/instr[31]
    SLICE_X83Y87         LUT2 (Prop_lut2_I0_O)        0.342     4.826 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=23, routed)          2.331     7.157    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_43_n_0
    SLICE_X77Y94         LUT6 (Prop_lut6_I1_O)        0.332     7.489 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=25, routed)          1.937     9.426    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.150     9.576 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.700    10.276    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.326    10.602 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=13, routed)          0.878    11.480    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    11.604 f  mips/dp/pcm/mem_reg_0_127_0_0_i_113/O
                         net (fo=1, routed)           0.000    11.604    mips/dp/pcm/mem_reg_0_127_0_0_i_113_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    11.821 f  mips/dp/pcm/mem_reg_0_127_0_0_i_74/O
                         net (fo=2, routed)           0.825    12.646    mips/dp/pcm/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I1_O)        0.299    12.945 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.427    13.373    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X69Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  mips/dp/pcm/mem_reg_0_127_0_0_i_5/O
                         net (fo=228, routed)         3.949    17.445    memIO/smem/mem_reg_512_639_1_1/A4
    SLICE_X76Y99         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    17.569 r  memIO/smem/mem_reg_512_639_1_1/SP.HIGH/O
                         net (fo=1, routed)           0.000    17.569    memIO/smem/mem_reg_512_639_1_1/SPO1
    SLICE_X76Y99         MUXF7 (Prop_muxf7_I1_O)      0.247    17.816 r  memIO/smem/mem_reg_512_639_1_1/F7.SP/O
                         net (fo=1, routed)           0.444    18.260    mips/dp/pcm/x_reg[5]_21
    SLICE_X77Y96         LUT4 (Prop_lut4_I3_O)        0.298    18.558 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_169/O
                         net (fo=1, routed)           0.825    19.383    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X79Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.507 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           1.369    20.876    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X85Y93         LUT5 (Prop_lut5_I3_O)        0.124    21.000 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.000    21.000    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X85Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    21.212 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=8, routed)           1.504    22.716    mips/dp/pcm/mem_readdata[1]
    SLICE_X88Y85         LUT5 (Prop_lut5_I3_O)        0.299    23.015 f  mips/dp/pcm/LED[14]_i_2/O
                         net (fo=2, routed)           0.407    23.422    mips/dp/pcm/LED[14]_i_2_n_0
    SLICE_X87Y85         LUT4 (Prop_lut4_I3_O)        0.119    23.541 r  mips/dp/pcm/LED[14]_i_1/O
                         net (fo=1, routed)           0.477    24.018    memIO/led/D[14]
    SLICE_X87Y84         FDRE                                         r  memIO/led/LED_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.606    78.586    memIO/led/clk12
    SLICE_X87Y84         FDRE                                         r  memIO/led/LED_reg[14]/C
                         clock pessimism              0.559    79.145    
                         clock uncertainty           -0.102    79.043    
    SLICE_X87Y84         FDRE (Setup_fdre_C_D)       -0.275    78.768    memIO/led/LED_reg[14]
  -------------------------------------------------------------------
                         required time                         78.768    
                         arrival time                         -24.018    
  -------------------------------------------------------------------
                         slack                                 54.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.565    -0.599    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X64Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.354    accel/accel/ADXL_Control/Dout[2]
    SLICE_X66Y87         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.836    -0.837    accel/accel/ADXL_Control/clk12
    SLICE_X66Y87         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X66Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.475    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.565    -0.599    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X59Y91         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.371    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[3]
    SLICE_X58Y91         LUT4 (Prop_lut4_I0_O)        0.045    -0.326 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    accel/accel/ADXL_Control/SPI_Interface/p_1_in[4]
    SLICE_X58Y91         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.836    -0.837    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X58Y91         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.120    -0.466    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.565    -0.599    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X64Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.410    accel/accel/ADXL_Control/Dout[7]
    SLICE_X65Y87         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.836    -0.837    accel/accel/ADXL_Control/clk12
    SLICE_X65Y87         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.013    -0.573    accel/accel/ADXL_Control/Data_Reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.565    -0.599    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X64Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.106    -0.366    accel/accel/ADXL_Control/Dout[4]
    SLICE_X66Y87         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.836    -0.837    accel/accel/ADXL_Control/clk12
    SLICE_X66Y87         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X66Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054    -0.530    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.566    -0.598    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X64Y88         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.341    accel/accel/ADXL_Control/SPI_Interface/MISO_REG[7]
    SLICE_X64Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.836    -0.837    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X64Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.078    -0.506    accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.565    -0.599    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X59Y92         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[0]/Q
                         net (fo=4, routed)           0.113    -0.345    accel/accel/ADXL_Control/SPI_Interface/CntBits[0]
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.300 r  accel/accel/ADXL_Control/SPI_Interface/CntBits[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    accel/accel/ADXL_Control/SPI_Interface/CntBits[2]_i_1_n_0
    SLICE_X58Y92         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.836    -0.837    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X58Y92         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[2]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X58Y92         FDRE (Hold_fdre_C_D)         0.121    -0.465    accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.562    -0.602    accel/accel/ADXL_Control/clk12
    SLICE_X69Y82         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accel/accel/ADXL_Control/Data_Reg_reg[6][7]/Q
                         net (fo=2, routed)           0.114    -0.347    accel/accel/ADXL_Control/Data_Reg_reg[6]_5[7]
    SLICE_X71Y83         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.833    -0.840    accel/accel/ADXL_Control/clk12
    SLICE_X71Y83         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][7]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X71Y83         FDRE (Hold_fdre_C_D)         0.075    -0.512    accel/accel/ADXL_Control/Data_Reg_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.563    -0.601    accel/accel/ADXL_Control/clk12
    SLICE_X71Y83         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  accel/accel/ADXL_Control/Data_Reg_reg[7][5]/Q
                         net (fo=2, routed)           0.066    -0.394    accel/accel/ADXL_Control/Data_Reg_reg[7]_6[5]
    SLICE_X70Y83         LUT2 (Prop_lut2_I0_O)        0.045    -0.349 r  accel/accel/ADXL_Control/ACCEL_X_SUM[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.349    accel/accel/ADXL_Control/ACCEL_X_SUM[4]_i_4_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.283 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.283    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_6
    SLICE_X70Y83         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.833    -0.840    accel/accel/ADXL_Control/clk12
    SLICE_X70Y83         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.134    -0.454    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.997%)  route 0.125ns (47.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.566    -0.598    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X64Y88         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.332    accel/accel/ADXL_Control/SPI_Interface/MISO_REG[6]
    SLICE_X64Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.836    -0.837    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X64Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.076    -0.508    accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.565    -0.599    accel/accel/ADXL_Control/clk12
    SLICE_X65Y87         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.190    -0.269    accel/accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X62Y86         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.834    -0.839    accel/accel/ADXL_Control/clk12
    SLICE_X62Y86         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.564    
    SLICE_X62Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.447    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clockdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clockdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X59Y88     accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X59Y88     accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y88     accel/accel/ADXL_Control/Cmd_Reg_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y88     accel/accel/ADXL_Control/Cmd_Reg_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y88     accel/accel/ADXL_Control/Cmd_Reg_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y88     accel/accel/ADXL_Control/Cmd_Reg_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X62Y91     accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X62Y90     accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT3
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y96     memIO/smem/mem_reg_1024_1151_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y96     memIO/smem/mem_reg_1024_1151_1_1/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y96     memIO/smem/mem_reg_1024_1151_1_1/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y96     memIO/smem/mem_reg_1024_1151_1_1/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y95     memIO/smem/mem_reg_1024_1151_2_2/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y95     memIO/smem/mem_reg_1024_1151_2_2/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y95     memIO/smem/mem_reg_1024_1151_2_2/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y95     memIO/smem/mem_reg_1024_1151_2_2/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y100    memIO/smem/mem_reg_384_511_3_3/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y100    memIO/smem/mem_reg_384_511_3_3/DP.LOW/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y95     memIO/dmem/mem_reg_0_15_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y95     memIO/dmem/mem_reg_0_15_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y95     memIO/dmem/mem_reg_0_15_23_23/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y95     memIO/dmem/mem_reg_0_15_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y93     memIO/dmem/mem_reg_0_15_24_24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y93     memIO/dmem/mem_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y93     memIO/dmem/mem_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y93     memIO/dmem/mem_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y93     memIO/dmem/mem_reg_0_15_26_26/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y93     memIO/dmem/mem_reg_0_15_26_26/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.879ns (54.742%)  route 2.380ns (45.258%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.010     4.441    sound/clear
    SLICE_X82Y80         FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.599     8.579    sound/clk100
    SLICE_X82Y80         FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.222     8.752    
    SLICE_X82Y80         FDRE (Setup_fdre_C_R)       -0.335     8.417    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.879ns (54.742%)  route 2.380ns (45.258%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.010     4.441    sound/clear
    SLICE_X82Y80         FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.599     8.579    sound/clk100
    SLICE_X82Y80         FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.222     8.752    
    SLICE_X82Y80         FDRE (Setup_fdre_C_R)       -0.335     8.417    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.879ns (54.742%)  route 2.380ns (45.258%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.010     4.441    sound/clear
    SLICE_X82Y80         FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.599     8.579    sound/clk100
    SLICE_X82Y80         FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.222     8.752    
    SLICE_X82Y80         FDRE (Setup_fdre_C_R)       -0.335     8.417    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.879ns (54.742%)  route 2.380ns (45.258%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.010     4.441    sound/clear
    SLICE_X82Y80         FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.599     8.579    sound/clk100
    SLICE_X82Y80         FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.222     8.752    
    SLICE_X82Y80         FDRE (Setup_fdre_C_R)       -0.335     8.417    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.879ns (54.775%)  route 2.377ns (45.225%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.007     4.437    sound/clear
    SLICE_X82Y81         FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.600     8.580    sound/clk100
    SLICE_X82Y81         FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.222     8.753    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.335     8.418    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.879ns (54.775%)  route 2.377ns (45.225%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.007     4.437    sound/clear
    SLICE_X82Y81         FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.600     8.580    sound/clk100
    SLICE_X82Y81         FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.222     8.753    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.335     8.418    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.879ns (54.775%)  route 2.377ns (45.225%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.007     4.437    sound/clear
    SLICE_X82Y81         FDRE                                         r  sound/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.600     8.580    sound/clk100
    SLICE_X82Y81         FDRE                                         r  sound/count_reg[6]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.222     8.753    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.335     8.418    sound/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.879ns (54.775%)  route 2.377ns (45.225%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.007     4.437    sound/clear
    SLICE_X82Y81         FDRE                                         r  sound/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.600     8.580    sound/clk100
    SLICE_X82Y81         FDRE                                         r  sound/count_reg[7]/C
                         clock pessimism              0.395     8.975    
                         clock uncertainty           -0.222     8.753    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.335     8.418    sound/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 2.879ns (55.048%)  route 2.351ns (44.952%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.981     4.411    sound/clear
    SLICE_X82Y87         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.606     8.586    sound/clk100
    SLICE_X82Y87         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.395     8.981    
                         clock uncertainty           -0.222     8.759    
    SLICE_X82Y87         FDRE (Setup_fdre_C_R)       -0.335     8.424    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 2.879ns (55.048%)  route 2.351ns (44.952%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.721    -0.819    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.400 f  memIO/sound_reg/period_reg[1]/Q
                         net (fo=4, routed)           0.633     0.233    memIO/sound_reg/period[1]
    SLICE_X85Y80         LUT1 (Prop_lut1_I0_O)        0.299     0.532 r  memIO/sound_reg/count[0]_i_64/O
                         net (fo=1, routed)           0.000     0.532    memIO/sound_reg/count[0]_i_64_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.064 r  memIO/sound_reg/count_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.064    memIO/sound_reg/count_reg[0]_i_52_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.178    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.292    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.406    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.740 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.737     2.477    sound/count1[17]
    SLICE_X84Y83         LUT4 (Prop_lut4_I1_O)        0.303     2.780 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.780    sound/count[0]_i_23_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.313 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.313    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.430 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.981     4.411    sound/clear
    SLICE_X82Y87         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.606     8.586    sound/clk100
    SLICE_X82Y87         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.395     8.981    
                         clock uncertainty           -0.222     8.759    
    SLICE_X82Y87         FDRE (Setup_fdre_C_R)       -0.335     8.424    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  4.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.434ns (46.952%)  route 0.490ns (53.048%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.274     0.360    sound/clear
    SLICE_X82Y84         FDRE                                         r  sound/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.872    -0.801    sound/clk100
    SLICE_X82Y84         FDRE                                         r  sound/count_reg[16]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.022    
    SLICE_X82Y84         FDRE (Hold_fdre_C_R)         0.011    -0.011    sound/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.434ns (46.952%)  route 0.490ns (53.048%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.274     0.360    sound/clear
    SLICE_X82Y84         FDRE                                         r  sound/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.872    -0.801    sound/clk100
    SLICE_X82Y84         FDRE                                         r  sound/count_reg[17]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.022    
    SLICE_X82Y84         FDRE (Hold_fdre_C_R)         0.011    -0.011    sound/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.434ns (46.952%)  route 0.490ns (53.048%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.274     0.360    sound/clear
    SLICE_X82Y84         FDRE                                         r  sound/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.872    -0.801    sound/clk100
    SLICE_X82Y84         FDRE                                         r  sound/count_reg[18]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.022    
    SLICE_X82Y84         FDRE (Hold_fdre_C_R)         0.011    -0.011    sound/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.434ns (46.952%)  route 0.490ns (53.048%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.274     0.360    sound/clear
    SLICE_X82Y84         FDRE                                         r  sound/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.872    -0.801    sound/clk100
    SLICE_X82Y84         FDRE                                         r  sound/count_reg[19]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.022    
    SLICE_X82Y84         FDRE (Hold_fdre_C_R)         0.011    -0.011    sound/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.434ns (44.726%)  route 0.536ns (55.274%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.320     0.406    sound/clear
    SLICE_X82Y85         FDRE                                         r  sound/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.873    -0.800    sound/clk100
    SLICE_X82Y85         FDRE                                         r  sound/count_reg[20]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X82Y85         FDRE (Hold_fdre_C_R)         0.011    -0.010    sound/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.434ns (44.726%)  route 0.536ns (55.274%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.320     0.406    sound/clear
    SLICE_X82Y85         FDRE                                         r  sound/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.873    -0.800    sound/clk100
    SLICE_X82Y85         FDRE                                         r  sound/count_reg[21]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X82Y85         FDRE (Hold_fdre_C_R)         0.011    -0.010    sound/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.434ns (44.726%)  route 0.536ns (55.274%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.320     0.406    sound/clear
    SLICE_X82Y85         FDRE                                         r  sound/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.873    -0.800    sound/clk100
    SLICE_X82Y85         FDRE                                         r  sound/count_reg[22]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X82Y85         FDRE (Hold_fdre_C_R)         0.011    -0.010    sound/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.434ns (44.726%)  route 0.536ns (55.274%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.320     0.406    sound/clear
    SLICE_X82Y85         FDRE                                         r  sound/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.873    -0.800    sound/clk100
    SLICE_X82Y85         FDRE                                         r  sound/count_reg[23]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X82Y85         FDRE (Hold_fdre_C_R)         0.011    -0.010    sound/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.434ns (44.342%)  route 0.545ns (55.658%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.328     0.414    sound/clear
    SLICE_X82Y83         FDRE                                         r  sound/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    sound/clk100
    SLICE_X82Y83         FDRE                                         r  sound/count_reg[12]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X82Y83         FDRE (Hold_fdre_C_R)         0.011    -0.012    sound/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.434ns (44.342%)  route 0.545ns (55.658%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.600    -0.564    memIO/sound_reg/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.207    sound/Q[0]
    SLICE_X84Y81         LUT4 (Prop_lut4_I0_O)        0.046    -0.161 r  sound/count[0]_i_41/O
                         net (fo=1, routed)           0.000    -0.161    sound/count[0]_i_41_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127    -0.034 r  sound/count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.034    sound/count_reg[0]_i_26_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.006 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.006    sound/count_reg[0]_i_16_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.046 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.046    sound/count_reg[0]_i_3_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.086 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.328     0.414    sound/clear
    SLICE_X82Y83         FDRE                                         r  sound/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    sound/clk100
    SLICE_X82Y83         FDRE                                         r  sound/count_reg[13]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X82Y83         FDRE (Hold_fdre_C_R)         0.011    -0.012    sound/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.063ns  (logic 0.715ns (34.664%)  route 1.348ns (65.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 69.070 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    67.460 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    69.070    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    69.489 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697    70.186    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.296    70.482 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.651    71.133    clockdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism              0.395    77.284    
                         clock uncertainty           -0.222    77.062    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    76.903    clockdv/buf12
  -------------------------------------------------------------------
                         required time                         76.903    
                         arrival time                         -71.133    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.226ns (30.107%)  route 0.525ns (69.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.702ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.253    -0.224    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.098    -0.126 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.272     0.145    clockdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism              0.557    -1.145    
                         clock uncertainty            0.222    -0.923    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.764    clockdv/buf12
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.910    





