
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity clkdivmod is
    Port ( clk,rst : in  STD_LOGIC;
           clkout : out  STD_LOGIC);
end clkdivmod;

architecture Behavioral of clkdivmod is
	signal tmp : std_logic := '0';
	signal cnt : integer range 0 to 12499999 := 0;
begin
	process (clk,rst,tmp,cnt)
	begin
		if (rst = '0') then
			cnt <= 0;
			tmp <= '0';
		else 
			if (rising_edge(clk)) then
				if (cnt = 12499999) then
					cnt <= 0 ;
					tmp <= not tmp;
				else 
					cnt <= cnt + 1;
					tmp <= tmp;
				end if;
			end if;
		end if;
	end process;
	clkout <= tmp;

end Behavioral;

