============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:47:34 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5063 ps) Setup Check with Pin smallest_idx_curr_reg[1][signature][31]/clk->d
          Group: in2reg
     Startpoint: (R) in_signature[1]
          Clock: (R) clk
       Endpoint: (R) smallest_idx_curr_reg[1][signature][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           82     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           82     
                                              
             Setup:-     199                  
       Uncertainty:-     125                  
     Required Time:=    9676                  
      Launch Clock:-      82                  
       Input Delay:-    2500                  
         Data Path:-    2031                  
             Slack:=    5063                  

Exceptions/Constraints:
  input_delay             2500            proj_sorter.sdc_line_15_30_1 

#-----------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                              (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  in_signature[1]                                (u)     -       R     (arrival)           12   159     0    2582 
  lt_40_68_I2/g36/z                              (u)     in_0->z F     unmapped_nor2        1     0    52    2634 
  lt_40_68_I2/g98/z                              (u)     in_0->z R     unmapped_not         1     0    36    2670 
  lt_40_68_I2/g99/z                              (u)     in_1->z F     unmapped_nand2       1     0    52    2722 
  lt_40_68_I2/g100/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2774 
  lt_40_68_I2/g164/z                             (u)     in_1->z F     unmapped_nand2       1     0    52    2827 
  lt_40_68_I2/g165/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2879 
  lt_40_68_I2/g245/z                             (u)     in_0->z F     unmapped_nand2       1     0    52    2931 
  lt_40_68_I2/g246/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2984 
  lt_40_68_I2/g315/z                             (u)     in_1->z F     unmapped_nand2       1     0    52    3036 
  lt_40_68_I2/g316/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    3088 
  lt_40_68_I2/g398/z                             (u)     in_0->z F     unmapped_nand2       1     0    52    3141 
  lt_40_68_I2/g399/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    3193 
  lt_40_68_I2/g34/z                              (u)     in_0->z F     unmapped_not         1     0    36    3229 
  mux_40_23/g1/z                                 (u)     sel0->z F     unmapped_bmux3       2     0   117    3346 
  add_41_35_I2/g2/z                              (u)     in_1->z R     unmapped_nand2       1     0    52    3398 
  add_41_35_I2/g23/z                             (u)     in_0->z F     unmapped_not         2     0    48    3446 
  add_41_35_I2/g17/z                             (u)     in_0->z F     unmapped_xnor2       3     0   127    3573 
  add_41_35_I3/g24/z                             (u)     in_0->z R     unmapped_not         1     0    36    3609 
  add_41_35_I3/g17/z                             (u)     in_1->z F     unmapped_xnor2       3     0   127    3736 
  add_41_35_I4/g24/z                             (u)     in_0->z R     unmapped_not         1     0    36    3772 
  add_41_35_I4/g17/z                             (u)     in_1->z R     unmapped_xnor2       2     0   117    3889 
  sub_55_43/g3/z                                 (u)     in_0->z F     unmapped_not         2     0    48    3937 
  sub_55_43/g7/z                                 (u)     in_1->z R     unmapped_nor2        1     0    52    3990 
  sub_55_43/g11/z                                (u)     in_0->z F     unmapped_not         2     0    48    4038 
  sub_55_43/g17/z                                (u)     in_0->z R     unmapped_nand2       1     0    52    4090 
  sub_55_43/g18/z                                (u)     in_1->z F     unmapped_xnor2       3     0   127    4217 
  g36/z                                          (u)     in_0->z R     unmapped_not         2     0    48    4265 
  g56/z                                          (u)     in_1->z F     unmapped_nand2       1     0    52    4318 
  g57/z                                          (u)     in_0->z R     unmapped_not         1     0    36    4354 
  g5/z                                           (u)     in_0->z R     unmapped_and2       37     0   155    4508 
  mux_smallest_idx_curr[1][signature]_78_41/g1/z (u)     sel0->z R     unmapped_bmux3       1     0   104    4613 
  smallest_idx_curr_reg[1][signature][31]/d      -       -       R     unmapped_d_flop      1     -     0    4613 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

