Analysis & Synthesis report for Ozy_Janus
Wed Oct 10 19:41:39 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Ozy_Janus|IF_PWM_state
 11. State Machine - |Ozy_Janus|IF_SYNC_state
 12. State Machine - |Ozy_Janus|led_blinker:BLINK_D4|LED_state
 13. State Machine - |Ozy_Janus|led_blinker:BLINK_D1|LED_state
 14. State Machine - |Ozy_Janus|NWire_rcv:m_ver4|TB_state
 15. State Machine - |Ozy_Janus|NWire_rcv:m_ver3|TB_state
 16. State Machine - |Ozy_Janus|NWire_rcv:m_ver2|TB_state
 17. State Machine - |Ozy_Janus|NWire_rcv:m_ser|TB_state
 18. State Machine - |Ozy_Janus|NWire_rcv:p_ser|TB_state
 19. State Machine - |Ozy_Janus|NWire_xmit:CCxmit|NW_state
 20. State Machine - |Ozy_Janus|I2S_xmit:J_IQPWM|TLV_state
 21. State Machine - |Ozy_Janus|NWire_xmit:P_IQPWM|NW_state
 22. State Machine - |Ozy_Janus|I2S_xmit:J_LRAudio|TLV_state
 23. State Machine - |Ozy_Janus|NWire_xmit:M_LRAudio|NW_state
 24. State Machine - |Ozy_Janus|async_usb:usb1|FX_state
 25. State Machine - |Ozy_Janus|NWire_rcv:SPD|TB_state
 26. State Machine - |Ozy_Janus|Tx_fifo_ctrl:TXFC|AD_state
 27. State Machine - |Ozy_Janus|NWire_rcv:MDC[3].M_IQ|TB_state
 28. State Machine - |Ozy_Janus|NWire_rcv:MDC[2].M_IQ|TB_state
 29. State Machine - |Ozy_Janus|NWire_rcv:MDC[1].M_IQ|TB_state
 30. State Machine - |Ozy_Janus|NWire_rcv:MDC[0].M_IQ|TB_state
 31. State Machine - |Ozy_Janus|NWire_rcv:P_MIC|TB_state
 32. Registers Removed During Synthesis
 33. Removed Registers Triggering Further Register Optimizations
 34. General Register Statistics
 35. Registers Added for RAM Pass-Through Logic
 36. Multiplexer Restructuring Statistics (No Restructuring Performed)
 37. Source assignments for FIFO:TXF|altsyncram:mem_rtl_0|altsyncram_o1h1:auto_generated
 38. Source assignments for FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_s0h1:auto_generated
 39. Source assignments for FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_c1h1:auto_generated
 40. Parameter Settings for User Entity Instance: Top-level Entity: |Ozy_Janus
 41. Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|SPI_REGS:spi_regs
 42. Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|gpio_oport:port1reg
 43. Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|gpio_oport:port2reg
 44. Parameter Settings for User Entity Instance: clkmult3:cm3|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: cdc_mcp:dfs
 46. Parameter Settings for User Entity Instance: cdc_mcp:dfs|cdc_sync:rdy
 47. Parameter Settings for User Entity Instance: cdc_mcp:dfs|pulsegen:pls
 48. Parameter Settings for User Entity Instance: cdc_mcp:dfs|cdc_sync:ack
 49. Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen
 50. Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen
 51. Parameter Settings for User Entity Instance: NWire_rcv:P_MIC
 52. Parameter Settings for User Entity Instance: I2S_rcv:J_MIC
 53. Parameter Settings for User Entity Instance: NWire_rcv:MDC[0].M_IQ
 54. Parameter Settings for User Entity Instance: NWire_rcv:MDC[1].M_IQ
 55. Parameter Settings for User Entity Instance: NWire_rcv:MDC[2].M_IQ
 56. Parameter Settings for User Entity Instance: NWire_rcv:MDC[3].M_IQ
 57. Parameter Settings for User Entity Instance: I2S_rcv:J_IQ
 58. Parameter Settings for User Entity Instance: Tx_fifo_ctrl:TXFC
 59. Parameter Settings for User Entity Instance: FIFO:TXF
 60. Parameter Settings for User Entity Instance: FIFO:RXF
 61. Parameter Settings for User Entity Instance: FIFO:SPF
 62. Parameter Settings for User Entity Instance: NWire_rcv:SPD
 63. Parameter Settings for User Entity Instance: async_usb:usb1
 64. Parameter Settings for User Entity Instance: cdc_sync:cdc_c23
 65. Parameter Settings for User Entity Instance: pulsegen:cdc_m
 66. Parameter Settings for User Entity Instance: cdc_sync:cdc_c22
 67. Parameter Settings for User Entity Instance: pulsegen:cdc_p
 68. Parameter Settings for User Entity Instance: cdc_sync:cdc_clr
 69. Parameter Settings for User Entity Instance: pulsegen:cdc_j
 70. Parameter Settings for User Entity Instance: cdc_sync:cdc_jrdy
 71. Parameter Settings for User Entity Instance: cdc_sync:cdc_jack
 72. Parameter Settings for User Entity Instance: cdc_mcp:lra
 73. Parameter Settings for User Entity Instance: cdc_mcp:lra|cdc_sync:rdy
 74. Parameter Settings for User Entity Instance: cdc_mcp:lra|pulsegen:pls
 75. Parameter Settings for User Entity Instance: cdc_mcp:lra|cdc_sync:ack
 76. Parameter Settings for User Entity Instance: NWire_xmit:M_LRAudio
 77. Parameter Settings for User Entity Instance: I2S_xmit:J_LRAudio
 78. Parameter Settings for User Entity Instance: NWire_xmit:P_IQPWM
 79. Parameter Settings for User Entity Instance: cdc_mcp:iqp
 80. Parameter Settings for User Entity Instance: cdc_mcp:iqp|cdc_sync:rdy
 81. Parameter Settings for User Entity Instance: cdc_mcp:iqp|pulsegen:pls
 82. Parameter Settings for User Entity Instance: cdc_mcp:iqp|cdc_sync:ack
 83. Parameter Settings for User Entity Instance: I2S_xmit:J_IQPWM
 84. Parameter Settings for User Entity Instance: pulsegen:CC_p
 85. Parameter Settings for User Entity Instance: NWire_xmit:CCxmit
 86. Parameter Settings for User Entity Instance: NWire_rcv:p_ser
 87. Parameter Settings for User Entity Instance: NWire_rcv:m_ser
 88. Parameter Settings for User Entity Instance: NWire_rcv:m_ver2
 89. Parameter Settings for User Entity Instance: NWire_rcv:m_ver3
 90. Parameter Settings for User Entity Instance: NWire_rcv:m_ver4
 91. Parameter Settings for User Entity Instance: debounce:de_PTT
 92. Parameter Settings for User Entity Instance: debounce:de_dot
 93. Parameter Settings for User Entity Instance: debounce:de_dash
 94. Parameter Settings for User Entity Instance: led_blinker:BLINK_D1
 95. Parameter Settings for User Entity Instance: led_blinker:BLINK_D4
 96. Parameter Settings for Inferred Entity Instance: FIFO:TXF|altsyncram:mem_rtl_0
 97. Parameter Settings for Inferred Entity Instance: FIFO:SPF|altsyncram:mem_rtl_0
 98. Parameter Settings for Inferred Entity Instance: FIFO:RXF|altsyncram:mem_rtl_0
 99. altpll Parameter Settings by Entity Instance
100. altsyncram Parameter Settings by Entity Instance
101. Port Connectivity Checks: "led_blinker:BLINK_D1"
102. Port Connectivity Checks: "NWire_rcv:m_ver4"
103. Port Connectivity Checks: "NWire_rcv:m_ver3"
104. Port Connectivity Checks: "NWire_rcv:m_ver2"
105. Port Connectivity Checks: "NWire_rcv:m_ser"
106. Port Connectivity Checks: "NWire_rcv:p_ser"
107. Port Connectivity Checks: "NWire_xmit:CCxmit"
108. Port Connectivity Checks: "I2S_xmit:J_IQPWM"
109. Port Connectivity Checks: "cdc_mcp:iqp"
110. Port Connectivity Checks: "cdc_mcp:lra"
111. Port Connectivity Checks: "NWire_rcv:SPD"
112. Port Connectivity Checks: "FIFO:SPF"
113. Port Connectivity Checks: "FIFO:RXF"
114. Port Connectivity Checks: "FIFO:TXF"
115. Port Connectivity Checks: "Tx_fifo_ctrl:TXFC"
116. Port Connectivity Checks: "I2S_rcv:J_IQ"
117. Port Connectivity Checks: "NWire_rcv:MDC[3].M_IQ"
118. Port Connectivity Checks: "NWire_rcv:MDC[2].M_IQ"
119. Port Connectivity Checks: "NWire_rcv:MDC[1].M_IQ"
120. Port Connectivity Checks: "NWire_rcv:MDC[0].M_IQ"
121. Port Connectivity Checks: "I2S_rcv:J_MIC"
122. Port Connectivity Checks: "NWire_rcv:P_MIC"
123. Port Connectivity Checks: "clk_lrclk_gen:clrgen"
124. Port Connectivity Checks: "clk_lrclk_gen:lrgen"
125. Port Connectivity Checks: "gpio_control:gpio_controlSDR"
126. Elapsed Time Per Partition
127. Analysis & Synthesis Messages
128. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 10 19:41:38 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; Ozy_Janus                                     ;
; Top-level Entity Name              ; Ozy_Janus                                     ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 7,895                                         ;
;     Total combinational functions  ; 6,548                                         ;
;     Dedicated logic registers      ; 4,154                                         ;
; Total registers                    ; 4154                                          ;
; Total pins                         ; 93                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 114,688                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; Ozy_Janus          ; Ozy_Janus          ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; Off                ; On                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; clkmult3.v                       ; yes             ; User Wizard-Generated File   ; E:/HPSDR/trunk/Ozy_V2.3/clkmult3.v                                      ;
; common/cdc_sync.v                ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/common/cdc_sync.v                               ;
; common/I2S_xmit.v                ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/common/I2S_xmit.v                               ;
; common/I2S_rcv.v                 ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/common/I2S_rcv.v                                ;
; common/clk_lrclk_gen.v           ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/common/clk_lrclk_gen.v                          ;
; common/NWire_rcv.v               ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/common/NWire_rcv.v                              ;
; common/NWire_xmit.v              ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/common/NWire_xmit.v                             ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/debounce.v                                      ;
; SPI_REGS.v                       ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/SPI_REGS.v                                      ;
; gpio_control.v                   ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/gpio_control.v                                  ;
; Ozy_Janus.v                      ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/Ozy_Janus.v                                     ;
; gpio_oport.v                     ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/gpio_oport.v                                    ;
; led_blinker.v                    ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/led_blinker.v                                   ;
; async_usb.v                      ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/async_usb.v                                     ;
; Tx_fifo_ctrl.v                   ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/Tx_fifo_ctrl.v                                  ;
; sp_rcv_ctrl.v                    ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/sp_rcv_ctrl.v                                   ;
; common/cdc_mcp.v                 ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/common/cdc_mcp.v                                ;
; common/pulsegen.v                ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/common/pulsegen.v                               ;
; FIFO.v                           ; yes             ; User Verilog HDL File        ; E:/HPSDR/trunk/Ozy_V2.3/FIFO.v                                          ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf            ;
; aglobal111.inc                   ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc        ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_o1h1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Ozy_V2.3/db/altsyncram_o1h1.tdf                          ;
; db/altsyncram_s0h1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Ozy_V2.3/db/altsyncram_s0h1.tdf                          ;
; db/altsyncram_c1h1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/HPSDR/trunk/Ozy_V2.3/db/altsyncram_c1h1.tdf                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 7,895  ;
;                                             ;        ;
; Total combinational functions               ; 6548   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1252   ;
;     -- 3 input functions                    ; 2715   ;
;     -- <=2 input functions                  ; 2581   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 3664   ;
;     -- arithmetic mode                      ; 2884   ;
;                                             ;        ;
; Total registers                             ; 4154   ;
;     -- Dedicated logic registers            ; 4154   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 93     ;
; Total memory bits                           ; 114688 ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; IF_clk ;
; Maximum fan-out                             ; 2606   ;
; Total fan-out                               ; 31436  ;
; Average fan-out                             ; 2.90   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; |Ozy_Janus                                ; 6548 (545)        ; 4154 (515)   ; 114688      ; 0            ; 0       ; 0         ; 93   ; 0            ; |Ozy_Janus                                                              ;              ;
;    |FIFO:RXF|                             ; 94 (94)           ; 77 (77)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|FIFO:RXF                                                     ;              ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|FIFO:RXF|altsyncram:mem_rtl_0                                ;              ;
;          |altsyncram_c1h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_c1h1:auto_generated ;              ;
;    |FIFO:SPF|                             ; 84 (84)           ; 73 (73)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|FIFO:SPF                                                     ;              ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|FIFO:SPF|altsyncram:mem_rtl_0                                ;              ;
;          |altsyncram_s0h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_s0h1:auto_generated ;              ;
;    |FIFO:TXF|                             ; 90 (90)           ; 81 (81)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|FIFO:TXF                                                     ;              ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|FIFO:TXF|altsyncram:mem_rtl_0                                ;              ;
;          |altsyncram_o1h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|FIFO:TXF|altsyncram:mem_rtl_0|altsyncram_o1h1:auto_generated ;              ;
;    |I2S_rcv:J_IQ|                         ; 39 (39)           ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|I2S_rcv:J_IQ                                                 ;              ;
;    |I2S_rcv:J_MIC|                        ; 38 (38)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|I2S_rcv:J_MIC                                                ;              ;
;    |I2S_xmit:J_IQPWM|                     ; 61 (61)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|I2S_xmit:J_IQPWM                                             ;              ;
;    |I2S_xmit:J_LRAudio|                   ; 53 (53)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|I2S_xmit:J_LRAudio                                           ;              ;
;    |NWire_rcv:MDC[0].M_IQ|                ; 378 (378)         ; 307 (307)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:MDC[0].M_IQ                                        ;              ;
;    |NWire_rcv:MDC[1].M_IQ|                ; 376 (376)         ; 300 (300)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:MDC[1].M_IQ                                        ;              ;
;    |NWire_rcv:MDC[2].M_IQ|                ; 376 (376)         ; 300 (300)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:MDC[2].M_IQ                                        ;              ;
;    |NWire_rcv:MDC[3].M_IQ|                ; 376 (376)         ; 300 (300)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:MDC[3].M_IQ                                        ;              ;
;    |NWire_rcv:P_MIC|                      ; 340 (340)         ; 174 (174)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:P_MIC                                              ;              ;
;    |NWire_rcv:SPD|                        ; 309 (309)         ; 164 (164)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:SPD                                                ;              ;
;    |NWire_rcv:m_ser|                      ; 413 (413)         ; 148 (148)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:m_ser                                              ;              ;
;    |NWire_rcv:m_ver2|                     ; 413 (413)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:m_ver2                                             ;              ;
;    |NWire_rcv:m_ver3|                     ; 413 (413)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:m_ver3                                             ;              ;
;    |NWire_rcv:m_ver4|                     ; 413 (413)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:m_ver4                                             ;              ;
;    |NWire_rcv:p_ser|                      ; 436 (436)         ; 216 (216)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_rcv:p_ser                                              ;              ;
;    |NWire_xmit:CCxmit|                    ; 179 (179)         ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_xmit:CCxmit                                            ;              ;
;    |NWire_xmit:M_LRAudio|                 ; 101 (101)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_xmit:M_LRAudio                                         ;              ;
;    |NWire_xmit:P_IQPWM|                   ; 40 (40)           ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|NWire_xmit:P_IQPWM                                           ;              ;
;    |Tx_fifo_ctrl:TXFC|                    ; 307 (307)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo_ctrl:TXFC                                            ;              ;
;    |async_usb:usb1|                       ; 92 (92)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|async_usb:usb1                                               ;              ;
;    |cdc_mcp:dfs|                          ; 10 (6)            ; 8 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_mcp:dfs                                                  ;              ;
;       |cdc_sync:ack|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_mcp:dfs|cdc_sync:ack                                     ;              ;
;       |cdc_sync:rdy|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_mcp:dfs|cdc_sync:rdy                                     ;              ;
;    |cdc_mcp:iqp|                          ; 38 (34)           ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_mcp:iqp                                                  ;              ;
;       |cdc_sync:ack|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_mcp:iqp|cdc_sync:ack                                     ;              ;
;       |cdc_sync:rdy|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_mcp:iqp|cdc_sync:rdy                                     ;              ;
;    |cdc_mcp:lra|                          ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_mcp:lra                                                  ;              ;
;    |cdc_sync:cdc_c22|                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_sync:cdc_c22                                             ;              ;
;    |cdc_sync:cdc_c23|                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_sync:cdc_c23                                             ;              ;
;    |cdc_sync:cdc_clr|                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_sync:cdc_clr                                             ;              ;
;    |cdc_sync:cdc_jack|                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_sync:cdc_jack                                            ;              ;
;    |cdc_sync:cdc_jrdy|                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|cdc_sync:cdc_jrdy                                            ;              ;
;    |clk_lrclk_gen:clrgen|                 ; 48 (48)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clk_lrclk_gen:clrgen                                         ;              ;
;    |clk_lrclk_gen:lrgen|                  ; 34 (34)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clk_lrclk_gen:lrgen                                          ;              ;
;    |clkmult3:cm3|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clkmult3:cm3                                                 ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clkmult3:cm3|altpll:altpll_component                         ;              ;
;    |debounce:de_PTT|                      ; 40 (40)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|debounce:de_PTT                                              ;              ;
;    |debounce:de_dash|                     ; 41 (41)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|debounce:de_dash                                             ;              ;
;    |debounce:de_dot|                      ; 41 (41)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|debounce:de_dot                                              ;              ;
;    |gpio_control:gpio_controlSDR|         ; 50 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|gpio_control:gpio_controlSDR                                 ;              ;
;       |SPI_REGS:spi_regs|                 ; 47 (47)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|gpio_control:gpio_controlSDR|SPI_REGS:spi_regs               ;              ;
;       |gpio_oport:port1reg|               ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|gpio_control:gpio_controlSDR|gpio_oport:port1reg             ;              ;
;       |gpio_oport:port2reg|               ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|gpio_control:gpio_controlSDR|gpio_oport:port2reg             ;              ;
;    |led_blinker:BLINK_D1|                 ; 104 (104)         ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|led_blinker:BLINK_D1                                         ;              ;
;    |led_blinker:BLINK_D4|                 ; 96 (96)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|led_blinker:BLINK_D4                                         ;              ;
;    |pulsegen:CC_p|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|pulsegen:CC_p                                                ;              ;
;    |pulsegen:cdc_j|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|pulsegen:cdc_j                                               ;              ;
;    |pulsegen:cdc_m|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|pulsegen:cdc_m                                               ;              ;
;    |pulsegen:cdc_p|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|pulsegen:cdc_p                                               ;              ;
;    |sp_rcv_ctrl:SPC|                      ; 33 (33)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|sp_rcv_ctrl:SPC                                              ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                             ;
+-------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_c1h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_s0h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; FIFO:TXF|altsyncram:mem_rtl_0|altsyncram_o1h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
+-------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------+------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File                    ;
+--------+--------------+---------+--------------+--------------+-------------------------+------------------------------------+
; Altera ; ALTPLL       ; 8.1     ; N/A          ; N/A          ; |Ozy_Janus|clkmult3:cm3 ; E:/HPSDR/trunk/Ozy_V2.3/clkmult3.v ;
+--------+--------------+---------+--------------+--------------+-------------------------+------------------------------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------+
; State Machine - |Ozy_Janus|IF_PWM_state                                     ;
+--------------------------+----------------+----------------+----------------+
; Name                     ; IF_PWM_state~4 ; IF_PWM_state~3 ; IF_PWM_state~2 ;
+--------------------------+----------------+----------------+----------------+
; IF_PWM_state.PWM_IDLE    ; 0              ; 0              ; 0              ;
; IF_PWM_state.PWM_START   ; 0              ; 0              ; 1              ;
; IF_PWM_state.PWM_LEFT    ; 0              ; 1              ; 0              ;
; IF_PWM_state.PWM_RIGHT   ; 0              ; 1              ; 1              ;
; IF_PWM_state.PWM_I_AUDIO ; 1              ; 0              ; 0              ;
; IF_PWM_state.PWM_Q_AUDIO ; 1              ; 0              ; 1              ;
; IF_PWM_state.PWM_WAIT    ; 1              ; 1              ; 0              ;
; IF_PWM_state.PWM_REQ     ; 1              ; 1              ; 1              ;
+--------------------------+----------------+----------------+----------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------+
; State Machine - |Ozy_Janus|IF_SYNC_state                                        ;
+---------------------------+-----------------+-----------------+-----------------+
; Name                      ; IF_SYNC_state~4 ; IF_SYNC_state~3 ; IF_SYNC_state~2 ;
+---------------------------+-----------------+-----------------+-----------------+
; IF_SYNC_state.SYNC_IDLE   ; 0               ; 0               ; 0               ;
; IF_SYNC_state.SYNC_START  ; 0               ; 0               ; 1               ;
; IF_SYNC_state.SYNC_RX_1_2 ; 0               ; 1               ; 0               ;
; IF_SYNC_state.SYNC_RX_3_4 ; 0               ; 1               ; 1               ;
; IF_SYNC_state.SYNC_FINISH ; 1               ; 0               ; 0               ;
+---------------------------+-----------------+-----------------+-----------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Ozy_Janus|led_blinker:BLINK_D4|LED_state     ;
+---------------------+-------------+-------------+-------------+
; Name                ; LED_state~4 ; LED_state~3 ; LED_state~2 ;
+---------------------+-------------+-------------+-------------+
; LED_state.LED_IDLE  ; 0           ; 0           ; 0           ;
; LED_state.LED_FIND  ; 0           ; 0           ; 1           ;
; LED_state.LED_ERR   ; 0           ; 1           ; 0           ;
; LED_state.LED_BLINK ; 0           ; 1           ; 1           ;
; LED_state.LED_NXT   ; 1           ; 0           ; 0           ;
; LED_state.LED_WAIT  ; 1           ; 0           ; 1           ;
+---------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Ozy_Janus|led_blinker:BLINK_D1|LED_state     ;
+---------------------+-------------+-------------+-------------+
; Name                ; LED_state~4 ; LED_state~3 ; LED_state~2 ;
+---------------------+-------------+-------------+-------------+
; LED_state.LED_IDLE  ; 0           ; 0           ; 0           ;
; LED_state.LED_FIND  ; 0           ; 0           ; 1           ;
; LED_state.LED_ERR   ; 0           ; 1           ; 0           ;
; LED_state.LED_BLINK ; 0           ; 1           ; 1           ;
; LED_state.LED_NXT   ; 1           ; 0           ; 0           ;
; LED_state.LED_WAIT  ; 1           ; 0           ; 1           ;
+---------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:m_ver4|TB_state    ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:m_ver3|TB_state    ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:m_ver2|TB_state    ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:m_ser|TB_state     ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:p_ser|TB_state     ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_xmit:CCxmit|NW_state       ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Ozy_Janus|I2S_xmit:J_IQPWM|TLV_state         ;
+---------------------+-------------+-------------+-------------+
; Name                ; TLV_state~4 ; TLV_state~3 ; TLV_state~2 ;
+---------------------+-------------+-------------+-------------+
; TLV_state.TLV_IDLE  ; 0           ; 0           ; 0           ;
; TLV_state.TLV_WH    ; 0           ; 0           ; 1           ;
; TLV_state.TLV_LR_LO ; 0           ; 1           ; 0           ;
; TLV_state.TLV_WL    ; 0           ; 1           ; 1           ;
; TLV_state.TLV_LR_HI ; 1           ; 0           ; 0           ;
+---------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_xmit:P_IQPWM|NW_state      ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Ozy_Janus|I2S_xmit:J_LRAudio|TLV_state       ;
+---------------------+-------------+-------------+-------------+
; Name                ; TLV_state~4 ; TLV_state~3 ; TLV_state~2 ;
+---------------------+-------------+-------------+-------------+
; TLV_state.TLV_IDLE  ; 0           ; 0           ; 0           ;
; TLV_state.TLV_WH    ; 0           ; 0           ; 1           ;
; TLV_state.TLV_LR_LO ; 0           ; 1           ; 0           ;
; TLV_state.TLV_WL    ; 0           ; 1           ; 1           ;
; TLV_state.TLV_LR_HI ; 1           ; 0           ; 0           ;
+---------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_xmit:M_LRAudio|NW_state    ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------------------+
; State Machine - |Ozy_Janus|async_usb:usb1|FX_state                                         ;
+---------------------------+------------+------------+------------+------------+------------+
; Name                      ; FX_state~6 ; FX_state~5 ; FX_state~4 ; FX_state~3 ; FX_state~2 ;
+---------------------------+------------+------------+------------+------------+------------+
; FX_state.FX_IDLE          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; FX_state.FX_FROM_PC_ADDR  ; 0          ; 0          ; 0          ; 0          ; 1          ;
; FX_state.FX_FROM_PC_CHECK ; 0          ; 0          ; 0          ; 1          ; 0          ;
; FX_state.FX_TO_PC_ADDR    ; 0          ; 0          ; 0          ; 1          ; 1          ;
; FX_state.FX_TO_PC_CHECK   ; 0          ; 0          ; 1          ; 0          ; 0          ;
; FX_state.FX_F1            ; 0          ; 0          ; 1          ; 0          ; 1          ;
; FX_state.FX_F2            ; 0          ; 0          ; 1          ; 1          ; 0          ;
; FX_state.FX_F3            ; 0          ; 0          ; 1          ; 1          ; 1          ;
; FX_state.FX_F4            ; 0          ; 1          ; 0          ; 0          ; 0          ;
; FX_state.FX_F5            ; 0          ; 1          ; 0          ; 0          ; 1          ;
; FX_state.FX_F6            ; 0          ; 1          ; 0          ; 1          ; 0          ;
; FX_state.FX_FDONE         ; 0          ; 1          ; 0          ; 1          ; 1          ;
; FX_state.FX_T1            ; 0          ; 1          ; 1          ; 0          ; 0          ;
; FX_state.FX_T2            ; 0          ; 1          ; 1          ; 0          ; 1          ;
; FX_state.FX_T3            ; 0          ; 1          ; 1          ; 1          ; 0          ;
; FX_state.FX_T4            ; 0          ; 1          ; 1          ; 1          ; 1          ;
; FX_state.FX_T5            ; 1          ; 0          ; 0          ; 0          ; 0          ;
; FX_state.FX_T6            ; 1          ; 0          ; 0          ; 0          ; 1          ;
; FX_state.FX_T7            ; 1          ; 0          ; 0          ; 1          ; 0          ;
; FX_state.FX_TDONE         ; 1          ; 0          ; 0          ; 1          ; 1          ;
+---------------------------+------------+------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:SPD|TB_state       ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------+
; State Machine - |Ozy_Janus|Tx_fifo_ctrl:TXFC|AD_state                       ;
+-------------------------+------------+------------+------------+------------+
; Name                    ; AD_state~5 ; AD_state~4 ; AD_state~3 ; AD_state~2 ;
+-------------------------+------------+------------+------------+------------+
; AD_state.AD_IDLE        ; 0          ; 0          ; 0          ; 0          ;
; AD_state.AD_SEND_SYNC1  ; 0          ; 0          ; 0          ; 1          ;
; AD_state.AD_SEND_SYNC2  ; 0          ; 0          ; 1          ; 0          ;
; AD_state.AD_SEND_CTL1_2 ; 0          ; 0          ; 1          ; 1          ;
; AD_state.AD_SEND_CTL3_4 ; 0          ; 1          ; 0          ; 0          ;
; AD_state.AD_SEND_MJ_RDY ; 0          ; 1          ; 0          ; 1          ;
; AD_state.AD_SEND_MJ1    ; 0          ; 1          ; 1          ; 0          ;
; AD_state.AD_SEND_MJ2    ; 0          ; 1          ; 1          ; 1          ;
; AD_state.AD_SEND_MJ3    ; 1          ; 0          ; 0          ; 0          ;
; AD_state.AD_SEND_PJ     ; 1          ; 0          ; 0          ; 1          ;
; AD_state.AD_WAIT        ; 1          ; 0          ; 1          ; 0          ;
; AD_state.AD_LOOP_CHK    ; 1          ; 0          ; 1          ; 1          ;
; AD_state.AD_PAD_CHK     ; 1          ; 1          ; 0          ; 0          ;
; AD_state.AD_ERR         ; 1          ; 1          ; 0          ; 1          ;
+-------------------------+------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:MDC[3].M_IQ|TB_state ;
+------------------+------------+------------+--------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2   ;
+------------------+------------+------------+--------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0            ;
; TB_state.TB_DB   ; 0          ; 0          ; 1            ;
; TB_state.TB_CALC ; 0          ; 1          ; 0            ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1            ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0            ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1            ;
+------------------+------------+------------+--------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:MDC[2].M_IQ|TB_state ;
+------------------+------------+------------+--------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2   ;
+------------------+------------+------------+--------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0            ;
; TB_state.TB_DB   ; 0          ; 0          ; 1            ;
; TB_state.TB_CALC ; 0          ; 1          ; 0            ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1            ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0            ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1            ;
+------------------+------------+------------+--------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:MDC[1].M_IQ|TB_state ;
+------------------+------------+------------+--------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2   ;
+------------------+------------+------------+--------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0            ;
; TB_state.TB_DB   ; 0          ; 0          ; 1            ;
; TB_state.TB_CALC ; 0          ; 1          ; 0            ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1            ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0            ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1            ;
+------------------+------------+------------+--------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:MDC[0].M_IQ|TB_state ;
+------------------+------------+------------+--------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2   ;
+------------------+------------+------------+--------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0            ;
; TB_state.TB_DB   ; 0          ; 0          ; 1            ;
; TB_state.TB_CALC ; 0          ; 1          ; 0            ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1            ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0            ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1            ;
+------------------+------------+------------+--------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Ozy_Janus|NWire_rcv:P_MIC|TB_state     ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-----------------------------------------+------------------------------------------------+
; Register name                           ; Reason for Removal                             ;
+-----------------------------------------+------------------------------------------------+
; NWire_rcv:m_ver4|tb_width[17]           ; Merged with NWire_rcv:m_ver4|tb_width[16]      ;
; NWire_xmit:M_LRAudio|DIFF_CLK.iq0       ; Merged with NWire_xmit:P_IQPWM|DIFF_CLK.iq0    ;
; NWire_xmit:M_LRAudio|DIFF_CLK.iq1       ; Merged with NWire_xmit:P_IQPWM|DIFF_CLK.iq1    ;
; NWire_xmit:M_LRAudio|DIFF_CLK.iq2       ; Merged with NWire_xmit:P_IQPWM|DIFF_CLK.iq2    ;
; NWire_rcv:SPD|tb_width[11]              ; Merged with NWire_rcv:SPD|tb_width[10]         ;
; NWire_rcv:MDC[3].M_IQ|tb_width[13]      ; Merged with NWire_rcv:MDC[3].M_IQ|tb_width[12] ;
; NWire_rcv:MDC[2].M_IQ|tb_width[13]      ; Merged with NWire_rcv:MDC[2].M_IQ|tb_width[12] ;
; NWire_rcv:MDC[1].M_IQ|tb_width[13]      ; Merged with NWire_rcv:MDC[1].M_IQ|tb_width[12] ;
; NWire_rcv:P_MIC|DIFF_CLK.ia0            ; Merged with NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia0 ;
; NWire_rcv:MDC[0].M_IQ|tb_width[13]      ; Merged with NWire_rcv:MDC[0].M_IQ|tb_width[12] ;
; NWire_rcv:P_MIC|DIFF_CLK.ia1            ; Merged with NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia1 ;
; NWire_rcv:P_MIC|tb_width[13]            ; Merged with NWire_rcv:P_MIC|tb_width[12]       ;
; NWire_rcv:m_ver3|tb_width[17]           ; Merged with NWire_rcv:m_ver3|tb_width[16]      ;
; NWire_rcv:m_ver2|tb_width[17]           ; Merged with NWire_rcv:m_ver2|tb_width[16]      ;
; NWire_rcv:m_ser|tb_width[17]            ; Merged with NWire_rcv:m_ser|tb_width[16]       ;
; NWire_rcv:p_ser|tb_width[16]            ; Merged with NWire_rcv:p_ser|tb_width[15]       ;
; cdc_mcp:lra|a_rdy                       ; Merged with cdc_mcp:iqp|a_rdy                  ;
; cdc_mcp:iqp|pulsegen:pls|p1             ; Merged with cdc_mcp:iqp|b_data_ack             ;
; cdc_mcp:lra|b_data_ack                  ; Merged with cdc_mcp:iqp|b_data_ack             ;
; cdc_mcp:lra|pulsegen:pls|p1             ; Merged with cdc_mcp:iqp|b_data_ack             ;
; cdc_mcp:lra|cdc_sync:ack|q1[0]          ; Merged with cdc_mcp:iqp|cdc_sync:ack|q1[0]     ;
; cdc_mcp:lra|cdc_sync:ack|sigb[0]        ; Merged with cdc_mcp:iqp|cdc_sync:ack|sigb[0]   ;
; cdc_mcp:lra|cdc_sync:rdy|q1[0]          ; Merged with cdc_mcp:iqp|cdc_sync:rdy|q1[0]     ;
; cdc_mcp:lra|cdc_sync:rdy|sigb[0]        ; Merged with cdc_mcp:iqp|cdc_sync:rdy|sigb[0]   ;
; NWire_xmit:P_IQPWM|dly_cnt[0]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[0]    ;
; NWire_xmit:P_IQPWM|dly_cnt[1]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[1]    ;
; NWire_xmit:P_IQPWM|dly_cnt[2]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[2]    ;
; NWire_xmit:P_IQPWM|dly_cnt[3]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[3]    ;
; NWire_xmit:P_IQPWM|dly_cnt[4]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[4]    ;
; NWire_xmit:P_IQPWM|dly_cnt[5]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[5]    ;
; NWire_xmit:P_IQPWM|dly_cnt[6]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[6]    ;
; NWire_xmit:P_IQPWM|dly_cnt[7]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[7]    ;
; NWire_xmit:P_IQPWM|dly_cnt[8]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[8]    ;
; NWire_xmit:P_IQPWM|dly_cnt[9]           ; Merged with NWire_xmit:M_LRAudio|dly_cnt[9]    ;
; NWire_xmit:P_IQPWM|dly_cnt[10]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[10]   ;
; NWire_xmit:P_IQPWM|dly_cnt[11]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[11]   ;
; NWire_xmit:P_IQPWM|dly_cnt[12]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[12]   ;
; NWire_xmit:P_IQPWM|dly_cnt[13]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[13]   ;
; NWire_xmit:P_IQPWM|dly_cnt[14]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[14]   ;
; NWire_xmit:P_IQPWM|dly_cnt[15]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[15]   ;
; NWire_xmit:P_IQPWM|dly_cnt[16]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[16]   ;
; NWire_xmit:P_IQPWM|dly_cnt[17]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[17]   ;
; NWire_xmit:P_IQPWM|dly_cnt[18]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[18]   ;
; NWire_xmit:P_IQPWM|dly_cnt[19]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[19]   ;
; NWire_xmit:P_IQPWM|dly_cnt[20]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[20]   ;
; NWire_xmit:P_IQPWM|dly_cnt[21]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[21]   ;
; NWire_xmit:P_IQPWM|dly_cnt[22]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[22]   ;
; NWire_xmit:P_IQPWM|dly_cnt[23]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[23]   ;
; NWire_xmit:P_IQPWM|dly_cnt[24]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[24]   ;
; NWire_xmit:P_IQPWM|dly_cnt[25]          ; Merged with NWire_xmit:M_LRAudio|dly_cnt[25]   ;
; cdc_mcp:dfs|pulsegen:pls|p1             ; Merged with cdc_mcp:dfs|b_data_ack             ;
; NWire_rcv:m_ver4|tb_width[16]           ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:m_ver3|tb_width[16]           ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:m_ver2|tb_width[16]           ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:m_ser|tb_width[16]            ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:p_ser|tb_width[15]            ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:SPD|tb_width[10]              ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:MDC[3].M_IQ|tb_width[12]      ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:MDC[2].M_IQ|tb_width[12]      ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:MDC[1].M_IQ|tb_width[12]      ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:MDC[0].M_IQ|tb_width[12]      ; Stuck at GND due to stuck port data_in         ;
; NWire_rcv:P_MIC|tb_width[12]            ; Stuck at GND due to stuck port data_in         ;
; led_blinker:BLINK_D4|bit_sel[1..3]      ; Stuck at GND due to stuck port data_in         ;
; led_blinker:BLINK_D4|led_code[1..3]     ; Stuck at GND due to stuck port data_in         ;
; FIFO:TXF|mem_rtl_0_bypass[2]            ; Merged with FIFO:TXF|outptr[0]                 ;
; FIFO:TXF|mem_rtl_0_bypass[24]           ; Merged with FIFO:TXF|outptr[11]                ;
; FIFO:TXF|mem_rtl_0_bypass[22]           ; Merged with FIFO:TXF|outptr[10]                ;
; FIFO:TXF|mem_rtl_0_bypass[20]           ; Merged with FIFO:TXF|outptr[9]                 ;
; FIFO:TXF|mem_rtl_0_bypass[18]           ; Merged with FIFO:TXF|outptr[8]                 ;
; FIFO:TXF|mem_rtl_0_bypass[16]           ; Merged with FIFO:TXF|outptr[7]                 ;
; FIFO:TXF|mem_rtl_0_bypass[14]           ; Merged with FIFO:TXF|outptr[6]                 ;
; FIFO:TXF|mem_rtl_0_bypass[12]           ; Merged with FIFO:TXF|outptr[5]                 ;
; FIFO:TXF|mem_rtl_0_bypass[10]           ; Merged with FIFO:TXF|outptr[4]                 ;
; FIFO:TXF|mem_rtl_0_bypass[8]            ; Merged with FIFO:TXF|outptr[3]                 ;
; FIFO:TXF|mem_rtl_0_bypass[6]            ; Merged with FIFO:TXF|outptr[2]                 ;
; FIFO:TXF|mem_rtl_0_bypass[4]            ; Merged with FIFO:TXF|outptr[1]                 ;
; FIFO:SPF|mem_rtl_0_bypass[2]            ; Merged with FIFO:SPF|outptr[0]                 ;
; FIFO:SPF|mem_rtl_0_bypass[20]           ; Merged with FIFO:SPF|outptr[9]                 ;
; FIFO:SPF|mem_rtl_0_bypass[18]           ; Merged with FIFO:SPF|outptr[8]                 ;
; FIFO:SPF|mem_rtl_0_bypass[16]           ; Merged with FIFO:SPF|outptr[7]                 ;
; FIFO:SPF|mem_rtl_0_bypass[14]           ; Merged with FIFO:SPF|outptr[6]                 ;
; FIFO:SPF|mem_rtl_0_bypass[12]           ; Merged with FIFO:SPF|outptr[5]                 ;
; FIFO:SPF|mem_rtl_0_bypass[10]           ; Merged with FIFO:SPF|outptr[4]                 ;
; FIFO:SPF|mem_rtl_0_bypass[8]            ; Merged with FIFO:SPF|outptr[3]                 ;
; FIFO:SPF|mem_rtl_0_bypass[6]            ; Merged with FIFO:SPF|outptr[2]                 ;
; FIFO:SPF|mem_rtl_0_bypass[4]            ; Merged with FIFO:SPF|outptr[1]                 ;
; FIFO:RXF|mem_rtl_0_bypass[22]           ; Merged with FIFO:RXF|outptr[10]                ;
; FIFO:RXF|mem_rtl_0_bypass[20]           ; Merged with FIFO:RXF|outptr[9]                 ;
; FIFO:RXF|mem_rtl_0_bypass[18]           ; Merged with FIFO:RXF|outptr[8]                 ;
; FIFO:RXF|mem_rtl_0_bypass[16]           ; Merged with FIFO:RXF|outptr[7]                 ;
; FIFO:RXF|mem_rtl_0_bypass[14]           ; Merged with FIFO:RXF|outptr[6]                 ;
; FIFO:RXF|mem_rtl_0_bypass[12]           ; Merged with FIFO:RXF|outptr[5]                 ;
; FIFO:RXF|mem_rtl_0_bypass[10]           ; Merged with FIFO:RXF|outptr[4]                 ;
; FIFO:RXF|mem_rtl_0_bypass[8]            ; Merged with FIFO:RXF|outptr[3]                 ;
; FIFO:RXF|mem_rtl_0_bypass[6]            ; Merged with FIFO:RXF|outptr[2]                 ;
; FIFO:RXF|mem_rtl_0_bypass[4]            ; Merged with FIFO:RXF|outptr[1]                 ;
; FIFO:RXF|mem_rtl_0_bypass[2]            ; Merged with FIFO:RXF|outptr[0]                 ;
; async_usb:usb1|FX_state~7               ; Lost fanout                                    ;
; NWire_xmit:P_IQPWM|NW_state~2           ; Merged with NWire_xmit:M_LRAudio|NW_state~2    ;
; NWire_xmit:P_IQPWM|NW_state~3           ; Merged with NWire_xmit:M_LRAudio|NW_state~3    ;
; Total Number of Removed Registers = 135 ;                                                ;
+-----------------------------------------+------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+---------------------------------+---------------------------+----------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------+---------------------------+----------------------------------------+
; led_blinker:BLINK_D4|bit_sel[1] ; Stuck at GND              ; led_blinker:BLINK_D4|led_code[1]       ;
;                                 ; due to stuck port data_in ;                                        ;
; led_blinker:BLINK_D4|bit_sel[2] ; Stuck at GND              ; led_blinker:BLINK_D4|led_code[2]       ;
;                                 ; due to stuck port data_in ;                                        ;
; led_blinker:BLINK_D4|bit_sel[3] ; Stuck at GND              ; led_blinker:BLINK_D4|led_code[3]       ;
;                                 ; due to stuck port data_in ;                                        ;
; led_blinker:BLINK_D1|bit_sel[3] ; Stuck at GND              ; led_blinker:BLINK_D1|led_code[3]       ;
;                                 ; due to stuck port data_in ;                                        ;
; led_blinker:BLINK_D1|bit_sel[2] ; Stuck at GND              ; led_blinker:BLINK_D1|led_code[2]       ;
;                                 ; due to stuck port data_in ;                                        ;
+---------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4154  ;
; Number of registers using Synchronous Clear  ; 1108  ;
; Number of registers using Synchronous Load   ; 289   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2253  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Registers Added for RAM Pass-Through Logic         ;
+-------------------------------+--------------------+
; Register Name                 ; RAM Name           ;
+-------------------------------+--------------------+
; FIFO:TXF|mem_rtl_0_bypass[0]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[1]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[2]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[3]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[4]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[5]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[6]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[7]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[8]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[9]  ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[10] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[11] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[12] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[13] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[14] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[15] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[16] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[17] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[18] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[19] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[20] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[21] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[22] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[23] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[24] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[25] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[26] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[27] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[28] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[29] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[30] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[31] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[32] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[33] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[34] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[35] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[36] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[37] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[38] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[39] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:TXF|mem_rtl_0_bypass[40] ; FIFO:TXF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[0]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[1]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[2]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[3]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[4]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[5]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[6]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[7]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[8]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[9]  ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[10] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[11] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[12] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[13] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[14] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[15] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[16] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[17] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[18] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[19] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[20] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[21] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[22] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[23] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[24] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[25] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[26] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[27] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[28] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[29] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[30] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[31] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[32] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[33] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[34] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[35] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:SPF|mem_rtl_0_bypass[36] ; FIFO:SPF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[0]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[1]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[2]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[3]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[4]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[5]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[6]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[7]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[8]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[9]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[10] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[11] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[12] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[13] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[14] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[15] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[16] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[17] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[18] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[19] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[20] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[21] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[22] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[23] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[24] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[25] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[26] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[27] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[28] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[29] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[30] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[31] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[32] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[33] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[34] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[35] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[36] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[37] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[38] ; FIFO:RXF|mem_rtl_0 ;
+-------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:m_ver4|DBrise_cnt[0]                               ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Ozy_Janus|NWire_rcv:m_ver4|tb_width[14]                                ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:m_ver4|data_cnt[1]                                 ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:m_ver3|DBrise_cnt[3]                               ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Ozy_Janus|NWire_rcv:m_ver3|tb_width[6]                                 ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:m_ver3|data_cnt[2]                                 ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:m_ver2|DBrise_cnt[1]                               ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Ozy_Janus|NWire_rcv:m_ver2|tb_width[14]                                ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:m_ver2|data_cnt[0]                                 ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:m_ser|DBrise_cnt[3]                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Ozy_Janus|NWire_rcv:m_ser|tb_width[3]                                  ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:m_ser|data_cnt[0]                                  ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:p_ser|DBrise_cnt[5]                                ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |Ozy_Janus|NWire_rcv:p_ser|tb_width[9]                                  ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:p_ser|data_cnt[2]                                  ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Ozy_Janus|I2S_xmit:J_IQPWM|last_data[31]                               ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Ozy_Janus|I2S_xmit:J_LRAudio|last_data[23]                             ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Ozy_Janus|async_usb:usb1|Rx_fifo_wdata[3]                              ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Ozy_Janus|async_usb:usb1|FIFO_ADR[1]                                   ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Ozy_Janus|NWire_rcv:SPD|DBrise_cnt[4]                                  ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Ozy_Janus|NWire_rcv:SPD|tb_width[7]                                    ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:SPD|data_cnt[3]                                    ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Ozy_Janus|Tx_fifo_ctrl:TXFC|IF_chan[0]                                 ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:MDC[3].M_IQ|DBrise_cnt[4]                          ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[3].M_IQ|tb_width[1]                            ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:MDC[3].M_IQ|data_cnt[5]                            ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:MDC[2].M_IQ|DBrise_cnt[3]                          ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[2].M_IQ|tb_width[8]                            ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:MDC[2].M_IQ|data_cnt[0]                            ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:MDC[1].M_IQ|DBrise_cnt[4]                          ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[1].M_IQ|tb_width[8]                            ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:MDC[1].M_IQ|data_cnt[0]                            ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:MDC[0].M_IQ|DBrise_cnt[5]                          ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[0].M_IQ|tb_width[5]                            ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Ozy_Janus|NWire_rcv:MDC[0].M_IQ|data_cnt[3]                            ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Ozy_Janus|NWire_rcv:P_MIC|DBrise_cnt[4]                                ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Ozy_Janus|NWire_rcv:P_MIC|tb_width[2]                                  ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|NWire_rcv:P_MIC|data_cnt[3]                                  ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |Ozy_Janus|IF_bleed_cnt[9]                                              ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Ozy_Janus|NWire_rcv:m_ver4|tb_cnt[7]                                   ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Ozy_Janus|NWire_rcv:m_ver3|tb_cnt[1]                                   ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Ozy_Janus|NWire_rcv:m_ver2|tb_cnt[17]                                  ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Ozy_Janus|NWire_rcv:m_ser|tb_cnt[10]                                   ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |Ozy_Janus|NWire_rcv:p_ser|tb_cnt[16]                                   ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Ozy_Janus|NWire_rcv:SPD|tb_cnt[7]                                      ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |Ozy_Janus|NWire_rcv:P_MIC|tb_cnt[6]                                    ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[0].M_IQ|tb_cnt[12]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[3].M_IQ|tb_cnt[10]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[2].M_IQ|tb_cnt[12]                             ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[1].M_IQ|tb_cnt[7]                              ;                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; |Ozy_Janus|NWire_xmit:P_IQPWM|id[22]                                    ;                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; |Ozy_Janus|NWire_xmit:M_LRAudio|id[3]                                   ;                            ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; |Ozy_Janus|NWire_xmit:CCxmit|id[8]                                      ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|I2S_xmit:J_IQPWM|bit_count[0]                                ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|I2S_xmit:J_LRAudio|bit_count[1]                              ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |Ozy_Janus|FIFO:SPF|usedw[1]                                            ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |Ozy_Janus|FIFO:TXF|usedw[0]                                            ;                            ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; |Ozy_Janus|NWire_rcv:m_ver4|DB_LEN[3][1]                                ;                            ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; |Ozy_Janus|NWire_rcv:m_ver3|DB_LEN[0][1]                                ;                            ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; |Ozy_Janus|NWire_rcv:m_ver2|DB_LEN[3][1]                                ;                            ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; |Ozy_Janus|NWire_rcv:m_ser|DB_LEN[0][2]                                 ;                            ;
; 3:1                ; 68 bits   ; 136 LEs       ; 68 LEs               ; 68 LEs                 ; |Ozy_Janus|NWire_rcv:p_ser|DB_LEN[3][12]                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Ozy_Janus|clk_lrclk_gen:lrgen|BCLK_cnt[0]                              ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Ozy_Janus|cdc_mcp:dfs|b_data[1]                                        ;                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; |Ozy_Janus|NWire_rcv:SPD|DB_LEN[2][9]                                   ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Ozy_Janus|I2S_rcv:J_IQ|b_clk_cnt[0]                                    ;                            ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; |Ozy_Janus|NWire_rcv:P_MIC|DB_LEN[0][4]                                 ;                            ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[0].M_IQ|DB_LEN[0][11]                          ;                            ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[3].M_IQ|DB_LEN[3][8]                           ;                            ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[2].M_IQ|DB_LEN[0][1]                           ;                            ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[1].M_IQ|DB_LEN[1][9]                           ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Ozy_Janus|clk_lrclk_gen:clrgen|BCLK_cnt[6]                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Ozy_Janus|gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ;                            ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; |Ozy_Janus|cdc_mcp:lra|b_data[4]                                        ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Ozy_Janus|debounce:de_PTT|count[12]                                    ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Ozy_Janus|debounce:de_dash|count[17]                                   ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Ozy_Janus|debounce:de_dot|count[1]                                     ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Ozy_Janus|I2S_rcv:J_MIC|b_clk_cnt[4]                                   ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Ozy_Janus|NWire_rcv:m_ser|rdata[2]                                     ;                            ;
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; |Ozy_Janus|NWire_rcv:p_ser|rdata[4]                                     ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Ozy_Janus|NWire_rcv:m_ver2|rdata[4]                                    ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Ozy_Janus|NWire_rcv:m_ver4|rdata[2]                                    ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Ozy_Janus|NWire_rcv:m_ver3|rdata[8]                                    ;                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[0].M_IQ|rdata[42]                              ;                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[1].M_IQ|rdata[13]                              ;                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[2].M_IQ|rdata[8]                               ;                            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; |Ozy_Janus|NWire_rcv:MDC[3].M_IQ|rdata[5]                               ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Ozy_Janus|NWire_rcv:P_MIC|rdata[4]                                     ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Ozy_Janus|NWire_rcv:SPD|rdata[4]                                       ;                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |Ozy_Janus|led_blinker:BLINK_D1|led_timer[8]                            ;                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |Ozy_Janus|led_blinker:BLINK_D4|led_timer[24]                           ;                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |Ozy_Janus|NWire_xmit:CCxmit|dly_cnt[19]                                ;                            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; |Ozy_Janus|NWire_xmit:M_LRAudio|dly_cnt[2]                              ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Ozy_Janus|sp_rcv_ctrl:SPC|count[0]                                     ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |Ozy_Janus|FIFO:RXF|usedw[0]                                            ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |Ozy_Janus|I2S_xmit:J_IQPWM|data[11]                                    ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |Ozy_Janus|I2S_xmit:J_LRAudio|data[2]                                   ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Ozy_Janus|clk_lrclk_gen:lrgen|LRCLK_cnt[3]                             ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Ozy_Janus|clk_lrclk_gen:clrgen|LRCLK_cnt[2]                            ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Ozy_Janus|IF_merc[2]                                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|RxN_preamps[0]                                               ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Ozy_Janus|Alex_manual                                                  ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |Ozy_Janus|IF_Alex[1][11]                                               ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|CC_address[2]                                                ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Ozy_Janus|Tx_fifo_ctrl:TXFC|AD_timer[2]                                ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Ozy_Janus|I2S_rcv:J_IQ|shift_cnt[1]                                    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Ozy_Janus|Tx_fifo_ctrl:TXFC|tx_addr[1]                                 ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Ozy_Janus|I2S_rcv:J_MIC|shift_cnt[4]                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|led_blinker:BLINK_D4|bit_sel[2]                              ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Ozy_Janus|led_blinker:BLINK_D1|bit_sel[2]                              ;                            ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |Ozy_Janus|NWire_xmit:CCxmit|id[19]                                     ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |Ozy_Janus|NWire_xmit:CCxmit|bcnt[3]                                    ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |Ozy_Janus|NWire_xmit:P_IQPWM|bcnt[6]                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |Ozy_Janus|NWire_xmit:M_LRAudio|bcnt[0]                                 ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; |Ozy_Janus|gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ;                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; |Ozy_Janus|NWire_xmit:CCxmit|id[72]                                     ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |Ozy_Janus|IF_frequency[0][31]                                          ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |Ozy_Janus|IF_frequency[1][0]                                           ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |Ozy_Janus|IF_frequency[2][12]                                          ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |Ozy_Janus|IF_frequency[3][29]                                          ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |Ozy_Janus|IF_frequency[4][26]                                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Ozy_Janus|Tx_fifo_ctrl:TXFC|AD_state                                   ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Ozy_Janus|IF_xrdy                                                      ;                            ;
; 54:1               ; 3 bits    ; 108 LEs       ; 60 LEs               ; 48 LEs                 ; |Ozy_Janus|Tx_fifo_ctrl:TXFC|Selector31                                 ;                            ;
; 84:1               ; 3 bits    ; 168 LEs       ; 72 LEs               ; 96 LEs                 ; |Ozy_Janus|Tx_fifo_ctrl:TXFC|Selector32                                 ;                            ;
; 85:1               ; 6 bits    ; 336 LEs       ; 156 LEs              ; 180 LEs                ; |Ozy_Janus|Tx_fifo_ctrl:TXFC|Selector40                                 ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for FIFO:TXF|altsyncram:mem_rtl_0|altsyncram_o1h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_s0h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_c1h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Ozy_Janus ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; M_TPD          ; 4     ; Signed Integer                                   ;
; IF_TPD         ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|SPI_REGS:spi_regs ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                     ;
; NUM_PORTS      ; 3     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|gpio_oport:port1reg ;
+----------------+--------+---------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                ;
+----------------+--------+---------------------------------------------------------------------+
; my_address     ; 000001 ; Unsigned Binary                                                     ;
; WIDTH          ; 8      ; Signed Integer                                                      ;
+----------------+--------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|gpio_oport:port2reg ;
+----------------+--------+---------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                ;
+----------------+--------+---------------------------------------------------------------------+
; my_address     ; 000010 ; Unsigned Binary                                                     ;
; WIDTH          ; 8      ; Signed Integer                                                      ;
+----------------+--------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkmult3:cm3|altpll:altpll_component ;
+-------------------------------+----------------------------+----------------------+
; Parameter Name                ; Value                      ; Type                 ;
+-------------------------------+----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped              ;
; PLL_TYPE                      ; AUTO                       ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clkmult3 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped              ;
; SCAN_CHAIN                    ; LONG                       ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20833                      ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped              ;
; LOCK_HIGH                     ; 1                          ; Untyped              ;
; LOCK_LOW                      ; 1                          ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Signed Integer       ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Signed Integer       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped              ;
; SKIP_VCO                      ; OFF                        ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped              ;
; BANDWIDTH                     ; 0                          ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped              ;
; DOWN_SPREAD                   ; 0                          ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 3                          ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped              ;
; DPA_DIVIDER                   ; 0                          ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped              ;
; VCO_MIN                       ; 0                          ; Untyped              ;
; VCO_MAX                       ; 0                          ; Untyped              ;
; VCO_CENTER                    ; 0                          ; Untyped              ;
; PFD_MIN                       ; 0                          ; Untyped              ;
; PFD_MAX                       ; 0                          ; Untyped              ;
; M_INITIAL                     ; 0                          ; Untyped              ;
; M                             ; 0                          ; Untyped              ;
; N                             ; 1                          ; Untyped              ;
; M2                            ; 1                          ; Untyped              ;
; N2                            ; 1                          ; Untyped              ;
; SS                            ; 1                          ; Untyped              ;
; C0_HIGH                       ; 0                          ; Untyped              ;
; C1_HIGH                       ; 0                          ; Untyped              ;
; C2_HIGH                       ; 0                          ; Untyped              ;
; C3_HIGH                       ; 0                          ; Untyped              ;
; C4_HIGH                       ; 0                          ; Untyped              ;
; C5_HIGH                       ; 0                          ; Untyped              ;
; C6_HIGH                       ; 0                          ; Untyped              ;
; C7_HIGH                       ; 0                          ; Untyped              ;
; C8_HIGH                       ; 0                          ; Untyped              ;
; C9_HIGH                       ; 0                          ; Untyped              ;
; C0_LOW                        ; 0                          ; Untyped              ;
; C1_LOW                        ; 0                          ; Untyped              ;
; C2_LOW                        ; 0                          ; Untyped              ;
; C3_LOW                        ; 0                          ; Untyped              ;
; C4_LOW                        ; 0                          ; Untyped              ;
; C5_LOW                        ; 0                          ; Untyped              ;
; C6_LOW                        ; 0                          ; Untyped              ;
; C7_LOW                        ; 0                          ; Untyped              ;
; C8_LOW                        ; 0                          ; Untyped              ;
; C9_LOW                        ; 0                          ; Untyped              ;
; C0_INITIAL                    ; 0                          ; Untyped              ;
; C1_INITIAL                    ; 0                          ; Untyped              ;
; C2_INITIAL                    ; 0                          ; Untyped              ;
; C3_INITIAL                    ; 0                          ; Untyped              ;
; C4_INITIAL                    ; 0                          ; Untyped              ;
; C5_INITIAL                    ; 0                          ; Untyped              ;
; C6_INITIAL                    ; 0                          ; Untyped              ;
; C7_INITIAL                    ; 0                          ; Untyped              ;
; C8_INITIAL                    ; 0                          ; Untyped              ;
; C9_INITIAL                    ; 0                          ; Untyped              ;
; C0_MODE                       ; BYPASS                     ; Untyped              ;
; C1_MODE                       ; BYPASS                     ; Untyped              ;
; C2_MODE                       ; BYPASS                     ; Untyped              ;
; C3_MODE                       ; BYPASS                     ; Untyped              ;
; C4_MODE                       ; BYPASS                     ; Untyped              ;
; C5_MODE                       ; BYPASS                     ; Untyped              ;
; C6_MODE                       ; BYPASS                     ; Untyped              ;
; C7_MODE                       ; BYPASS                     ; Untyped              ;
; C8_MODE                       ; BYPASS                     ; Untyped              ;
; C9_MODE                       ; BYPASS                     ; Untyped              ;
; C0_PH                         ; 0                          ; Untyped              ;
; C1_PH                         ; 0                          ; Untyped              ;
; C2_PH                         ; 0                          ; Untyped              ;
; C3_PH                         ; 0                          ; Untyped              ;
; C4_PH                         ; 0                          ; Untyped              ;
; C5_PH                         ; 0                          ; Untyped              ;
; C6_PH                         ; 0                          ; Untyped              ;
; C7_PH                         ; 0                          ; Untyped              ;
; C8_PH                         ; 0                          ; Untyped              ;
; C9_PH                         ; 0                          ; Untyped              ;
; L0_HIGH                       ; 1                          ; Untyped              ;
; L1_HIGH                       ; 1                          ; Untyped              ;
; G0_HIGH                       ; 1                          ; Untyped              ;
; G1_HIGH                       ; 1                          ; Untyped              ;
; G2_HIGH                       ; 1                          ; Untyped              ;
; G3_HIGH                       ; 1                          ; Untyped              ;
; E0_HIGH                       ; 1                          ; Untyped              ;
; E1_HIGH                       ; 1                          ; Untyped              ;
; E2_HIGH                       ; 1                          ; Untyped              ;
; E3_HIGH                       ; 1                          ; Untyped              ;
; L0_LOW                        ; 1                          ; Untyped              ;
; L1_LOW                        ; 1                          ; Untyped              ;
; G0_LOW                        ; 1                          ; Untyped              ;
; G1_LOW                        ; 1                          ; Untyped              ;
; G2_LOW                        ; 1                          ; Untyped              ;
; G3_LOW                        ; 1                          ; Untyped              ;
; E0_LOW                        ; 1                          ; Untyped              ;
; E1_LOW                        ; 1                          ; Untyped              ;
; E2_LOW                        ; 1                          ; Untyped              ;
; E3_LOW                        ; 1                          ; Untyped              ;
; L0_INITIAL                    ; 1                          ; Untyped              ;
; L1_INITIAL                    ; 1                          ; Untyped              ;
; G0_INITIAL                    ; 1                          ; Untyped              ;
; G1_INITIAL                    ; 1                          ; Untyped              ;
; G2_INITIAL                    ; 1                          ; Untyped              ;
; G3_INITIAL                    ; 1                          ; Untyped              ;
; E0_INITIAL                    ; 1                          ; Untyped              ;
; E1_INITIAL                    ; 1                          ; Untyped              ;
; E2_INITIAL                    ; 1                          ; Untyped              ;
; E3_INITIAL                    ; 1                          ; Untyped              ;
; L0_MODE                       ; BYPASS                     ; Untyped              ;
; L1_MODE                       ; BYPASS                     ; Untyped              ;
; G0_MODE                       ; BYPASS                     ; Untyped              ;
; G1_MODE                       ; BYPASS                     ; Untyped              ;
; G2_MODE                       ; BYPASS                     ; Untyped              ;
; G3_MODE                       ; BYPASS                     ; Untyped              ;
; E0_MODE                       ; BYPASS                     ; Untyped              ;
; E1_MODE                       ; BYPASS                     ; Untyped              ;
; E2_MODE                       ; BYPASS                     ; Untyped              ;
; E3_MODE                       ; BYPASS                     ; Untyped              ;
; L0_PH                         ; 0                          ; Untyped              ;
; L1_PH                         ; 0                          ; Untyped              ;
; G0_PH                         ; 0                          ; Untyped              ;
; G1_PH                         ; 0                          ; Untyped              ;
; G2_PH                         ; 0                          ; Untyped              ;
; G3_PH                         ; 0                          ; Untyped              ;
; E0_PH                         ; 0                          ; Untyped              ;
; E1_PH                         ; 0                          ; Untyped              ;
; E2_PH                         ; 0                          ; Untyped              ;
; E3_PH                         ; 0                          ; Untyped              ;
; M_PH                          ; 0                          ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped              ;
; CLK0_COUNTER                  ; G0                         ; Untyped              ;
; CLK1_COUNTER                  ; G0                         ; Untyped              ;
; CLK2_COUNTER                  ; G0                         ; Untyped              ;
; CLK3_COUNTER                  ; G0                         ; Untyped              ;
; CLK4_COUNTER                  ; G0                         ; Untyped              ;
; CLK5_COUNTER                  ; G0                         ; Untyped              ;
; CLK6_COUNTER                  ; E0                         ; Untyped              ;
; CLK7_COUNTER                  ; E1                         ; Untyped              ;
; CLK8_COUNTER                  ; E2                         ; Untyped              ;
; CLK9_COUNTER                  ; E3                         ; Untyped              ;
; L0_TIME_DELAY                 ; 0                          ; Untyped              ;
; L1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G0_TIME_DELAY                 ; 0                          ; Untyped              ;
; G1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G2_TIME_DELAY                 ; 0                          ; Untyped              ;
; G3_TIME_DELAY                 ; 0                          ; Untyped              ;
; E0_TIME_DELAY                 ; 0                          ; Untyped              ;
; E1_TIME_DELAY                 ; 0                          ; Untyped              ;
; E2_TIME_DELAY                 ; 0                          ; Untyped              ;
; E3_TIME_DELAY                 ; 0                          ; Untyped              ;
; M_TIME_DELAY                  ; 0                          ; Untyped              ;
; N_TIME_DELAY                  ; 0                          ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped              ;
; ENABLE0_COUNTER               ; L0                         ; Untyped              ;
; ENABLE1_COUNTER               ; L0                         ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped              ;
; LOOP_FILTER_C                 ; 5                          ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped              ;
; VCO_POST_SCALE                ; 0                          ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                 ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped              ;
; M_TEST_SOURCE                 ; 5                          ; Untyped              ;
; C0_TEST_SOURCE                ; 5                          ; Untyped              ;
; C1_TEST_SOURCE                ; 5                          ; Untyped              ;
; C2_TEST_SOURCE                ; 5                          ; Untyped              ;
; C3_TEST_SOURCE                ; 5                          ; Untyped              ;
; C4_TEST_SOURCE                ; 5                          ; Untyped              ;
; C5_TEST_SOURCE                ; 5                          ; Untyped              ;
; C6_TEST_SOURCE                ; 5                          ; Untyped              ;
; C7_TEST_SOURCE                ; 5                          ; Untyped              ;
; C8_TEST_SOURCE                ; 5                          ; Untyped              ;
; C9_TEST_SOURCE                ; 5                          ; Untyped              ;
; CBXI_PARAMETER                ; NOTHING                    ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped              ;
; WIDTH_CLOCK                   ; 6                          ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone II                 ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE       ;
+-------------------------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:dfs ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 2     ; Signed Integer                  ;
; TPD            ; 0.5   ; Signed Float                    ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:dfs|cdc_sync:rdy ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:dfs|pulsegen:pls ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                 ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:dfs|cdc_sync:ack ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; BCLK_00        ; 32       ; Signed Integer                       ;
; BCLK_01        ; 32       ; Signed Integer                       ;
; BCLK_10        ; 32       ; Signed Integer                       ;
; CLK_FREQ       ; 12288000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; BCLK_00        ; 32       ; Signed Integer                        ;
; BCLK_01        ; 32       ; Signed Integer                        ;
; BCLK_10        ; 32       ; Signed Integer                        ;
; CLK_FREQ       ; 12288000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:P_MIC ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; DATA_BITS      ; 16        ; Signed Integer                  ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                  ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                  ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_rcv:J_MIC ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                    ;
; BCNT           ; 2     ; Signed Integer                    ;
; DSTRB          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:MDC[0].M_IQ ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; DATA_BITS      ; 48        ; Signed Integer                        ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                        ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                        ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                        ;
; TPD            ; 1         ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:MDC[1].M_IQ ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; DATA_BITS      ; 48        ; Signed Integer                        ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                        ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                        ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                        ;
; TPD            ; 1         ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:MDC[2].M_IQ ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; DATA_BITS      ; 48        ; Signed Integer                        ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                        ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                        ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                        ;
; TPD            ; 1         ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:MDC[3].M_IQ ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; DATA_BITS      ; 48        ; Signed Integer                        ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                        ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                        ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                        ;
; TPD            ; 1         ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_rcv:J_IQ ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DATA_BITS      ; 48    ; Signed Integer                   ;
; BCNT           ; 2     ; Signed Integer                   ;
; DSTRB          ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_fifo_ctrl:TXFC ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; RX_FIFO_SZ     ; 2048  ; Signed Integer                        ;
; TX_FIFO_SZ     ; 4096  ; Signed Integer                        ;
; IF_TPD         ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:TXF ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; SZ             ; 4096  ; Signed Integer               ;
; WD             ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:RXF ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; SZ             ; 2048  ; Signed Integer               ;
; WD             ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:SPF ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; SZ             ; 1024  ; Signed Integer               ;
; WD             ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:SPD ;
+----------------+-----------+-------------------------------+
; Parameter Name ; Value     ; Type                          ;
+----------------+-----------+-------------------------------+
; DATA_BITS      ; 16        ; Signed Integer                ;
; SLOWEST_FREQ   ; 80000     ; Signed Integer                ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                ;
; TPD            ; 1         ; Signed Integer                ;
+----------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_usb:usb1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; IF_TPD         ; 3     ; Signed Integer                     ;
; RX_FIFO_SZ     ; 2048  ; Signed Integer                     ;
; RX_BURST_SZ    ; 64    ; Signed Integer                     ;
; TX_FIFO_SZ     ; 4096  ; Signed Integer                     ;
; TX_BURST_SZ    ; 256   ; Signed Integer                     ;
; SP_FIFO_SZ     ; 1024  ; Signed Integer                     ;
; SP_BURST_SZ    ; 64    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_c23 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:cdc_m ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; TPD            ; 0.7   ; Signed Float                       ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_c22 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:cdc_p ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; TPD            ; 0.7   ; Signed Float                       ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_clr ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:cdc_j ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; TPD            ; 0.7   ; Signed Float                       ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_jrdy ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; SIZE           ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_jack ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; SIZE           ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:lra ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 32    ; Signed Integer                  ;
; TPD            ; 0.5   ; Signed Float                    ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:lra|cdc_sync:rdy ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:lra|pulsegen:pls ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                 ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:lra|cdc_sync:ack ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:M_LRAudio ;
+----------------+-----------+--------------------------------------+
; Parameter Name ; Value     ; Type                                 ;
+----------------+-----------+--------------------------------------+
; XCLK_FREQ      ; 48000000  ; Signed Integer                       ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                       ;
; DLY_TIME       ; 200       ; Signed Integer                       ;
; DATA_BITS      ; 32        ; Signed Integer                       ;
; SEND_FREQ      ; 50000     ; Signed Integer                       ;
; LOW_BITS       ; 3         ; Signed Integer                       ;
; TPD            ; 1         ; Signed Integer                       ;
; NUM_DLY_CLKS   ; 28800000  ; Signed Integer                       ;
; LOW_TIME       ; 246       ; Signed Integer                       ;
+----------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_xmit:J_LRAudio ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                         ;
; TPD            ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:P_IQPWM ;
+----------------+-----------+------------------------------------+
; Parameter Name ; Value     ; Type                               ;
+----------------+-----------+------------------------------------+
; XCLK_FREQ      ; 48000000  ; Signed Integer                     ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                     ;
; DLY_TIME       ; 200       ; Signed Integer                     ;
; DATA_BITS      ; 32        ; Signed Integer                     ;
; SEND_FREQ      ; 50000     ; Signed Integer                     ;
; LOW_BITS       ; 3         ; Signed Integer                     ;
; TPD            ; 1         ; Signed Integer                     ;
; NUM_DLY_CLKS   ; 28800000  ; Signed Integer                     ;
; LOW_TIME       ; 246       ; Signed Integer                     ;
+----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:iqp ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 32    ; Signed Integer                  ;
; TPD            ; 0.5   ; Signed Float                    ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:iqp|cdc_sync:rdy ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:iqp|pulsegen:pls ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                 ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:iqp|cdc_sync:ack ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_xmit:J_IQPWM ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                       ;
; TPD            ; 5     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:CC_p ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; TPD            ; 0.7   ; Signed Float                      ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:CCxmit ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; XCLK_FREQ      ; 48000000 ; Signed Integer                     ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                     ;
; DLY_TIME       ; 200      ; Signed Integer                     ;
; DATA_BITS      ; 91       ; Signed Integer                     ;
; SEND_FREQ      ; 10000    ; Signed Integer                     ;
; LOW_BITS       ; 3        ; Signed Integer                     ;
; TPD            ; 1        ; Signed Integer                     ;
; NUM_DLY_CLKS   ; 9600000  ; Signed Integer                     ;
; LOW_TIME       ; 153      ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:p_ser ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; DATA_BITS      ; 44       ; Signed Integer                   ;
; SLOWEST_FREQ   ; 1000     ; Signed Integer                   ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                   ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                   ;
; TPD            ; 1        ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:m_ser ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; DATA_BITS      ; 9        ; Signed Integer                   ;
; SLOWEST_FREQ   ; 500      ; Signed Integer                   ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                   ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                   ;
; TPD            ; 1        ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:m_ver2 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; DATA_BITS      ; 9        ; Signed Integer                    ;
; SLOWEST_FREQ   ; 500      ; Signed Integer                    ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                    ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                    ;
; TPD            ; 1        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:m_ver3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; DATA_BITS      ; 9        ; Signed Integer                    ;
; SLOWEST_FREQ   ; 500      ; Signed Integer                    ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                    ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                    ;
; TPD            ; 1        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:m_ver4 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; DATA_BITS      ; 9        ; Signed Integer                    ;
; SLOWEST_FREQ   ; 500      ; Signed Integer                    ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                    ;
; XCLK_FREQ      ; 48000000 ; Signed Integer                    ;
; TPD            ; 1        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_PTT ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dot ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dash ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; counter_bits   ; 18    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_blinker:BLINK_D1 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; NUM_SIGS       ; 3        ; Signed Integer                        ;
; CLK_SPEED      ; 48000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_blinker:BLINK_D4 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; NUM_SIGS       ; 2        ; Signed Integer                        ;
; CLK_SPEED      ; 48000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:TXF|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 12                   ; Untyped            ;
; NUMWORDS_A                         ; 4096                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 12                   ; Untyped            ;
; NUMWORDS_B                         ; 4096                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_o1h1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:SPF|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 10                   ; Untyped            ;
; NUMWORDS_B                         ; 1024                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_s0h1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:RXF|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 11                   ; Untyped            ;
; NUMWORDS_A                         ; 2048                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 11                   ; Untyped            ;
; NUMWORDS_B                         ; 2048                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_c1h1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; clkmult3:cm3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 3                             ;
; Entity Instance                           ; FIFO:TXF|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                     ;
;     -- WIDTH_A                            ; 16                            ;
;     -- NUMWORDS_A                         ; 4096                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 16                            ;
;     -- NUMWORDS_B                         ; 4096                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                      ;
; Entity Instance                           ; FIFO:SPF|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                     ;
;     -- WIDTH_A                            ; 16                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 16                            ;
;     -- NUMWORDS_B                         ; 1024                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                      ;
; Entity Instance                           ; FIFO:RXF|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                     ;
;     -- WIDTH_A                            ; 16                            ;
;     -- NUMWORDS_A                         ; 2048                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 16                            ;
;     -- NUMWORDS_B                         ; 2048                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                      ;
+-------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_blinker:BLINK_D1"                                                                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; err_sigs ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:m_ver4"                                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:m_ver3"                                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:m_ver2"                                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:m_ser"                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:p_ser"                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:CCxmit"     ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; xreq ; Input  ; Info     ; Stuck at VCC           ;
; xack ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "I2S_xmit:J_IQPWM"          ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; xmit_rdy ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:iqp"                                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:lra"                                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:SPD"                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:SPF"                                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:RXF"                                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:TXF"                                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_fifo_ctrl:TXFC"                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; IF_chan[2]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Ozy_serialno[2..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Ozy_serialno[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Ozy_serialno[4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Ozy_serialno[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_rcv:J_IQ"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xlrclk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xBrise  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xBfall  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xLRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xLRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:MDC[3].M_IQ"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xrcv_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pulse    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:MDC[2].M_IQ"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xrcv_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pulse    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:MDC[1].M_IQ"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xrcv_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pulse    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:MDC[0].M_IQ"                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_rcv:J_MIC"                                                                                                                    ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; xData     ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "xData[31..16]" have no fanouts ;
; xData_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; xlrclk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; xBrise    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; xBfall    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; xLRrise   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; xLRfall   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:P_MIC"                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:clrgen"                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Brise  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Bfall  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Speed  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:lrgen"                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; BCLK   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio_control:gpio_controlSDR"                                                              ;
+--------------+-------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------+
; GPIO[20..16] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Oct 10 19:41:07 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ozy_Janus -c Ozy_Janus
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file clkmult3.v
    Info (12023): Found entity 1: clkmult3
Info (12021): Found 1 design units, including 1 entities, in source file common/cdc_sync.v
    Info (12023): Found entity 1: cdc_sync
Info (12021): Found 1 design units, including 1 entities, in source file common/i2s_xmit.v
    Info (12023): Found entity 1: I2S_xmit
Info (12021): Found 1 design units, including 1 entities, in source file common/i2s_rcv.v
    Info (12023): Found entity 1: I2S_rcv
Info (12021): Found 1 design units, including 1 entities, in source file common/clk_lrclk_gen.v
    Info (12023): Found entity 1: clk_lrclk_gen
Info (12021): Found 1 design units, including 1 entities, in source file common/nwire_rcv.v
    Info (12023): Found entity 1: NWire_rcv
Info (12021): Found 1 design units, including 1 entities, in source file common/nwire_xmit.v
    Info (12023): Found entity 1: NWire_xmit
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce
Info (12021): Found 1 design units, including 1 entities, in source file i2s_lr_capture.v
    Info (12023): Found entity 1: I2S_LR_Capture
Info (12021): Found 1 design units, including 1 entities, in source file spi_regs.v
    Info (12023): Found entity 1: SPI_REGS
Info (12021): Found 1 design units, including 1 entities, in source file gpio_control.v
    Info (12023): Found entity 1: gpio_control
Info (12021): Found 1 design units, including 1 entities, in source file ozy_janus.v
    Info (12023): Found entity 1: Ozy_Janus
Info (12021): Found 1 design units, including 1 entities, in source file gpio_oport.v
    Info (12023): Found entity 1: gpio_oport
Info (12021): Found 1 design units, including 1 entities, in source file led_blinker.v
    Info (12023): Found entity 1: led_blinker
Info (12021): Found 1 design units, including 1 entities, in source file async_usb.v
    Info (12023): Found entity 1: async_usb
Info (12021): Found 1 design units, including 1 entities, in source file sync_usb.v
    Info (12023): Found entity 1: sync_usb
Info (12021): Found 1 design units, including 1 entities, in source file tx_fifo_ctrl.v
    Info (12023): Found entity 1: Tx_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file sp_rcv_ctrl.v
    Info (12023): Found entity 1: sp_rcv_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file common/cdc_mcp.v
    Info (12023): Found entity 1: cdc_mcp
Info (12021): Found 1 design units, including 1 entities, in source file common/pulsegen.v
    Info (12023): Found entity 1: pulsegen
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO
Info (12127): Elaborating entity "Ozy_Janus" for the top level hierarchy
Warning (10030): Net "IF_Alex[2..3]" at Ozy_Janus.v(966) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "gpio_control" for hierarchy "gpio_control:gpio_controlSDR"
Info (12128): Elaborating entity "SPI_REGS" for hierarchy "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs"
Info (12128): Elaborating entity "gpio_oport" for hierarchy "gpio_control:gpio_controlSDR|gpio_oport:port1reg"
Info (12128): Elaborating entity "gpio_oport" for hierarchy "gpio_control:gpio_controlSDR|gpio_oport:port2reg"
Info (12128): Elaborating entity "clkmult3" for hierarchy "clkmult3:cm3"
Info (12128): Elaborating entity "altpll" for hierarchy "clkmult3:cm3|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clkmult3:cm3|altpll:altpll_component"
Info (12133): Instantiated megafunction "clkmult3:cm3|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clkmult3"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "cdc_mcp" for hierarchy "cdc_mcp:dfs"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_mcp:dfs|cdc_sync:rdy"
Info (12128): Elaborating entity "pulsegen" for hierarchy "cdc_mcp:dfs|pulsegen:pls"
Info (12128): Elaborating entity "clk_lrclk_gen" for hierarchy "clk_lrclk_gen:lrgen"
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(39): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(45): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(82): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(84): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(86): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(88): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:P_MIC"
Info (12128): Elaborating entity "I2S_rcv" for hierarchy "I2S_rcv:J_MIC"
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:MDC[0].M_IQ"
Info (12128): Elaborating entity "I2S_rcv" for hierarchy "I2S_rcv:J_IQ"
Info (12128): Elaborating entity "Tx_fifo_ctrl" for hierarchy "Tx_fifo_ctrl:TXFC"
Warning (10230): Verilog HDL assignment warning at Tx_fifo_ctrl.v(236): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Tx_fifo_ctrl.v(237): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Tx_fifo_ctrl.v(238): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Tx_fifo_ctrl.v(239): truncated value with size 9 to match size of target (8)
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:TXF"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:RXF"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:SPF"
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:SPD"
Info (12128): Elaborating entity "sp_rcv_ctrl" for hierarchy "sp_rcv_ctrl:SPC"
Info (12128): Elaborating entity "async_usb" for hierarchy "async_usb:usb1"
Warning (10230): Verilog HDL assignment warning at async_usb.v(138): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at async_usb.v(141): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "cdc_mcp" for hierarchy "cdc_mcp:lra"
Info (12128): Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:M_LRAudio"
Info (12128): Elaborating entity "I2S_xmit" for hierarchy "I2S_xmit:J_LRAudio"
Warning (10230): Verilog HDL assignment warning at I2S_xmit.v(81): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:CCxmit"
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:p_ser"
Info (12128): Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:m_ser"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:de_PTT"
Info (12128): Elaborating entity "led_blinker" for hierarchy "led_blinker:BLINK_D1"
Info (12128): Elaborating entity "led_blinker" for hierarchy "led_blinker:BLINK_D4"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (276020): Inferred RAM node "FIFO:TXF|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:SPF|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:RXF|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:TXF|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:SPF|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:RXF|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "FIFO:TXF|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FIFO:TXF|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1h1.tdf
    Info (12023): Found entity 1: altsyncram_o1h1
Info (12130): Elaborated megafunction instantiation "FIFO:SPF|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FIFO:SPF|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0h1.tdf
    Info (12023): Found entity 1: altsyncram_s0h1
Info (12130): Elaborated megafunction instantiation "FIFO:RXF|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FIFO:RXF|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c1h1.tdf
    Info (12023): Found entity 1: altsyncram_c1h1
Warning (12241): 21 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PKEND" is stuck at VCC
    Warning (13410): Pin "GPIO_nIOE" is stuck at GND
Info (17049): 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info (17050): Register "async_usb:usb1|FX_state~7" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/HPSDR/trunk/Ozy_V2.3/Ozy_Janus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "clkmult3:cm3|altpll:altpll_component|pll"
Info (21057): Implemented 8117 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 7975 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 332 megabytes
    Info: Processing ended: Wed Oct 10 19:41:39 2012
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/HPSDR/trunk/Ozy_V2.3/Ozy_Janus.map.smsg.


