ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM3_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM3_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM3_Init:
  27              	.LFB217:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim11;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 2


  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 16-1;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  70:Core/Src/tim.c ****   {
  71:Core/Src/tim.c ****     Error_Handler();
  72:Core/Src/tim.c ****   }
  73:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  81:Core/Src/tim.c ****   {
  82:Core/Src/tim.c ****     Error_Handler();
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  85:Core/Src/tim.c ****   {
  86:Core/Src/tim.c ****     Error_Handler();
  87:Core/Src/tim.c ****   }
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 3


  88:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  89:Core/Src/tim.c ****   {
  90:Core/Src/tim.c ****     Error_Handler();
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  99:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 100:Core/Src/tim.c ****   {
 101:Core/Src/tim.c ****     Error_Handler();
 102:Core/Src/tim.c ****   }
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 106:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c **** }
 109:Core/Src/tim.c **** /* TIM3 init function */
 110:Core/Src/tim.c **** void MX_TIM3_Init(void)
 111:Core/Src/tim.c **** {
  29              		.loc 1 111 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 117 3 view .LVU1
  41              		.loc 1 117 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
 118:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 118 3 is_stmt 1 view .LVU3
  48              		.loc 1 118 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 4


 123:Core/Src/tim.c ****   htim3.Instance = TIM3;
  51              		.loc 1 123 3 is_stmt 1 view .LVU5
  52              		.loc 1 123 18 is_stmt 0 view .LVU6
  53 0012 1548     		ldr	r0, .L9
  54 0014 154A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
 124:Core/Src/tim.c ****   htim3.Init.Prescaler = 16-1;
  56              		.loc 1 124 3 is_stmt 1 view .LVU7
  57              		.loc 1 124 24 is_stmt 0 view .LVU8
  58 0018 0F22     		movs	r2, #15
  59 001a 4260     		str	r2, [r0, #4]
 125:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 125 3 is_stmt 1 view .LVU9
  61              		.loc 1 125 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
 126:Core/Src/tim.c ****   htim3.Init.Period = 1000-1;
  63              		.loc 1 126 3 is_stmt 1 view .LVU11
  64              		.loc 1 126 21 is_stmt 0 view .LVU12
  65 001e 40F2E732 		movw	r2, #999
  66 0022 C260     		str	r2, [r0, #12]
 127:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 127 3 is_stmt 1 view .LVU13
  68              		.loc 1 127 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
 128:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 128 3 is_stmt 1 view .LVU15
  71              		.loc 1 128 32 is_stmt 0 view .LVU16
  72 0026 8361     		str	r3, [r0, #24]
 129:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  73              		.loc 1 129 3 is_stmt 1 view .LVU17
  74              		.loc 1 129 7 is_stmt 0 view .LVU18
  75 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  76              	.LVL0:
  77              		.loc 1 129 6 view .LVU19
  78 002c 98B9     		cbnz	r0, .L6
  79              	.L2:
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****     Error_Handler();
 132:Core/Src/tim.c ****   }
 133:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  80              		.loc 1 133 3 is_stmt 1 view .LVU20
  81              		.loc 1 133 34 is_stmt 0 view .LVU21
  82 002e 4FF48053 		mov	r3, #4096
  83 0032 0293     		str	r3, [sp, #8]
 134:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  84              		.loc 1 134 3 is_stmt 1 view .LVU22
  85              		.loc 1 134 7 is_stmt 0 view .LVU23
  86 0034 02A9     		add	r1, sp, #8
  87 0036 0C48     		ldr	r0, .L9
  88 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  89              	.LVL1:
  90              		.loc 1 134 6 view .LVU24
  91 003c 70B9     		cbnz	r0, .L7
  92              	.L3:
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 5


 138:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  93              		.loc 1 138 3 is_stmt 1 view .LVU25
  94              		.loc 1 138 37 is_stmt 0 view .LVU26
  95 003e 2023     		movs	r3, #32
  96 0040 0093     		str	r3, [sp]
 139:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  97              		.loc 1 139 3 is_stmt 1 view .LVU27
  98              		.loc 1 139 33 is_stmt 0 view .LVU28
  99 0042 0023     		movs	r3, #0
 100 0044 0193     		str	r3, [sp, #4]
 140:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 101              		.loc 1 140 3 is_stmt 1 view .LVU29
 102              		.loc 1 140 7 is_stmt 0 view .LVU30
 103 0046 6946     		mov	r1, sp
 104 0048 0748     		ldr	r0, .L9
 105 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 140 6 view .LVU31
 108 004e 40B9     		cbnz	r0, .L8
 109              	.L1:
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c **** }
 110              		.loc 1 148 1 view .LVU32
 111 0050 07B0     		add	sp, sp, #28
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0052 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
 131:Core/Src/tim.c ****   }
 120              		.loc 1 131 5 is_stmt 1 view .LVU33
 121 0056 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005a E8E7     		b	.L2
 124              	.L7:
 136:Core/Src/tim.c ****   }
 125              		.loc 1 136 5 view .LVU34
 126 005c FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0060 EDE7     		b	.L3
 129              	.L8:
 142:Core/Src/tim.c ****   }
 130              		.loc 1 142 5 view .LVU35
 131 0062 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 148 1 is_stmt 0 view .LVU36
 134 0066 F3E7     		b	.L1
 135              	.L10:
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 6


 136              		.align	2
 137              	.L9:
 138 0068 00000000 		.word	.LANCHOR0
 139 006c 00040040 		.word	1073742848
 140              		.cfi_endproc
 141              	.LFE217:
 143              		.section	.text.MX_TIM11_Init,"ax",%progbits
 144              		.align	1
 145              		.global	MX_TIM11_Init
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 150              	MX_TIM11_Init:
 151              	.LFB218:
 149:Core/Src/tim.c **** /* TIM11 init function */
 150:Core/Src/tim.c **** void MX_TIM11_Init(void)
 151:Core/Src/tim.c **** {
 152              		.loc 1 151 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156 0000 08B5     		push	{r3, lr}
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 8
 159              		.cfi_offset 3, -8
 160              		.cfi_offset 14, -4
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 0 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 1 */
 160:Core/Src/tim.c ****   htim11.Instance = TIM11;
 161              		.loc 1 160 3 view .LVU38
 162              		.loc 1 160 19 is_stmt 0 view .LVU39
 163 0002 0948     		ldr	r0, .L15
 164 0004 094B     		ldr	r3, .L15+4
 165 0006 0360     		str	r3, [r0]
 161:Core/Src/tim.c ****   htim11.Init.Prescaler = 16-1;
 166              		.loc 1 161 3 is_stmt 1 view .LVU40
 167              		.loc 1 161 25 is_stmt 0 view .LVU41
 168 0008 0F23     		movs	r3, #15
 169 000a 4360     		str	r3, [r0, #4]
 162:Core/Src/tim.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 170              		.loc 1 162 3 is_stmt 1 view .LVU42
 171              		.loc 1 162 27 is_stmt 0 view .LVU43
 172 000c 0023     		movs	r3, #0
 173 000e 8360     		str	r3, [r0, #8]
 163:Core/Src/tim.c ****   htim11.Init.Period = 10000-1;
 174              		.loc 1 163 3 is_stmt 1 view .LVU44
 175              		.loc 1 163 22 is_stmt 0 view .LVU45
 176 0010 42F20F72 		movw	r2, #9999
 177 0014 C260     		str	r2, [r0, #12]
 164:Core/Src/tim.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 178              		.loc 1 164 3 is_stmt 1 view .LVU46
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 7


 179              		.loc 1 164 29 is_stmt 0 view .LVU47
 180 0016 0361     		str	r3, [r0, #16]
 165:Core/Src/tim.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 181              		.loc 1 165 3 is_stmt 1 view .LVU48
 182              		.loc 1 165 33 is_stmt 0 view .LVU49
 183 0018 8361     		str	r3, [r0, #24]
 166:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 184              		.loc 1 166 3 is_stmt 1 view .LVU50
 185              		.loc 1 166 7 is_stmt 0 view .LVU51
 186 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 187              	.LVL6:
 188              		.loc 1 166 6 view .LVU52
 189 001e 00B9     		cbnz	r0, .L14
 190              	.L11:
 167:Core/Src/tim.c ****   {
 168:Core/Src/tim.c ****     Error_Handler();
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 2 */
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c **** }
 191              		.loc 1 174 1 view .LVU53
 192 0020 08BD     		pop	{r3, pc}
 193              	.L14:
 168:Core/Src/tim.c ****   }
 194              		.loc 1 168 5 is_stmt 1 view .LVU54
 195 0022 FFF7FEFF 		bl	Error_Handler
 196              	.LVL7:
 197              		.loc 1 174 1 is_stmt 0 view .LVU55
 198 0026 FBE7     		b	.L11
 199              	.L16:
 200              		.align	2
 201              	.L15:
 202 0028 00000000 		.word	.LANCHOR1
 203 002c 00480140 		.word	1073825792
 204              		.cfi_endproc
 205              	.LFE218:
 207              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 208              		.align	1
 209              		.global	HAL_TIM_Base_MspInit
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 214              	HAL_TIM_Base_MspInit:
 215              	.LVL8:
 216              	.LFB219:
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 177:Core/Src/tim.c **** {
 217              		.loc 1 177 1 is_stmt 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 16
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		.loc 1 177 1 is_stmt 0 view .LVU57
 222 0000 10B5     		push	{r4, lr}
 223              	.LCFI5:
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 8


 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 4, -8
 226              		.cfi_offset 14, -4
 227 0002 84B0     		sub	sp, sp, #16
 228              	.LCFI6:
 229              		.cfi_def_cfa_offset 24
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 230              		.loc 1 179 3 is_stmt 1 view .LVU58
 231              		.loc 1 179 20 is_stmt 0 view .LVU59
 232 0004 0368     		ldr	r3, [r0]
 233              		.loc 1 179 5 view .LVU60
 234 0006 284A     		ldr	r2, .L25
 235 0008 9342     		cmp	r3, r2
 236 000a 07D0     		beq	.L22
 180:Core/Src/tim.c ****   {
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 184:Core/Src/tim.c ****     /* TIM1 clock enable */
 185:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 188:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 189:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 190:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 191:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 195:Core/Src/tim.c ****   }
 196:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 237              		.loc 1 196 8 is_stmt 1 view .LVU61
 238              		.loc 1 196 10 is_stmt 0 view .LVU62
 239 000c 274A     		ldr	r2, .L25+4
 240 000e 9342     		cmp	r3, r2
 241 0010 21D0     		beq	.L23
 197:Core/Src/tim.c ****   {
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 201:Core/Src/tim.c ****     /* TIM3 clock enable */
 202:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 205:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 206:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 210:Core/Src/tim.c ****   }
 211:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM11)
 242              		.loc 1 211 8 is_stmt 1 view .LVU63
 243              		.loc 1 211 10 is_stmt 0 view .LVU64
 244 0012 274A     		ldr	r2, .L25+8
 245 0014 9342     		cmp	r3, r2
 246 0016 32D0     		beq	.L24
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 9


 247              	.LVL9:
 248              	.L17:
 212:Core/Src/tim.c ****   {
 213:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 0 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c ****   /* USER CODE END TIM11_MspInit 0 */
 216:Core/Src/tim.c ****     /* TIM11 clock enable */
 217:Core/Src/tim.c ****     __HAL_RCC_TIM11_CLK_ENABLE();
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****     /* TIM11 interrupt Init */
 220:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 221:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM11_MspInit 1 */
 225:Core/Src/tim.c ****   }
 226:Core/Src/tim.c **** }
 249              		.loc 1 226 1 view .LVU65
 250 0018 04B0     		add	sp, sp, #16
 251              	.LCFI7:
 252              		.cfi_remember_state
 253              		.cfi_def_cfa_offset 8
 254              		@ sp needed
 255 001a 10BD     		pop	{r4, pc}
 256              	.LVL10:
 257              	.L22:
 258              	.LCFI8:
 259              		.cfi_restore_state
 185:Core/Src/tim.c **** 
 260              		.loc 1 185 5 is_stmt 1 view .LVU66
 261              	.LBB2:
 185:Core/Src/tim.c **** 
 262              		.loc 1 185 5 view .LVU67
 263 001c 0024     		movs	r4, #0
 264 001e 0194     		str	r4, [sp, #4]
 185:Core/Src/tim.c **** 
 265              		.loc 1 185 5 view .LVU68
 266 0020 244B     		ldr	r3, .L25+12
 267 0022 5A6C     		ldr	r2, [r3, #68]
 268 0024 42F00102 		orr	r2, r2, #1
 269 0028 5A64     		str	r2, [r3, #68]
 185:Core/Src/tim.c **** 
 270              		.loc 1 185 5 view .LVU69
 271 002a 5B6C     		ldr	r3, [r3, #68]
 272 002c 03F00103 		and	r3, r3, #1
 273 0030 0193     		str	r3, [sp, #4]
 185:Core/Src/tim.c **** 
 274              		.loc 1 185 5 view .LVU70
 275 0032 019B     		ldr	r3, [sp, #4]
 276              	.LBE2:
 185:Core/Src/tim.c **** 
 277              		.loc 1 185 5 view .LVU71
 188:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 278              		.loc 1 188 5 view .LVU72
 279 0034 2246     		mov	r2, r4
 280 0036 2146     		mov	r1, r4
 281 0038 1920     		movs	r0, #25
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 10


 282              	.LVL11:
 188:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 283              		.loc 1 188 5 is_stmt 0 view .LVU73
 284 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 285              	.LVL12:
 189:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 286              		.loc 1 189 5 is_stmt 1 view .LVU74
 287 003e 1920     		movs	r0, #25
 288 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 289              	.LVL13:
 190:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 290              		.loc 1 190 5 view .LVU75
 291 0044 2246     		mov	r2, r4
 292 0046 2146     		mov	r1, r4
 293 0048 1A20     		movs	r0, #26
 294 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 295              	.LVL14:
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 296              		.loc 1 191 5 view .LVU76
 297 004e 1A20     		movs	r0, #26
 298 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 299              	.LVL15:
 300 0054 E0E7     		b	.L17
 301              	.LVL16:
 302              	.L23:
 202:Core/Src/tim.c **** 
 303              		.loc 1 202 5 view .LVU77
 304              	.LBB3:
 202:Core/Src/tim.c **** 
 305              		.loc 1 202 5 view .LVU78
 306 0056 0021     		movs	r1, #0
 307 0058 0291     		str	r1, [sp, #8]
 202:Core/Src/tim.c **** 
 308              		.loc 1 202 5 view .LVU79
 309 005a 164B     		ldr	r3, .L25+12
 310 005c 1A6C     		ldr	r2, [r3, #64]
 311 005e 42F00202 		orr	r2, r2, #2
 312 0062 1A64     		str	r2, [r3, #64]
 202:Core/Src/tim.c **** 
 313              		.loc 1 202 5 view .LVU80
 314 0064 1B6C     		ldr	r3, [r3, #64]
 315 0066 03F00203 		and	r3, r3, #2
 316 006a 0293     		str	r3, [sp, #8]
 202:Core/Src/tim.c **** 
 317              		.loc 1 202 5 view .LVU81
 318 006c 029B     		ldr	r3, [sp, #8]
 319              	.LBE3:
 202:Core/Src/tim.c **** 
 320              		.loc 1 202 5 view .LVU82
 205:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 321              		.loc 1 205 5 view .LVU83
 322 006e 0A46     		mov	r2, r1
 323 0070 1D20     		movs	r0, #29
 324              	.LVL17:
 205:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 325              		.loc 1 205 5 is_stmt 0 view .LVU84
 326 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 11


 327              	.LVL18:
 206:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 328              		.loc 1 206 5 is_stmt 1 view .LVU85
 329 0076 1D20     		movs	r0, #29
 330 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 331              	.LVL19:
 332 007c CCE7     		b	.L17
 333              	.LVL20:
 334              	.L24:
 217:Core/Src/tim.c **** 
 335              		.loc 1 217 5 view .LVU86
 336              	.LBB4:
 217:Core/Src/tim.c **** 
 337              		.loc 1 217 5 view .LVU87
 338 007e 0021     		movs	r1, #0
 339 0080 0391     		str	r1, [sp, #12]
 217:Core/Src/tim.c **** 
 340              		.loc 1 217 5 view .LVU88
 341 0082 0C4B     		ldr	r3, .L25+12
 342 0084 5A6C     		ldr	r2, [r3, #68]
 343 0086 42F48022 		orr	r2, r2, #262144
 344 008a 5A64     		str	r2, [r3, #68]
 217:Core/Src/tim.c **** 
 345              		.loc 1 217 5 view .LVU89
 346 008c 5B6C     		ldr	r3, [r3, #68]
 347 008e 03F48023 		and	r3, r3, #262144
 348 0092 0393     		str	r3, [sp, #12]
 217:Core/Src/tim.c **** 
 349              		.loc 1 217 5 view .LVU90
 350 0094 039B     		ldr	r3, [sp, #12]
 351              	.LBE4:
 217:Core/Src/tim.c **** 
 352              		.loc 1 217 5 view .LVU91
 220:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 353              		.loc 1 220 5 view .LVU92
 354 0096 0A46     		mov	r2, r1
 355 0098 1A20     		movs	r0, #26
 356              	.LVL21:
 220:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 357              		.loc 1 220 5 is_stmt 0 view .LVU93
 358 009a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 359              	.LVL22:
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 360              		.loc 1 221 5 is_stmt 1 view .LVU94
 361 009e 1A20     		movs	r0, #26
 362 00a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 363              	.LVL23:
 364              		.loc 1 226 1 is_stmt 0 view .LVU95
 365 00a4 B8E7     		b	.L17
 366              	.L26:
 367 00a6 00BF     		.align	2
 368              	.L25:
 369 00a8 00000140 		.word	1073807360
 370 00ac 00040040 		.word	1073742848
 371 00b0 00480140 		.word	1073825792
 372 00b4 00380240 		.word	1073887232
 373              		.cfi_endproc
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 12


 374              	.LFE219:
 376              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 377              		.align	1
 378              		.global	HAL_TIM_MspPostInit
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 383              	HAL_TIM_MspPostInit:
 384              	.LVL24:
 385              	.LFB220:
 227:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 228:Core/Src/tim.c **** {
 386              		.loc 1 228 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 24
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 228 1 is_stmt 0 view .LVU97
 391 0000 00B5     		push	{lr}
 392              	.LCFI9:
 393              		.cfi_def_cfa_offset 4
 394              		.cfi_offset 14, -4
 395 0002 87B0     		sub	sp, sp, #28
 396              	.LCFI10:
 397              		.cfi_def_cfa_offset 32
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 398              		.loc 1 230 3 is_stmt 1 view .LVU98
 399              		.loc 1 230 20 is_stmt 0 view .LVU99
 400 0004 0023     		movs	r3, #0
 401 0006 0193     		str	r3, [sp, #4]
 402 0008 0293     		str	r3, [sp, #8]
 403 000a 0393     		str	r3, [sp, #12]
 404 000c 0493     		str	r3, [sp, #16]
 405 000e 0593     		str	r3, [sp, #20]
 231:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 406              		.loc 1 231 3 is_stmt 1 view .LVU100
 407              		.loc 1 231 15 is_stmt 0 view .LVU101
 408 0010 0268     		ldr	r2, [r0]
 409              		.loc 1 231 5 view .LVU102
 410 0012 0F4B     		ldr	r3, .L31
 411 0014 9A42     		cmp	r2, r3
 412 0016 02D0     		beq	.L30
 413              	.LVL25:
 414              	.L27:
 232:Core/Src/tim.c ****   {
 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 234:Core/Src/tim.c **** 
 235:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 238:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 239:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 240:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 241:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 242:Core/Src/tim.c ****     */
 243:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_U_Pin|PWM_V_Pin|PWM_W_Pin;
 244:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 13


 245:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 246:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 247:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 248:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 249:Core/Src/tim.c **** 
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 253:Core/Src/tim.c ****   }
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c **** }
 415              		.loc 1 255 1 view .LVU103
 416 0018 07B0     		add	sp, sp, #28
 417              	.LCFI11:
 418              		.cfi_remember_state
 419              		.cfi_def_cfa_offset 4
 420              		@ sp needed
 421 001a 5DF804FB 		ldr	pc, [sp], #4
 422              	.LVL26:
 423              	.L30:
 424              	.LCFI12:
 425              		.cfi_restore_state
 237:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 426              		.loc 1 237 5 is_stmt 1 view .LVU104
 427              	.LBB5:
 237:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 428              		.loc 1 237 5 view .LVU105
 429 001e 0023     		movs	r3, #0
 430 0020 0093     		str	r3, [sp]
 237:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 431              		.loc 1 237 5 view .LVU106
 432 0022 0C4B     		ldr	r3, .L31+4
 433 0024 1A6B     		ldr	r2, [r3, #48]
 434 0026 42F00102 		orr	r2, r2, #1
 435 002a 1A63     		str	r2, [r3, #48]
 237:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 436              		.loc 1 237 5 view .LVU107
 437 002c 1B6B     		ldr	r3, [r3, #48]
 438 002e 03F00103 		and	r3, r3, #1
 439 0032 0093     		str	r3, [sp]
 237:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 440              		.loc 1 237 5 view .LVU108
 441 0034 009B     		ldr	r3, [sp]
 442              	.LBE5:
 237:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 443              		.loc 1 237 5 view .LVU109
 243:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444              		.loc 1 243 5 view .LVU110
 243:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 445              		.loc 1 243 25 is_stmt 0 view .LVU111
 446 0036 4FF4E063 		mov	r3, #1792
 447 003a 0193     		str	r3, [sp, #4]
 244:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 448              		.loc 1 244 5 is_stmt 1 view .LVU112
 244:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 449              		.loc 1 244 26 is_stmt 0 view .LVU113
 450 003c 0223     		movs	r3, #2
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 14


 451 003e 0293     		str	r3, [sp, #8]
 245:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 452              		.loc 1 245 5 is_stmt 1 view .LVU114
 246:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 453              		.loc 1 246 5 view .LVU115
 247:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 454              		.loc 1 247 5 view .LVU116
 247:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 455              		.loc 1 247 31 is_stmt 0 view .LVU117
 456 0040 0123     		movs	r3, #1
 457 0042 0593     		str	r3, [sp, #20]
 248:Core/Src/tim.c **** 
 458              		.loc 1 248 5 is_stmt 1 view .LVU118
 459 0044 01A9     		add	r1, sp, #4
 460 0046 0448     		ldr	r0, .L31+8
 461              	.LVL27:
 248:Core/Src/tim.c **** 
 462              		.loc 1 248 5 is_stmt 0 view .LVU119
 463 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 464              	.LVL28:
 465              		.loc 1 255 1 view .LVU120
 466 004c E4E7     		b	.L27
 467              	.L32:
 468 004e 00BF     		.align	2
 469              	.L31:
 470 0050 00000140 		.word	1073807360
 471 0054 00380240 		.word	1073887232
 472 0058 00000240 		.word	1073872896
 473              		.cfi_endproc
 474              	.LFE220:
 476              		.section	.text.MX_TIM1_Init,"ax",%progbits
 477              		.align	1
 478              		.global	MX_TIM1_Init
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	MX_TIM1_Init:
 484              	.LFB216:
  33:Core/Src/tim.c **** 
 485              		.loc 1 33 1 is_stmt 1 view -0
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 88
 488              		@ frame_needed = 0, uses_anonymous_args = 0
 489 0000 10B5     		push	{r4, lr}
 490              	.LCFI13:
 491              		.cfi_def_cfa_offset 8
 492              		.cfi_offset 4, -8
 493              		.cfi_offset 14, -4
 494 0002 96B0     		sub	sp, sp, #88
 495              	.LCFI14:
 496              		.cfi_def_cfa_offset 96
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 497              		.loc 1 39 3 view .LVU122
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 498              		.loc 1 39 26 is_stmt 0 view .LVU123
 499 0004 0024     		movs	r4, #0
 500 0006 1294     		str	r4, [sp, #72]
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 15


 501 0008 1394     		str	r4, [sp, #76]
 502 000a 1494     		str	r4, [sp, #80]
 503 000c 1594     		str	r4, [sp, #84]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 504              		.loc 1 40 3 is_stmt 1 view .LVU124
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 505              		.loc 1 40 27 is_stmt 0 view .LVU125
 506 000e 1094     		str	r4, [sp, #64]
 507 0010 1194     		str	r4, [sp, #68]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 508              		.loc 1 41 3 is_stmt 1 view .LVU126
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 509              		.loc 1 41 22 is_stmt 0 view .LVU127
 510 0012 0994     		str	r4, [sp, #36]
 511 0014 0A94     		str	r4, [sp, #40]
 512 0016 0B94     		str	r4, [sp, #44]
 513 0018 0C94     		str	r4, [sp, #48]
 514 001a 0D94     		str	r4, [sp, #52]
 515 001c 0E94     		str	r4, [sp, #56]
 516 001e 0F94     		str	r4, [sp, #60]
  42:Core/Src/tim.c **** 
 517              		.loc 1 42 3 is_stmt 1 view .LVU128
  42:Core/Src/tim.c **** 
 518              		.loc 1 42 34 is_stmt 0 view .LVU129
 519 0020 2022     		movs	r2, #32
 520 0022 2146     		mov	r1, r4
 521 0024 01A8     		add	r0, sp, #4
 522 0026 FFF7FEFF 		bl	memset
 523              	.LVL29:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 16-1;
 524              		.loc 1 47 3 is_stmt 1 view .LVU130
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 16-1;
 525              		.loc 1 47 18 is_stmt 0 view .LVU131
 526 002a 3748     		ldr	r0, .L51
 527 002c 374B     		ldr	r3, .L51+4
 528 002e 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 529              		.loc 1 48 3 is_stmt 1 view .LVU132
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 530              		.loc 1 48 24 is_stmt 0 view .LVU133
 531 0030 0F23     		movs	r3, #15
 532 0032 4360     		str	r3, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
 533              		.loc 1 49 3 is_stmt 1 view .LVU134
  49:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
 534              		.loc 1 49 26 is_stmt 0 view .LVU135
 535 0034 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 536              		.loc 1 50 3 is_stmt 1 view .LVU136
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 537              		.loc 1 50 21 is_stmt 0 view .LVU137
 538 0036 40F2E733 		movw	r3, #999
 539 003a C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 540              		.loc 1 51 3 is_stmt 1 view .LVU138
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 541              		.loc 1 51 28 is_stmt 0 view .LVU139
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 16


 542 003c 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 543              		.loc 1 52 3 is_stmt 1 view .LVU140
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 544              		.loc 1 52 32 is_stmt 0 view .LVU141
 545 003e 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 546              		.loc 1 53 3 is_stmt 1 view .LVU142
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 547              		.loc 1 53 32 is_stmt 0 view .LVU143
 548 0040 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 549              		.loc 1 54 3 is_stmt 1 view .LVU144
  54:Core/Src/tim.c ****   {
 550              		.loc 1 54 7 is_stmt 0 view .LVU145
 551 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 552              	.LVL30:
  54:Core/Src/tim.c ****   {
 553              		.loc 1 54 6 view .LVU146
 554 0046 0028     		cmp	r0, #0
 555 0048 46D1     		bne	.L43
 556              	.L34:
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 557              		.loc 1 58 3 is_stmt 1 view .LVU147
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 558              		.loc 1 58 34 is_stmt 0 view .LVU148
 559 004a 4FF48053 		mov	r3, #4096
 560 004e 1293     		str	r3, [sp, #72]
  59:Core/Src/tim.c ****   {
 561              		.loc 1 59 3 is_stmt 1 view .LVU149
  59:Core/Src/tim.c ****   {
 562              		.loc 1 59 7 is_stmt 0 view .LVU150
 563 0050 12A9     		add	r1, sp, #72
 564 0052 2D48     		ldr	r0, .L51
 565 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 566              	.LVL31:
  59:Core/Src/tim.c ****   {
 567              		.loc 1 59 6 view .LVU151
 568 0058 0028     		cmp	r0, #0
 569 005a 40D1     		bne	.L44
 570              	.L35:
  63:Core/Src/tim.c ****   {
 571              		.loc 1 63 3 is_stmt 1 view .LVU152
  63:Core/Src/tim.c ****   {
 572              		.loc 1 63 7 is_stmt 0 view .LVU153
 573 005c 2A48     		ldr	r0, .L51
 574 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 575              	.LVL32:
  63:Core/Src/tim.c ****   {
 576              		.loc 1 63 6 view .LVU154
 577 0062 0028     		cmp	r0, #0
 578 0064 3ED1     		bne	.L45
 579              	.L36:
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 580              		.loc 1 67 3 is_stmt 1 view .LVU155
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 581              		.loc 1 67 37 is_stmt 0 view .LVU156
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 17


 582 0066 0023     		movs	r3, #0
 583 0068 1093     		str	r3, [sp, #64]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 584              		.loc 1 68 3 is_stmt 1 view .LVU157
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 585              		.loc 1 68 33 is_stmt 0 view .LVU158
 586 006a 1193     		str	r3, [sp, #68]
  69:Core/Src/tim.c ****   {
 587              		.loc 1 69 3 is_stmt 1 view .LVU159
  69:Core/Src/tim.c ****   {
 588              		.loc 1 69 7 is_stmt 0 view .LVU160
 589 006c 10A9     		add	r1, sp, #64
 590 006e 2648     		ldr	r0, .L51
 591 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 592              	.LVL33:
  69:Core/Src/tim.c ****   {
 593              		.loc 1 69 6 view .LVU161
 594 0074 0028     		cmp	r0, #0
 595 0076 38D1     		bne	.L46
 596              	.L37:
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 597              		.loc 1 73 3 is_stmt 1 view .LVU162
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 598              		.loc 1 73 20 is_stmt 0 view .LVU163
 599 0078 6023     		movs	r3, #96
 600 007a 0993     		str	r3, [sp, #36]
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 601              		.loc 1 74 3 is_stmt 1 view .LVU164
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 602              		.loc 1 74 19 is_stmt 0 view .LVU165
 603 007c 0022     		movs	r2, #0
 604 007e 0A92     		str	r2, [sp, #40]
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 605              		.loc 1 75 3 is_stmt 1 view .LVU166
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 606              		.loc 1 75 24 is_stmt 0 view .LVU167
 607 0080 0B92     		str	r2, [sp, #44]
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 608              		.loc 1 76 3 is_stmt 1 view .LVU168
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 609              		.loc 1 76 25 is_stmt 0 view .LVU169
 610 0082 0C92     		str	r2, [sp, #48]
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 611              		.loc 1 77 3 is_stmt 1 view .LVU170
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 612              		.loc 1 77 24 is_stmt 0 view .LVU171
 613 0084 0D92     		str	r2, [sp, #52]
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 614              		.loc 1 78 3 is_stmt 1 view .LVU172
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 615              		.loc 1 78 25 is_stmt 0 view .LVU173
 616 0086 0E92     		str	r2, [sp, #56]
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 617              		.loc 1 79 3 is_stmt 1 view .LVU174
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 618              		.loc 1 79 26 is_stmt 0 view .LVU175
 619 0088 0F92     		str	r2, [sp, #60]
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 18


  80:Core/Src/tim.c ****   {
 620              		.loc 1 80 3 is_stmt 1 view .LVU176
  80:Core/Src/tim.c ****   {
 621              		.loc 1 80 7 is_stmt 0 view .LVU177
 622 008a 09A9     		add	r1, sp, #36
 623 008c 1E48     		ldr	r0, .L51
 624 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 625              	.LVL34:
  80:Core/Src/tim.c ****   {
 626              		.loc 1 80 6 view .LVU178
 627 0092 68BB     		cbnz	r0, .L47
 628              	.L38:
  84:Core/Src/tim.c ****   {
 629              		.loc 1 84 3 is_stmt 1 view .LVU179
  84:Core/Src/tim.c ****   {
 630              		.loc 1 84 7 is_stmt 0 view .LVU180
 631 0094 0422     		movs	r2, #4
 632 0096 09A9     		add	r1, sp, #36
 633 0098 1B48     		ldr	r0, .L51
 634 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 635              	.LVL35:
  84:Core/Src/tim.c ****   {
 636              		.loc 1 84 6 view .LVU181
 637 009e 50BB     		cbnz	r0, .L48
 638              	.L39:
  88:Core/Src/tim.c ****   {
 639              		.loc 1 88 3 is_stmt 1 view .LVU182
  88:Core/Src/tim.c ****   {
 640              		.loc 1 88 7 is_stmt 0 view .LVU183
 641 00a0 0822     		movs	r2, #8
 642 00a2 09A9     		add	r1, sp, #36
 643 00a4 1848     		ldr	r0, .L51
 644 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 645              	.LVL36:
  88:Core/Src/tim.c ****   {
 646              		.loc 1 88 6 view .LVU184
 647 00aa 38BB     		cbnz	r0, .L49
 648              	.L40:
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 649              		.loc 1 92 3 is_stmt 1 view .LVU185
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 650              		.loc 1 92 40 is_stmt 0 view .LVU186
 651 00ac 0023     		movs	r3, #0
 652 00ae 0193     		str	r3, [sp, #4]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 653              		.loc 1 93 3 is_stmt 1 view .LVU187
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 654              		.loc 1 93 41 is_stmt 0 view .LVU188
 655 00b0 4FF48062 		mov	r2, #1024
 656 00b4 0292     		str	r2, [sp, #8]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 657              		.loc 1 94 3 is_stmt 1 view .LVU189
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 658              		.loc 1 94 34 is_stmt 0 view .LVU190
 659 00b6 0393     		str	r3, [sp, #12]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 660              		.loc 1 95 3 is_stmt 1 view .LVU191
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 19


  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 661              		.loc 1 95 33 is_stmt 0 view .LVU192
 662 00b8 0493     		str	r3, [sp, #16]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 663              		.loc 1 96 3 is_stmt 1 view .LVU193
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 664              		.loc 1 96 35 is_stmt 0 view .LVU194
 665 00ba 0593     		str	r3, [sp, #20]
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 666              		.loc 1 97 3 is_stmt 1 view .LVU195
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 667              		.loc 1 97 38 is_stmt 0 view .LVU196
 668 00bc 4FF40052 		mov	r2, #8192
 669 00c0 0692     		str	r2, [sp, #24]
  98:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 670              		.loc 1 98 3 is_stmt 1 view .LVU197
  98:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 671              		.loc 1 98 40 is_stmt 0 view .LVU198
 672 00c2 0893     		str	r3, [sp, #32]
  99:Core/Src/tim.c ****   {
 673              		.loc 1 99 3 is_stmt 1 view .LVU199
  99:Core/Src/tim.c ****   {
 674              		.loc 1 99 7 is_stmt 0 view .LVU200
 675 00c4 01A9     		add	r1, sp, #4
 676 00c6 1048     		ldr	r0, .L51
 677 00c8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 678              	.LVL37:
  99:Core/Src/tim.c ****   {
 679              		.loc 1 99 6 view .LVU201
 680 00cc C8B9     		cbnz	r0, .L50
 681              	.L41:
 106:Core/Src/tim.c **** 
 682              		.loc 1 106 3 is_stmt 1 view .LVU202
 683 00ce 0E48     		ldr	r0, .L51
 684 00d0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 685              	.LVL38:
 108:Core/Src/tim.c **** /* TIM3 init function */
 686              		.loc 1 108 1 is_stmt 0 view .LVU203
 687 00d4 16B0     		add	sp, sp, #88
 688              	.LCFI15:
 689              		.cfi_remember_state
 690              		.cfi_def_cfa_offset 8
 691              		@ sp needed
 692 00d6 10BD     		pop	{r4, pc}
 693              	.L43:
 694              	.LCFI16:
 695              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 696              		.loc 1 56 5 is_stmt 1 view .LVU204
 697 00d8 FFF7FEFF 		bl	Error_Handler
 698              	.LVL39:
 699 00dc B5E7     		b	.L34
 700              	.L44:
  61:Core/Src/tim.c ****   }
 701              		.loc 1 61 5 view .LVU205
 702 00de FFF7FEFF 		bl	Error_Handler
 703              	.LVL40:
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 20


 704 00e2 BBE7     		b	.L35
 705              	.L45:
  65:Core/Src/tim.c ****   }
 706              		.loc 1 65 5 view .LVU206
 707 00e4 FFF7FEFF 		bl	Error_Handler
 708              	.LVL41:
 709 00e8 BDE7     		b	.L36
 710              	.L46:
  71:Core/Src/tim.c ****   }
 711              		.loc 1 71 5 view .LVU207
 712 00ea FFF7FEFF 		bl	Error_Handler
 713              	.LVL42:
 714 00ee C3E7     		b	.L37
 715              	.L47:
  82:Core/Src/tim.c ****   }
 716              		.loc 1 82 5 view .LVU208
 717 00f0 FFF7FEFF 		bl	Error_Handler
 718              	.LVL43:
 719 00f4 CEE7     		b	.L38
 720              	.L48:
  86:Core/Src/tim.c ****   }
 721              		.loc 1 86 5 view .LVU209
 722 00f6 FFF7FEFF 		bl	Error_Handler
 723              	.LVL44:
 724 00fa D1E7     		b	.L39
 725              	.L49:
  90:Core/Src/tim.c ****   }
 726              		.loc 1 90 5 view .LVU210
 727 00fc FFF7FEFF 		bl	Error_Handler
 728              	.LVL45:
 729 0100 D4E7     		b	.L40
 730              	.L50:
 101:Core/Src/tim.c ****   }
 731              		.loc 1 101 5 view .LVU211
 732 0102 FFF7FEFF 		bl	Error_Handler
 733              	.LVL46:
 734 0106 E2E7     		b	.L41
 735              	.L52:
 736              		.align	2
 737              	.L51:
 738 0108 00000000 		.word	.LANCHOR2
 739 010c 00000140 		.word	1073807360
 740              		.cfi_endproc
 741              	.LFE216:
 743              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 744              		.align	1
 745              		.global	HAL_TIM_Base_MspDeInit
 746              		.syntax unified
 747              		.thumb
 748              		.thumb_func
 750              	HAL_TIM_Base_MspDeInit:
 751              	.LVL47:
 752              	.LFB221:
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 258:Core/Src/tim.c **** {
 753              		.loc 1 258 1 view -0
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 21


 754              		.cfi_startproc
 755              		@ args = 0, pretend = 0, frame = 0
 756              		@ frame_needed = 0, uses_anonymous_args = 0
 757              		.loc 1 258 1 is_stmt 0 view .LVU213
 758 0000 08B5     		push	{r3, lr}
 759              	.LCFI17:
 760              		.cfi_def_cfa_offset 8
 761              		.cfi_offset 3, -8
 762              		.cfi_offset 14, -4
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 763              		.loc 1 260 3 is_stmt 1 view .LVU214
 764              		.loc 1 260 20 is_stmt 0 view .LVU215
 765 0002 0368     		ldr	r3, [r0]
 766              		.loc 1 260 5 view .LVU216
 767 0004 124A     		ldr	r2, .L61
 768 0006 9342     		cmp	r3, r2
 769 0008 06D0     		beq	.L58
 261:Core/Src/tim.c ****   {
 262:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 265:Core/Src/tim.c ****     /* Peripheral clock disable */
 266:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 269:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_TRG_COM_TIM11_IRQn disable */
 271:Core/Src/tim.c ****     /**
 272:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_TRG_COM_TIM11_IRQn" interrupt
 273:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 274:Core/Src/tim.c ****     */
 275:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn); */
 276:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_TRG_COM_TIM11_IRQn disable */
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 281:Core/Src/tim.c ****   }
 282:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 770              		.loc 1 282 8 is_stmt 1 view .LVU217
 771              		.loc 1 282 10 is_stmt 0 view .LVU218
 772 000a 124A     		ldr	r2, .L61+4
 773 000c 9342     		cmp	r3, r2
 774 000e 0DD0     		beq	.L59
 283:Core/Src/tim.c ****   {
 284:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 287:Core/Src/tim.c ****     /* Peripheral clock disable */
 288:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 291:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 22


 295:Core/Src/tim.c ****   }
 296:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM11)
 775              		.loc 1 296 8 is_stmt 1 view .LVU219
 776              		.loc 1 296 10 is_stmt 0 view .LVU220
 777 0010 114A     		ldr	r2, .L61+8
 778 0012 9342     		cmp	r3, r2
 779 0014 14D0     		beq	.L60
 780              	.LVL48:
 781              	.L53:
 297:Core/Src/tim.c ****   {
 298:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 0 */
 299:Core/Src/tim.c **** 
 300:Core/Src/tim.c ****   /* USER CODE END TIM11_MspDeInit 0 */
 301:Core/Src/tim.c ****     /* Peripheral clock disable */
 302:Core/Src/tim.c ****     __HAL_RCC_TIM11_CLK_DISABLE();
 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c ****     /* TIM11 interrupt Deinit */
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11:TIM1_TRG_COM_TIM11_IRQn disable */
 306:Core/Src/tim.c ****     /**
 307:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_TRG_COM_TIM11_IRQn" interrupt
 308:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 309:Core/Src/tim.c ****     */
 310:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn); */
 311:Core/Src/tim.c ****   /* USER CODE END TIM11:TIM1_TRG_COM_TIM11_IRQn disable */
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE END TIM11_MspDeInit 1 */
 316:Core/Src/tim.c ****   }
 317:Core/Src/tim.c **** }
 782              		.loc 1 317 1 view .LVU221
 783 0016 08BD     		pop	{r3, pc}
 784              	.LVL49:
 785              	.L58:
 266:Core/Src/tim.c **** 
 786              		.loc 1 266 5 is_stmt 1 view .LVU222
 787 0018 02F59C32 		add	r2, r2, #79872
 788 001c 536C     		ldr	r3, [r2, #68]
 789 001e 23F00103 		bic	r3, r3, #1
 790 0022 5364     		str	r3, [r2, #68]
 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_TRG_COM_TIM11_IRQn disable */
 791              		.loc 1 269 5 view .LVU223
 792 0024 1920     		movs	r0, #25
 793              	.LVL50:
 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_TRG_COM_TIM11_IRQn disable */
 794              		.loc 1 269 5 is_stmt 0 view .LVU224
 795 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 796              	.LVL51:
 797 002a F4E7     		b	.L53
 798              	.LVL52:
 799              	.L59:
 288:Core/Src/tim.c **** 
 800              		.loc 1 288 5 is_stmt 1 view .LVU225
 801 002c 02F50D32 		add	r2, r2, #144384
 802 0030 136C     		ldr	r3, [r2, #64]
 803 0032 23F00203 		bic	r3, r3, #2
 804 0036 1364     		str	r3, [r2, #64]
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 23


 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 805              		.loc 1 291 5 view .LVU226
 806 0038 1D20     		movs	r0, #29
 807              	.LVL53:
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 808              		.loc 1 291 5 is_stmt 0 view .LVU227
 809 003a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 810              	.LVL54:
 811 003e EAE7     		b	.L53
 812              	.LVL55:
 813              	.L60:
 302:Core/Src/tim.c **** 
 814              		.loc 1 302 5 is_stmt 1 view .LVU228
 815 0040 02F57042 		add	r2, r2, #61440
 816 0044 536C     		ldr	r3, [r2, #68]
 817 0046 23F48023 		bic	r3, r3, #262144
 818 004a 5364     		str	r3, [r2, #68]
 819              		.loc 1 317 1 is_stmt 0 view .LVU229
 820 004c E3E7     		b	.L53
 821              	.L62:
 822 004e 00BF     		.align	2
 823              	.L61:
 824 0050 00000140 		.word	1073807360
 825 0054 00040040 		.word	1073742848
 826 0058 00480140 		.word	1073825792
 827              		.cfi_endproc
 828              	.LFE221:
 830              		.global	htim11
 831              		.global	htim3
 832              		.global	htim1
 833              		.section	.bss.htim1,"aw",%nobits
 834              		.align	2
 835              		.set	.LANCHOR2,. + 0
 838              	htim1:
 839 0000 00000000 		.space	72
 839      00000000 
 839      00000000 
 839      00000000 
 839      00000000 
 840              		.section	.bss.htim11,"aw",%nobits
 841              		.align	2
 842              		.set	.LANCHOR1,. + 0
 845              	htim11:
 846 0000 00000000 		.space	72
 846      00000000 
 846      00000000 
 846      00000000 
 846      00000000 
 847              		.section	.bss.htim3,"aw",%nobits
 848              		.align	2
 849              		.set	.LANCHOR0,. + 0
 852              	htim3:
 853 0000 00000000 		.space	72
 853      00000000 
 853      00000000 
 853      00000000 
 853      00000000 
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 24


 854              		.text
 855              	.Letext0:
 856              		.file 2 "c:\\tools\\arm\\arm-none-eabi\\include\\machine\\_default_types.h"
 857              		.file 3 "c:\\tools\\arm\\arm-none-eabi\\include\\sys\\_stdint.h"
 858              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 859              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 860              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 861              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 862              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 863              		.file 9 "Core/Inc/tim.h"
 864              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 865              		.file 11 "Core/Inc/main.h"
 866              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 867              		.file 13 "<built-in>"
ARM GAS  C:\Users\green\AppData\Local\Temp\ccIL5w8k.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:20     .text.MX_TIM3_Init:00000000 $t
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:26     .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:138    .text.MX_TIM3_Init:00000068 $d
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:144    .text.MX_TIM11_Init:00000000 $t
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:150    .text.MX_TIM11_Init:00000000 MX_TIM11_Init
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:202    .text.MX_TIM11_Init:00000028 $d
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:208    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:214    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:369    .text.HAL_TIM_Base_MspInit:000000a8 $d
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:377    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:383    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:470    .text.HAL_TIM_MspPostInit:00000050 $d
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:477    .text.MX_TIM1_Init:00000000 $t
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:483    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:738    .text.MX_TIM1_Init:00000108 $d
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:744    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:750    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:824    .text.HAL_TIM_Base_MspDeInit:00000050 $d
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:845    .bss.htim11:00000000 htim11
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:852    .bss.htim3:00000000 htim3
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:838    .bss.htim1:00000000 htim1
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:834    .bss.htim1:00000000 $d
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:841    .bss.htim11:00000000 $d
C:\Users\green\AppData\Local\Temp\ccIL5w8k.s:848    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
