//
// Scenario MAX_STATIC_01
// Test of MAX7219 CMD DECOD Block
//
//
// Aim of test : Load RAM with defined files and check if the pattern is well displayed in transcript
//
--

// == Load RAM with a defined File ==
MODELSIM_CMD "mem load -i /home/jorisp/GitHub/VHDL_code/MAX7219/stimulis/max7219_ram_pattern_0.mem -format mti /tb_top/i_dut/tdpram_inst_0/v_ram"


WTR RST_N
WAIT 100 ns


// ENABLE Function

SET EN 1

// == Init Memory with MAX7219 Configuration for 8 Matrix ==
// Done via Do file



// == SET START and STOP PTR ==

SET START_PTR 0
SET LAST_PTR 0x68

WTRS CLK
SET PTR_VAL 1
WTRS CLK
SET PTR_VAL 0

// ============================




// == Wait for the end of the transfert and Display registers

WTR PTR_EQUALITY 1 ms

SET DISPLAY_REG_MATRIX_N 0xFF
WAIT 1 us

SET DISPLAY_SCREEN_MATRIX 1
WAIT 1 us

SET DISPLAY_REG_MATRIX_N 0
SET DISPLAY_SCREEN_MATRIX 0

// => Check Registers and screen in transcript


WAIT 10 us


// == Load RAM with a defined File ==
MODELSIM_CMD "mem load -i /home/jorisp/GitHub/VHDL_code/MAX7219/stimulis/max7219_ram_pattern_1.mem -format mti /tb_top/i_dut/tdpram_inst_0/v_ram"

// == SET START and STOP PTR ==

SET START_PTR 0
SET LAST_PTR 0x68

WTRS CLK
SET PTR_VAL 1
WTRS CLK
SET PTR_VAL 0

// ============================

// == Wait for the end of the transfert and Display registers

WTR PTR_EQUALITY 1 ms

SET DISPLAY_SCREEN_MATRIX 1
WAIT 1 us

SET DISPLAY_SCREEN_MATRIX 0

// => Check Registers and screen in transcript
// ============================


WAIT 10 us


// == Load RAM with a defined File ==
MODELSIM_CMD "mem load -i /home/jorisp/GitHub/VHDL_code/MAX7219/stimulis/max7219_ram_pattern_2.mem -format mti /tb_top/i_dut/tdpram_inst_0/v_ram"

// == SET START and STOP PTR ==

SET START_PTR 0
SET LAST_PTR 0x68

WTRS CLK
SET PTR_VAL 1
WTRS CLK
SET PTR_VAL 0

// ============================

// == Wait for the end of the transfert and Display registers

WTR PTR_EQUALITY 1 ms

SET DISPLAY_SCREEN_MATRIX 1
WAIT 1 us

SET DISPLAY_SCREEN_MATRIX 0

// => Check Registers and screen in transcript
// ============================


WAIT 10 us


// == Load RAM with a defined File ==
MODELSIM_CMD "mem load -i /home/jorisp/GitHub/VHDL_code/MAX7219/stimulis/max7219_ram_pattern_3.mem -format mti /tb_top/i_dut/tdpram_inst_0/v_ram"

// == SET START and STOP PTR ==

SET START_PTR 0
SET LAST_PTR 0x68

WTRS CLK
SET PTR_VAL 1
WTRS CLK
SET PTR_VAL 0

// ============================

// == Wait for the end of the transfert and Display registers

WTR PTR_EQUALITY 1 ms

SET DISPLAY_SCREEN_MATRIX 1
WAIT 1 us

SET DISPLAY_SCREEN_MATRIX 0

// => Check Registers and screen in transcript
// ============================


WAIT 10 us


// == Load RAM with a defined File ==
MODELSIM_CMD "mem load -i /home/jorisp/GitHub/VHDL_code/MAX7219/stimulis/max7219_ram_pattern_4.mem -format mti /tb_top/i_dut/tdpram_inst_0/v_ram"

// == SET START and STOP PTR ==

SET START_PTR 0
SET LAST_PTR 0x68

WTRS CLK
SET PTR_VAL 1
WTRS CLK
SET PTR_VAL 0

// ============================

// == Wait for the end of the transfert and Display registers

WTR PTR_EQUALITY 1 ms

SET DISPLAY_SCREEN_MATRIX 1
WAIT 1 us

SET DISPLAY_SCREEN_MATRIX 0

// => Check Registers and screen in transcript
// ============================

END_TEST
