{
	"DESIGN_NAME": "tt_um_FriedrichWu_dffram_demo",
	"VERILOG_FILES": ["src/tt_um_FriedrichWu_dffram_demo.v"],
	"EXTRA_VERILOG_MODELS": ["src/RAM8.v"],
  
	"FP_PDN_CHECK_NODES": false,
	"FP_PDN_VOFFSET": 26.32,
	"FP_PDN_CFG": "pdn_cfg.tcl",
	"MAGIC_LEF_WRITE_USE_GDS": true,
	"MAGIC_WRITE_LEF_PINONLY": true,
  
	"MACROS": {
	  "RAM8": {
		"instances": {
		  "ram_ins": {
			"location": [10, 10],
			"orientation": "N"
		  }
		},
		"gds": ["dir::macros/gds/RAM8.gds"],
		"lef": ["dir::macros/lef/RAM8.lef"],
		"nl": ["dir::macros/nl/RAM8.nl.v"],
		"spef": {
		  "min_*": ["dir::macros/spef/min_/RAM8.min.spef"],
		  "nom_*": ["dir::macros/spef/nom_/RAM8.nom.spef"],
		  "max_*": ["dir::macros/spef/max_/RAM8.max.spef"]
		},
		"lib": {
		  "min_tt_025C_1v80": "dir::macros/lib/min_tt_025C_1v80/RAM8__min_tt_025C_1v80.lib",
		  "min_ff_n40C_1v95": "dir::macros/lib/min_ff_n40C_1v95/RAM8__min_ff_n40C_1v95.lib",
		  "max_ff_n40C_1v95": "dir::macros/lib/max_ff_n40C_1v95/RAM8__max_ff_n40C_1v95.lib",
		  "nom_tt_025C_1v80": "dir::macros/lib/nom_tt_025C_1v80/RAM8__nom_tt_025C_1v80.lib",
		  "min_ss_100C_1v60": "dir::macros/lib/min_ss_100C_1v60/RAM8__min_ss_100C_1v60.lib",
		  "max_ss_100C_1v60": "dir::macros/lib/max_ss_100C_1v60/RAM8__max_ss_100C_1v60.lib",
		  "max_tt_025C_1v80": "dir::macros/lib/max_tt_025C_1v80/RAM8__max_tt_025C_1v80.lib",
		  "nom_ss_100C_1v60": "dir::macros/lib/nom_ss_100C_1v60/RAM8__nom_ss_100C_1v60.lib",
		  "nom_ff_n40C_1v95": "dir::macros/lib/nom_ff_n40C_1v95/RAM8__nom_ff_n40C_1v95.lib"
		}
	  }
	},
  
	"FP_SIZING": "absolute",
	"DIE_AREA": [0, 0, 508.76, 225.76],
	"FP_DEF_TEMPLATE": "dir::tt/def/tt_block_3x2_pg.def",
  
	"//": "MAGIC_DEF_LABELS may cause issues with LVS",
	"MAGIC_DEF_LABELS": false,
  
	"//": "use alternative efabless decap cells to solve LI density issue",
	"DECAP_CELL": [
	  "sky130_fd_sc_hd__decap_3",
	  "sky130_fd_sc_hd__decap_4",
	  "sky130_fd_sc_hd__decap_6",
	  "sky130_fd_sc_hd__decap_8",
	  "sky130_ef_sc_hd__decap_12"
	],
  
	"//": "period is in ns, so 20ns == 50mHz",
	"CLOCK_PERIOD": 20,
	"CLOCK_PORT": "clk",
  
	"//": "don't use power rings or met5",
	"DESIGN_IS_CORE": false,
	"RT_MAX_LAYER": "met4",
  
	"//": "reduce wasted space",
	"TOP_MARGIN_MULT": 1,
	"BOTTOM_MARGIN_MULT": 1,
	"LEFT_MARGIN_MULT": 6,
	"RIGHT_MARGIN_MULT": 6
  }