<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: ITM_Type Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">ITM_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="ITM_Type" -->
<p>Structure type to access the Instrumentation Trace Macrocell Register (ITM).  
 <a href="struct_i_t_m___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>&gt;</code></p>

<p><a href="struct_i_t_m___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#abea77b06775d325e5f6f46203f582433">u8</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">u16</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a6882fa5af67ef5c5dfb433b3b68939df">u32</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a18f9cfc5566af765bfbb8bd4c79d62fb">PORT</a> [32]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a7ae8e70370c3b26d19fd327d9dcb4d"></a><!-- doxytag: member="ITM_Type::RESERVED0" ref="a8a7ae8e70370c3b26d19fd327d9dcb4d" args="[864]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [864]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a91a040e1b162e1128ac1e852b4a0e589">TER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9cd5e2de58b106e60c071fde97df796"></a><!-- doxytag: member="ITM_Type::RESERVED1" ref="ac9cd5e2de58b106e60c071fde97df796" args="[15]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [15]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a93b480aac6da620bbb611212186d47fa">TPR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a043ed85023380f4b8a84cb234648758f"></a><!-- doxytag: member="ITM_Type::RESERVED2" ref="a043ed85023380f4b8a84cb234648758f" args="[15]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [15]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a58f169e1aa40a9b8afb6296677c3bb45">TCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a907d9afa6e2a69b5bcd6459d4b6dba59"></a><!-- doxytag: member="ITM_Type::RESERVED3" ref="a907d9afa6e2a69b5bcd6459d4b6dba59" args="[29]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [29]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#afd0e0c051acd3f6187794a4e8dc7e7ea">IWR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a212a614a8d5f2595e5eb049e5143c739">IRR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ab2e87d8bb0e3ce9b8e0e4a6a6695228a">IMCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c6eb07b3a04a32a7fce6a97ea671d63"></a><!-- doxytag: member="ITM_Type::RESERVED4" ref="a2c6eb07b3a04a32a7fce6a97ea671d63" args="[43]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [43]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a97840d39a9c63331e3689b5fa69175e9">LAR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#aaa0515b1f6dd5e7d90b61ef67d8de77b">LSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4c25e1a29587506b4802bc48b23b3ee"></a><!-- doxytag: member="ITM_Type::RESERVED5" ref="aa4c25e1a29587506b4802bc48b23b3ee" args="[6]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [6]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#accfc7de00b0eaba0301e8f4553f70512">PID4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a9353055ceb7024e07d59248e54502cb9">PID5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a755c0ec919e7dbb5f7ff05c8b56a3383">PID6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#aa31ca6bb4b749201321b23d0dbbe0704">PID7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ab69ade751350a7758affdfe396517535">PID0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a30e87ec6f93ecc9fe4f135ca8b068990">PID1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ae139d2e588bb382573ffcce3625a88cd">PID2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#af006ee26c7e61c9a3712a80ac74a6cf3">PID3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a413f3bb0a15222e5f38fca4baeef14f6">CID0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a5f7d524b71f49e444ff0d1d52b3c3565">CID1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#adee4ccce1429db8b5db3809c4539f876">CID2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a0e7aa199619cc7ac6baddff9600aa52e">CID3</a></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#abea77b06775d325e5f6f46203f582433">u8</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">u16</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a6882fa5af67ef5c5dfb433b3b68939df">u32</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ab99e26d76767794866f46c666e5bdfb4">PORT</a> [32]</td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#abea77b06775d325e5f6f46203f582433">u8</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">u16</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a6882fa5af67ef5c5dfb433b3b68939df">u32</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a1d6903a71c216b5046da9873870ead17">PORT</a> [32]</td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#abea77b06775d325e5f6f46203f582433">u8</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">u16</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a6882fa5af67ef5c5dfb433b3b68939df">u32</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#afa695aae113e752cb12a7a514175523d">PORT</a> [32]</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Structure type to access the Instrumentation Trace Macrocell Register (ITM). </p>
</div><hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a413f3bb0a15222e5f38fca4baeef14f6"></a><!-- doxytag: member="ITM_Type::CID0" ref="a413f3bb0a15222e5f38fca4baeef14f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a413f3bb0a15222e5f38fca4baeef14f6">ITM_Type::CID0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 </p>

</div>
</div>
<a class="anchor" id="a5f7d524b71f49e444ff0d1d52b3c3565"></a><!-- doxytag: member="ITM_Type::CID1" ref="a5f7d524b71f49e444ff0d1d52b3c3565" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a5f7d524b71f49e444ff0d1d52b3c3565">ITM_Type::CID1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 </p>

</div>
</div>
<a class="anchor" id="adee4ccce1429db8b5db3809c4539f876"></a><!-- doxytag: member="ITM_Type::CID2" ref="adee4ccce1429db8b5db3809c4539f876" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#adee4ccce1429db8b5db3809c4539f876">ITM_Type::CID2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 </p>

</div>
</div>
<a class="anchor" id="a0e7aa199619cc7ac6baddff9600aa52e"></a><!-- doxytag: member="ITM_Type::CID3" ref="a0e7aa199619cc7ac6baddff9600aa52e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a0e7aa199619cc7ac6baddff9600aa52e">ITM_Type::CID3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFFC (R/ ) ITM Component Identification Register #3 </p>

</div>
</div>
<a class="anchor" id="ab2e87d8bb0e3ce9b8e0e4a6a6695228a"></a><!-- doxytag: member="ITM_Type::IMCR" ref="ab2e87d8bb0e3ce9b8e0e4a6a6695228a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ab2e87d8bb0e3ce9b8e0e4a6a6695228a">ITM_Type::IMCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xF00 (R/W) ITM Integration Mode Control Register </p>

</div>
</div>
<a class="anchor" id="a212a614a8d5f2595e5eb049e5143c739"></a><!-- doxytag: member="ITM_Type::IRR" ref="a212a614a8d5f2595e5eb049e5143c739" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a212a614a8d5f2595e5eb049e5143c739">ITM_Type::IRR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xEFC (R/ ) ITM Integration Read Register </p>

</div>
</div>
<a class="anchor" id="afd0e0c051acd3f6187794a4e8dc7e7ea"></a><!-- doxytag: member="ITM_Type::IWR" ref="afd0e0c051acd3f6187794a4e8dc7e7ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_i_t_m___type.html#afd0e0c051acd3f6187794a4e8dc7e7ea">ITM_Type::IWR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xEF8 ( /W) ITM Integration Write Register </p>

</div>
</div>
<a class="anchor" id="a97840d39a9c63331e3689b5fa69175e9"></a><!-- doxytag: member="ITM_Type::LAR" ref="a97840d39a9c63331e3689b5fa69175e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a97840d39a9c63331e3689b5fa69175e9">ITM_Type::LAR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFB0 ( /W) ITM Lock Access Register </p>

</div>
</div>
<a class="anchor" id="aaa0515b1f6dd5e7d90b61ef67d8de77b"></a><!-- doxytag: member="ITM_Type::LSR" ref="aaa0515b1f6dd5e7d90b61ef67d8de77b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#aaa0515b1f6dd5e7d90b61ef67d8de77b">ITM_Type::LSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFB4 (R/ ) ITM Lock Status Register </p>

</div>
</div>
<a class="anchor" id="ab69ade751350a7758affdfe396517535"></a><!-- doxytag: member="ITM_Type::PID0" ref="ab69ade751350a7758affdfe396517535" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ab69ade751350a7758affdfe396517535">ITM_Type::PID0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 </p>

</div>
</div>
<a class="anchor" id="a30e87ec6f93ecc9fe4f135ca8b068990"></a><!-- doxytag: member="ITM_Type::PID1" ref="a30e87ec6f93ecc9fe4f135ca8b068990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a30e87ec6f93ecc9fe4f135ca8b068990">ITM_Type::PID1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 </p>

</div>
</div>
<a class="anchor" id="ae139d2e588bb382573ffcce3625a88cd"></a><!-- doxytag: member="ITM_Type::PID2" ref="ae139d2e588bb382573ffcce3625a88cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ae139d2e588bb382573ffcce3625a88cd">ITM_Type::PID2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 </p>

</div>
</div>
<a class="anchor" id="af006ee26c7e61c9a3712a80ac74a6cf3"></a><!-- doxytag: member="ITM_Type::PID3" ref="af006ee26c7e61c9a3712a80ac74a6cf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#af006ee26c7e61c9a3712a80ac74a6cf3">ITM_Type::PID3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 </p>

</div>
</div>
<a class="anchor" id="accfc7de00b0eaba0301e8f4553f70512"></a><!-- doxytag: member="ITM_Type::PID4" ref="accfc7de00b0eaba0301e8f4553f70512" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#accfc7de00b0eaba0301e8f4553f70512">ITM_Type::PID4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 </p>

</div>
</div>
<a class="anchor" id="a9353055ceb7024e07d59248e54502cb9"></a><!-- doxytag: member="ITM_Type::PID5" ref="a9353055ceb7024e07d59248e54502cb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a9353055ceb7024e07d59248e54502cb9">ITM_Type::PID5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 </p>

</div>
</div>
<a class="anchor" id="a755c0ec919e7dbb5f7ff05c8b56a3383"></a><!-- doxytag: member="ITM_Type::PID6" ref="a755c0ec919e7dbb5f7ff05c8b56a3383" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a755c0ec919e7dbb5f7ff05c8b56a3383">ITM_Type::PID6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 </p>

</div>
</div>
<a class="anchor" id="aa31ca6bb4b749201321b23d0dbbe0704"></a><!-- doxytag: member="ITM_Type::PID7" ref="aa31ca6bb4b749201321b23d0dbbe0704" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#aa31ca6bb4b749201321b23d0dbbe0704">ITM_Type::PID7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 </p>

</div>
</div>
<a class="anchor" id="afa695aae113e752cb12a7a514175523d"></a><!-- doxytag: member="ITM_Type::PORT" ref="afa695aae113e752cb12a7a514175523d" args="[32]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... }    <a class="el" href="struct_i_t_m___type.html#a18f9cfc5566af765bfbb8bd4c79d62fb">ITM_Type::PORT</a>[32]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus <a class="el" href="struct_port.html" title="PORT hardware registers.">Port</a> Registers </p>

</div>
</div>
<a class="anchor" id="a18f9cfc5566af765bfbb8bd4c79d62fb"></a><!-- doxytag: member="ITM_Type::PORT" ref="a18f9cfc5566af765bfbb8bd4c79d62fb" args="[32]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... }    <a class="el" href="struct_i_t_m___type.html#a18f9cfc5566af765bfbb8bd4c79d62fb">ITM_Type::PORT</a>[32]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus <a class="el" href="struct_port.html" title="PORT hardware registers.">Port</a> Registers </p>

</div>
</div>
<a class="anchor" id="ab99e26d76767794866f46c666e5bdfb4"></a><!-- doxytag: member="ITM_Type::PORT" ref="ab99e26d76767794866f46c666e5bdfb4" args="[32]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... }    <a class="el" href="struct_i_t_m___type.html#a18f9cfc5566af765bfbb8bd4c79d62fb">ITM_Type::PORT</a>[32]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus <a class="el" href="struct_port.html" title="PORT hardware registers.">Port</a> Registers </p>

</div>
</div>
<a class="anchor" id="a1d6903a71c216b5046da9873870ead17"></a><!-- doxytag: member="ITM_Type::PORT" ref="a1d6903a71c216b5046da9873870ead17" args="[32]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... }    <a class="el" href="struct_i_t_m___type.html#a18f9cfc5566af765bfbb8bd4c79d62fb">ITM_Type::PORT</a>[32]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus <a class="el" href="struct_port.html" title="PORT hardware registers.">Port</a> Registers </p>

</div>
</div>
<a class="anchor" id="a58f169e1aa40a9b8afb6296677c3bb45"></a><!-- doxytag: member="ITM_Type::TCR" ref="a58f169e1aa40a9b8afb6296677c3bb45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a58f169e1aa40a9b8afb6296677c3bb45">ITM_Type::TCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xE80 (R/W) ITM Trace Control Register </p>

</div>
</div>
<a class="anchor" id="a91a040e1b162e1128ac1e852b4a0e589"></a><!-- doxytag: member="ITM_Type::TER" ref="a91a040e1b162e1128ac1e852b4a0e589" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a91a040e1b162e1128ac1e852b4a0e589">ITM_Type::TER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xE00 (R/W) ITM Trace Enable Register </p>

</div>
</div>
<a class="anchor" id="a93b480aac6da620bbb611212186d47fa"></a><!-- doxytag: member="ITM_Type::TPR" ref="a93b480aac6da620bbb611212186d47fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a93b480aac6da620bbb611212186d47fa">ITM_Type::TPR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0xE40 (R/W) ITM Trace Privilege Register </p>

</div>
</div>
<a class="anchor" id="a12aa4eb4d9dcb589a5d953c836f4e8f4"></a><!-- doxytag: member="ITM_Type::u16" ref="a12aa4eb4d9dcb589a5d953c836f4e8f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t <a class="el" href="struct_i_t_m___type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">ITM_Type::u16</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus <a class="el" href="struct_port.html" title="PORT hardware registers.">Port</a> 16-bit </p>

</div>
</div>
<a class="anchor" id="a6882fa5af67ef5c5dfb433b3b68939df"></a><!-- doxytag: member="ITM_Type::u32" ref="a6882fa5af67ef5c5dfb433b3b68939df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a6882fa5af67ef5c5dfb433b3b68939df">ITM_Type::u32</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus <a class="el" href="struct_port.html" title="PORT hardware registers.">Port</a> 32-bit </p>

</div>
</div>
<a class="anchor" id="abea77b06775d325e5f6f46203f582433"></a><!-- doxytag: member="ITM_Type::u8" ref="abea77b06775d325e5f6f46203f582433" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t <a class="el" href="struct_i_t_m___type.html#abea77b06775d325e5f6f46203f582433">ITM_Type::u8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus <a class="el" href="struct_port.html" title="PORT hardware registers.">Port</a> 8-bit </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__cm7_8h_source.html">core_cm7.h</a></li>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="core__sc300_8h_source.html">core_sc300.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:17 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
