git clone --depth 1 --no-tags https://github.com/kylezenarosa/CPU_Datapath_CSC142_Term_Project.git f:/verilog_sva_gh_scraper/data/full_repos/322936690
git clone --depth 1 --no-tags https://github.com/rohanrajnair/pipelined-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/322995520
git clone --depth 1 --no-tags https://github.com/nikanika0221/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/322847380
git clone --depth 1 --no-tags https://github.com/JieHong-Liu/FPGA-SNAKE-GAME.git f:/verilog_sva_gh_scraper/data/full_repos/324714530
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/MooreFSM.git f:/verilog_sva_gh_scraper/data/full_repos/324132694
git clone --depth 1 --no-tags https://github.com/xiao-eryu/test.git f:/verilog_sva_gh_scraper/data/full_repos/324891064
git clone --depth 1 --no-tags https://github.com/Niuyuhang03/BUAA_PCO.git f:/verilog_sva_gh_scraper/data/full_repos/325995326
git clone --depth 1 --no-tags https://github.com/raps500/MAX10_ADC.git f:/verilog_sva_gh_scraper/data/full_repos/325997181
git clone --depth 1 --no-tags https://github.com/drhodes/structural-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/326292832
git clone --depth 1 --no-tags https://github.com/BenAndrew310/dcl_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/326352070
git clone --depth 1 --no-tags https://github.com/oscaarrhernandez/ContadorBiestablesJK.git f:/verilog_sva_gh_scraper/data/full_repos/326301290
git clone --depth 1 --no-tags https://github.com/Khaled-Pr/BCD_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/326504150
git clone --depth 1 --no-tags https://github.com/Mahesh-Jasti/HDLbits-Verilog-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/328226414
git clone --depth 1 --no-tags https://github.com/lkzeric/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/328338369
git clone --depth 1 --no-tags https://github.com/h2570su/FPGA_HanoiTower.git f:/verilog_sva_gh_scraper/data/full_repos/328293067
git clone --depth 1 --no-tags https://github.com/XiaoyuZhou1106/csc258-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/325466120
git clone --depth 1 --no-tags https://github.com/parsanoori/Logic-Circuit-Project.git f:/verilog_sva_gh_scraper/data/full_repos/330777497
git clone --depth 1 --no-tags https://github.com/rishubn/ascon_bluelight.git f:/verilog_sva_gh_scraper/data/full_repos/326800223
git clone --depth 1 --no-tags https://github.com/SemQ20/fpga_practice.git f:/verilog_sva_gh_scraper/data/full_repos/327083845
git clone --depth 1 --no-tags https://github.com/hi7/P9C.git f:/verilog_sva_gh_scraper/data/full_repos/327139597
git clone --depth 1 --no-tags https://github.com/iliyankrastanov/Verilog_Exercises.git f:/verilog_sva_gh_scraper/data/full_repos/329312810
git clone --depth 1 --no-tags https://github.com/LDL-final-project/Final-LDL.git f:/verilog_sva_gh_scraper/data/full_repos/327538198
git clone --depth 1 --no-tags https://github.com/Nsinha23/One_Time_Pad_Security.git f:/verilog_sva_gh_scraper/data/full_repos/328305060
git clone --depth 1 --no-tags https://github.com/LCH030/LogicDesign_Final.git f:/verilog_sva_gh_scraper/data/full_repos/328940823
git clone --depth 1 --no-tags https://github.com/saramkhalaf/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/328558188
git clone --depth 1 --no-tags https://github.com/Anthon1e/ARC4-Decryption-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/328530939
git clone --depth 1 --no-tags https://github.com/banne2266/Dlab-FinalProject-PickachuVolleyball.git f:/verilog_sva_gh_scraper/data/full_repos/330890973
git clone --depth 1 --no-tags https://github.com/banne2266/Dlab-NCTU-2019.git f:/verilog_sva_gh_scraper/data/full_repos/330879039
git clone --depth 1 --no-tags https://github.com/alainlou/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/330234055
git clone --depth 1 --no-tags https://github.com/Uncle-Road/CS207_Project.git f:/verilog_sva_gh_scraper/data/full_repos/330191032
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/331099707
git clone --depth 1 --no-tags https://github.com/kcrompton/test.git f:/verilog_sva_gh_scraper/data/full_repos/330589808
git clone --depth 1 --no-tags https://github.com/sriramb2000/CSM152A-F20.git f:/verilog_sva_gh_scraper/data/full_repos/330898848
git clone --depth 1 --no-tags https://github.com/nr-electronics/ARM_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/330407981
git clone --depth 1 --no-tags https://github.com/yope/cpuv2.git f:/verilog_sva_gh_scraper/data/full_repos/330405985
git clone --depth 1 --no-tags https://github.com/alpcihan/basys-fpga-board-atm.git f:/verilog_sva_gh_scraper/data/full_repos/330214013
git clone --depth 1 --no-tags https://github.com/ninkovicr/VLSI-Vedic-Multiplier-4x4-.git f:/verilog_sva_gh_scraper/data/full_repos/325121640
git clone --depth 1 --no-tags https://github.com/gcgeng/FPGAFruitNinja.git f:/verilog_sva_gh_scraper/data/full_repos/325016168
git clone --depth 1 --no-tags https://github.com/MomenK/FIFO_USB.git f:/verilog_sva_gh_scraper/data/full_repos/327691753
git clone --depth 1 --no-tags https://github.com/stefantionieren/FPGA-game.git f:/verilog_sva_gh_scraper/data/full_repos/329823232
git clone --depth 1 --no-tags https://github.com/pan402945786/embedded-course.git f:/verilog_sva_gh_scraper/data/full_repos/324557991
git clone --depth 1 --no-tags https://github.com/Er-Darshil/32-BIT-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/324730269
git clone --depth 1 --no-tags https://github.com/leonbeier/TensorflowToFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/324525320
git clone --depth 1 --no-tags https://github.com/iAmALai/MIPS_Multi_Cycle_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/325503374
git clone --depth 1 --no-tags https://github.com/Xyedo/Reaction-time.git f:/verilog_sva_gh_scraper/data/full_repos/329284342
git clone --depth 1 --no-tags https://github.com/sharmavins23/Analog-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/328808568
git clone --depth 1 --no-tags https://github.com/andrewl6097/doomcore.git f:/verilog_sva_gh_scraper/data/full_repos/328776719
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/Verilog-For-Sequence-Dectection.git f:/verilog_sva_gh_scraper/data/full_repos/329181714
git clone --depth 1 --no-tags https://github.com/akkshatsharmaa/32bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/329641969
git clone --depth 1 --no-tags https://github.com/skyleaworlder/Mips-CPU31.git f:/verilog_sva_gh_scraper/data/full_repos/325931953
git clone --depth 1 --no-tags https://github.com/IHannibal/learngit.git f:/verilog_sva_gh_scraper/data/full_repos/325761839
git clone --depth 1 --no-tags https://github.com/bhargav-s-271100/Advanced-Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/326055145
git clone --depth 1 --no-tags https://github.com/metehanertan/Single-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/326190636
git clone --depth 1 --no-tags https://github.com/erik-fox/QuestaSimTest.git f:/verilog_sva_gh_scraper/data/full_repos/327505320
git clone --depth 1 --no-tags https://github.com/SebastianCubides/CONTROL-DE-DESINFECCION-Y-ACCESO.git f:/verilog_sva_gh_scraper/data/full_repos/321833979
git clone --depth 1 --no-tags https://github.com/kingkwon/week_10.git f:/verilog_sva_gh_scraper/data/full_repos/322582203
git clone --depth 1 --no-tags https://github.com/zhoukuscedu/Tic-Tac-Toe-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/322088042
git clone --depth 1 --no-tags https://github.com/affanabbasi/G_Skywater130nm_1stTO4.git f:/verilog_sva_gh_scraper/data/full_repos/321915930
git clone --depth 1 --no-tags https://github.com/81reap/WISC-SP13.git f:/verilog_sva_gh_scraper/data/full_repos/324248917
git clone --depth 1 --no-tags https://github.com/este2897/RISC-V-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/328016736
git clone --depth 1 --no-tags https://github.com/leo-Ne/FPGACourseNotes.git f:/verilog_sva_gh_scraper/data/full_repos/323622231
git clone --depth 1 --no-tags https://github.com/TechFrnds/Verilog-programs.git f:/verilog_sva_gh_scraper/data/full_repos/324770695
git clone --depth 1 --no-tags https://github.com/imasavior/26-fianlproject.git f:/verilog_sva_gh_scraper/data/full_repos/329832203
git clone --depth 1 --no-tags https://github.com/Komalika-minkstas/HardwareModelingInVerilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/330349385
git clone --depth 1 --no-tags https://github.com/Qiaodongfpga/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/330418134
git clone --depth 1 --no-tags https://github.com/damlasu/FBCPU.git f:/verilog_sva_gh_scraper/data/full_repos/328788906
git clone --depth 1 --no-tags https://github.com/blackbat35/CECS440.git f:/verilog_sva_gh_scraper/data/full_repos/327681752
git clone --depth 1 --no-tags https://github.com/aroshanineshat/LS013B7DH01_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/327782811
git clone --depth 1 --no-tags https://github.com/Ahmed-Mohamed7/SPI-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/330268059
git clone --depth 1 --no-tags https://github.com/moontree613/electronic_piano02.git f:/verilog_sva_gh_scraper/data/full_repos/322340610
git clone --depth 1 --no-tags https://github.com/mballance/caravel_fwpayload_dev.git f:/verilog_sva_gh_scraper/data/full_repos/322462376
git clone --depth 1 --no-tags https://github.com/ColinFang1009/SUSTech_CS207_finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/322191308
git clone --depth 1 --no-tags https://github.com/Ryuta339/ChiselImProc.git f:/verilog_sva_gh_scraper/data/full_repos/322187587
git clone --depth 1 --no-tags https://github.com/Chen-Line/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/321901385
git clone --depth 1 --no-tags https://github.com/hosniadel666/pci-endpiont.git f:/verilog_sva_gh_scraper/data/full_repos/321902667
git clone --depth 1 --no-tags https://github.com/abhineetaryansharan/dflipflop.git f:/verilog_sva_gh_scraper/data/full_repos/323284098
git clone --depth 1 --no-tags https://github.com/AhsanQureshi1997/FPGA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/323523100
git clone --depth 1 --no-tags https://github.com/varunsk00/RISC-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/322413131
git clone --depth 1 --no-tags https://github.com/RYANLMJ/uart_2.git f:/verilog_sva_gh_scraper/data/full_repos/330912224
git clone --depth 1 --no-tags https://github.com/connorlowe90/pacman-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/330868928
git clone --depth 1 --no-tags https://github.com/yenmeng/Single-Cycle-RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/331048261
git clone --depth 1 --no-tags https://github.com/shubhpatel9/32-bit-register-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/325893809
git clone --depth 1 --no-tags https://github.com/wzygzlm/asic_sfast_abmof.git f:/verilog_sva_gh_scraper/data/full_repos/326484148
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/Floating-point-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/326583349
git clone --depth 1 --no-tags https://github.com/Sahil280599/Verilog-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/325019823
git clone --depth 1 --no-tags https://github.com/JavierRodriguezM/Proyecto-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/325219811
git clone --depth 1 --no-tags https://github.com/animesh-sahu/16x1-mux-design.git f:/verilog_sva_gh_scraper/data/full_repos/325209309
git clone --depth 1 --no-tags https://github.com/mohamedashraftaha/AutomaticClockGating.git f:/verilog_sva_gh_scraper/data/full_repos/323901531
git clone --depth 1 --no-tags https://github.com/jybai/hierachical_memory_cpu_verilog_impl.git f:/verilog_sva_gh_scraper/data/full_repos/326938260
git clone --depth 1 --no-tags https://github.com/mohamr01/8237A-DMA-master.git f:/verilog_sva_gh_scraper/data/full_repos/327113590
git clone --depth 1 --no-tags https://github.com/akissu/arty-a7-uart.git f:/verilog_sva_gh_scraper/data/full_repos/326303977
git clone --depth 1 --no-tags https://github.com/hemantjunejaRD/UART.git f:/verilog_sva_gh_scraper/data/full_repos/324170232
git clone --depth 1 --no-tags https://github.com/mohamedashraftaha/RISCV-Processor-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/323907175
git clone --depth 1 --no-tags https://github.com/charliekelley21/ECE-3544-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/329148181
git clone --depth 1 --no-tags https://github.com/zongnanc/ece385_finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/330683635
git clone --depth 1 --no-tags https://github.com/bartpleiter/SGBtetrisAI.git f:/verilog_sva_gh_scraper/data/full_repos/323327393
git clone --depth 1 --no-tags https://github.com/GerardoVielma/ScrollingDigit.git f:/verilog_sva_gh_scraper/data/full_repos/324019400
git clone --depth 1 --no-tags https://github.com/mahmoud791/PCI-Target-device.git f:/verilog_sva_gh_scraper/data/full_repos/323150737
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/ComplexFloatingPoint.git f:/verilog_sva_gh_scraper/data/full_repos/324137932
git clone --depth 1 --no-tags https://github.com/kybli/ece385finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/322107383
