# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:40:29 on Oct 06,2022
# vlog -reportprogress 300 -work work exe_16.sv 
# -- Compiling module exe_16
# 
# Top level modules:
# 	exe_16
# End time: 21:40:29 on Oct 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:40:29 on Oct 06,2022
# vlog -reportprogress 300 -work work testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:40:29 on Oct 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 21:40:30 on Oct 06,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.exe_16(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'out1'. The port definition is at: exe_16.sv(24).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/mod_exe_16 File: testbench.sv Line: 10
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:41:57 on Oct 06,2022
# vlog -reportprogress 300 -work work exe_16.sv 
# -- Compiling module exe_16
# 
# Top level modules:
# 	exe_16
# End time: 21:41:57 on Oct 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:41:57 on Oct 06,2022
# vlog -reportprogress 300 -work work testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:41:57 on Oct 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:42:00 on Oct 06,2022, Elapsed time: 0:01:30
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 21:42:00 on Oct 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.exe_16(fast)
# End time: 21:42:54 on Oct 06,2022, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
