// Seed: 1300565157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = id_8;
  supply0 id_9 = 1;
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    input  wor  id_2
);
  id_4(
      .id_0(1'b0), .id_1(id_5)
  );
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
