
TDK_partial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003394  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  0800356c  0800356c  0001356c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800394c  0800394c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800394c  0800394c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800394c  0800394c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800394c  0800394c  0001394c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003950  08003950  00013950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003954  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  20000010  08003964  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  08003964  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d76f  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d68  00000000  00000000  0002d7af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  0002f518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b88  00000000  00000000  00030178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002099d  00000000  00000000  00030d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ce07  00000000  00000000  0005169d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8e52  00000000  00000000  0005e4a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001272f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036dc  00000000  00000000  00127348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003554 	.word	0x08003554

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	08003554 	.word	0x08003554

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	; 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	; 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__gedf2>:
 80007e4:	f04f 3cff 	mov.w	ip, #4294967295
 80007e8:	e006      	b.n	80007f8 <__cmpdf2+0x4>
 80007ea:	bf00      	nop

080007ec <__ledf2>:
 80007ec:	f04f 0c01 	mov.w	ip, #1
 80007f0:	e002      	b.n	80007f8 <__cmpdf2+0x4>
 80007f2:	bf00      	nop

080007f4 <__cmpdf2>:
 80007f4:	f04f 0c01 	mov.w	ip, #1
 80007f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800080e:	d01b      	beq.n	8000848 <__cmpdf2+0x54>
 8000810:	b001      	add	sp, #4
 8000812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000816:	bf0c      	ite	eq
 8000818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800081c:	ea91 0f03 	teqne	r1, r3
 8000820:	bf02      	ittt	eq
 8000822:	ea90 0f02 	teqeq	r0, r2
 8000826:	2000      	moveq	r0, #0
 8000828:	4770      	bxeq	lr
 800082a:	f110 0f00 	cmn.w	r0, #0
 800082e:	ea91 0f03 	teq	r1, r3
 8000832:	bf58      	it	pl
 8000834:	4299      	cmppl	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	bf2c      	ite	cs
 800083c:	17d8      	asrcs	r0, r3, #31
 800083e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000842:	f040 0001 	orr.w	r0, r0, #1
 8000846:	4770      	bx	lr
 8000848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800084c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000850:	d102      	bne.n	8000858 <__cmpdf2+0x64>
 8000852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000856:	d107      	bne.n	8000868 <__cmpdf2+0x74>
 8000858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800085c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000860:	d1d6      	bne.n	8000810 <__cmpdf2+0x1c>
 8000862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000866:	d0d3      	beq.n	8000810 <__cmpdf2+0x1c>
 8000868:	f85d 0b04 	ldr.w	r0, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <__aeabi_cdrcmple>:
 8000870:	4684      	mov	ip, r0
 8000872:	4610      	mov	r0, r2
 8000874:	4662      	mov	r2, ip
 8000876:	468c      	mov	ip, r1
 8000878:	4619      	mov	r1, r3
 800087a:	4663      	mov	r3, ip
 800087c:	e000      	b.n	8000880 <__aeabi_cdcmpeq>
 800087e:	bf00      	nop

08000880 <__aeabi_cdcmpeq>:
 8000880:	b501      	push	{r0, lr}
 8000882:	f7ff ffb7 	bl	80007f4 <__cmpdf2>
 8000886:	2800      	cmp	r0, #0
 8000888:	bf48      	it	mi
 800088a:	f110 0f00 	cmnmi.w	r0, #0
 800088e:	bd01      	pop	{r0, pc}

08000890 <__aeabi_dcmpeq>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff fff4 	bl	8000880 <__aeabi_cdcmpeq>
 8000898:	bf0c      	ite	eq
 800089a:	2001      	moveq	r0, #1
 800089c:	2000      	movne	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_dcmplt>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff ffea 	bl	8000880 <__aeabi_cdcmpeq>
 80008ac:	bf34      	ite	cc
 80008ae:	2001      	movcc	r0, #1
 80008b0:	2000      	movcs	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmple>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffe0 	bl	8000880 <__aeabi_cdcmpeq>
 80008c0:	bf94      	ite	ls
 80008c2:	2001      	movls	r0, #1
 80008c4:	2000      	movhi	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmpge>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffce 	bl	8000870 <__aeabi_cdrcmple>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpgt>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffc4 	bl	8000870 <__aeabi_cdrcmple>
 80008e8:	bf34      	ite	cc
 80008ea:	2001      	movcc	r0, #1
 80008ec:	2000      	movcs	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2f>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008fc:	bf24      	itt	cs
 80008fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000906:	d90d      	bls.n	8000924 <__aeabi_d2f+0x30>
 8000908:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800090c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000914:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800091c:	bf08      	it	eq
 800091e:	f020 0001 	biceq.w	r0, r0, #1
 8000922:	4770      	bx	lr
 8000924:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000928:	d121      	bne.n	800096e <__aeabi_d2f+0x7a>
 800092a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800092e:	bfbc      	itt	lt
 8000930:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000934:	4770      	bxlt	lr
 8000936:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800093a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800093e:	f1c2 0218 	rsb	r2, r2, #24
 8000942:	f1c2 0c20 	rsb	ip, r2, #32
 8000946:	fa10 f30c 	lsls.w	r3, r0, ip
 800094a:	fa20 f002 	lsr.w	r0, r0, r2
 800094e:	bf18      	it	ne
 8000950:	f040 0001 	orrne.w	r0, r0, #1
 8000954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800095c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000960:	ea40 000c 	orr.w	r0, r0, ip
 8000964:	fa23 f302 	lsr.w	r3, r3, r2
 8000968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800096c:	e7cc      	b.n	8000908 <__aeabi_d2f+0x14>
 800096e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000972:	d107      	bne.n	8000984 <__aeabi_d2f+0x90>
 8000974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000978:	bf1e      	ittt	ne
 800097a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800097e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000982:	4770      	bxne	lr
 8000984:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000988:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800098c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	ed87 0a01 	vstr	s0, [r7, #4]
 800099e:	ed97 0a01 	vldr	s0, [r7, #4]
 80009a2:	f002 f80b 	bl	80029bc <cosf>
 80009a6:	eef0 7a40 	vmov.f32	s15, s0
 80009aa:	eeb0 0a67 	vmov.f32	s0, s15
 80009ae:	3708      	adds	r7, #8
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80009be:	ed97 0a01 	vldr	s0, [r7, #4]
 80009c2:	f002 f83f 	bl	8002a44 <sinf>
 80009c6:	eef0 7a40 	vmov.f32	s15, s0
 80009ca:	eeb0 0a67 	vmov.f32	s0, s15
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	0000      	movs	r0, r0
	...

080009d8 <_ZN8localize14delta_x_updateEff>:
	last_spd=0;
	last_omega=0;
	locLine=0;
}

float localize::delta_x_update(float spd,float omega){
 80009d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80009dc:	ed2d 8b02 	vpush	{d8}
 80009e0:	b084      	sub	sp, #16
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	60f8      	str	r0, [r7, #12]
 80009e6:	ed87 0a02 	vstr	s0, [r7, #8]
 80009ea:	edc7 0a01 	vstr	s1, [r7, #4]
	if(omega<0.001){
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff fea0 	bl	8000734 <__aeabi_f2d>
 80009f4:	a342      	add	r3, pc, #264	; (adr r3, 8000b00 <_ZN8localize14delta_x_updateEff+0x128>)
 80009f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009fa:	f7ff ff53 	bl	80008a4 <__aeabi_dcmplt>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d02f      	beq.n	8000a64 <_ZN8localize14delta_x_updateEff+0x8c>
		delta_x=delta_x+(spd+last_spd)*0.001/*1000Hz*/*0.5;
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f7ff fe93 	bl	8000734 <__aeabi_f2d>
 8000a0e:	4604      	mov	r4, r0
 8000a10:	460d      	mov	r5, r1
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	ed93 7a04 	vldr	s14, [r3, #16]
 8000a18:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a20:	ee17 0a90 	vmov	r0, s15
 8000a24:	f7ff fe86 	bl	8000734 <__aeabi_f2d>
 8000a28:	a335      	add	r3, pc, #212	; (adr r3, 8000b00 <_ZN8localize14delta_x_updateEff+0x128>)
 8000a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a2e:	f7ff fbf3 	bl	8000218 <__aeabi_dmul>
 8000a32:	4602      	mov	r2, r0
 8000a34:	460b      	mov	r3, r1
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	f04f 0200 	mov.w	r2, #0
 8000a3e:	4b32      	ldr	r3, [pc, #200]	; (8000b08 <_ZN8localize14delta_x_updateEff+0x130>)
 8000a40:	f7ff fbea 	bl	8000218 <__aeabi_dmul>
 8000a44:	4602      	mov	r2, r0
 8000a46:	460b      	mov	r3, r1
 8000a48:	4620      	mov	r0, r4
 8000a4a:	4629      	mov	r1, r5
 8000a4c:	f7ff fd14 	bl	8000478 <__adddf3>
 8000a50:	4602      	mov	r2, r0
 8000a52:	460b      	mov	r3, r1
 8000a54:	4610      	mov	r0, r2
 8000a56:	4619      	mov	r1, r3
 8000a58:	f7ff ff4c 	bl	80008f4 <__aeabi_d2f>
 8000a5c:	4602      	mov	r2, r0
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	e03f      	b.n	8000ae4 <_ZN8localize14delta_x_updateEff+0x10c>
	}
	else delta_x=delta_x+spd*0.001*(sin(theta)-sin(last_theta));
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff fe63 	bl	8000734 <__aeabi_f2d>
 8000a6e:	4604      	mov	r4, r0
 8000a70:	460d      	mov	r5, r1
 8000a72:	68b8      	ldr	r0, [r7, #8]
 8000a74:	f7ff fe5e 	bl	8000734 <__aeabi_f2d>
 8000a78:	a321      	add	r3, pc, #132	; (adr r3, 8000b00 <_ZN8localize14delta_x_updateEff+0x128>)
 8000a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a7e:	f7ff fbcb 	bl	8000218 <__aeabi_dmul>
 8000a82:	4602      	mov	r2, r0
 8000a84:	460b      	mov	r3, r1
 8000a86:	4690      	mov	r8, r2
 8000a88:	4699      	mov	r9, r3
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a90:	eeb0 0a67 	vmov.f32	s0, s15
 8000a94:	f7ff ff8e 	bl	80009b4 <_ZSt3sinf>
 8000a98:	eeb0 8a40 	vmov.f32	s16, s0
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000aa2:	eeb0 0a67 	vmov.f32	s0, s15
 8000aa6:	f7ff ff85 	bl	80009b4 <_ZSt3sinf>
 8000aaa:	eef0 7a40 	vmov.f32	s15, s0
 8000aae:	ee78 7a67 	vsub.f32	s15, s16, s15
 8000ab2:	ee17 0a90 	vmov	r0, s15
 8000ab6:	f7ff fe3d 	bl	8000734 <__aeabi_f2d>
 8000aba:	4602      	mov	r2, r0
 8000abc:	460b      	mov	r3, r1
 8000abe:	4640      	mov	r0, r8
 8000ac0:	4649      	mov	r1, r9
 8000ac2:	f7ff fba9 	bl	8000218 <__aeabi_dmul>
 8000ac6:	4602      	mov	r2, r0
 8000ac8:	460b      	mov	r3, r1
 8000aca:	4620      	mov	r0, r4
 8000acc:	4629      	mov	r1, r5
 8000ace:	f7ff fcd3 	bl	8000478 <__adddf3>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f7ff ff0b 	bl	80008f4 <__aeabi_d2f>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	601a      	str	r2, [r3, #0]
	return delta_x;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	ee07 3a90 	vmov	s15, r3
}
 8000aec:	eeb0 0a67 	vmov.f32	s0, s15
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	ecbd 8b02 	vpop	{d8}
 8000af8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000afc:	f3af 8000 	nop.w
 8000b00:	d2f1a9fc 	.word	0xd2f1a9fc
 8000b04:	3f50624d 	.word	0x3f50624d
 8000b08:	3fe00000 	.word	0x3fe00000
 8000b0c:	00000000 	.word	0x00000000

08000b10 <_ZN8localize14delta_y_updateEff>:
float localize::delta_y_update(float spd,float omega){
 8000b10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000b14:	ed2d 8b02 	vpush	{d8}
 8000b18:	b084      	sub	sp, #16
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	ed87 0a02 	vstr	s0, [r7, #8]
 8000b22:	edc7 0a01 	vstr	s1, [r7, #4]
	if(omega<0.01) delta_y=delta_y+(spd+last_spd)*0.001*0.5;
 8000b26:	6878      	ldr	r0, [r7, #4]
 8000b28:	f7ff fe04 	bl	8000734 <__aeabi_f2d>
 8000b2c:	a345      	add	r3, pc, #276	; (adr r3, 8000c44 <_ZN8localize14delta_y_updateEff+0x134>)
 8000b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b32:	f7ff feb7 	bl	80008a4 <__aeabi_dcmplt>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d02f      	beq.n	8000b9c <_ZN8localize14delta_y_updateEff+0x8c>
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fdf7 	bl	8000734 <__aeabi_f2d>
 8000b46:	4604      	mov	r4, r0
 8000b48:	460d      	mov	r5, r1
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	ed93 7a04 	vldr	s14, [r3, #16]
 8000b50:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b58:	ee17 0a90 	vmov	r0, s15
 8000b5c:	f7ff fdea 	bl	8000734 <__aeabi_f2d>
 8000b60:	a335      	add	r3, pc, #212	; (adr r3, 8000c38 <_ZN8localize14delta_y_updateEff+0x128>)
 8000b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b66:	f7ff fb57 	bl	8000218 <__aeabi_dmul>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	4610      	mov	r0, r2
 8000b70:	4619      	mov	r1, r3
 8000b72:	f04f 0200 	mov.w	r2, #0
 8000b76:	4b32      	ldr	r3, [pc, #200]	; (8000c40 <_ZN8localize14delta_y_updateEff+0x130>)
 8000b78:	f7ff fb4e 	bl	8000218 <__aeabi_dmul>
 8000b7c:	4602      	mov	r2, r0
 8000b7e:	460b      	mov	r3, r1
 8000b80:	4620      	mov	r0, r4
 8000b82:	4629      	mov	r1, r5
 8000b84:	f7ff fc78 	bl	8000478 <__adddf3>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	4610      	mov	r0, r2
 8000b8e:	4619      	mov	r1, r3
 8000b90:	f7ff feb0 	bl	80008f4 <__aeabi_d2f>
 8000b94:	4602      	mov	r2, r0
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	e03f      	b.n	8000c1c <_ZN8localize14delta_y_updateEff+0x10c>
	else delta_y=delta_y+spd*0.001*(cos(last_theta)-cos(theta));
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fdc7 	bl	8000734 <__aeabi_f2d>
 8000ba6:	4604      	mov	r4, r0
 8000ba8:	460d      	mov	r5, r1
 8000baa:	68b8      	ldr	r0, [r7, #8]
 8000bac:	f7ff fdc2 	bl	8000734 <__aeabi_f2d>
 8000bb0:	a321      	add	r3, pc, #132	; (adr r3, 8000c38 <_ZN8localize14delta_y_updateEff+0x128>)
 8000bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb6:	f7ff fb2f 	bl	8000218 <__aeabi_dmul>
 8000bba:	4602      	mov	r2, r0
 8000bbc:	460b      	mov	r3, r1
 8000bbe:	4690      	mov	r8, r2
 8000bc0:	4699      	mov	r9, r3
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	edd3 7a03 	vldr	s15, [r3, #12]
 8000bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bcc:	f7ff fee2 	bl	8000994 <_ZSt3cosf>
 8000bd0:	eeb0 8a40 	vmov.f32	s16, s0
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	edd3 7a02 	vldr	s15, [r3, #8]
 8000bda:	eeb0 0a67 	vmov.f32	s0, s15
 8000bde:	f7ff fed9 	bl	8000994 <_ZSt3cosf>
 8000be2:	eef0 7a40 	vmov.f32	s15, s0
 8000be6:	ee78 7a67 	vsub.f32	s15, s16, s15
 8000bea:	ee17 0a90 	vmov	r0, s15
 8000bee:	f7ff fda1 	bl	8000734 <__aeabi_f2d>
 8000bf2:	4602      	mov	r2, r0
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	4640      	mov	r0, r8
 8000bf8:	4649      	mov	r1, r9
 8000bfa:	f7ff fb0d 	bl	8000218 <__aeabi_dmul>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	460b      	mov	r3, r1
 8000c02:	4620      	mov	r0, r4
 8000c04:	4629      	mov	r1, r5
 8000c06:	f7ff fc37 	bl	8000478 <__adddf3>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	460b      	mov	r3, r1
 8000c0e:	4610      	mov	r0, r2
 8000c10:	4619      	mov	r1, r3
 8000c12:	f7ff fe6f 	bl	80008f4 <__aeabi_d2f>
 8000c16:	4602      	mov	r2, r0
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	605a      	str	r2, [r3, #4]
	return delta_y;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	ee07 3a90 	vmov	s15, r3
}
 8000c24:	eeb0 0a67 	vmov.f32	s0, s15
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	ecbd 8b02 	vpop	{d8}
 8000c30:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000c34:	f3af 8000 	nop.w
 8000c38:	d2f1a9fc 	.word	0xd2f1a9fc
 8000c3c:	3f50624d 	.word	0x3f50624d
 8000c40:	3fe00000 	.word	0x3fe00000
 8000c44:	47ae147b 	.word	0x47ae147b
 8000c48:	3f847ae1 	.word	0x3f847ae1
 8000c4c:	00000000 	.word	0x00000000

08000c50 <_ZN8localize11thetaUpdateEf>:
float localize::thetaUpdate(float omega){
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	ed87 0a00 	vstr	s0, [r7]
	if(omega>0.001) theta=theta+omega*0.001;
 8000c5c:	6838      	ldr	r0, [r7, #0]
 8000c5e:	f7ff fd69 	bl	8000734 <__aeabi_f2d>
 8000c62:	a319      	add	r3, pc, #100	; (adr r3, 8000cc8 <_ZN8localize11thetaUpdateEf+0x78>)
 8000c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c68:	f7ff fe3a 	bl	80008e0 <__aeabi_dcmpgt>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d01d      	beq.n	8000cae <_ZN8localize11thetaUpdateEf+0x5e>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fd5c 	bl	8000734 <__aeabi_f2d>
 8000c7c:	4604      	mov	r4, r0
 8000c7e:	460d      	mov	r5, r1
 8000c80:	6838      	ldr	r0, [r7, #0]
 8000c82:	f7ff fd57 	bl	8000734 <__aeabi_f2d>
 8000c86:	a310      	add	r3, pc, #64	; (adr r3, 8000cc8 <_ZN8localize11thetaUpdateEf+0x78>)
 8000c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c8c:	f7ff fac4 	bl	8000218 <__aeabi_dmul>
 8000c90:	4602      	mov	r2, r0
 8000c92:	460b      	mov	r3, r1
 8000c94:	4620      	mov	r0, r4
 8000c96:	4629      	mov	r1, r5
 8000c98:	f7ff fbee 	bl	8000478 <__adddf3>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4610      	mov	r0, r2
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	f7ff fe26 	bl	80008f4 <__aeabi_d2f>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	609a      	str	r2, [r3, #8]
	last_theta=theta;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	689a      	ldr	r2, [r3, #8]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	60da      	str	r2, [r3, #12]
	return theta;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	ee07 3a90 	vmov	s15, r3
}
 8000cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8000cc8:	d2f1a9fc 	.word	0xd2f1a9fc
 8000ccc:	3f50624d 	.word	0x3f50624d

08000cd0 <_ZN8localize16locLineAssistingEv>:

int localize::locLineAssisting(){
 8000cd0:	b590      	push	{r4, r7, lr}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	locLine=10000*HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9/*s1*/)+1000*HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7/*s2*/)
 8000cd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ce0:	f000 fd6e 	bl	80017c0 <HAL_GPIO_ReadPin>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	f242 7310 	movw	r3, #10000	; 0x2710
 8000cec:	fb03 f402 	mul.w	r4, r3, r2
 8000cf0:	2180      	movs	r1, #128	; 0x80
 8000cf2:	4832      	ldr	r0, [pc, #200]	; (8000dbc <_ZN8localize16locLineAssistingEv+0xec>)
 8000cf4:	f000 fd64 	bl	80017c0 <HAL_GPIO_ReadPin>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d00:	fb02 f303 	mul.w	r3, r2, r3
 8000d04:	441c      	add	r4, r3
		 +100*HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6/*s3*/)+10*HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7/*s4*/)
 8000d06:	2140      	movs	r1, #64	; 0x40
 8000d08:	482d      	ldr	r0, [pc, #180]	; (8000dc0 <_ZN8localize16locLineAssistingEv+0xf0>)
 8000d0a:	f000 fd59 	bl	80017c0 <HAL_GPIO_ReadPin>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	461a      	mov	r2, r3
 8000d12:	2364      	movs	r3, #100	; 0x64
 8000d14:	fb02 f303 	mul.w	r3, r2, r3
 8000d18:	441c      	add	r4, r3
 8000d1a:	2180      	movs	r1, #128	; 0x80
 8000d1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d20:	f000 fd4e 	bl	80017c0 <HAL_GPIO_ReadPin>
 8000d24:	4603      	mov	r3, r0
 8000d26:	461a      	mov	r2, r3
 8000d28:	4613      	mov	r3, r2
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	4413      	add	r3, r2
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	441c      	add	r4, r3
		 +HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6/*s5*/);
 8000d32:	2140      	movs	r1, #64	; 0x40
 8000d34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d38:	f000 fd42 	bl	80017c0 <HAL_GPIO_ReadPin>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	18e2      	adds	r2, r4, r3
	locLine=10000*HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9/*s1*/)+1000*HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7/*s2*/)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	619a      	str	r2, [r3, #24]
	//test corner
	if(locLine==1||locLine==11||locLine==111||locLine==1111) return 1;//need to turn left
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d00d      	beq.n	8000d68 <_ZN8localize16locLineAssistingEv+0x98>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	2b0b      	cmp	r3, #11
 8000d52:	d009      	beq.n	8000d68 <_ZN8localize16locLineAssistingEv+0x98>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	2b6f      	cmp	r3, #111	; 0x6f
 8000d5a:	d005      	beq.n	8000d68 <_ZN8localize16locLineAssistingEv+0x98>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	f240 4257 	movw	r2, #1111	; 0x457
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d101      	bne.n	8000d6c <_ZN8localize16locLineAssistingEv+0x9c>
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e022      	b.n	8000db2 <_ZN8localize16locLineAssistingEv+0xe2>
	else if(locLine==10000||locLine==11000||locLine==11100||locLine==11110) return 2;//need to turn right
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f242 7210 	movw	r2, #10000	; 0x2710
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d011      	beq.n	8000d9c <_ZN8localize16locLineAssistingEv+0xcc>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	699b      	ldr	r3, [r3, #24]
 8000d7c:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d00b      	beq.n	8000d9c <_ZN8localize16locLineAssistingEv+0xcc>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	f642 325c 	movw	r2, #11100	; 0x2b5c
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d005      	beq.n	8000d9c <_ZN8localize16locLineAssistingEv+0xcc>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	f642 3266 	movw	r2, #11110	; 0x2b66
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d101      	bne.n	8000da0 <_ZN8localize16locLineAssistingEv+0xd0>
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	e008      	b.n	8000db2 <_ZN8localize16locLineAssistingEv+0xe2>
	else if(locLine==11111) return 3;//T corner, need to stop
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	f642 3267 	movw	r2, #11111	; 0x2b67
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d101      	bne.n	8000db0 <_ZN8localize16locLineAssistingEv+0xe0>
 8000dac:	2303      	movs	r3, #3
 8000dae:	e000      	b.n	8000db2 <_ZN8localize16locLineAssistingEv+0xe2>
	else return 0;
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd90      	pop	{r4, r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	48000800 	.word	0x48000800
 8000dc0:	48000400 	.word	0x48000400

08000dc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc8:	f000 f9f7 	bl	80011ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dcc:	f000 f805 	bl	8000dda <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd0:	f000 f87a 	bl	8000ec8 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000dd4:	f000 f842 	bl	8000e5c <MX_TIM6_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <main+0x14>

08000dda <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b094      	sub	sp, #80	; 0x50
 8000dde:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000de0:	f107 0318 	add.w	r3, r7, #24
 8000de4:	2238      	movs	r2, #56	; 0x38
 8000de6:	2100      	movs	r1, #0
 8000de8:	4618      	mov	r0, r3
 8000dea:	f002 fbab 	bl	8003544 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dee:	1d3b      	adds	r3, r7, #4
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dfc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e00:	f000 fcf6 	bl	80017f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e04:	2302      	movs	r3, #2
 8000e06:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e0e:	2340      	movs	r3, #64	; 0x40
 8000e10:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e12:	2300      	movs	r3, #0
 8000e14:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e16:	f107 0318 	add.w	r3, r7, #24
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f000 fd8c 	bl	8001938 <HAL_RCC_OscConfig>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000e26:	f000 f8af 	bl	8000f88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e2a:	230f      	movs	r3, #15
 8000e2c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e32:	2300      	movs	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f001 f88a 	bl	8001f5c <HAL_RCC_ClockConfig>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000e4e:	f000 f89b 	bl	8000f88 <Error_Handler>
  }
}
 8000e52:	bf00      	nop
 8000e54:	3750      	adds	r7, #80	; 0x50
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
	...

08000e5c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e62:	1d3b      	adds	r3, r7, #4
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	605a      	str	r2, [r3, #4]
 8000e6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000e6c:	4b14      	ldr	r3, [pc, #80]	; (8000ec0 <MX_TIM6_Init+0x64>)
 8000e6e:	4a15      	ldr	r2, [pc, #84]	; (8000ec4 <MX_TIM6_Init+0x68>)
 8000e70:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1600-1;
 8000e72:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <MX_TIM6_Init+0x64>)
 8000e74:	f240 623f 	movw	r2, #1599	; 0x63f
 8000e78:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7a:	4b11      	ldr	r3, [pc, #68]	; (8000ec0 <MX_TIM6_Init+0x64>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8000e80:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <MX_TIM6_Init+0x64>)
 8000e82:	2209      	movs	r2, #9
 8000e84:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e86:	4b0e      	ldr	r3, [pc, #56]	; (8000ec0 <MX_TIM6_Init+0x64>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000e8c:	480c      	ldr	r0, [pc, #48]	; (8000ec0 <MX_TIM6_Init+0x64>)
 8000e8e:	f001 fa49 	bl	8002324 <HAL_TIM_Base_Init>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000e98:	f000 f876 	bl	8000f88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4805      	ldr	r0, [pc, #20]	; (8000ec0 <MX_TIM6_Init+0x64>)
 8000eaa:	f001 fcb3 	bl	8002814 <HAL_TIMEx_MasterConfigSynchronization>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000eb4:	f000 f868 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000eb8:	bf00      	nop
 8000eba:	3710      	adds	r7, #16
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	2000002c 	.word	0x2000002c
 8000ec4:	40001000 	.word	0x40001000

08000ec8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b088      	sub	sp, #32
 8000ecc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ece:	f107 030c 	add.w	r3, r7, #12
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	605a      	str	r2, [r3, #4]
 8000ed8:	609a      	str	r2, [r3, #8]
 8000eda:	60da      	str	r2, [r3, #12]
 8000edc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	4b27      	ldr	r3, [pc, #156]	; (8000f7c <MX_GPIO_Init+0xb4>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee2:	4a26      	ldr	r2, [pc, #152]	; (8000f7c <MX_GPIO_Init+0xb4>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eea:	4b24      	ldr	r3, [pc, #144]	; (8000f7c <MX_GPIO_Init+0xb4>)
 8000eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	4b21      	ldr	r3, [pc, #132]	; (8000f7c <MX_GPIO_Init+0xb4>)
 8000ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000efa:	4a20      	ldr	r2, [pc, #128]	; (8000f7c <MX_GPIO_Init+0xb4>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f02:	4b1e      	ldr	r3, [pc, #120]	; (8000f7c <MX_GPIO_Init+0xb4>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0e:	4b1b      	ldr	r3, [pc, #108]	; (8000f7c <MX_GPIO_Init+0xb4>)
 8000f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f12:	4a1a      	ldr	r2, [pc, #104]	; (8000f7c <MX_GPIO_Init+0xb4>)
 8000f14:	f043 0304 	orr.w	r3, r3, #4
 8000f18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f1a:	4b18      	ldr	r3, [pc, #96]	; (8000f7c <MX_GPIO_Init+0xb4>)
 8000f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1e:	f003 0304 	and.w	r3, r3, #4
 8000f22:	603b      	str	r3, [r7, #0]
 8000f24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : s5_Pin s4_Pin CLP_Pin s1_Pin */
  GPIO_InitStruct.Pin = s5_Pin|s4_Pin|CLP_Pin|s1_Pin;
 8000f26:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000f2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	4619      	mov	r1, r3
 8000f3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f3e:	f000 fabd 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pins : Near_Pin s3_Pin */
  GPIO_InitStruct.Pin = Near_Pin|s3_Pin;
 8000f42:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8000f46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f50:	f107 030c 	add.w	r3, r7, #12
 8000f54:	4619      	mov	r1, r3
 8000f56:	480a      	ldr	r0, [pc, #40]	; (8000f80 <MX_GPIO_Init+0xb8>)
 8000f58:	f000 fab0 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pin : s2_Pin */
  GPIO_InitStruct.Pin = s2_Pin;
 8000f5c:	2380      	movs	r3, #128	; 0x80
 8000f5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f60:	2300      	movs	r3, #0
 8000f62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(s2_GPIO_Port, &GPIO_InitStruct);
 8000f68:	f107 030c 	add.w	r3, r7, #12
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4805      	ldr	r0, [pc, #20]	; (8000f84 <MX_GPIO_Init+0xbc>)
 8000f70:	f000 faa4 	bl	80014bc <HAL_GPIO_Init>

}
 8000f74:	bf00      	nop
 8000f76:	3720      	adds	r7, #32
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40021000 	.word	0x40021000
 8000f80:	48000400 	.word	0x48000400
 8000f84:	48000800 	.word	0x48000800

08000f88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f8c:	b672      	cpsid	i
}
 8000f8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f90:	e7fe      	b.n	8000f90 <Error_Handler+0x8>
	...

08000f94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9a:	4b0f      	ldr	r3, [pc, #60]	; (8000fd8 <HAL_MspInit+0x44>)
 8000f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f9e:	4a0e      	ldr	r2, [pc, #56]	; (8000fd8 <HAL_MspInit+0x44>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6613      	str	r3, [r2, #96]	; 0x60
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <HAL_MspInit+0x44>)
 8000fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb2:	4b09      	ldr	r3, [pc, #36]	; (8000fd8 <HAL_MspInit+0x44>)
 8000fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fb6:	4a08      	ldr	r2, [pc, #32]	; (8000fd8 <HAL_MspInit+0x44>)
 8000fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fbc:	6593      	str	r3, [r2, #88]	; 0x58
 8000fbe:	4b06      	ldr	r3, [pc, #24]	; (8000fd8 <HAL_MspInit+0x44>)
 8000fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc6:	603b      	str	r3, [r7, #0]
 8000fc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40021000 	.word	0x40021000

08000fdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a0d      	ldr	r2, [pc, #52]	; (8001020 <HAL_TIM_Base_MspInit+0x44>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d113      	bne.n	8001016 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000fee:	4b0d      	ldr	r3, [pc, #52]	; (8001024 <HAL_TIM_Base_MspInit+0x48>)
 8000ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ff2:	4a0c      	ldr	r2, [pc, #48]	; (8001024 <HAL_TIM_Base_MspInit+0x48>)
 8000ff4:	f043 0310 	orr.w	r3, r3, #16
 8000ff8:	6593      	str	r3, [r2, #88]	; 0x58
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <HAL_TIM_Base_MspInit+0x48>)
 8000ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ffe:	f003 0310 	and.w	r3, r3, #16
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2100      	movs	r1, #0
 800100a:	2036      	movs	r0, #54	; 0x36
 800100c:	f000 fa21 	bl	8001452 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001010:	2036      	movs	r0, #54	; 0x36
 8001012:	f000 fa38 	bl	8001486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001016:	bf00      	nop
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40001000 	.word	0x40001000
 8001024:	40021000 	.word	0x40021000

08001028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800102c:	e7fe      	b.n	800102c <NMI_Handler+0x4>

0800102e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001032:	e7fe      	b.n	8001032 <HardFault_Handler+0x4>

08001034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001038:	e7fe      	b.n	8001038 <MemManage_Handler+0x4>

0800103a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800103e:	e7fe      	b.n	800103e <BusFault_Handler+0x4>

08001040 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001044:	e7fe      	b.n	8001044 <UsageFault_Handler+0x4>

08001046 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001066:	bf00      	nop
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001074:	f000 f8f4 	bl	8001260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}

0800107c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001080:	4802      	ldr	r0, [pc, #8]	; (800108c <TIM6_DAC_IRQHandler+0x10>)
 8001082:	f001 f9a6 	bl	80023d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2000002c 	.word	0x2000002c

08001090 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001094:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <SystemInit+0x20>)
 8001096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800109a:	4a05      	ldr	r2, [pc, #20]	; (80010b0 <SystemInit+0x20>)
 800109c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010a4:	bf00      	nop
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <HAL_TIM_PeriodElapsedCallback>:

void setup(){
	HAL_TIM_Base_Start_IT(&htim6);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	theta=theta+car.thetaUpdate(omega);
 80010bc:	4b22      	ldr	r3, [pc, #136]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80010be:	edd3 7a00 	vldr	s15, [r3]
 80010c2:	eeb0 0a67 	vmov.f32	s0, s15
 80010c6:	4821      	ldr	r0, [pc, #132]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x98>)
 80010c8:	f7ff fdc2 	bl	8000c50 <_ZN8localize11thetaUpdateEf>
 80010cc:	eeb0 7a40 	vmov.f32	s14, s0
 80010d0:	4b1f      	ldr	r3, [pc, #124]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80010d2:	edd3 7a00 	vldr	s15, [r3]
 80010d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010da:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80010dc:	edc3 7a00 	vstr	s15, [r3]
	x_distance=car.delta_x_update(spd,omega);
 80010e0:	4b1c      	ldr	r3, [pc, #112]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80010e2:	edd3 7a00 	vldr	s15, [r3]
 80010e6:	4b18      	ldr	r3, [pc, #96]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80010e8:	ed93 7a00 	vldr	s14, [r3]
 80010ec:	eef0 0a47 	vmov.f32	s1, s14
 80010f0:	eeb0 0a67 	vmov.f32	s0, s15
 80010f4:	4815      	ldr	r0, [pc, #84]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x98>)
 80010f6:	f7ff fc6f 	bl	80009d8 <_ZN8localize14delta_x_updateEff>
 80010fa:	eef0 7a40 	vmov.f32	s15, s0
 80010fe:	4b16      	ldr	r3, [pc, #88]	; (8001158 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001100:	edc3 7a00 	vstr	s15, [r3]
	y_distance=car.delta_y_update(spd,omega);
 8001104:	4b13      	ldr	r3, [pc, #76]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001106:	edd3 7a00 	vldr	s15, [r3]
 800110a:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800110c:	ed93 7a00 	vldr	s14, [r3]
 8001110:	eef0 0a47 	vmov.f32	s1, s14
 8001114:	eeb0 0a67 	vmov.f32	s0, s15
 8001118:	480c      	ldr	r0, [pc, #48]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800111a:	f7ff fcf9 	bl	8000b10 <_ZN8localize14delta_y_updateEff>
 800111e:	eef0 7a40 	vmov.f32	s15, s0
 8001122:	4b0e      	ldr	r3, [pc, #56]	; (800115c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001124:	edc3 7a00 	vstr	s15, [r3]
	lineInfo=car.locLineAssisting();
 8001128:	4808      	ldr	r0, [pc, #32]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800112a:	f7ff fdd1 	bl	8000cd0 <_ZN8localize16locLineAssistingEv>
 800112e:	4603      	mov	r3, r0
 8001130:	4a0b      	ldr	r2, [pc, #44]	; (8001160 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001132:	6013      	str	r3, [r2, #0]
	//car.lineAssisting();
	count++;
 8001134:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	3301      	adds	r3, #1
 800113a:	4a0a      	ldr	r2, [pc, #40]	; (8001164 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800113c:	6013      	str	r3, [r2, #0]
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	2000007c 	.word	0x2000007c
 800114c:	2000008c 	.word	0x2000008c
 8001150:	20000080 	.word	0x20000080
 8001154:	20000078 	.word	0x20000078
 8001158:	20000084 	.word	0x20000084
 800115c:	20000088 	.word	0x20000088
 8001160:	20000000 	.word	0x20000000
 8001164:	200000a8 	.word	0x200000a8

08001168 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001168:	480d      	ldr	r0, [pc, #52]	; (80011a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800116a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800116c:	f7ff ff90 	bl	8001090 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001170:	480c      	ldr	r0, [pc, #48]	; (80011a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001172:	490d      	ldr	r1, [pc, #52]	; (80011a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001174:	4a0d      	ldr	r2, [pc, #52]	; (80011ac <LoopForever+0xe>)
  movs r3, #0
 8001176:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001178:	e002      	b.n	8001180 <LoopCopyDataInit>

0800117a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800117a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800117c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800117e:	3304      	adds	r3, #4

08001180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001184:	d3f9      	bcc.n	800117a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001186:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001188:	4c0a      	ldr	r4, [pc, #40]	; (80011b4 <LoopForever+0x16>)
  movs r3, #0
 800118a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800118c:	e001      	b.n	8001192 <LoopFillZerobss>

0800118e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800118e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001190:	3204      	adds	r2, #4

08001192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001194:	d3fb      	bcc.n	800118e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001196:	f002 f9b1 	bl	80034fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800119a:	f7ff fe13 	bl	8000dc4 <main>

0800119e <LoopForever>:

LoopForever:
    b LoopForever
 800119e:	e7fe      	b.n	800119e <LoopForever>
  ldr   r0, =_estack
 80011a0:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80011a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80011ac:	08003954 	.word	0x08003954
  ldr r2, =_sbss
 80011b0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80011b4:	200000b0 	.word	0x200000b0

080011b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011b8:	e7fe      	b.n	80011b8 <ADC1_2_IRQHandler>

080011ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b082      	sub	sp, #8
 80011be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011c0:	2300      	movs	r3, #0
 80011c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011c4:	2003      	movs	r0, #3
 80011c6:	f000 f939 	bl	800143c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011ca:	200f      	movs	r0, #15
 80011cc:	f000 f80e 	bl	80011ec <HAL_InitTick>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d002      	beq.n	80011dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	71fb      	strb	r3, [r7, #7]
 80011da:	e001      	b.n	80011e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011dc:	f7ff feda 	bl	8000f94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011e0:	79fb      	ldrb	r3, [r7, #7]

}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011f4:	2300      	movs	r3, #0
 80011f6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80011f8:	4b16      	ldr	r3, [pc, #88]	; (8001254 <HAL_InitTick+0x68>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d022      	beq.n	8001246 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001200:	4b15      	ldr	r3, [pc, #84]	; (8001258 <HAL_InitTick+0x6c>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <HAL_InitTick+0x68>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800120c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001210:	fbb2 f3f3 	udiv	r3, r2, r3
 8001214:	4618      	mov	r0, r3
 8001216:	f000 f944 	bl	80014a2 <HAL_SYSTICK_Config>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d10f      	bne.n	8001240 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b0f      	cmp	r3, #15
 8001224:	d809      	bhi.n	800123a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001226:	2200      	movs	r2, #0
 8001228:	6879      	ldr	r1, [r7, #4]
 800122a:	f04f 30ff 	mov.w	r0, #4294967295
 800122e:	f000 f910 	bl	8001452 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001232:	4a0a      	ldr	r2, [pc, #40]	; (800125c <HAL_InitTick+0x70>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6013      	str	r3, [r2, #0]
 8001238:	e007      	b.n	800124a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	73fb      	strb	r3, [r7, #15]
 800123e:	e004      	b.n	800124a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	73fb      	strb	r3, [r7, #15]
 8001244:	e001      	b.n	800124a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800124a:	7bfb      	ldrb	r3, [r7, #15]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	2000000c 	.word	0x2000000c
 8001258:	20000004 	.word	0x20000004
 800125c:	20000008 	.word	0x20000008

08001260 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <HAL_IncTick+0x1c>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	4b05      	ldr	r3, [pc, #20]	; (8001280 <HAL_IncTick+0x20>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4413      	add	r3, r2
 800126e:	4a03      	ldr	r2, [pc, #12]	; (800127c <HAL_IncTick+0x1c>)
 8001270:	6013      	str	r3, [r2, #0]
}
 8001272:	bf00      	nop
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	200000ac 	.word	0x200000ac
 8001280:	2000000c 	.word	0x2000000c

08001284 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  return uwTick;
 8001288:	4b03      	ldr	r3, [pc, #12]	; (8001298 <HAL_GetTick+0x14>)
 800128a:	681b      	ldr	r3, [r3, #0]
}
 800128c:	4618      	mov	r0, r3
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	200000ac 	.word	0x200000ac

0800129c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012b8:	4013      	ands	r3, r2
 80012ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ce:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	60d3      	str	r3, [r2, #12]
}
 80012d4:	bf00      	nop
 80012d6:	3714      	adds	r7, #20
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <__NVIC_GetPriorityGrouping+0x18>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	0a1b      	lsrs	r3, r3, #8
 80012ee:	f003 0307 	and.w	r3, r3, #7
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130e:	2b00      	cmp	r3, #0
 8001310:	db0b      	blt.n	800132a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	f003 021f 	and.w	r2, r3, #31
 8001318:	4907      	ldr	r1, [pc, #28]	; (8001338 <__NVIC_EnableIRQ+0x38>)
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	095b      	lsrs	r3, r3, #5
 8001320:	2001      	movs	r0, #1
 8001322:	fa00 f202 	lsl.w	r2, r0, r2
 8001326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000e100 	.word	0xe000e100

0800133c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	6039      	str	r1, [r7, #0]
 8001346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134c:	2b00      	cmp	r3, #0
 800134e:	db0a      	blt.n	8001366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	b2da      	uxtb	r2, r3
 8001354:	490c      	ldr	r1, [pc, #48]	; (8001388 <__NVIC_SetPriority+0x4c>)
 8001356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135a:	0112      	lsls	r2, r2, #4
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	440b      	add	r3, r1
 8001360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001364:	e00a      	b.n	800137c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4908      	ldr	r1, [pc, #32]	; (800138c <__NVIC_SetPriority+0x50>)
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	3b04      	subs	r3, #4
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	b2d2      	uxtb	r2, r2
 8001378:	440b      	add	r3, r1
 800137a:	761a      	strb	r2, [r3, #24]
}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	e000e100 	.word	0xe000e100
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001390:	b480      	push	{r7}
 8001392:	b089      	sub	sp, #36	; 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f1c3 0307 	rsb	r3, r3, #7
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	bf28      	it	cs
 80013ae:	2304      	movcs	r3, #4
 80013b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3304      	adds	r3, #4
 80013b6:	2b06      	cmp	r3, #6
 80013b8:	d902      	bls.n	80013c0 <NVIC_EncodePriority+0x30>
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3b03      	subs	r3, #3
 80013be:	e000      	b.n	80013c2 <NVIC_EncodePriority+0x32>
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c4:	f04f 32ff 	mov.w	r2, #4294967295
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43da      	mvns	r2, r3
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	401a      	ands	r2, r3
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d8:	f04f 31ff 	mov.w	r1, #4294967295
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	fa01 f303 	lsl.w	r3, r1, r3
 80013e2:	43d9      	mvns	r1, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	4313      	orrs	r3, r2
         );
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3724      	adds	r7, #36	; 0x24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
	...

080013f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3b01      	subs	r3, #1
 8001404:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001408:	d301      	bcc.n	800140e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800140a:	2301      	movs	r3, #1
 800140c:	e00f      	b.n	800142e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800140e:	4a0a      	ldr	r2, [pc, #40]	; (8001438 <SysTick_Config+0x40>)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3b01      	subs	r3, #1
 8001414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001416:	210f      	movs	r1, #15
 8001418:	f04f 30ff 	mov.w	r0, #4294967295
 800141c:	f7ff ff8e 	bl	800133c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001420:	4b05      	ldr	r3, [pc, #20]	; (8001438 <SysTick_Config+0x40>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001426:	4b04      	ldr	r3, [pc, #16]	; (8001438 <SysTick_Config+0x40>)
 8001428:	2207      	movs	r2, #7
 800142a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	e000e010 	.word	0xe000e010

0800143c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff29 	bl	800129c <__NVIC_SetPriorityGrouping>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b086      	sub	sp, #24
 8001456:	af00      	add	r7, sp, #0
 8001458:	4603      	mov	r3, r0
 800145a:	60b9      	str	r1, [r7, #8]
 800145c:	607a      	str	r2, [r7, #4]
 800145e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001460:	f7ff ff40 	bl	80012e4 <__NVIC_GetPriorityGrouping>
 8001464:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	68b9      	ldr	r1, [r7, #8]
 800146a:	6978      	ldr	r0, [r7, #20]
 800146c:	f7ff ff90 	bl	8001390 <NVIC_EncodePriority>
 8001470:	4602      	mov	r2, r0
 8001472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001476:	4611      	mov	r1, r2
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff ff5f 	bl	800133c <__NVIC_SetPriority>
}
 800147e:	bf00      	nop
 8001480:	3718      	adds	r7, #24
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b082      	sub	sp, #8
 800148a:	af00      	add	r7, sp, #0
 800148c:	4603      	mov	r3, r0
 800148e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff ff33 	bl	8001300 <__NVIC_EnableIRQ>
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b082      	sub	sp, #8
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f7ff ffa4 	bl	80013f8 <SysTick_Config>
 80014b0:	4603      	mov	r3, r0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
	...

080014bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014bc:	b480      	push	{r7}
 80014be:	b087      	sub	sp, #28
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80014ca:	e15a      	b.n	8001782 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	2101      	movs	r1, #1
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	fa01 f303 	lsl.w	r3, r1, r3
 80014d8:	4013      	ands	r3, r2
 80014da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f000 814c 	beq.w	800177c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 0303 	and.w	r3, r3, #3
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d005      	beq.n	80014fc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d130      	bne.n	800155e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	2203      	movs	r2, #3
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	43db      	mvns	r3, r3
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	4013      	ands	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	68da      	ldr	r2, [r3, #12]
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	693a      	ldr	r2, [r7, #16]
 8001522:	4313      	orrs	r3, r2
 8001524:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	693a      	ldr	r2, [r7, #16]
 800152a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001532:	2201      	movs	r2, #1
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	43db      	mvns	r3, r3
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	4013      	ands	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	091b      	lsrs	r3, r3, #4
 8001548:	f003 0201 	and.w	r2, r3, #1
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	4313      	orrs	r3, r2
 8001556:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f003 0303 	and.w	r3, r3, #3
 8001566:	2b03      	cmp	r3, #3
 8001568:	d017      	beq.n	800159a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	2203      	movs	r2, #3
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	43db      	mvns	r3, r3
 800157c:	693a      	ldr	r2, [r7, #16]
 800157e:	4013      	ands	r3, r2
 8001580:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	689a      	ldr	r2, [r3, #8]
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	fa02 f303 	lsl.w	r3, r2, r3
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4313      	orrs	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f003 0303 	and.w	r3, r3, #3
 80015a2:	2b02      	cmp	r3, #2
 80015a4:	d123      	bne.n	80015ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	08da      	lsrs	r2, r3, #3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	3208      	adds	r2, #8
 80015ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	220f      	movs	r2, #15
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43db      	mvns	r3, r3
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	4013      	ands	r3, r2
 80015c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	691a      	ldr	r2, [r3, #16]
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	f003 0307 	and.w	r3, r3, #7
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	4313      	orrs	r3, r2
 80015de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	08da      	lsrs	r2, r3, #3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3208      	adds	r2, #8
 80015e8:	6939      	ldr	r1, [r7, #16]
 80015ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	2203      	movs	r2, #3
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	43db      	mvns	r3, r3
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	4013      	ands	r3, r2
 8001604:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f003 0203 	and.w	r2, r3, #3
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	fa02 f303 	lsl.w	r3, r2, r3
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	4313      	orrs	r3, r2
 800161a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800162a:	2b00      	cmp	r3, #0
 800162c:	f000 80a6 	beq.w	800177c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001630:	4b5b      	ldr	r3, [pc, #364]	; (80017a0 <HAL_GPIO_Init+0x2e4>)
 8001632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001634:	4a5a      	ldr	r2, [pc, #360]	; (80017a0 <HAL_GPIO_Init+0x2e4>)
 8001636:	f043 0301 	orr.w	r3, r3, #1
 800163a:	6613      	str	r3, [r2, #96]	; 0x60
 800163c:	4b58      	ldr	r3, [pc, #352]	; (80017a0 <HAL_GPIO_Init+0x2e4>)
 800163e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001640:	f003 0301 	and.w	r3, r3, #1
 8001644:	60bb      	str	r3, [r7, #8]
 8001646:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001648:	4a56      	ldr	r2, [pc, #344]	; (80017a4 <HAL_GPIO_Init+0x2e8>)
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	089b      	lsrs	r3, r3, #2
 800164e:	3302      	adds	r3, #2
 8001650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	f003 0303 	and.w	r3, r3, #3
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	220f      	movs	r2, #15
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	43db      	mvns	r3, r3
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4013      	ands	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001672:	d01f      	beq.n	80016b4 <HAL_GPIO_Init+0x1f8>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4a4c      	ldr	r2, [pc, #304]	; (80017a8 <HAL_GPIO_Init+0x2ec>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d019      	beq.n	80016b0 <HAL_GPIO_Init+0x1f4>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4a4b      	ldr	r2, [pc, #300]	; (80017ac <HAL_GPIO_Init+0x2f0>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d013      	beq.n	80016ac <HAL_GPIO_Init+0x1f0>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	4a4a      	ldr	r2, [pc, #296]	; (80017b0 <HAL_GPIO_Init+0x2f4>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d00d      	beq.n	80016a8 <HAL_GPIO_Init+0x1ec>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4a49      	ldr	r2, [pc, #292]	; (80017b4 <HAL_GPIO_Init+0x2f8>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d007      	beq.n	80016a4 <HAL_GPIO_Init+0x1e8>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4a48      	ldr	r2, [pc, #288]	; (80017b8 <HAL_GPIO_Init+0x2fc>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d101      	bne.n	80016a0 <HAL_GPIO_Init+0x1e4>
 800169c:	2305      	movs	r3, #5
 800169e:	e00a      	b.n	80016b6 <HAL_GPIO_Init+0x1fa>
 80016a0:	2306      	movs	r3, #6
 80016a2:	e008      	b.n	80016b6 <HAL_GPIO_Init+0x1fa>
 80016a4:	2304      	movs	r3, #4
 80016a6:	e006      	b.n	80016b6 <HAL_GPIO_Init+0x1fa>
 80016a8:	2303      	movs	r3, #3
 80016aa:	e004      	b.n	80016b6 <HAL_GPIO_Init+0x1fa>
 80016ac:	2302      	movs	r3, #2
 80016ae:	e002      	b.n	80016b6 <HAL_GPIO_Init+0x1fa>
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <HAL_GPIO_Init+0x1fa>
 80016b4:	2300      	movs	r3, #0
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	f002 0203 	and.w	r2, r2, #3
 80016bc:	0092      	lsls	r2, r2, #2
 80016be:	4093      	lsls	r3, r2
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016c6:	4937      	ldr	r1, [pc, #220]	; (80017a4 <HAL_GPIO_Init+0x2e8>)
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	089b      	lsrs	r3, r3, #2
 80016cc:	3302      	adds	r3, #2
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016d4:	4b39      	ldr	r3, [pc, #228]	; (80017bc <HAL_GPIO_Init+0x300>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	43db      	mvns	r3, r3
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	4013      	ands	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d003      	beq.n	80016f8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80016f8:	4a30      	ldr	r2, [pc, #192]	; (80017bc <HAL_GPIO_Init+0x300>)
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80016fe:	4b2f      	ldr	r3, [pc, #188]	; (80017bc <HAL_GPIO_Init+0x300>)
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	43db      	mvns	r3, r3
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	4013      	ands	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d003      	beq.n	8001722 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4313      	orrs	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001722:	4a26      	ldr	r2, [pc, #152]	; (80017bc <HAL_GPIO_Init+0x300>)
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001728:	4b24      	ldr	r3, [pc, #144]	; (80017bc <HAL_GPIO_Init+0x300>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	43db      	mvns	r3, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4013      	ands	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4313      	orrs	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800174c:	4a1b      	ldr	r2, [pc, #108]	; (80017bc <HAL_GPIO_Init+0x300>)
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001752:	4b1a      	ldr	r3, [pc, #104]	; (80017bc <HAL_GPIO_Init+0x300>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	43db      	mvns	r3, r3
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	4013      	ands	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d003      	beq.n	8001776 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4313      	orrs	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001776:	4a11      	ldr	r2, [pc, #68]	; (80017bc <HAL_GPIO_Init+0x300>)
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	3301      	adds	r3, #1
 8001780:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	fa22 f303 	lsr.w	r3, r2, r3
 800178c:	2b00      	cmp	r3, #0
 800178e:	f47f ae9d 	bne.w	80014cc <HAL_GPIO_Init+0x10>
  }
}
 8001792:	bf00      	nop
 8001794:	bf00      	nop
 8001796:	371c      	adds	r7, #28
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40010000 	.word	0x40010000
 80017a8:	48000400 	.word	0x48000400
 80017ac:	48000800 	.word	0x48000800
 80017b0:	48000c00 	.word	0x48000c00
 80017b4:	48001000 	.word	0x48001000
 80017b8:	48001400 	.word	0x48001400
 80017bc:	40010400 	.word	0x40010400

080017c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	691a      	ldr	r2, [r3, #16]
 80017d0:	887b      	ldrh	r3, [r7, #2]
 80017d2:	4013      	ands	r3, r2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d002      	beq.n	80017de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80017d8:	2301      	movs	r3, #1
 80017da:	73fb      	strb	r3, [r7, #15]
 80017dc:	e001      	b.n	80017e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80017de:	2300      	movs	r3, #0
 80017e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d141      	bne.n	8001882 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80017fe:	4b4b      	ldr	r3, [pc, #300]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001806:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800180a:	d131      	bne.n	8001870 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800180c:	4b47      	ldr	r3, [pc, #284]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800180e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001812:	4a46      	ldr	r2, [pc, #280]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001818:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800181c:	4b43      	ldr	r3, [pc, #268]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001824:	4a41      	ldr	r2, [pc, #260]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001826:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800182a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800182c:	4b40      	ldr	r3, [pc, #256]	; (8001930 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2232      	movs	r2, #50	; 0x32
 8001832:	fb02 f303 	mul.w	r3, r2, r3
 8001836:	4a3f      	ldr	r2, [pc, #252]	; (8001934 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001838:	fba2 2303 	umull	r2, r3, r2, r3
 800183c:	0c9b      	lsrs	r3, r3, #18
 800183e:	3301      	adds	r3, #1
 8001840:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001842:	e002      	b.n	800184a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	3b01      	subs	r3, #1
 8001848:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800184a:	4b38      	ldr	r3, [pc, #224]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001852:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001856:	d102      	bne.n	800185e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1f2      	bne.n	8001844 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800185e:	4b33      	ldr	r3, [pc, #204]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001866:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800186a:	d158      	bne.n	800191e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e057      	b.n	8001920 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001870:	4b2e      	ldr	r3, [pc, #184]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001872:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001876:	4a2d      	ldr	r2, [pc, #180]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001878:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800187c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001880:	e04d      	b.n	800191e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001888:	d141      	bne.n	800190e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800188a:	4b28      	ldr	r3, [pc, #160]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001892:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001896:	d131      	bne.n	80018fc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001898:	4b24      	ldr	r3, [pc, #144]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800189a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800189e:	4a23      	ldr	r2, [pc, #140]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a8:	4b20      	ldr	r3, [pc, #128]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80018b0:	4a1e      	ldr	r2, [pc, #120]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2232      	movs	r2, #50	; 0x32
 80018be:	fb02 f303 	mul.w	r3, r2, r3
 80018c2:	4a1c      	ldr	r2, [pc, #112]	; (8001934 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80018c4:	fba2 2303 	umull	r2, r3, r2, r3
 80018c8:	0c9b      	lsrs	r3, r3, #18
 80018ca:	3301      	adds	r3, #1
 80018cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018ce:	e002      	b.n	80018d6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	3b01      	subs	r3, #1
 80018d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018d6:	4b15      	ldr	r3, [pc, #84]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018e2:	d102      	bne.n	80018ea <HAL_PWREx_ControlVoltageScaling+0xfa>
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d1f2      	bne.n	80018d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018ea:	4b10      	ldr	r3, [pc, #64]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018f6:	d112      	bne.n	800191e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e011      	b.n	8001920 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018fc:	4b0b      	ldr	r3, [pc, #44]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001902:	4a0a      	ldr	r2, [pc, #40]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001908:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800190c:	e007      	b.n	800191e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800190e:	4b07      	ldr	r3, [pc, #28]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001916:	4a05      	ldr	r2, [pc, #20]	; (800192c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001918:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800191c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	40007000 	.word	0x40007000
 8001930:	20000004 	.word	0x20000004
 8001934:	431bde83 	.word	0x431bde83

08001938 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e2fe      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d075      	beq.n	8001a42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001956:	4b97      	ldr	r3, [pc, #604]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001960:	4b94      	ldr	r3, [pc, #592]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	2b0c      	cmp	r3, #12
 800196e:	d102      	bne.n	8001976 <HAL_RCC_OscConfig+0x3e>
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	2b03      	cmp	r3, #3
 8001974:	d002      	beq.n	800197c <HAL_RCC_OscConfig+0x44>
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	2b08      	cmp	r3, #8
 800197a:	d10b      	bne.n	8001994 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800197c:	4b8d      	ldr	r3, [pc, #564]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d05b      	beq.n	8001a40 <HAL_RCC_OscConfig+0x108>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d157      	bne.n	8001a40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e2d9      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800199c:	d106      	bne.n	80019ac <HAL_RCC_OscConfig+0x74>
 800199e:	4b85      	ldr	r3, [pc, #532]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a84      	ldr	r2, [pc, #528]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019a8:	6013      	str	r3, [r2, #0]
 80019aa:	e01d      	b.n	80019e8 <HAL_RCC_OscConfig+0xb0>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019b4:	d10c      	bne.n	80019d0 <HAL_RCC_OscConfig+0x98>
 80019b6:	4b7f      	ldr	r3, [pc, #508]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a7e      	ldr	r2, [pc, #504]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	4b7c      	ldr	r3, [pc, #496]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a7b      	ldr	r2, [pc, #492]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019cc:	6013      	str	r3, [r2, #0]
 80019ce:	e00b      	b.n	80019e8 <HAL_RCC_OscConfig+0xb0>
 80019d0:	4b78      	ldr	r3, [pc, #480]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a77      	ldr	r2, [pc, #476]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019da:	6013      	str	r3, [r2, #0]
 80019dc:	4b75      	ldr	r3, [pc, #468]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a74      	ldr	r2, [pc, #464]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 80019e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d013      	beq.n	8001a18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f0:	f7ff fc48 	bl	8001284 <HAL_GetTick>
 80019f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019f8:	f7ff fc44 	bl	8001284 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b64      	cmp	r3, #100	; 0x64
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e29e      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a0a:	4b6a      	ldr	r3, [pc, #424]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d0f0      	beq.n	80019f8 <HAL_RCC_OscConfig+0xc0>
 8001a16:	e014      	b.n	8001a42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a18:	f7ff fc34 	bl	8001284 <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a20:	f7ff fc30 	bl	8001284 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b64      	cmp	r3, #100	; 0x64
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e28a      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a32:	4b60      	ldr	r3, [pc, #384]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0xe8>
 8001a3e:	e000      	b.n	8001a42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d075      	beq.n	8001b3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a4e:	4b59      	ldr	r3, [pc, #356]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f003 030c 	and.w	r3, r3, #12
 8001a56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a58:	4b56      	ldr	r3, [pc, #344]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	f003 0303 	and.w	r3, r3, #3
 8001a60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	2b0c      	cmp	r3, #12
 8001a66:	d102      	bne.n	8001a6e <HAL_RCC_OscConfig+0x136>
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d002      	beq.n	8001a74 <HAL_RCC_OscConfig+0x13c>
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	2b04      	cmp	r3, #4
 8001a72:	d11f      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a74:	4b4f      	ldr	r3, [pc, #316]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d005      	beq.n	8001a8c <HAL_RCC_OscConfig+0x154>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e25d      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a8c:	4b49      	ldr	r3, [pc, #292]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	691b      	ldr	r3, [r3, #16]
 8001a98:	061b      	lsls	r3, r3, #24
 8001a9a:	4946      	ldr	r1, [pc, #280]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001aa0:	4b45      	ldr	r3, [pc, #276]	; (8001bb8 <HAL_RCC_OscConfig+0x280>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fba1 	bl	80011ec <HAL_InitTick>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d043      	beq.n	8001b38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e249      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d023      	beq.n	8001b04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001abc:	4b3d      	ldr	r3, [pc, #244]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a3c      	ldr	r2, [pc, #240]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001ac2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ac6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac8:	f7ff fbdc 	bl	8001284 <HAL_GetTick>
 8001acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ace:	e008      	b.n	8001ae2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ad0:	f7ff fbd8 	bl	8001284 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e232      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ae2:	4b34      	ldr	r3, [pc, #208]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d0f0      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aee:	4b31      	ldr	r3, [pc, #196]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	061b      	lsls	r3, r3, #24
 8001afc:	492d      	ldr	r1, [pc, #180]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	604b      	str	r3, [r1, #4]
 8001b02:	e01a      	b.n	8001b3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b04:	4b2b      	ldr	r3, [pc, #172]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a2a      	ldr	r2, [pc, #168]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001b0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b10:	f7ff fbb8 	bl	8001284 <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b18:	f7ff fbb4 	bl	8001284 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e20e      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b2a:	4b22      	ldr	r3, [pc, #136]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1f0      	bne.n	8001b18 <HAL_RCC_OscConfig+0x1e0>
 8001b36:	e000      	b.n	8001b3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0308 	and.w	r3, r3, #8
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d041      	beq.n	8001bca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d01c      	beq.n	8001b88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b4e:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b54:	4a17      	ldr	r2, [pc, #92]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b5e:	f7ff fb91 	bl	8001284 <HAL_GetTick>
 8001b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b64:	e008      	b.n	8001b78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b66:	f7ff fb8d 	bl	8001284 <HAL_GetTick>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d901      	bls.n	8001b78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e1e7      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b78:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d0ef      	beq.n	8001b66 <HAL_RCC_OscConfig+0x22e>
 8001b86:	e020      	b.n	8001bca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b88:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b8e:	4a09      	ldr	r2, [pc, #36]	; (8001bb4 <HAL_RCC_OscConfig+0x27c>)
 8001b90:	f023 0301 	bic.w	r3, r3, #1
 8001b94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b98:	f7ff fb74 	bl	8001284 <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b9e:	e00d      	b.n	8001bbc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ba0:	f7ff fb70 	bl	8001284 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d906      	bls.n	8001bbc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e1ca      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
 8001bb2:	bf00      	nop
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bbc:	4b8c      	ldr	r3, [pc, #560]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1ea      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0304 	and.w	r3, r3, #4
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	f000 80a6 	beq.w	8001d24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001bdc:	4b84      	ldr	r3, [pc, #528]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_RCC_OscConfig+0x2b4>
 8001be8:	2301      	movs	r3, #1
 8001bea:	e000      	b.n	8001bee <HAL_RCC_OscConfig+0x2b6>
 8001bec:	2300      	movs	r3, #0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00d      	beq.n	8001c0e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bf2:	4b7f      	ldr	r3, [pc, #508]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	4a7e      	ldr	r2, [pc, #504]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bfc:	6593      	str	r3, [r2, #88]	; 0x58
 8001bfe:	4b7c      	ldr	r3, [pc, #496]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c0e:	4b79      	ldr	r3, [pc, #484]	; (8001df4 <HAL_RCC_OscConfig+0x4bc>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d118      	bne.n	8001c4c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c1a:	4b76      	ldr	r3, [pc, #472]	; (8001df4 <HAL_RCC_OscConfig+0x4bc>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a75      	ldr	r2, [pc, #468]	; (8001df4 <HAL_RCC_OscConfig+0x4bc>)
 8001c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c26:	f7ff fb2d 	bl	8001284 <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c2e:	f7ff fb29 	bl	8001284 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e183      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c40:	4b6c      	ldr	r3, [pc, #432]	; (8001df4 <HAL_RCC_OscConfig+0x4bc>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d0f0      	beq.n	8001c2e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d108      	bne.n	8001c66 <HAL_RCC_OscConfig+0x32e>
 8001c54:	4b66      	ldr	r3, [pc, #408]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c5a:	4a65      	ldr	r2, [pc, #404]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c64:	e024      	b.n	8001cb0 <HAL_RCC_OscConfig+0x378>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	2b05      	cmp	r3, #5
 8001c6c:	d110      	bne.n	8001c90 <HAL_RCC_OscConfig+0x358>
 8001c6e:	4b60      	ldr	r3, [pc, #384]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c74:	4a5e      	ldr	r2, [pc, #376]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001c76:	f043 0304 	orr.w	r3, r3, #4
 8001c7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c7e:	4b5c      	ldr	r3, [pc, #368]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c84:	4a5a      	ldr	r2, [pc, #360]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c8e:	e00f      	b.n	8001cb0 <HAL_RCC_OscConfig+0x378>
 8001c90:	4b57      	ldr	r3, [pc, #348]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c96:	4a56      	ldr	r2, [pc, #344]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001c98:	f023 0301 	bic.w	r3, r3, #1
 8001c9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ca0:	4b53      	ldr	r3, [pc, #332]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ca6:	4a52      	ldr	r2, [pc, #328]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001ca8:	f023 0304 	bic.w	r3, r3, #4
 8001cac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d016      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb8:	f7ff fae4 	bl	8001284 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cbe:	e00a      	b.n	8001cd6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cc0:	f7ff fae0 	bl	8001284 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e138      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd6:	4b46      	ldr	r3, [pc, #280]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0ed      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x388>
 8001ce4:	e015      	b.n	8001d12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce6:	f7ff facd 	bl	8001284 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cec:	e00a      	b.n	8001d04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cee:	f7ff fac9 	bl	8001284 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d901      	bls.n	8001d04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001d00:	2303      	movs	r3, #3
 8001d02:	e121      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d04:	4b3a      	ldr	r3, [pc, #232]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1ed      	bne.n	8001cee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d12:	7ffb      	ldrb	r3, [r7, #31]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d105      	bne.n	8001d24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d18:	4b35      	ldr	r3, [pc, #212]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1c:	4a34      	ldr	r2, [pc, #208]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d22:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0320 	and.w	r3, r3, #32
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d03c      	beq.n	8001daa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d01c      	beq.n	8001d72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d38:	4b2d      	ldr	r3, [pc, #180]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d3e:	4a2c      	ldr	r2, [pc, #176]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d48:	f7ff fa9c 	bl	8001284 <HAL_GetTick>
 8001d4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d50:	f7ff fa98 	bl	8001284 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e0f2      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d62:	4b23      	ldr	r3, [pc, #140]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001d64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d0ef      	beq.n	8001d50 <HAL_RCC_OscConfig+0x418>
 8001d70:	e01b      	b.n	8001daa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d72:	4b1f      	ldr	r3, [pc, #124]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001d74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d78:	4a1d      	ldr	r2, [pc, #116]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001d7a:	f023 0301 	bic.w	r3, r3, #1
 8001d7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d82:	f7ff fa7f 	bl	8001284 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d8a:	f7ff fa7b 	bl	8001284 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e0d5      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001d9c:	4b14      	ldr	r3, [pc, #80]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1ef      	bne.n	8001d8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f000 80c9 	beq.w	8001f46 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001db4:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f003 030c 	and.w	r3, r3, #12
 8001dbc:	2b0c      	cmp	r3, #12
 8001dbe:	f000 8083 	beq.w	8001ec8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d15e      	bne.n	8001e88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dca:	4b09      	ldr	r3, [pc, #36]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a08      	ldr	r2, [pc, #32]	; (8001df0 <HAL_RCC_OscConfig+0x4b8>)
 8001dd0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001dd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd6:	f7ff fa55 	bl	8001284 <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ddc:	e00c      	b.n	8001df8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dde:	f7ff fa51 	bl	8001284 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d905      	bls.n	8001df8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e0ab      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001df8:	4b55      	ldr	r3, [pc, #340]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1ec      	bne.n	8001dde <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e04:	4b52      	ldr	r3, [pc, #328]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001e06:	68da      	ldr	r2, [r3, #12]
 8001e08:	4b52      	ldr	r3, [pc, #328]	; (8001f54 <HAL_RCC_OscConfig+0x61c>)
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	6a11      	ldr	r1, [r2, #32]
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e14:	3a01      	subs	r2, #1
 8001e16:	0112      	lsls	r2, r2, #4
 8001e18:	4311      	orrs	r1, r2
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001e1e:	0212      	lsls	r2, r2, #8
 8001e20:	4311      	orrs	r1, r2
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e26:	0852      	lsrs	r2, r2, #1
 8001e28:	3a01      	subs	r2, #1
 8001e2a:	0552      	lsls	r2, r2, #21
 8001e2c:	4311      	orrs	r1, r2
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e32:	0852      	lsrs	r2, r2, #1
 8001e34:	3a01      	subs	r2, #1
 8001e36:	0652      	lsls	r2, r2, #25
 8001e38:	4311      	orrs	r1, r2
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001e3e:	06d2      	lsls	r2, r2, #27
 8001e40:	430a      	orrs	r2, r1
 8001e42:	4943      	ldr	r1, [pc, #268]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e48:	4b41      	ldr	r3, [pc, #260]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a40      	ldr	r2, [pc, #256]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001e4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e54:	4b3e      	ldr	r3, [pc, #248]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	4a3d      	ldr	r2, [pc, #244]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001e5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e60:	f7ff fa10 	bl	8001284 <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e68:	f7ff fa0c 	bl	8001284 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e066      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e7a:	4b35      	ldr	r3, [pc, #212]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d0f0      	beq.n	8001e68 <HAL_RCC_OscConfig+0x530>
 8001e86:	e05e      	b.n	8001f46 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e88:	4b31      	ldr	r3, [pc, #196]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a30      	ldr	r2, [pc, #192]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001e8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e94:	f7ff f9f6 	bl	8001284 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9c:	f7ff f9f2 	bl	8001284 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e04c      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eae:	4b28      	ldr	r3, [pc, #160]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f0      	bne.n	8001e9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001eba:	4b25      	ldr	r3, [pc, #148]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001ebc:	68da      	ldr	r2, [r3, #12]
 8001ebe:	4924      	ldr	r1, [pc, #144]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001ec0:	4b25      	ldr	r3, [pc, #148]	; (8001f58 <HAL_RCC_OscConfig+0x620>)
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	60cb      	str	r3, [r1, #12]
 8001ec6:	e03e      	b.n	8001f46 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69db      	ldr	r3, [r3, #28]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d101      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e039      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001ed4:	4b1e      	ldr	r3, [pc, #120]	; (8001f50 <HAL_RCC_OscConfig+0x618>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f003 0203 	and.w	r2, r3, #3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a1b      	ldr	r3, [r3, #32]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d12c      	bne.n	8001f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d123      	bne.n	8001f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d11b      	bne.n	8001f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d113      	bne.n	8001f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f24:	085b      	lsrs	r3, r3, #1
 8001f26:	3b01      	subs	r3, #1
 8001f28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d109      	bne.n	8001f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f38:	085b      	lsrs	r3, r3, #1
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d001      	beq.n	8001f46 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e000      	b.n	8001f48 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3720      	adds	r7, #32
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40021000 	.word	0x40021000
 8001f54:	019f800c 	.word	0x019f800c
 8001f58:	feeefffc 	.word	0xfeeefffc

08001f5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d101      	bne.n	8001f74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e11e      	b.n	80021b2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f74:	4b91      	ldr	r3, [pc, #580]	; (80021bc <HAL_RCC_ClockConfig+0x260>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 030f 	and.w	r3, r3, #15
 8001f7c:	683a      	ldr	r2, [r7, #0]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d910      	bls.n	8001fa4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f82:	4b8e      	ldr	r3, [pc, #568]	; (80021bc <HAL_RCC_ClockConfig+0x260>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f023 020f 	bic.w	r2, r3, #15
 8001f8a:	498c      	ldr	r1, [pc, #560]	; (80021bc <HAL_RCC_ClockConfig+0x260>)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f92:	4b8a      	ldr	r3, [pc, #552]	; (80021bc <HAL_RCC_ClockConfig+0x260>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 030f 	and.w	r3, r3, #15
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d001      	beq.n	8001fa4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e106      	b.n	80021b2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d073      	beq.n	8002098 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d129      	bne.n	800200c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fb8:	4b81      	ldr	r3, [pc, #516]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d101      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e0f4      	b.n	80021b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001fc8:	f000 f966 	bl	8002298 <RCC_GetSysClockFreqFromPLLSource>
 8001fcc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	4a7c      	ldr	r2, [pc, #496]	; (80021c4 <HAL_RCC_ClockConfig+0x268>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d93f      	bls.n	8002056 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001fd6:	4b7a      	ldr	r3, [pc, #488]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d009      	beq.n	8001ff6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d033      	beq.n	8002056 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d12f      	bne.n	8002056 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ff6:	4b72      	ldr	r3, [pc, #456]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ffe:	4a70      	ldr	r2, [pc, #448]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002004:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002006:	2380      	movs	r3, #128	; 0x80
 8002008:	617b      	str	r3, [r7, #20]
 800200a:	e024      	b.n	8002056 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b02      	cmp	r3, #2
 8002012:	d107      	bne.n	8002024 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002014:	4b6a      	ldr	r3, [pc, #424]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d109      	bne.n	8002034 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e0c6      	b.n	80021b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002024:	4b66      	ldr	r3, [pc, #408]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e0be      	b.n	80021b2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002034:	f000 f8ce 	bl	80021d4 <HAL_RCC_GetSysClockFreq>
 8002038:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	4a61      	ldr	r2, [pc, #388]	; (80021c4 <HAL_RCC_ClockConfig+0x268>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d909      	bls.n	8002056 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002042:	4b5f      	ldr	r3, [pc, #380]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800204a:	4a5d      	ldr	r2, [pc, #372]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 800204c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002050:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002052:	2380      	movs	r3, #128	; 0x80
 8002054:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002056:	4b5a      	ldr	r3, [pc, #360]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f023 0203 	bic.w	r2, r3, #3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	4957      	ldr	r1, [pc, #348]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002064:	4313      	orrs	r3, r2
 8002066:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002068:	f7ff f90c 	bl	8001284 <HAL_GetTick>
 800206c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800206e:	e00a      	b.n	8002086 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002070:	f7ff f908 	bl	8001284 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	f241 3288 	movw	r2, #5000	; 0x1388
 800207e:	4293      	cmp	r3, r2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e095      	b.n	80021b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002086:	4b4e      	ldr	r3, [pc, #312]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f003 020c 	and.w	r2, r3, #12
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	429a      	cmp	r2, r3
 8002096:	d1eb      	bne.n	8002070 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d023      	beq.n	80020ec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d005      	beq.n	80020bc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020b0:	4b43      	ldr	r3, [pc, #268]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	4a42      	ldr	r2, [pc, #264]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 80020b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020ba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0308 	and.w	r3, r3, #8
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d007      	beq.n	80020d8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80020c8:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80020d0:	4a3b      	ldr	r2, [pc, #236]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 80020d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020d8:	4b39      	ldr	r3, [pc, #228]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	4936      	ldr	r1, [pc, #216]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	608b      	str	r3, [r1, #8]
 80020ea:	e008      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	2b80      	cmp	r3, #128	; 0x80
 80020f0:	d105      	bne.n	80020fe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80020f2:	4b33      	ldr	r3, [pc, #204]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	4a32      	ldr	r2, [pc, #200]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 80020f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020fc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020fe:	4b2f      	ldr	r3, [pc, #188]	; (80021bc <HAL_RCC_ClockConfig+0x260>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	429a      	cmp	r2, r3
 800210a:	d21d      	bcs.n	8002148 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800210c:	4b2b      	ldr	r3, [pc, #172]	; (80021bc <HAL_RCC_ClockConfig+0x260>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f023 020f 	bic.w	r2, r3, #15
 8002114:	4929      	ldr	r1, [pc, #164]	; (80021bc <HAL_RCC_ClockConfig+0x260>)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	4313      	orrs	r3, r2
 800211a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800211c:	f7ff f8b2 	bl	8001284 <HAL_GetTick>
 8002120:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002122:	e00a      	b.n	800213a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002124:	f7ff f8ae 	bl	8001284 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002132:	4293      	cmp	r3, r2
 8002134:	d901      	bls.n	800213a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e03b      	b.n	80021b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <HAL_RCC_ClockConfig+0x260>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 030f 	and.w	r3, r3, #15
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d1ed      	bne.n	8002124 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	2b00      	cmp	r3, #0
 8002152:	d008      	beq.n	8002166 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002154:	4b1a      	ldr	r3, [pc, #104]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	4917      	ldr	r1, [pc, #92]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002162:	4313      	orrs	r3, r2
 8002164:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0308 	and.w	r3, r3, #8
 800216e:	2b00      	cmp	r3, #0
 8002170:	d009      	beq.n	8002186 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002172:	4b13      	ldr	r3, [pc, #76]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	490f      	ldr	r1, [pc, #60]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 8002182:	4313      	orrs	r3, r2
 8002184:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002186:	f000 f825 	bl	80021d4 <HAL_RCC_GetSysClockFreq>
 800218a:	4602      	mov	r2, r0
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <HAL_RCC_ClockConfig+0x264>)
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	091b      	lsrs	r3, r3, #4
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	490c      	ldr	r1, [pc, #48]	; (80021c8 <HAL_RCC_ClockConfig+0x26c>)
 8002198:	5ccb      	ldrb	r3, [r1, r3]
 800219a:	f003 031f 	and.w	r3, r3, #31
 800219e:	fa22 f303 	lsr.w	r3, r2, r3
 80021a2:	4a0a      	ldr	r2, [pc, #40]	; (80021cc <HAL_RCC_ClockConfig+0x270>)
 80021a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80021a6:	4b0a      	ldr	r3, [pc, #40]	; (80021d0 <HAL_RCC_ClockConfig+0x274>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff f81e 	bl	80011ec <HAL_InitTick>
 80021b0:	4603      	mov	r3, r0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40022000 	.word	0x40022000
 80021c0:	40021000 	.word	0x40021000
 80021c4:	04c4b400 	.word	0x04c4b400
 80021c8:	0800356c 	.word	0x0800356c
 80021cc:	20000004 	.word	0x20000004
 80021d0:	20000008 	.word	0x20000008

080021d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80021da:	4b2c      	ldr	r3, [pc, #176]	; (800228c <HAL_RCC_GetSysClockFreq+0xb8>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f003 030c 	and.w	r3, r3, #12
 80021e2:	2b04      	cmp	r3, #4
 80021e4:	d102      	bne.n	80021ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80021e6:	4b2a      	ldr	r3, [pc, #168]	; (8002290 <HAL_RCC_GetSysClockFreq+0xbc>)
 80021e8:	613b      	str	r3, [r7, #16]
 80021ea:	e047      	b.n	800227c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80021ec:	4b27      	ldr	r3, [pc, #156]	; (800228c <HAL_RCC_GetSysClockFreq+0xb8>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f003 030c 	and.w	r3, r3, #12
 80021f4:	2b08      	cmp	r3, #8
 80021f6:	d102      	bne.n	80021fe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80021f8:	4b26      	ldr	r3, [pc, #152]	; (8002294 <HAL_RCC_GetSysClockFreq+0xc0>)
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	e03e      	b.n	800227c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80021fe:	4b23      	ldr	r3, [pc, #140]	; (800228c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f003 030c 	and.w	r3, r3, #12
 8002206:	2b0c      	cmp	r3, #12
 8002208:	d136      	bne.n	8002278 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800220a:	4b20      	ldr	r3, [pc, #128]	; (800228c <HAL_RCC_GetSysClockFreq+0xb8>)
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002214:	4b1d      	ldr	r3, [pc, #116]	; (800228c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	091b      	lsrs	r3, r3, #4
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	3301      	adds	r3, #1
 8002220:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2b03      	cmp	r3, #3
 8002226:	d10c      	bne.n	8002242 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002228:	4a1a      	ldr	r2, [pc, #104]	; (8002294 <HAL_RCC_GetSysClockFreq+0xc0>)
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002230:	4a16      	ldr	r2, [pc, #88]	; (800228c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002232:	68d2      	ldr	r2, [r2, #12]
 8002234:	0a12      	lsrs	r2, r2, #8
 8002236:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800223a:	fb02 f303 	mul.w	r3, r2, r3
 800223e:	617b      	str	r3, [r7, #20]
      break;
 8002240:	e00c      	b.n	800225c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002242:	4a13      	ldr	r2, [pc, #76]	; (8002290 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	fbb2 f3f3 	udiv	r3, r2, r3
 800224a:	4a10      	ldr	r2, [pc, #64]	; (800228c <HAL_RCC_GetSysClockFreq+0xb8>)
 800224c:	68d2      	ldr	r2, [r2, #12]
 800224e:	0a12      	lsrs	r2, r2, #8
 8002250:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002254:	fb02 f303 	mul.w	r3, r2, r3
 8002258:	617b      	str	r3, [r7, #20]
      break;
 800225a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800225c:	4b0b      	ldr	r3, [pc, #44]	; (800228c <HAL_RCC_GetSysClockFreq+0xb8>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	0e5b      	lsrs	r3, r3, #25
 8002262:	f003 0303 	and.w	r3, r3, #3
 8002266:	3301      	adds	r3, #1
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800226c:	697a      	ldr	r2, [r7, #20]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	fbb2 f3f3 	udiv	r3, r2, r3
 8002274:	613b      	str	r3, [r7, #16]
 8002276:	e001      	b.n	800227c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002278:	2300      	movs	r3, #0
 800227a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800227c:	693b      	ldr	r3, [r7, #16]
}
 800227e:	4618      	mov	r0, r3
 8002280:	371c      	adds	r7, #28
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	40021000 	.word	0x40021000
 8002290:	00f42400 	.word	0x00f42400
 8002294:	007a1200 	.word	0x007a1200

08002298 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002298:	b480      	push	{r7}
 800229a:	b087      	sub	sp, #28
 800229c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800229e:	4b1e      	ldr	r3, [pc, #120]	; (8002318 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022a8:	4b1b      	ldr	r3, [pc, #108]	; (8002318 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	091b      	lsrs	r3, r3, #4
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	3301      	adds	r3, #1
 80022b4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	2b03      	cmp	r3, #3
 80022ba:	d10c      	bne.n	80022d6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022bc:	4a17      	ldr	r2, [pc, #92]	; (800231c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c4:	4a14      	ldr	r2, [pc, #80]	; (8002318 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80022c6:	68d2      	ldr	r2, [r2, #12]
 80022c8:	0a12      	lsrs	r2, r2, #8
 80022ca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80022ce:	fb02 f303 	mul.w	r3, r2, r3
 80022d2:	617b      	str	r3, [r7, #20]
    break;
 80022d4:	e00c      	b.n	80022f0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022d6:	4a12      	ldr	r2, [pc, #72]	; (8002320 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	fbb2 f3f3 	udiv	r3, r2, r3
 80022de:	4a0e      	ldr	r2, [pc, #56]	; (8002318 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80022e0:	68d2      	ldr	r2, [r2, #12]
 80022e2:	0a12      	lsrs	r2, r2, #8
 80022e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80022e8:	fb02 f303 	mul.w	r3, r2, r3
 80022ec:	617b      	str	r3, [r7, #20]
    break;
 80022ee:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022f0:	4b09      	ldr	r3, [pc, #36]	; (8002318 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	0e5b      	lsrs	r3, r3, #25
 80022f6:	f003 0303 	and.w	r3, r3, #3
 80022fa:	3301      	adds	r3, #1
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	fbb2 f3f3 	udiv	r3, r2, r3
 8002308:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800230a:	687b      	ldr	r3, [r7, #4]
}
 800230c:	4618      	mov	r0, r3
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr
 8002318:	40021000 	.word	0x40021000
 800231c:	007a1200 	.word	0x007a1200
 8002320:	00f42400 	.word	0x00f42400

08002324 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e049      	b.n	80023ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b00      	cmp	r3, #0
 8002340:	d106      	bne.n	8002350 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f7fe fe46 	bl	8000fdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2202      	movs	r2, #2
 8002354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3304      	adds	r3, #4
 8002360:	4619      	mov	r1, r3
 8002362:	4610      	mov	r0, r2
 8002364:	f000 f9ac 	bl	80026c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b084      	sub	sp, #16
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d020      	beq.n	8002436 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d01b      	beq.n	8002436 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f06f 0202 	mvn.w	r2, #2
 8002406:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	f003 0303 	and.w	r3, r3, #3
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f000 f931 	bl	8002684 <HAL_TIM_IC_CaptureCallback>
 8002422:	e005      	b.n	8002430 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 f923 	bl	8002670 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f934 	bl	8002698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	d020      	beq.n	8002482 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	2b00      	cmp	r3, #0
 8002448:	d01b      	beq.n	8002482 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f06f 0204 	mvn.w	r2, #4
 8002452:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2202      	movs	r2, #2
 8002458:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f90b 	bl	8002684 <HAL_TIM_IC_CaptureCallback>
 800246e:	e005      	b.n	800247c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f8fd 	bl	8002670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 f90e 	bl	8002698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	f003 0308 	and.w	r3, r3, #8
 8002488:	2b00      	cmp	r3, #0
 800248a:	d020      	beq.n	80024ce <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b00      	cmp	r3, #0
 8002494:	d01b      	beq.n	80024ce <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f06f 0208 	mvn.w	r2, #8
 800249e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2204      	movs	r2, #4
 80024a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	f003 0303 	and.w	r3, r3, #3
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f000 f8e5 	bl	8002684 <HAL_TIM_IC_CaptureCallback>
 80024ba:	e005      	b.n	80024c8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f8d7 	bl	8002670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f8e8 	bl	8002698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	f003 0310 	and.w	r3, r3, #16
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d020      	beq.n	800251a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f003 0310 	and.w	r3, r3, #16
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d01b      	beq.n	800251a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f06f 0210 	mvn.w	r2, #16
 80024ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2208      	movs	r2, #8
 80024f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	69db      	ldr	r3, [r3, #28]
 80024f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d003      	beq.n	8002508 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f8bf 	bl	8002684 <HAL_TIM_IC_CaptureCallback>
 8002506:	e005      	b.n	8002514 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 f8b1 	bl	8002670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f8c2 	bl	8002698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00c      	beq.n	800253e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b00      	cmp	r3, #0
 800252c:	d007      	beq.n	800253e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f06f 0201 	mvn.w	r2, #1
 8002536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f7fe fdbb 	bl	80010b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002544:	2b00      	cmp	r3, #0
 8002546:	d104      	bne.n	8002552 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00c      	beq.n	800256c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002558:	2b00      	cmp	r3, #0
 800255a:	d007      	beq.n	800256c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8002564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 f9ec 	bl	8002944 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00c      	beq.n	8002590 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800257c:	2b00      	cmp	r3, #0
 800257e:	d007      	beq.n	8002590 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f9e4 	bl	8002958 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00c      	beq.n	80025b4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d007      	beq.n	80025b4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f000 f87c 	bl	80026ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	f003 0320 	and.w	r3, r3, #32
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00c      	beq.n	80025d8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f003 0320 	and.w	r3, r3, #32
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d007      	beq.n	80025d8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f06f 0220 	mvn.w	r2, #32
 80025d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f9ac 	bl	8002930 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00c      	beq.n	80025fc <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d007      	beq.n	80025fc <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80025f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 f9b8 	bl	800296c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00c      	beq.n	8002620 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d007      	beq.n	8002620 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8002618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f9b0 	bl	8002980 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00c      	beq.n	8002644 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d007      	beq.n	8002644 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800263c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f9a8 	bl	8002994 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d00c      	beq.n	8002668 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d007      	beq.n	8002668 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8002660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 f9a0 	bl	80029a8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002668:	bf00      	nop
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002678:	bf00      	nop
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800268c:	bf00      	nop
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a48      	ldr	r2, [pc, #288]	; (80027f4 <TIM_Base_SetConfig+0x134>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d013      	beq.n	8002700 <TIM_Base_SetConfig+0x40>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026de:	d00f      	beq.n	8002700 <TIM_Base_SetConfig+0x40>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a45      	ldr	r2, [pc, #276]	; (80027f8 <TIM_Base_SetConfig+0x138>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d00b      	beq.n	8002700 <TIM_Base_SetConfig+0x40>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a44      	ldr	r2, [pc, #272]	; (80027fc <TIM_Base_SetConfig+0x13c>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d007      	beq.n	8002700 <TIM_Base_SetConfig+0x40>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	4a43      	ldr	r2, [pc, #268]	; (8002800 <TIM_Base_SetConfig+0x140>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d003      	beq.n	8002700 <TIM_Base_SetConfig+0x40>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a42      	ldr	r2, [pc, #264]	; (8002804 <TIM_Base_SetConfig+0x144>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d108      	bne.n	8002712 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002706:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	4313      	orrs	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a37      	ldr	r2, [pc, #220]	; (80027f4 <TIM_Base_SetConfig+0x134>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d01f      	beq.n	800275a <TIM_Base_SetConfig+0x9a>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002720:	d01b      	beq.n	800275a <TIM_Base_SetConfig+0x9a>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a34      	ldr	r2, [pc, #208]	; (80027f8 <TIM_Base_SetConfig+0x138>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d017      	beq.n	800275a <TIM_Base_SetConfig+0x9a>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a33      	ldr	r2, [pc, #204]	; (80027fc <TIM_Base_SetConfig+0x13c>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d013      	beq.n	800275a <TIM_Base_SetConfig+0x9a>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a32      	ldr	r2, [pc, #200]	; (8002800 <TIM_Base_SetConfig+0x140>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d00f      	beq.n	800275a <TIM_Base_SetConfig+0x9a>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a32      	ldr	r2, [pc, #200]	; (8002808 <TIM_Base_SetConfig+0x148>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d00b      	beq.n	800275a <TIM_Base_SetConfig+0x9a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a31      	ldr	r2, [pc, #196]	; (800280c <TIM_Base_SetConfig+0x14c>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d007      	beq.n	800275a <TIM_Base_SetConfig+0x9a>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a30      	ldr	r2, [pc, #192]	; (8002810 <TIM_Base_SetConfig+0x150>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d003      	beq.n	800275a <TIM_Base_SetConfig+0x9a>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a2b      	ldr	r2, [pc, #172]	; (8002804 <TIM_Base_SetConfig+0x144>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d108      	bne.n	800276c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002760:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	4313      	orrs	r3, r2
 800276a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	695b      	ldr	r3, [r3, #20]
 8002776:	4313      	orrs	r3, r2
 8002778:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a18      	ldr	r2, [pc, #96]	; (80027f4 <TIM_Base_SetConfig+0x134>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d013      	beq.n	80027c0 <TIM_Base_SetConfig+0x100>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a19      	ldr	r2, [pc, #100]	; (8002800 <TIM_Base_SetConfig+0x140>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d00f      	beq.n	80027c0 <TIM_Base_SetConfig+0x100>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a19      	ldr	r2, [pc, #100]	; (8002808 <TIM_Base_SetConfig+0x148>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d00b      	beq.n	80027c0 <TIM_Base_SetConfig+0x100>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4a18      	ldr	r2, [pc, #96]	; (800280c <TIM_Base_SetConfig+0x14c>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d007      	beq.n	80027c0 <TIM_Base_SetConfig+0x100>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4a17      	ldr	r2, [pc, #92]	; (8002810 <TIM_Base_SetConfig+0x150>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d003      	beq.n	80027c0 <TIM_Base_SetConfig+0x100>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4a12      	ldr	r2, [pc, #72]	; (8002804 <TIM_Base_SetConfig+0x144>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d103      	bne.n	80027c8 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	691a      	ldr	r2, [r3, #16]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	691b      	ldr	r3, [r3, #16]
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d105      	bne.n	80027e6 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	f023 0201 	bic.w	r2, r3, #1
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	611a      	str	r2, [r3, #16]
  }
}
 80027e6:	bf00      	nop
 80027e8:	3714      	adds	r7, #20
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	40012c00 	.word	0x40012c00
 80027f8:	40000400 	.word	0x40000400
 80027fc:	40000800 	.word	0x40000800
 8002800:	40013400 	.word	0x40013400
 8002804:	40015000 	.word	0x40015000
 8002808:	40014000 	.word	0x40014000
 800280c:	40014400 	.word	0x40014400
 8002810:	40014800 	.word	0x40014800

08002814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002828:	2302      	movs	r3, #2
 800282a:	e06f      	b.n	800290c <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2202      	movs	r2, #2
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a31      	ldr	r2, [pc, #196]	; (8002918 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d009      	beq.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a30      	ldr	r2, [pc, #192]	; (800291c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d004      	beq.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a2e      	ldr	r2, [pc, #184]	; (8002920 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d108      	bne.n	800287c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002870:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	4313      	orrs	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002886:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	4313      	orrs	r3, r2
 8002890:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a1e      	ldr	r2, [pc, #120]	; (8002918 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d01d      	beq.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ac:	d018      	beq.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a1c      	ldr	r2, [pc, #112]	; (8002924 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d013      	beq.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a1a      	ldr	r2, [pc, #104]	; (8002928 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d00e      	beq.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a15      	ldr	r2, [pc, #84]	; (800291c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d009      	beq.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a16      	ldr	r2, [pc, #88]	; (800292c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d004      	beq.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a11      	ldr	r2, [pc, #68]	; (8002920 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d10c      	bne.n	80028fa <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	40012c00 	.word	0x40012c00
 800291c:	40013400 	.word	0x40013400
 8002920:	40015000 	.word	0x40015000
 8002924:	40000400 	.word	0x40000400
 8002928:	40000800 	.word	0x40000800
 800292c:	40014000 	.word	0x40014000

08002930 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <cosf>:
 80029bc:	ee10 3a10 	vmov	r3, s0
 80029c0:	b507      	push	{r0, r1, r2, lr}
 80029c2:	4a1e      	ldr	r2, [pc, #120]	; (8002a3c <cosf+0x80>)
 80029c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029c8:	4293      	cmp	r3, r2
 80029ca:	dc06      	bgt.n	80029da <cosf+0x1e>
 80029cc:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8002a40 <cosf+0x84>
 80029d0:	b003      	add	sp, #12
 80029d2:	f85d eb04 	ldr.w	lr, [sp], #4
 80029d6:	f000 b9b7 	b.w	8002d48 <__kernel_cosf>
 80029da:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80029de:	db04      	blt.n	80029ea <cosf+0x2e>
 80029e0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80029e4:	b003      	add	sp, #12
 80029e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80029ea:	4668      	mov	r0, sp
 80029ec:	f000 f870 	bl	8002ad0 <__ieee754_rem_pio2f>
 80029f0:	f000 0003 	and.w	r0, r0, #3
 80029f4:	2801      	cmp	r0, #1
 80029f6:	d009      	beq.n	8002a0c <cosf+0x50>
 80029f8:	2802      	cmp	r0, #2
 80029fa:	d010      	beq.n	8002a1e <cosf+0x62>
 80029fc:	b9b0      	cbnz	r0, 8002a2c <cosf+0x70>
 80029fe:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a02:	ed9d 0a00 	vldr	s0, [sp]
 8002a06:	f000 f99f 	bl	8002d48 <__kernel_cosf>
 8002a0a:	e7eb      	b.n	80029e4 <cosf+0x28>
 8002a0c:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a10:	ed9d 0a00 	vldr	s0, [sp]
 8002a14:	f000 fc6e 	bl	80032f4 <__kernel_sinf>
 8002a18:	eeb1 0a40 	vneg.f32	s0, s0
 8002a1c:	e7e2      	b.n	80029e4 <cosf+0x28>
 8002a1e:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a22:	ed9d 0a00 	vldr	s0, [sp]
 8002a26:	f000 f98f 	bl	8002d48 <__kernel_cosf>
 8002a2a:	e7f5      	b.n	8002a18 <cosf+0x5c>
 8002a2c:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a30:	ed9d 0a00 	vldr	s0, [sp]
 8002a34:	2001      	movs	r0, #1
 8002a36:	f000 fc5d 	bl	80032f4 <__kernel_sinf>
 8002a3a:	e7d3      	b.n	80029e4 <cosf+0x28>
 8002a3c:	3f490fd8 	.word	0x3f490fd8
 8002a40:	00000000 	.word	0x00000000

08002a44 <sinf>:
 8002a44:	ee10 3a10 	vmov	r3, s0
 8002a48:	b507      	push	{r0, r1, r2, lr}
 8002a4a:	4a1f      	ldr	r2, [pc, #124]	; (8002ac8 <sinf+0x84>)
 8002a4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a50:	4293      	cmp	r3, r2
 8002a52:	dc07      	bgt.n	8002a64 <sinf+0x20>
 8002a54:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8002acc <sinf+0x88>
 8002a58:	2000      	movs	r0, #0
 8002a5a:	b003      	add	sp, #12
 8002a5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a60:	f000 bc48 	b.w	80032f4 <__kernel_sinf>
 8002a64:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8002a68:	db04      	blt.n	8002a74 <sinf+0x30>
 8002a6a:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002a6e:	b003      	add	sp, #12
 8002a70:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a74:	4668      	mov	r0, sp
 8002a76:	f000 f82b 	bl	8002ad0 <__ieee754_rem_pio2f>
 8002a7a:	f000 0003 	and.w	r0, r0, #3
 8002a7e:	2801      	cmp	r0, #1
 8002a80:	d00a      	beq.n	8002a98 <sinf+0x54>
 8002a82:	2802      	cmp	r0, #2
 8002a84:	d00f      	beq.n	8002aa6 <sinf+0x62>
 8002a86:	b9c0      	cbnz	r0, 8002aba <sinf+0x76>
 8002a88:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a8c:	ed9d 0a00 	vldr	s0, [sp]
 8002a90:	2001      	movs	r0, #1
 8002a92:	f000 fc2f 	bl	80032f4 <__kernel_sinf>
 8002a96:	e7ea      	b.n	8002a6e <sinf+0x2a>
 8002a98:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a9c:	ed9d 0a00 	vldr	s0, [sp]
 8002aa0:	f000 f952 	bl	8002d48 <__kernel_cosf>
 8002aa4:	e7e3      	b.n	8002a6e <sinf+0x2a>
 8002aa6:	eddd 0a01 	vldr	s1, [sp, #4]
 8002aaa:	ed9d 0a00 	vldr	s0, [sp]
 8002aae:	2001      	movs	r0, #1
 8002ab0:	f000 fc20 	bl	80032f4 <__kernel_sinf>
 8002ab4:	eeb1 0a40 	vneg.f32	s0, s0
 8002ab8:	e7d9      	b.n	8002a6e <sinf+0x2a>
 8002aba:	eddd 0a01 	vldr	s1, [sp, #4]
 8002abe:	ed9d 0a00 	vldr	s0, [sp]
 8002ac2:	f000 f941 	bl	8002d48 <__kernel_cosf>
 8002ac6:	e7f5      	b.n	8002ab4 <sinf+0x70>
 8002ac8:	3f490fd8 	.word	0x3f490fd8
 8002acc:	00000000 	.word	0x00000000

08002ad0 <__ieee754_rem_pio2f>:
 8002ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ad2:	ee10 6a10 	vmov	r6, s0
 8002ad6:	4b8e      	ldr	r3, [pc, #568]	; (8002d10 <__ieee754_rem_pio2f+0x240>)
 8002ad8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8002adc:	429d      	cmp	r5, r3
 8002ade:	b087      	sub	sp, #28
 8002ae0:	eef0 7a40 	vmov.f32	s15, s0
 8002ae4:	4604      	mov	r4, r0
 8002ae6:	dc05      	bgt.n	8002af4 <__ieee754_rem_pio2f+0x24>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	ed80 0a00 	vstr	s0, [r0]
 8002aee:	6043      	str	r3, [r0, #4]
 8002af0:	2000      	movs	r0, #0
 8002af2:	e01a      	b.n	8002b2a <__ieee754_rem_pio2f+0x5a>
 8002af4:	4b87      	ldr	r3, [pc, #540]	; (8002d14 <__ieee754_rem_pio2f+0x244>)
 8002af6:	429d      	cmp	r5, r3
 8002af8:	dc46      	bgt.n	8002b88 <__ieee754_rem_pio2f+0xb8>
 8002afa:	2e00      	cmp	r6, #0
 8002afc:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8002d18 <__ieee754_rem_pio2f+0x248>
 8002b00:	4b86      	ldr	r3, [pc, #536]	; (8002d1c <__ieee754_rem_pio2f+0x24c>)
 8002b02:	f025 050f 	bic.w	r5, r5, #15
 8002b06:	dd1f      	ble.n	8002b48 <__ieee754_rem_pio2f+0x78>
 8002b08:	429d      	cmp	r5, r3
 8002b0a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8002b0e:	d00e      	beq.n	8002b2e <__ieee754_rem_pio2f+0x5e>
 8002b10:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8002d20 <__ieee754_rem_pio2f+0x250>
 8002b14:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8002b18:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8002b1c:	ed80 0a00 	vstr	s0, [r0]
 8002b20:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b24:	2001      	movs	r0, #1
 8002b26:	edc4 7a01 	vstr	s15, [r4, #4]
 8002b2a:	b007      	add	sp, #28
 8002b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b2e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8002d24 <__ieee754_rem_pio2f+0x254>
 8002b32:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8002d28 <__ieee754_rem_pio2f+0x258>
 8002b36:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8002b3a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8002b3e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002b42:	edc0 6a00 	vstr	s13, [r0]
 8002b46:	e7eb      	b.n	8002b20 <__ieee754_rem_pio2f+0x50>
 8002b48:	429d      	cmp	r5, r3
 8002b4a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8002b4e:	d00e      	beq.n	8002b6e <__ieee754_rem_pio2f+0x9e>
 8002b50:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002d20 <__ieee754_rem_pio2f+0x250>
 8002b54:	ee37 0a87 	vadd.f32	s0, s15, s14
 8002b58:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8002b5c:	ed80 0a00 	vstr	s0, [r0]
 8002b60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b64:	f04f 30ff 	mov.w	r0, #4294967295
 8002b68:	edc4 7a01 	vstr	s15, [r4, #4]
 8002b6c:	e7dd      	b.n	8002b2a <__ieee754_rem_pio2f+0x5a>
 8002b6e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8002d24 <__ieee754_rem_pio2f+0x254>
 8002b72:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8002d28 <__ieee754_rem_pio2f+0x258>
 8002b76:	ee77 7a80 	vadd.f32	s15, s15, s0
 8002b7a:	ee77 6a87 	vadd.f32	s13, s15, s14
 8002b7e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002b82:	edc0 6a00 	vstr	s13, [r0]
 8002b86:	e7eb      	b.n	8002b60 <__ieee754_rem_pio2f+0x90>
 8002b88:	4b68      	ldr	r3, [pc, #416]	; (8002d2c <__ieee754_rem_pio2f+0x25c>)
 8002b8a:	429d      	cmp	r5, r3
 8002b8c:	dc72      	bgt.n	8002c74 <__ieee754_rem_pio2f+0x1a4>
 8002b8e:	f000 fbf9 	bl	8003384 <fabsf>
 8002b92:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8002d30 <__ieee754_rem_pio2f+0x260>
 8002b96:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8002b9a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8002b9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ba2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ba6:	ee17 0a90 	vmov	r0, s15
 8002baa:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8002d18 <__ieee754_rem_pio2f+0x248>
 8002bae:	eea7 0a67 	vfms.f32	s0, s14, s15
 8002bb2:	281f      	cmp	r0, #31
 8002bb4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8002d20 <__ieee754_rem_pio2f+0x250>
 8002bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bbc:	eeb1 6a47 	vneg.f32	s12, s14
 8002bc0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8002bc4:	ee16 2a90 	vmov	r2, s13
 8002bc8:	dc1c      	bgt.n	8002c04 <__ieee754_rem_pio2f+0x134>
 8002bca:	495a      	ldr	r1, [pc, #360]	; (8002d34 <__ieee754_rem_pio2f+0x264>)
 8002bcc:	1e47      	subs	r7, r0, #1
 8002bce:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8002bd2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8002bd6:	428b      	cmp	r3, r1
 8002bd8:	d014      	beq.n	8002c04 <__ieee754_rem_pio2f+0x134>
 8002bda:	6022      	str	r2, [r4, #0]
 8002bdc:	ed94 7a00 	vldr	s14, [r4]
 8002be0:	ee30 0a47 	vsub.f32	s0, s0, s14
 8002be4:	2e00      	cmp	r6, #0
 8002be6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002bea:	ed84 0a01 	vstr	s0, [r4, #4]
 8002bee:	da9c      	bge.n	8002b2a <__ieee754_rem_pio2f+0x5a>
 8002bf0:	eeb1 7a47 	vneg.f32	s14, s14
 8002bf4:	eeb1 0a40 	vneg.f32	s0, s0
 8002bf8:	ed84 7a00 	vstr	s14, [r4]
 8002bfc:	ed84 0a01 	vstr	s0, [r4, #4]
 8002c00:	4240      	negs	r0, r0
 8002c02:	e792      	b.n	8002b2a <__ieee754_rem_pio2f+0x5a>
 8002c04:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8002c08:	15eb      	asrs	r3, r5, #23
 8002c0a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8002c0e:	2d08      	cmp	r5, #8
 8002c10:	dde3      	ble.n	8002bda <__ieee754_rem_pio2f+0x10a>
 8002c12:	eddf 7a44 	vldr	s15, [pc, #272]	; 8002d24 <__ieee754_rem_pio2f+0x254>
 8002c16:	eddf 5a44 	vldr	s11, [pc, #272]	; 8002d28 <__ieee754_rem_pio2f+0x258>
 8002c1a:	eef0 6a40 	vmov.f32	s13, s0
 8002c1e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8002c22:	ee30 0a66 	vsub.f32	s0, s0, s13
 8002c26:	eea6 0a27 	vfma.f32	s0, s12, s15
 8002c2a:	eef0 7a40 	vmov.f32	s15, s0
 8002c2e:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8002c32:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8002c36:	ee15 2a90 	vmov	r2, s11
 8002c3a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8002c3e:	1a5b      	subs	r3, r3, r1
 8002c40:	2b19      	cmp	r3, #25
 8002c42:	dc04      	bgt.n	8002c4e <__ieee754_rem_pio2f+0x17e>
 8002c44:	edc4 5a00 	vstr	s11, [r4]
 8002c48:	eeb0 0a66 	vmov.f32	s0, s13
 8002c4c:	e7c6      	b.n	8002bdc <__ieee754_rem_pio2f+0x10c>
 8002c4e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8002d38 <__ieee754_rem_pio2f+0x268>
 8002c52:	eeb0 0a66 	vmov.f32	s0, s13
 8002c56:	eea6 0a25 	vfma.f32	s0, s12, s11
 8002c5a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8002c5e:	eddf 6a37 	vldr	s13, [pc, #220]	; 8002d3c <__ieee754_rem_pio2f+0x26c>
 8002c62:	eee6 7a25 	vfma.f32	s15, s12, s11
 8002c66:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8002c6a:	ee30 7a67 	vsub.f32	s14, s0, s15
 8002c6e:	ed84 7a00 	vstr	s14, [r4]
 8002c72:	e7b3      	b.n	8002bdc <__ieee754_rem_pio2f+0x10c>
 8002c74:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8002c78:	db06      	blt.n	8002c88 <__ieee754_rem_pio2f+0x1b8>
 8002c7a:	ee70 7a40 	vsub.f32	s15, s0, s0
 8002c7e:	edc0 7a01 	vstr	s15, [r0, #4]
 8002c82:	edc0 7a00 	vstr	s15, [r0]
 8002c86:	e733      	b.n	8002af0 <__ieee754_rem_pio2f+0x20>
 8002c88:	15ea      	asrs	r2, r5, #23
 8002c8a:	3a86      	subs	r2, #134	; 0x86
 8002c8c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8002c90:	ee07 3a90 	vmov	s15, r3
 8002c94:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002c98:	eddf 6a29 	vldr	s13, [pc, #164]	; 8002d40 <__ieee754_rem_pio2f+0x270>
 8002c9c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002ca0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ca4:	ed8d 7a03 	vstr	s14, [sp, #12]
 8002ca8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cac:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002cb0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002cb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002cb8:	ed8d 7a04 	vstr	s14, [sp, #16]
 8002cbc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cc0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc8:	edcd 7a05 	vstr	s15, [sp, #20]
 8002ccc:	d11e      	bne.n	8002d0c <__ieee754_rem_pio2f+0x23c>
 8002cce:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8002cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cd6:	bf14      	ite	ne
 8002cd8:	2302      	movne	r3, #2
 8002cda:	2301      	moveq	r3, #1
 8002cdc:	4919      	ldr	r1, [pc, #100]	; (8002d44 <__ieee754_rem_pio2f+0x274>)
 8002cde:	9101      	str	r1, [sp, #4]
 8002ce0:	2102      	movs	r1, #2
 8002ce2:	9100      	str	r1, [sp, #0]
 8002ce4:	a803      	add	r0, sp, #12
 8002ce6:	4621      	mov	r1, r4
 8002ce8:	f000 f88e 	bl	8002e08 <__kernel_rem_pio2f>
 8002cec:	2e00      	cmp	r6, #0
 8002cee:	f6bf af1c 	bge.w	8002b2a <__ieee754_rem_pio2f+0x5a>
 8002cf2:	edd4 7a00 	vldr	s15, [r4]
 8002cf6:	eef1 7a67 	vneg.f32	s15, s15
 8002cfa:	edc4 7a00 	vstr	s15, [r4]
 8002cfe:	edd4 7a01 	vldr	s15, [r4, #4]
 8002d02:	eef1 7a67 	vneg.f32	s15, s15
 8002d06:	edc4 7a01 	vstr	s15, [r4, #4]
 8002d0a:	e779      	b.n	8002c00 <__ieee754_rem_pio2f+0x130>
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e7e5      	b.n	8002cdc <__ieee754_rem_pio2f+0x20c>
 8002d10:	3f490fd8 	.word	0x3f490fd8
 8002d14:	4016cbe3 	.word	0x4016cbe3
 8002d18:	3fc90f80 	.word	0x3fc90f80
 8002d1c:	3fc90fd0 	.word	0x3fc90fd0
 8002d20:	37354443 	.word	0x37354443
 8002d24:	37354400 	.word	0x37354400
 8002d28:	2e85a308 	.word	0x2e85a308
 8002d2c:	43490f80 	.word	0x43490f80
 8002d30:	3f22f984 	.word	0x3f22f984
 8002d34:	0800357c 	.word	0x0800357c
 8002d38:	2e85a300 	.word	0x2e85a300
 8002d3c:	248d3132 	.word	0x248d3132
 8002d40:	43800000 	.word	0x43800000
 8002d44:	080035fc 	.word	0x080035fc

08002d48 <__kernel_cosf>:
 8002d48:	ee10 3a10 	vmov	r3, s0
 8002d4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d50:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8002d54:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002d58:	da05      	bge.n	8002d66 <__kernel_cosf+0x1e>
 8002d5a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8002d5e:	ee17 2a90 	vmov	r2, s15
 8002d62:	2a00      	cmp	r2, #0
 8002d64:	d03d      	beq.n	8002de2 <__kernel_cosf+0x9a>
 8002d66:	ee60 5a00 	vmul.f32	s11, s0, s0
 8002d6a:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8002de8 <__kernel_cosf+0xa0>
 8002d6e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002dec <__kernel_cosf+0xa4>
 8002d72:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8002df0 <__kernel_cosf+0xa8>
 8002d76:	4a1f      	ldr	r2, [pc, #124]	; (8002df4 <__kernel_cosf+0xac>)
 8002d78:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8002df8 <__kernel_cosf+0xb0>
 8002d82:	eee7 7a25 	vfma.f32	s15, s14, s11
 8002d86:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002dfc <__kernel_cosf+0xb4>
 8002d8a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8002d8e:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8002e00 <__kernel_cosf+0xb8>
 8002d92:	eee7 7a25 	vfma.f32	s15, s14, s11
 8002d96:	eeb0 7a66 	vmov.f32	s14, s13
 8002d9a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8002d9e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002da2:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8002da6:	ee67 6a25 	vmul.f32	s13, s14, s11
 8002daa:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8002dae:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8002db2:	dc04      	bgt.n	8002dbe <__kernel_cosf+0x76>
 8002db4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002db8:	ee36 0a47 	vsub.f32	s0, s12, s14
 8002dbc:	4770      	bx	lr
 8002dbe:	4a11      	ldr	r2, [pc, #68]	; (8002e04 <__kernel_cosf+0xbc>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	bfda      	itte	le
 8002dc4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8002dc8:	ee06 3a90 	vmovle	s13, r3
 8002dcc:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8002dd0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002dd4:	ee36 0a66 	vsub.f32	s0, s12, s13
 8002dd8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ddc:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002de0:	4770      	bx	lr
 8002de2:	eeb0 0a46 	vmov.f32	s0, s12
 8002de6:	4770      	bx	lr
 8002de8:	ad47d74e 	.word	0xad47d74e
 8002dec:	310f74f6 	.word	0x310f74f6
 8002df0:	3d2aaaab 	.word	0x3d2aaaab
 8002df4:	3e999999 	.word	0x3e999999
 8002df8:	b493f27c 	.word	0xb493f27c
 8002dfc:	37d00d01 	.word	0x37d00d01
 8002e00:	bab60b61 	.word	0xbab60b61
 8002e04:	3f480000 	.word	0x3f480000

08002e08 <__kernel_rem_pio2f>:
 8002e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e0c:	ed2d 8b04 	vpush	{d8-d9}
 8002e10:	b0d9      	sub	sp, #356	; 0x164
 8002e12:	4688      	mov	r8, r1
 8002e14:	9002      	str	r0, [sp, #8]
 8002e16:	49bb      	ldr	r1, [pc, #748]	; (8003104 <__kernel_rem_pio2f+0x2fc>)
 8002e18:	9866      	ldr	r0, [sp, #408]	; 0x198
 8002e1a:	9301      	str	r3, [sp, #4]
 8002e1c:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8002e20:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8002e24:	1e59      	subs	r1, r3, #1
 8002e26:	1d13      	adds	r3, r2, #4
 8002e28:	db27      	blt.n	8002e7a <__kernel_rem_pio2f+0x72>
 8002e2a:	f1b2 0b03 	subs.w	fp, r2, #3
 8002e2e:	bf48      	it	mi
 8002e30:	f102 0b04 	addmi.w	fp, r2, #4
 8002e34:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8002e38:	1c45      	adds	r5, r0, #1
 8002e3a:	00ec      	lsls	r4, r5, #3
 8002e3c:	1a47      	subs	r7, r0, r1
 8002e3e:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8003114 <__kernel_rem_pio2f+0x30c>
 8002e42:	9403      	str	r4, [sp, #12]
 8002e44:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8002e48:	eb0a 0c01 	add.w	ip, sl, r1
 8002e4c:	ae1c      	add	r6, sp, #112	; 0x70
 8002e4e:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8002e52:	2400      	movs	r4, #0
 8002e54:	4564      	cmp	r4, ip
 8002e56:	dd12      	ble.n	8002e7e <__kernel_rem_pio2f+0x76>
 8002e58:	9b01      	ldr	r3, [sp, #4]
 8002e5a:	ac1c      	add	r4, sp, #112	; 0x70
 8002e5c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8002e60:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8002e64:	f04f 0c00 	mov.w	ip, #0
 8002e68:	45d4      	cmp	ip, sl
 8002e6a:	dc27      	bgt.n	8002ebc <__kernel_rem_pio2f+0xb4>
 8002e6c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8002e70:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8003114 <__kernel_rem_pio2f+0x30c>
 8002e74:	4627      	mov	r7, r4
 8002e76:	2600      	movs	r6, #0
 8002e78:	e016      	b.n	8002ea8 <__kernel_rem_pio2f+0xa0>
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	e7dc      	b.n	8002e38 <__kernel_rem_pio2f+0x30>
 8002e7e:	42e7      	cmn	r7, r4
 8002e80:	bf5d      	ittte	pl
 8002e82:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8002e86:	ee07 3a90 	vmovpl	s15, r3
 8002e8a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8002e8e:	eef0 7a47 	vmovmi.f32	s15, s14
 8002e92:	ece6 7a01 	vstmia	r6!, {s15}
 8002e96:	3401      	adds	r4, #1
 8002e98:	e7dc      	b.n	8002e54 <__kernel_rem_pio2f+0x4c>
 8002e9a:	ecf9 6a01 	vldmia	r9!, {s13}
 8002e9e:	ed97 7a00 	vldr	s14, [r7]
 8002ea2:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002ea6:	3601      	adds	r6, #1
 8002ea8:	428e      	cmp	r6, r1
 8002eaa:	f1a7 0704 	sub.w	r7, r7, #4
 8002eae:	ddf4      	ble.n	8002e9a <__kernel_rem_pio2f+0x92>
 8002eb0:	eceb 7a01 	vstmia	fp!, {s15}
 8002eb4:	f10c 0c01 	add.w	ip, ip, #1
 8002eb8:	3404      	adds	r4, #4
 8002eba:	e7d5      	b.n	8002e68 <__kernel_rem_pio2f+0x60>
 8002ebc:	ab08      	add	r3, sp, #32
 8002ebe:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8002ec2:	eddf 8a93 	vldr	s17, [pc, #588]	; 8003110 <__kernel_rem_pio2f+0x308>
 8002ec6:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800310c <__kernel_rem_pio2f+0x304>
 8002eca:	9304      	str	r3, [sp, #16]
 8002ecc:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8002ed0:	4656      	mov	r6, sl
 8002ed2:	00b3      	lsls	r3, r6, #2
 8002ed4:	9305      	str	r3, [sp, #20]
 8002ed6:	ab58      	add	r3, sp, #352	; 0x160
 8002ed8:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8002edc:	ac08      	add	r4, sp, #32
 8002ede:	ab44      	add	r3, sp, #272	; 0x110
 8002ee0:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8002ee4:	46a4      	mov	ip, r4
 8002ee6:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8002eea:	4637      	mov	r7, r6
 8002eec:	2f00      	cmp	r7, #0
 8002eee:	f1a0 0004 	sub.w	r0, r0, #4
 8002ef2:	dc4f      	bgt.n	8002f94 <__kernel_rem_pio2f+0x18c>
 8002ef4:	4628      	mov	r0, r5
 8002ef6:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8002efa:	f000 fa8d 	bl	8003418 <scalbnf>
 8002efe:	eeb0 8a40 	vmov.f32	s16, s0
 8002f02:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8002f06:	ee28 0a00 	vmul.f32	s0, s16, s0
 8002f0a:	f000 fa43 	bl	8003394 <floorf>
 8002f0e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8002f12:	eea0 8a67 	vfms.f32	s16, s0, s15
 8002f16:	2d00      	cmp	r5, #0
 8002f18:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8002f1c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8002f20:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8002f24:	ee17 9a90 	vmov	r9, s15
 8002f28:	ee38 8a40 	vsub.f32	s16, s16, s0
 8002f2c:	dd44      	ble.n	8002fb8 <__kernel_rem_pio2f+0x1b0>
 8002f2e:	f106 3cff 	add.w	ip, r6, #4294967295
 8002f32:	ab08      	add	r3, sp, #32
 8002f34:	f1c5 0e08 	rsb	lr, r5, #8
 8002f38:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8002f3c:	fa47 f00e 	asr.w	r0, r7, lr
 8002f40:	4481      	add	r9, r0
 8002f42:	fa00 f00e 	lsl.w	r0, r0, lr
 8002f46:	1a3f      	subs	r7, r7, r0
 8002f48:	f1c5 0007 	rsb	r0, r5, #7
 8002f4c:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8002f50:	4107      	asrs	r7, r0
 8002f52:	2f00      	cmp	r7, #0
 8002f54:	dd3f      	ble.n	8002fd6 <__kernel_rem_pio2f+0x1ce>
 8002f56:	f04f 0e00 	mov.w	lr, #0
 8002f5a:	f109 0901 	add.w	r9, r9, #1
 8002f5e:	4673      	mov	r3, lr
 8002f60:	4576      	cmp	r6, lr
 8002f62:	dc6b      	bgt.n	800303c <__kernel_rem_pio2f+0x234>
 8002f64:	2d00      	cmp	r5, #0
 8002f66:	dd04      	ble.n	8002f72 <__kernel_rem_pio2f+0x16a>
 8002f68:	2d01      	cmp	r5, #1
 8002f6a:	d078      	beq.n	800305e <__kernel_rem_pio2f+0x256>
 8002f6c:	2d02      	cmp	r5, #2
 8002f6e:	f000 8081 	beq.w	8003074 <__kernel_rem_pio2f+0x26c>
 8002f72:	2f02      	cmp	r7, #2
 8002f74:	d12f      	bne.n	8002fd6 <__kernel_rem_pio2f+0x1ce>
 8002f76:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002f7a:	ee30 8a48 	vsub.f32	s16, s0, s16
 8002f7e:	b353      	cbz	r3, 8002fd6 <__kernel_rem_pio2f+0x1ce>
 8002f80:	4628      	mov	r0, r5
 8002f82:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8002f86:	f000 fa47 	bl	8003418 <scalbnf>
 8002f8a:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8002f8e:	ee38 8a40 	vsub.f32	s16, s16, s0
 8002f92:	e020      	b.n	8002fd6 <__kernel_rem_pio2f+0x1ce>
 8002f94:	ee60 7a28 	vmul.f32	s15, s0, s17
 8002f98:	3f01      	subs	r7, #1
 8002f9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fa2:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8002fa6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002faa:	ecac 0a01 	vstmia	ip!, {s0}
 8002fae:	ed90 0a00 	vldr	s0, [r0]
 8002fb2:	ee37 0a80 	vadd.f32	s0, s15, s0
 8002fb6:	e799      	b.n	8002eec <__kernel_rem_pio2f+0xe4>
 8002fb8:	d105      	bne.n	8002fc6 <__kernel_rem_pio2f+0x1be>
 8002fba:	1e70      	subs	r0, r6, #1
 8002fbc:	ab08      	add	r3, sp, #32
 8002fbe:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8002fc2:	11ff      	asrs	r7, r7, #7
 8002fc4:	e7c5      	b.n	8002f52 <__kernel_rem_pio2f+0x14a>
 8002fc6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8002fca:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd2:	da31      	bge.n	8003038 <__kernel_rem_pio2f+0x230>
 8002fd4:	2700      	movs	r7, #0
 8002fd6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fde:	f040 809b 	bne.w	8003118 <__kernel_rem_pio2f+0x310>
 8002fe2:	1e74      	subs	r4, r6, #1
 8002fe4:	46a4      	mov	ip, r4
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	45d4      	cmp	ip, sl
 8002fea:	da4a      	bge.n	8003082 <__kernel_rem_pio2f+0x27a>
 8002fec:	2800      	cmp	r0, #0
 8002fee:	d07a      	beq.n	80030e6 <__kernel_rem_pio2f+0x2de>
 8002ff0:	ab08      	add	r3, sp, #32
 8002ff2:	3d08      	subs	r5, #8
 8002ff4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 8081 	beq.w	8003100 <__kernel_rem_pio2f+0x2f8>
 8002ffe:	4628      	mov	r0, r5
 8003000:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003004:	00a5      	lsls	r5, r4, #2
 8003006:	f000 fa07 	bl	8003418 <scalbnf>
 800300a:	aa44      	add	r2, sp, #272	; 0x110
 800300c:	1d2b      	adds	r3, r5, #4
 800300e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8003110 <__kernel_rem_pio2f+0x308>
 8003012:	18d1      	adds	r1, r2, r3
 8003014:	4622      	mov	r2, r4
 8003016:	2a00      	cmp	r2, #0
 8003018:	f280 80ae 	bge.w	8003178 <__kernel_rem_pio2f+0x370>
 800301c:	4622      	mov	r2, r4
 800301e:	2a00      	cmp	r2, #0
 8003020:	f2c0 80cc 	blt.w	80031bc <__kernel_rem_pio2f+0x3b4>
 8003024:	a944      	add	r1, sp, #272	; 0x110
 8003026:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800302a:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8003108 <__kernel_rem_pio2f+0x300>
 800302e:	eddf 7a39 	vldr	s15, [pc, #228]	; 8003114 <__kernel_rem_pio2f+0x30c>
 8003032:	2000      	movs	r0, #0
 8003034:	1aa1      	subs	r1, r4, r2
 8003036:	e0b6      	b.n	80031a6 <__kernel_rem_pio2f+0x39e>
 8003038:	2702      	movs	r7, #2
 800303a:	e78c      	b.n	8002f56 <__kernel_rem_pio2f+0x14e>
 800303c:	6820      	ldr	r0, [r4, #0]
 800303e:	b94b      	cbnz	r3, 8003054 <__kernel_rem_pio2f+0x24c>
 8003040:	b118      	cbz	r0, 800304a <__kernel_rem_pio2f+0x242>
 8003042:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8003046:	6020      	str	r0, [r4, #0]
 8003048:	2001      	movs	r0, #1
 800304a:	f10e 0e01 	add.w	lr, lr, #1
 800304e:	3404      	adds	r4, #4
 8003050:	4603      	mov	r3, r0
 8003052:	e785      	b.n	8002f60 <__kernel_rem_pio2f+0x158>
 8003054:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8003058:	6020      	str	r0, [r4, #0]
 800305a:	4618      	mov	r0, r3
 800305c:	e7f5      	b.n	800304a <__kernel_rem_pio2f+0x242>
 800305e:	1e74      	subs	r4, r6, #1
 8003060:	a808      	add	r0, sp, #32
 8003062:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8003066:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800306a:	f10d 0c20 	add.w	ip, sp, #32
 800306e:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8003072:	e77e      	b.n	8002f72 <__kernel_rem_pio2f+0x16a>
 8003074:	1e74      	subs	r4, r6, #1
 8003076:	a808      	add	r0, sp, #32
 8003078:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800307c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8003080:	e7f3      	b.n	800306a <__kernel_rem_pio2f+0x262>
 8003082:	ab08      	add	r3, sp, #32
 8003084:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8003088:	f10c 3cff 	add.w	ip, ip, #4294967295
 800308c:	4318      	orrs	r0, r3
 800308e:	e7ab      	b.n	8002fe8 <__kernel_rem_pio2f+0x1e0>
 8003090:	f10c 0c01 	add.w	ip, ip, #1
 8003094:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8003098:	2c00      	cmp	r4, #0
 800309a:	d0f9      	beq.n	8003090 <__kernel_rem_pio2f+0x288>
 800309c:	9b05      	ldr	r3, [sp, #20]
 800309e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80030a2:	eb0d 0003 	add.w	r0, sp, r3
 80030a6:	9b01      	ldr	r3, [sp, #4]
 80030a8:	18f4      	adds	r4, r6, r3
 80030aa:	ab1c      	add	r3, sp, #112	; 0x70
 80030ac:	1c77      	adds	r7, r6, #1
 80030ae:	384c      	subs	r0, #76	; 0x4c
 80030b0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80030b4:	4466      	add	r6, ip
 80030b6:	42be      	cmp	r6, r7
 80030b8:	f6ff af0b 	blt.w	8002ed2 <__kernel_rem_pio2f+0xca>
 80030bc:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 80030c0:	f8dd e008 	ldr.w	lr, [sp, #8]
 80030c4:	ee07 3a90 	vmov	s15, r3
 80030c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030cc:	f04f 0c00 	mov.w	ip, #0
 80030d0:	ece4 7a01 	vstmia	r4!, {s15}
 80030d4:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8003114 <__kernel_rem_pio2f+0x30c>
 80030d8:	46a1      	mov	r9, r4
 80030da:	458c      	cmp	ip, r1
 80030dc:	dd07      	ble.n	80030ee <__kernel_rem_pio2f+0x2e6>
 80030de:	ece0 7a01 	vstmia	r0!, {s15}
 80030e2:	3701      	adds	r7, #1
 80030e4:	e7e7      	b.n	80030b6 <__kernel_rem_pio2f+0x2ae>
 80030e6:	9804      	ldr	r0, [sp, #16]
 80030e8:	f04f 0c01 	mov.w	ip, #1
 80030ec:	e7d2      	b.n	8003094 <__kernel_rem_pio2f+0x28c>
 80030ee:	ecfe 6a01 	vldmia	lr!, {s13}
 80030f2:	ed39 7a01 	vldmdb	r9!, {s14}
 80030f6:	f10c 0c01 	add.w	ip, ip, #1
 80030fa:	eee6 7a87 	vfma.f32	s15, s13, s14
 80030fe:	e7ec      	b.n	80030da <__kernel_rem_pio2f+0x2d2>
 8003100:	3c01      	subs	r4, #1
 8003102:	e775      	b.n	8002ff0 <__kernel_rem_pio2f+0x1e8>
 8003104:	08003940 	.word	0x08003940
 8003108:	08003914 	.word	0x08003914
 800310c:	43800000 	.word	0x43800000
 8003110:	3b800000 	.word	0x3b800000
 8003114:	00000000 	.word	0x00000000
 8003118:	9b03      	ldr	r3, [sp, #12]
 800311a:	eeb0 0a48 	vmov.f32	s0, s16
 800311e:	1a98      	subs	r0, r3, r2
 8003120:	f000 f97a 	bl	8003418 <scalbnf>
 8003124:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800310c <__kernel_rem_pio2f+0x304>
 8003128:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800312c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003130:	db19      	blt.n	8003166 <__kernel_rem_pio2f+0x35e>
 8003132:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8003110 <__kernel_rem_pio2f+0x308>
 8003136:	ee60 7a27 	vmul.f32	s15, s0, s15
 800313a:	aa08      	add	r2, sp, #32
 800313c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003140:	1c74      	adds	r4, r6, #1
 8003142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003146:	3508      	adds	r5, #8
 8003148:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800314c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003150:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003154:	ee10 3a10 	vmov	r3, s0
 8003158:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800315c:	ee17 3a90 	vmov	r3, s15
 8003160:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8003164:	e74b      	b.n	8002ffe <__kernel_rem_pio2f+0x1f6>
 8003166:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800316a:	aa08      	add	r2, sp, #32
 800316c:	ee10 3a10 	vmov	r3, s0
 8003170:	4634      	mov	r4, r6
 8003172:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8003176:	e742      	b.n	8002ffe <__kernel_rem_pio2f+0x1f6>
 8003178:	a808      	add	r0, sp, #32
 800317a:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800317e:	9001      	str	r0, [sp, #4]
 8003180:	ee07 0a90 	vmov	s15, r0
 8003184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003188:	3a01      	subs	r2, #1
 800318a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800318e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8003192:	ed61 7a01 	vstmdb	r1!, {s15}
 8003196:	e73e      	b.n	8003016 <__kernel_rem_pio2f+0x20e>
 8003198:	ecfc 6a01 	vldmia	ip!, {s13}
 800319c:	ecb6 7a01 	vldmia	r6!, {s14}
 80031a0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80031a4:	3001      	adds	r0, #1
 80031a6:	4550      	cmp	r0, sl
 80031a8:	dc01      	bgt.n	80031ae <__kernel_rem_pio2f+0x3a6>
 80031aa:	4288      	cmp	r0, r1
 80031ac:	ddf4      	ble.n	8003198 <__kernel_rem_pio2f+0x390>
 80031ae:	a858      	add	r0, sp, #352	; 0x160
 80031b0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80031b4:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80031b8:	3a01      	subs	r2, #1
 80031ba:	e730      	b.n	800301e <__kernel_rem_pio2f+0x216>
 80031bc:	9a66      	ldr	r2, [sp, #408]	; 0x198
 80031be:	2a02      	cmp	r2, #2
 80031c0:	dc09      	bgt.n	80031d6 <__kernel_rem_pio2f+0x3ce>
 80031c2:	2a00      	cmp	r2, #0
 80031c4:	dc2a      	bgt.n	800321c <__kernel_rem_pio2f+0x414>
 80031c6:	d043      	beq.n	8003250 <__kernel_rem_pio2f+0x448>
 80031c8:	f009 0007 	and.w	r0, r9, #7
 80031cc:	b059      	add	sp, #356	; 0x164
 80031ce:	ecbd 8b04 	vpop	{d8-d9}
 80031d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031d6:	9b66      	ldr	r3, [sp, #408]	; 0x198
 80031d8:	2b03      	cmp	r3, #3
 80031da:	d1f5      	bne.n	80031c8 <__kernel_rem_pio2f+0x3c0>
 80031dc:	ab30      	add	r3, sp, #192	; 0xc0
 80031de:	442b      	add	r3, r5
 80031e0:	461a      	mov	r2, r3
 80031e2:	4619      	mov	r1, r3
 80031e4:	4620      	mov	r0, r4
 80031e6:	2800      	cmp	r0, #0
 80031e8:	f1a1 0104 	sub.w	r1, r1, #4
 80031ec:	dc51      	bgt.n	8003292 <__kernel_rem_pio2f+0x48a>
 80031ee:	4621      	mov	r1, r4
 80031f0:	2901      	cmp	r1, #1
 80031f2:	f1a2 0204 	sub.w	r2, r2, #4
 80031f6:	dc5c      	bgt.n	80032b2 <__kernel_rem_pio2f+0x4aa>
 80031f8:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8003114 <__kernel_rem_pio2f+0x30c>
 80031fc:	3304      	adds	r3, #4
 80031fe:	2c01      	cmp	r4, #1
 8003200:	dc67      	bgt.n	80032d2 <__kernel_rem_pio2f+0x4ca>
 8003202:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8003206:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800320a:	2f00      	cmp	r7, #0
 800320c:	d167      	bne.n	80032de <__kernel_rem_pio2f+0x4d6>
 800320e:	edc8 6a00 	vstr	s13, [r8]
 8003212:	ed88 7a01 	vstr	s14, [r8, #4]
 8003216:	edc8 7a02 	vstr	s15, [r8, #8]
 800321a:	e7d5      	b.n	80031c8 <__kernel_rem_pio2f+0x3c0>
 800321c:	aa30      	add	r2, sp, #192	; 0xc0
 800321e:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8003114 <__kernel_rem_pio2f+0x30c>
 8003222:	4413      	add	r3, r2
 8003224:	4622      	mov	r2, r4
 8003226:	2a00      	cmp	r2, #0
 8003228:	da24      	bge.n	8003274 <__kernel_rem_pio2f+0x46c>
 800322a:	b34f      	cbz	r7, 8003280 <__kernel_rem_pio2f+0x478>
 800322c:	eef1 7a47 	vneg.f32	s15, s14
 8003230:	edc8 7a00 	vstr	s15, [r8]
 8003234:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8003238:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800323c:	aa31      	add	r2, sp, #196	; 0xc4
 800323e:	2301      	movs	r3, #1
 8003240:	429c      	cmp	r4, r3
 8003242:	da20      	bge.n	8003286 <__kernel_rem_pio2f+0x47e>
 8003244:	b10f      	cbz	r7, 800324a <__kernel_rem_pio2f+0x442>
 8003246:	eef1 7a67 	vneg.f32	s15, s15
 800324a:	edc8 7a01 	vstr	s15, [r8, #4]
 800324e:	e7bb      	b.n	80031c8 <__kernel_rem_pio2f+0x3c0>
 8003250:	aa30      	add	r2, sp, #192	; 0xc0
 8003252:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8003114 <__kernel_rem_pio2f+0x30c>
 8003256:	4413      	add	r3, r2
 8003258:	2c00      	cmp	r4, #0
 800325a:	da05      	bge.n	8003268 <__kernel_rem_pio2f+0x460>
 800325c:	b10f      	cbz	r7, 8003262 <__kernel_rem_pio2f+0x45a>
 800325e:	eef1 7a67 	vneg.f32	s15, s15
 8003262:	edc8 7a00 	vstr	s15, [r8]
 8003266:	e7af      	b.n	80031c8 <__kernel_rem_pio2f+0x3c0>
 8003268:	ed33 7a01 	vldmdb	r3!, {s14}
 800326c:	3c01      	subs	r4, #1
 800326e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003272:	e7f1      	b.n	8003258 <__kernel_rem_pio2f+0x450>
 8003274:	ed73 7a01 	vldmdb	r3!, {s15}
 8003278:	3a01      	subs	r2, #1
 800327a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800327e:	e7d2      	b.n	8003226 <__kernel_rem_pio2f+0x41e>
 8003280:	eef0 7a47 	vmov.f32	s15, s14
 8003284:	e7d4      	b.n	8003230 <__kernel_rem_pio2f+0x428>
 8003286:	ecb2 7a01 	vldmia	r2!, {s14}
 800328a:	3301      	adds	r3, #1
 800328c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003290:	e7d6      	b.n	8003240 <__kernel_rem_pio2f+0x438>
 8003292:	edd1 7a00 	vldr	s15, [r1]
 8003296:	edd1 6a01 	vldr	s13, [r1, #4]
 800329a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800329e:	3801      	subs	r0, #1
 80032a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032a4:	ed81 7a00 	vstr	s14, [r1]
 80032a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ac:	edc1 7a01 	vstr	s15, [r1, #4]
 80032b0:	e799      	b.n	80031e6 <__kernel_rem_pio2f+0x3de>
 80032b2:	edd2 7a00 	vldr	s15, [r2]
 80032b6:	edd2 6a01 	vldr	s13, [r2, #4]
 80032ba:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80032be:	3901      	subs	r1, #1
 80032c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032c4:	ed82 7a00 	vstr	s14, [r2]
 80032c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032cc:	edc2 7a01 	vstr	s15, [r2, #4]
 80032d0:	e78e      	b.n	80031f0 <__kernel_rem_pio2f+0x3e8>
 80032d2:	ed33 7a01 	vldmdb	r3!, {s14}
 80032d6:	3c01      	subs	r4, #1
 80032d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032dc:	e78f      	b.n	80031fe <__kernel_rem_pio2f+0x3f6>
 80032de:	eef1 6a66 	vneg.f32	s13, s13
 80032e2:	eeb1 7a47 	vneg.f32	s14, s14
 80032e6:	edc8 6a00 	vstr	s13, [r8]
 80032ea:	ed88 7a01 	vstr	s14, [r8, #4]
 80032ee:	eef1 7a67 	vneg.f32	s15, s15
 80032f2:	e790      	b.n	8003216 <__kernel_rem_pio2f+0x40e>

080032f4 <__kernel_sinf>:
 80032f4:	ee10 3a10 	vmov	r3, s0
 80032f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80032fc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8003300:	da04      	bge.n	800330c <__kernel_sinf+0x18>
 8003302:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003306:	ee17 3a90 	vmov	r3, s15
 800330a:	b35b      	cbz	r3, 8003364 <__kernel_sinf+0x70>
 800330c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8003310:	eddf 7a15 	vldr	s15, [pc, #84]	; 8003368 <__kernel_sinf+0x74>
 8003314:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800336c <__kernel_sinf+0x78>
 8003318:	eea7 6a27 	vfma.f32	s12, s14, s15
 800331c:	eddf 7a14 	vldr	s15, [pc, #80]	; 8003370 <__kernel_sinf+0x7c>
 8003320:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003324:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8003374 <__kernel_sinf+0x80>
 8003328:	eea7 6a87 	vfma.f32	s12, s15, s14
 800332c:	eddf 7a12 	vldr	s15, [pc, #72]	; 8003378 <__kernel_sinf+0x84>
 8003330:	ee60 6a07 	vmul.f32	s13, s0, s14
 8003334:	eee6 7a07 	vfma.f32	s15, s12, s14
 8003338:	b930      	cbnz	r0, 8003348 <__kernel_sinf+0x54>
 800333a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800337c <__kernel_sinf+0x88>
 800333e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8003342:	eea6 0a26 	vfma.f32	s0, s12, s13
 8003346:	4770      	bx	lr
 8003348:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800334c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8003350:	eee0 7a86 	vfma.f32	s15, s1, s12
 8003354:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8003358:	eddf 7a09 	vldr	s15, [pc, #36]	; 8003380 <__kernel_sinf+0x8c>
 800335c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8003360:	ee30 0a60 	vsub.f32	s0, s0, s1
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	2f2ec9d3 	.word	0x2f2ec9d3
 800336c:	b2d72f34 	.word	0xb2d72f34
 8003370:	3638ef1b 	.word	0x3638ef1b
 8003374:	b9500d01 	.word	0xb9500d01
 8003378:	3c088889 	.word	0x3c088889
 800337c:	be2aaaab 	.word	0xbe2aaaab
 8003380:	3e2aaaab 	.word	0x3e2aaaab

08003384 <fabsf>:
 8003384:	ee10 3a10 	vmov	r3, s0
 8003388:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800338c:	ee00 3a10 	vmov	s0, r3
 8003390:	4770      	bx	lr
	...

08003394 <floorf>:
 8003394:	ee10 3a10 	vmov	r3, s0
 8003398:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800339c:	3a7f      	subs	r2, #127	; 0x7f
 800339e:	2a16      	cmp	r2, #22
 80033a0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80033a4:	dc2a      	bgt.n	80033fc <floorf+0x68>
 80033a6:	2a00      	cmp	r2, #0
 80033a8:	da11      	bge.n	80033ce <floorf+0x3a>
 80033aa:	eddf 7a18 	vldr	s15, [pc, #96]	; 800340c <floorf+0x78>
 80033ae:	ee30 0a27 	vadd.f32	s0, s0, s15
 80033b2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80033b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ba:	dd05      	ble.n	80033c8 <floorf+0x34>
 80033bc:	2b00      	cmp	r3, #0
 80033be:	da23      	bge.n	8003408 <floorf+0x74>
 80033c0:	4a13      	ldr	r2, [pc, #76]	; (8003410 <floorf+0x7c>)
 80033c2:	2900      	cmp	r1, #0
 80033c4:	bf18      	it	ne
 80033c6:	4613      	movne	r3, r2
 80033c8:	ee00 3a10 	vmov	s0, r3
 80033cc:	4770      	bx	lr
 80033ce:	4911      	ldr	r1, [pc, #68]	; (8003414 <floorf+0x80>)
 80033d0:	4111      	asrs	r1, r2
 80033d2:	420b      	tst	r3, r1
 80033d4:	d0fa      	beq.n	80033cc <floorf+0x38>
 80033d6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800340c <floorf+0x78>
 80033da:	ee30 0a27 	vadd.f32	s0, s0, s15
 80033de:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80033e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e6:	ddef      	ble.n	80033c8 <floorf+0x34>
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	bfbe      	ittt	lt
 80033ec:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80033f0:	fa40 f202 	asrlt.w	r2, r0, r2
 80033f4:	189b      	addlt	r3, r3, r2
 80033f6:	ea23 0301 	bic.w	r3, r3, r1
 80033fa:	e7e5      	b.n	80033c8 <floorf+0x34>
 80033fc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8003400:	d3e4      	bcc.n	80033cc <floorf+0x38>
 8003402:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003406:	4770      	bx	lr
 8003408:	2300      	movs	r3, #0
 800340a:	e7dd      	b.n	80033c8 <floorf+0x34>
 800340c:	7149f2ca 	.word	0x7149f2ca
 8003410:	bf800000 	.word	0xbf800000
 8003414:	007fffff 	.word	0x007fffff

08003418 <scalbnf>:
 8003418:	ee10 3a10 	vmov	r3, s0
 800341c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8003420:	d025      	beq.n	800346e <scalbnf+0x56>
 8003422:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8003426:	d302      	bcc.n	800342e <scalbnf+0x16>
 8003428:	ee30 0a00 	vadd.f32	s0, s0, s0
 800342c:	4770      	bx	lr
 800342e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8003432:	d122      	bne.n	800347a <scalbnf+0x62>
 8003434:	4b2a      	ldr	r3, [pc, #168]	; (80034e0 <scalbnf+0xc8>)
 8003436:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80034e4 <scalbnf+0xcc>
 800343a:	4298      	cmp	r0, r3
 800343c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003440:	db16      	blt.n	8003470 <scalbnf+0x58>
 8003442:	ee10 3a10 	vmov	r3, s0
 8003446:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800344a:	3a19      	subs	r2, #25
 800344c:	4402      	add	r2, r0
 800344e:	2afe      	cmp	r2, #254	; 0xfe
 8003450:	dd15      	ble.n	800347e <scalbnf+0x66>
 8003452:	ee10 3a10 	vmov	r3, s0
 8003456:	eddf 7a24 	vldr	s15, [pc, #144]	; 80034e8 <scalbnf+0xd0>
 800345a:	eddf 6a24 	vldr	s13, [pc, #144]	; 80034ec <scalbnf+0xd4>
 800345e:	2b00      	cmp	r3, #0
 8003460:	eeb0 7a67 	vmov.f32	s14, s15
 8003464:	bfb8      	it	lt
 8003466:	eef0 7a66 	vmovlt.f32	s15, s13
 800346a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800346e:	4770      	bx	lr
 8003470:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80034f0 <scalbnf+0xd8>
 8003474:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003478:	4770      	bx	lr
 800347a:	0dd2      	lsrs	r2, r2, #23
 800347c:	e7e6      	b.n	800344c <scalbnf+0x34>
 800347e:	2a00      	cmp	r2, #0
 8003480:	dd06      	ble.n	8003490 <scalbnf+0x78>
 8003482:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003486:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800348a:	ee00 3a10 	vmov	s0, r3
 800348e:	4770      	bx	lr
 8003490:	f112 0f16 	cmn.w	r2, #22
 8003494:	da1a      	bge.n	80034cc <scalbnf+0xb4>
 8003496:	f24c 3350 	movw	r3, #50000	; 0xc350
 800349a:	4298      	cmp	r0, r3
 800349c:	ee10 3a10 	vmov	r3, s0
 80034a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80034a4:	dd0a      	ble.n	80034bc <scalbnf+0xa4>
 80034a6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80034e8 <scalbnf+0xd0>
 80034aa:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80034ec <scalbnf+0xd4>
 80034ae:	eef0 7a40 	vmov.f32	s15, s0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	bf18      	it	ne
 80034b6:	eeb0 0a47 	vmovne.f32	s0, s14
 80034ba:	e7db      	b.n	8003474 <scalbnf+0x5c>
 80034bc:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80034f0 <scalbnf+0xd8>
 80034c0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80034f4 <scalbnf+0xdc>
 80034c4:	eef0 7a40 	vmov.f32	s15, s0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	e7f3      	b.n	80034b4 <scalbnf+0x9c>
 80034cc:	3219      	adds	r2, #25
 80034ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80034d2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80034d6:	eddf 7a08 	vldr	s15, [pc, #32]	; 80034f8 <scalbnf+0xe0>
 80034da:	ee07 3a10 	vmov	s14, r3
 80034de:	e7c4      	b.n	800346a <scalbnf+0x52>
 80034e0:	ffff3cb0 	.word	0xffff3cb0
 80034e4:	4c000000 	.word	0x4c000000
 80034e8:	7149f2ca 	.word	0x7149f2ca
 80034ec:	f149f2ca 	.word	0xf149f2ca
 80034f0:	0da24260 	.word	0x0da24260
 80034f4:	8da24260 	.word	0x8da24260
 80034f8:	33000000 	.word	0x33000000

080034fc <__libc_init_array>:
 80034fc:	b570      	push	{r4, r5, r6, lr}
 80034fe:	4d0d      	ldr	r5, [pc, #52]	; (8003534 <__libc_init_array+0x38>)
 8003500:	4c0d      	ldr	r4, [pc, #52]	; (8003538 <__libc_init_array+0x3c>)
 8003502:	1b64      	subs	r4, r4, r5
 8003504:	10a4      	asrs	r4, r4, #2
 8003506:	2600      	movs	r6, #0
 8003508:	42a6      	cmp	r6, r4
 800350a:	d109      	bne.n	8003520 <__libc_init_array+0x24>
 800350c:	4d0b      	ldr	r5, [pc, #44]	; (800353c <__libc_init_array+0x40>)
 800350e:	4c0c      	ldr	r4, [pc, #48]	; (8003540 <__libc_init_array+0x44>)
 8003510:	f000 f820 	bl	8003554 <_init>
 8003514:	1b64      	subs	r4, r4, r5
 8003516:	10a4      	asrs	r4, r4, #2
 8003518:	2600      	movs	r6, #0
 800351a:	42a6      	cmp	r6, r4
 800351c:	d105      	bne.n	800352a <__libc_init_array+0x2e>
 800351e:	bd70      	pop	{r4, r5, r6, pc}
 8003520:	f855 3b04 	ldr.w	r3, [r5], #4
 8003524:	4798      	blx	r3
 8003526:	3601      	adds	r6, #1
 8003528:	e7ee      	b.n	8003508 <__libc_init_array+0xc>
 800352a:	f855 3b04 	ldr.w	r3, [r5], #4
 800352e:	4798      	blx	r3
 8003530:	3601      	adds	r6, #1
 8003532:	e7f2      	b.n	800351a <__libc_init_array+0x1e>
 8003534:	0800394c 	.word	0x0800394c
 8003538:	0800394c 	.word	0x0800394c
 800353c:	0800394c 	.word	0x0800394c
 8003540:	08003950 	.word	0x08003950

08003544 <memset>:
 8003544:	4402      	add	r2, r0
 8003546:	4603      	mov	r3, r0
 8003548:	4293      	cmp	r3, r2
 800354a:	d100      	bne.n	800354e <memset+0xa>
 800354c:	4770      	bx	lr
 800354e:	f803 1b01 	strb.w	r1, [r3], #1
 8003552:	e7f9      	b.n	8003548 <memset+0x4>

08003554 <_init>:
 8003554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003556:	bf00      	nop
 8003558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800355a:	bc08      	pop	{r3}
 800355c:	469e      	mov	lr, r3
 800355e:	4770      	bx	lr

08003560 <_fini>:
 8003560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003562:	bf00      	nop
 8003564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003566:	bc08      	pop	{r3}
 8003568:	469e      	mov	lr, r3
 800356a:	4770      	bx	lr
