# 8Bits-Microcontroller-on-FPGA-7Artix-series
# ğŸ§  8-bit Microcontroller on FPGA (Artix-7)

A self-driven project to design and implement a simple **8-bit microcontroller** on an **FPGA (Nexys 4 DDR â€“ Artix-7)** using **VHDL**. This microcontroller is fully simulated and built in modular stages, with one goal: complete the full system in **7 days**, with **daily updates shared on LinkedIn**.

> âš™ï¸ Project Timeline: **Day 1 â†’ Day 7**  
> ğŸ“ Location: Internship in Thailand ğŸ‡¹ğŸ‡­  
> ğŸ“ Student Engineer: Polytech Dijon (5th Year) â€“ Electronics & Embedded Systems

---

## âœ… Project Overview

### âœ”ï¸ Core Features

- **8-bit Processor**
- **128-byte Program Memory**
- **96-byte RAM**
- **16Ã—8-bit Input & Output Ports**
- **ALU (Arithmetic Logic Unit)**  
  Supports: ADD, SUB, AND, OR, INC, DEC  
  Flags: **Negative, **Zero, **Overflow, **Carry

- **Fully written in VHDL**
- **Testbench-based simulation**
- **Vivado 2023.2 Compatible**

---

## ğŸ” Architecture

```text
+-------------------+
|  Program Memory   |
|     (128 B)       |
+--------+----------+
         |
         v
+--------+----------+      +-------------+
|    Control Unit   | ---> |   ALU (8b)  |
+--------+----------+      +------+------+
         |                        |
         v                        v
+--------+----------+     +---------------+
|       RAM (96 B)  |     |   I/O Ports   |
+-------------------+     +---------------+
 
ğŸš€ Progress Log
âœ… Day	Module	Status	Notes
Day 1	ALU	âœ… Done	Simulation passed, all flags tested
Day 2	RAM (96 B)	ğŸ”œ Pending	
Day 3	Program Memory	ğŸ”œ Pending	
Day 4	I/O Ports	ğŸ”œ Pending	
Day 5	Control Unit	ğŸ”œ Pending	
Day 6	Integration	ğŸ”œ Pending	
Day 7	Final Tests & Demo	ğŸ”œ Pending	

 
ğŸ›  Tools & Technologies
â€¢	Vivado (Simulation & Synthesis)
â€¢	VHDL
â€¢	Nexys 4 DDR (Artix-7)
â€¢	GitHub & LinkedIn for documentation
 
ğŸ“· Screenshots
Vivado Simulation: Day 1 â€” ALU Working with NZVC Flags
 
ğŸ’¾ Repository Structure
â”œâ”€â”€ ALU/                  # ALU VHDL code & testbench
â”œâ”€â”€ RAM/                  # RAM design (to come)
â”œâ”€â”€ ProgramMemory/        # Program Memory (to come)
â”œâ”€â”€ IO/                   # Input/Output port logic
â”œâ”€â”€ ControlUnit/          # Microcontroller brain
â”œâ”€â”€ Integration/          # Top-level architecture
â”œâ”€â”€ images/               # Simulation screenshots
â””â”€â”€ README.md             # This file

 
ğŸ”— External Links
â€¢	ğŸ”— LinkedIn project updates: @teo1747
â€¢	ğŸ”— Nexys 4 DDR Board Reference
 
ğŸ™‹â€â™‚ï¸ Author

Mambo Junior Deogracias
ğŸ‘¨â€ğŸ“ Ã‰tudiant en 5áµ‰ annÃ©e â€“ Polytech Dijon
ğŸ’¡ SpÃ©cialitÃ© : Ã‰lectronique & SystÃ¨mes EmbarquÃ©s
ğŸ“ Actuellement en stage Ã  KMUTT (ThaÃ¯lande)
ğŸ”— LinkedIn
 
ğŸ“« Contributions & Feedback

Open to suggestions, optimizations, and collaboration.
Feel free to fork, star â­, or create a pull request!
 
Let me know if you'd like:
- A **README badge** section (e.g., license, status)
- A **demo GIF** once integration is complete
- French version of the README

Would you like help adding a `LICENSE` file too?

