# **HDL_comparing**
    This is repository for comparing HDL (Hardware Description Languages).

## Quickstart:
For loading project with git program:

    $ git clone https://github.com/Dmitriy0111/HDL_comparing.git 
    $ cd nanoFOX 
    $ git checkout 02_pipe_risc_v_cpu

Or download project from GitHub site <a href="https://github.com/Dmitriy0111/HDL_comparing">HDL_comparing</a>

## Examples:
| Example name          | Language      | Description                                                                                       |
| --------------------- | ------------- | ------------------------------------------------------------------------------------------------- |
| 00_simple_connect     | (SV,V,VHDL)   | - Consist simple connect input bus to output bus                                                  |
| 01_small_comb_logic   | (SV,V,VHDL)   | - Consist simple connect input bus to output bus with combination logic (or, and, xor, not, sum)  |
| 0x_param_reg          | (SV,V,VHDL)   | - Consist register with width parameter input/output data bus                                     |

SV - SystemVerilog
V - Verilog
