
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35   -0.15 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           net97 (net)
                  0.12    0.00   -0.15 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.27    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.22 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.22 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.33    0.55 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           right_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.25    0.00    0.56 v sb_0__1_.mux_bottom_track_5.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.39    0.95 v sb_0__1_.mux_bottom_track_5.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_5.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    0.95 v sb_0__1_.mux_bottom_track_5.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.31    1.25 v sb_0__1_.mux_bottom_track_5.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_5.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.05    0.00    1.25 v sb_0__1_.mux_bottom_track_5.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.32    1.58 v sb_0__1_.mux_bottom_track_5.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__1_.mux_bottom_track_5.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    1.58 v sb_0__1_.mux_bottom_track_5.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.16    1.73 v sb_0__1_.mux_bottom_track_5.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           sb_0__1_.mux_bottom_track_5.out (net)
                  0.09    0.00    1.73 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    2.07 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.08    0.00    2.07 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    2.41 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    2.41 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    2.75 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    2.75 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    3.07 v cby_0__1_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.07    0.00    3.07 v cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.12    3.19 v cby_0__1_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__1_.cby_0__1_.left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.04    0.00    3.19 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.29    3.48 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[1] (net)
                  0.20    0.00    3.49 v gfpga_pad_io_soc_out[1] (out)
                                  3.49   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.49   data arrival time
-----------------------------------------------------------------------------
                                114.41   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35   -0.15 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           net97 (net)
                  0.12    0.00   -0.15 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.11    0.26    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.11    0.00    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.06    0.09    0.21 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.06    0.00    0.21 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.32    0.53 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           right_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.25    0.01    0.54 v sb_0__1_.mux_bottom_track_1.mux_l1_in_2_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.39    0.93 v sb_0__1_.mux_bottom_track_1.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    0.93 v sb_0__1_.mux_bottom_track_1.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    1.24 v sb_0__1_.mux_bottom_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.05    0.00    1.24 v sb_0__1_.mux_bottom_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.32    1.56 v sb_0__1_.mux_bottom_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    1.56 v sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.73 v sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           sb_0__1_.mux_bottom_track_1.out (net)
                  0.07    0.00    1.73 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    2.05 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    2.05 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    2.39 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    2.39 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    2.72 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.06    0.00    2.72 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    3.04 v cby_0__1_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.07    0.00    3.04 v cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.12    3.17 v cby_0__1_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__1_.cby_0__1_.left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.05    0.00    3.17 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.29    3.46 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[3] (net)
                  0.20    0.00    3.47 v gfpga_pad_io_soc_out[3] (out)
                                  3.47   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.47   data arrival time
-----------------------------------------------------------------------------
                                114.43   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35   -0.15 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           net97 (net)
                  0.12    0.00   -0.15 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.11    0.26    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.11    0.00    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.06    0.09    0.21 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.06    0.00    0.21 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.32    0.53 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           right_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.25    0.01    0.54 v sb_0__1_.mux_bottom_track_1.mux_l1_in_2_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.39    0.93 v sb_0__1_.mux_bottom_track_1.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.06    0.00    0.93 v sb_0__1_.mux_bottom_track_1.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    1.24 v sb_0__1_.mux_bottom_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.05    0.00    1.24 v sb_0__1_.mux_bottom_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.32    1.56 v sb_0__1_.mux_bottom_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    1.56 v sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16    1.73 v sb_0__1_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           sb_0__1_.mux_bottom_track_1.out (net)
                  0.07    0.00    1.73 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.06 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    2.06 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.39 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    2.39 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.72 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    2.72 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    3.04 v cby_0__1_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.06    0.00    3.04 v cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.11    3.15 v cby_0__1_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__1_.cby_0__1_.left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.04    0.00    3.15 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.29    3.43 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[0] (net)
                  0.20    0.00    3.44 v gfpga_pad_io_soc_out[0] (out)
                                  3.44   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                114.46   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35   -0.15 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           net97 (net)
                  0.12    0.00   -0.15 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.11    0.26    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.11    0.00    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.21 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.21 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.33    0.54 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           right_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.26    0.01    0.55 v sb_0__1_.mux_bottom_track_3.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.39    0.94 v sb_0__1_.mux_bottom_track_3.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_3.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.06    0.00    0.94 v sb_0__1_.mux_bottom_track_3.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    1.26 v sb_0__1_.mux_bottom_track_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__1_.mux_bottom_track_3.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.07    0.00    1.26 v sb_0__1_.mux_bottom_track_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.15    1.41 v sb_0__1_.mux_bottom_track_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           sb_0__1_.mux_bottom_track_3.out (net)
                  0.07    0.00    1.41 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.33    1.74 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.08    0.00    1.74 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.07 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    2.07 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    2.39 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.06    0.00    2.39 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    2.74 v cby_0__1_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    2.74 v cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.13    2.87 v cby_0__1_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__1_.cby_0__1_.left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.05    0.00    2.87 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.30    3.17 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[2] (net)
                  0.20    0.00    3.17 v gfpga_pad_io_soc_out[2] (out)
                                  3.17   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                114.73   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: chany_bottom_out[15] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.35   -0.15 v input97/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           net97 (net)
                  0.12    0.00   -0.15 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.27    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.12 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.22 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.22 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.33    0.55 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           right_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.25    0.00    0.56 v sb_0__1_.mux_bottom_track_29.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.38    0.94 v sb_0__1_.mux_bottom_track_29.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.05    0.00    0.94 v sb_0__1_.mux_bottom_track_29.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    1.24 v sb_0__1_.mux_bottom_track_29.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.05    0.00    1.24 v sb_0__1_.mux_bottom_track_29.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.34    1.58 v sb_0__1_.mux_bottom_track_29.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.09    0.00    1.58 v sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.17    1.75 v sb_0__1_.mux_bottom_track_29.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           sb_0__1_.mux_bottom_track_29.out (net)
                  0.10    0.00    1.75 v _153_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.17    1.92 v _153_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net144 (net)
                  0.07    0.00    1.92 v output144/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.19    2.11 v output144/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chany_bottom_out[15] (net)
                  0.08    0.01    2.12 v chany_bottom_out[15] (out)
                                  2.12   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                115.78   slack (MET)


Startpoint: sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail_0 (output port clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.20    0.56 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.07    0.00    0.56 ^ sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.10    0.49    1.05 v sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.03                           net108 (net)
                  0.10    0.00    1.06 v output108/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.20    1.26 v output108/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail_0 (net)
                  0.07    0.01    1.26 v ccff_tail_0 (out)
                                  1.26   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock network delay (propagated)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                116.64   slack (MET)


Startpoint: cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail (output port clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.55 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_1_0_prog_clk (net)
                  0.06    0.00    0.55 ^ cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.11    0.49    1.04 v cby_0__1_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.03                           net107 (net)
                  0.11    0.00    1.05 v output107/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.20    1.25 v output107/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail (net)
                  0.08    0.01    1.26 v ccff_tail (out)
                                  1.26   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock network delay (propagated)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                116.64   slack (MET)


Startpoint: ccff_head (input port clocked by prog_clk)
Endpoint: sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -1.00   -1.00 ^ input external delay
                  0.50    0.00   -1.00 ^ ccff_head (in)
     2    0.01                           ccff_head (net)
                  0.50    0.00   -1.00 ^ hold126/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36   -0.64 ^ hold126/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net396 (net)
                  0.05    0.00   -0.64 ^ hold122/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.52   -0.12 ^ hold122/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net392 (net)
                  0.09    0.00   -0.12 ^ hold127/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.55    0.43 ^ hold127/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net397 (net)
                  0.10    0.00    0.43 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.08    0.30    0.73 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net273 (net)
                  0.08    0.00    0.73 ^ hold128/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.28    1.00 ^ hold128/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net398 (net)
                  0.05    0.00    1.00 ^ hold123/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.27    1.27 ^ hold123/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net393 (net)
                  0.05    0.00    1.27 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.11    1.37 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.07    0.00    1.37 ^ hold124/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    1.64 ^ hold124/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net394 (net)
                  0.04    0.00    1.64 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    1.89 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net274 (net)
                  0.04    0.00    1.89 ^ hold125/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    2.15 ^ hold125/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net395 (net)
                  0.04    0.00    2.15 ^ sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  2.15   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  120.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01  120.33 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18  120.51 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.07    0.00  120.51 ^ sb_0__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  120.41   clock uncertainty
                          0.00  120.41   clock reconvergence pessimism
                         -0.06  120.35   library setup time
                                120.35   data required time
-----------------------------------------------------------------------------
                                120.35   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                118.20   slack (MET)


Startpoint: ccff_head_0 (input port clocked by prog_clk)
Endpoint: cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -1.00   -1.00 v input external delay
                  0.50    0.00   -1.00 v ccff_head_0 (in)
     2    0.00                           ccff_head_0 (net)
                  0.50    0.00   -1.00 v hold129/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.40   -0.60 v hold129/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net399 (net)
                  0.04    0.00   -0.60 v hold118/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25   -0.34 v hold118/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net388 (net)
                  0.04    0.00   -0.34 v hold130/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26   -0.09 v hold130/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net400 (net)
                  0.04    0.00   -0.09 v hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    0.17 v hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net271 (net)
                  0.04    0.00    0.17 v hold131/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    0.42 v hold131/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net401 (net)
                  0.04    0.00    0.42 v hold119/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.68 v hold119/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net389 (net)
                  0.05    0.00    0.68 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.09    0.77 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net2 (net)
                  0.03    0.00    0.77 v hold120/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    1.02 v hold120/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net390 (net)
                  0.04    0.00    1.02 v hold2/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    1.27 v hold2/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net272 (net)
                  0.04    0.00    1.27 v hold121/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    1.52 v hold121/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net391 (net)
                  0.04    0.00    1.52 v cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.52   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  120.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01  120.33 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18  120.51 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.03                           clknet_4_0_0_prog_clk (net)
                  0.07    0.00  120.51 ^ cby_0__1_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  120.41   clock uncertainty
                          0.00  120.41   clock reconvergence pessimism
                         -0.10  120.30   library setup time
                                120.30   data required time
-----------------------------------------------------------------------------
                                120.30   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                118.78   slack (MET)


Startpoint: sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_4_12_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.57 ^ clkbuf_4_12_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.04                           clknet_4_12_0_prog_clk (net)
                  0.08    0.00    0.57 ^ sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.09    0.44    1.01 v sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           sb_0__1_.mem_bottom_track_53.mem_out[0] (net)
                  0.09    0.00    1.01 v hold103/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.51    1.52 v hold103/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net373 (net)
                  0.09    0.00    1.52 v sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.52   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  120.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01  120.33 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18  120.51 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.07    0.00  120.51 ^ sb_0__1_.mem_bottom_track_53.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  120.41   clock uncertainty
                          0.03  120.44   clock reconvergence pessimism
                         -0.13  120.31   library setup time
                                120.31   data required time
-----------------------------------------------------------------------------
                                120.31   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                118.79   slack (MET)


