// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reduce (
        ap_ready,
        x_0_V_read,
        x_1_V_read,
        x_2_V_read,
        x_3_V_read,
        x_4_V_read,
        x_5_V_read,
        x_6_V_read,
        x_7_V_read,
        x_8_V_read,
        x_9_V_read,
        x_10_V_read,
        x_11_V_read,
        ap_return
);


output   ap_ready;
input  [16:0] x_0_V_read;
input  [16:0] x_1_V_read;
input  [16:0] x_2_V_read;
input  [16:0] x_3_V_read;
input  [16:0] x_4_V_read;
input  [16:0] x_5_V_read;
input  [16:0] x_6_V_read;
input  [16:0] x_7_V_read;
input  [16:0] x_8_V_read;
input  [16:0] x_9_V_read;
input  [16:0] x_10_V_read;
input  [16:0] x_11_V_read;
output  [17:0] ap_return;

wire   [17:0] x_1_V_read_cast_fu_154_p1;
wire   [17:0] x_0_V_read_cast_fu_158_p1;
wire   [17:0] p_Val2_s_fu_162_p2;
wire   [0:0] p_Result_s_fu_174_p3;
wire   [16:0] add_ln746_fu_168_p2;
wire   [16:0] p_Val2_2_fu_182_p3;
wire   [17:0] x_3_V_read_cast_fu_146_p1;
wire   [17:0] x_2_V_read_cast_fu_150_p1;
wire   [17:0] p_Val2_1_fu_194_p2;
wire   [0:0] p_Result_1_fu_206_p3;
wire   [16:0] add_ln746_1_fu_200_p2;
wire   [16:0] p_Val2_3_fu_214_p3;
wire   [17:0] zext_ln746_1_fu_222_p1;
wire   [17:0] zext_ln746_fu_190_p1;
wire   [17:0] p_Val2_4_fu_226_p2;
wire   [0:0] p_Result_2_fu_232_p3;
wire   [17:0] x_5_V_read_cast_fu_138_p1;
wire   [17:0] x_4_V_read_cast_fu_142_p1;
wire   [17:0] p_Val2_5_fu_248_p2;
wire   [0:0] p_Result_3_fu_260_p3;
wire   [16:0] add_ln746_2_fu_254_p2;
wire   [16:0] p_Val2_7_fu_268_p3;
wire   [17:0] x_7_V_read_cast_fu_130_p1;
wire   [17:0] x_6_V_read_cast_fu_134_p1;
wire   [17:0] p_Val2_6_fu_280_p2;
wire   [0:0] p_Result_4_fu_292_p3;
wire   [16:0] add_ln746_3_fu_286_p2;
wire   [16:0] p_Val2_8_fu_300_p3;
wire   [17:0] zext_ln746_3_fu_308_p1;
wire   [17:0] zext_ln746_2_fu_276_p1;
wire   [17:0] p_Val2_9_fu_312_p2;
wire   [0:0] p_Result_5_fu_318_p3;
wire   [17:0] p_Val2_11_fu_326_p3;
wire   [17:0] p_Val2_10_fu_240_p3;
wire   [17:0] p_Val2_12_fu_334_p2;
wire   [0:0] p_Result_6_fu_340_p3;
wire   [17:0] x_9_V_read_cast_fu_122_p1;
wire   [17:0] x_8_V_read_cast_fu_126_p1;
wire   [17:0] p_Val2_13_fu_356_p2;
wire   [0:0] p_Result_7_fu_368_p3;
wire   [16:0] add_ln746_4_fu_362_p2;
wire   [16:0] p_Val2_15_fu_376_p3;
wire   [17:0] x_11_V_read_cast_fu_114_p1;
wire   [17:0] x_10_V_read_cast_fu_118_p1;
wire   [17:0] p_Val2_14_fu_388_p2;
wire   [0:0] p_Result_8_fu_400_p3;
wire   [16:0] add_ln746_5_fu_394_p2;
wire   [16:0] p_Val2_16_fu_408_p3;
wire   [17:0] zext_ln746_5_fu_416_p1;
wire   [17:0] zext_ln746_4_fu_384_p1;
wire   [17:0] p_Val2_17_fu_420_p2;
wire   [0:0] p_Result_9_fu_426_p3;
wire  signed [17:0] p_Val2_18_fu_348_p3;
wire   [17:0] p_Val2_19_fu_434_p3;
wire  signed [18:0] lhs_V_fu_442_p1;
wire   [18:0] rhs_V_fu_446_p1;
wire   [18:0] ret_V_fu_450_p2;
wire   [17:0] p_Val2_21_fu_464_p2;
wire   [0:0] p_Result_11_fu_470_p3;
wire   [0:0] p_Result_10_fu_456_p3;
wire   [0:0] xor_ln786_fu_478_p2;
wire   [0:0] xor_ln340_1_fu_496_p2;
wire   [0:0] xor_ln340_fu_490_p2;
wire   [0:0] underflow_fu_484_p2;
wire   [0:0] or_ln340_fu_502_p2;
wire   [17:0] select_ln340_26_fu_508_p3;
wire   [17:0] select_ln388_fu_516_p3;

assign add_ln746_1_fu_200_p2 = (x_2_V_read + x_3_V_read);

assign add_ln746_2_fu_254_p2 = (x_4_V_read + x_5_V_read);

assign add_ln746_3_fu_286_p2 = (x_6_V_read + x_7_V_read);

assign add_ln746_4_fu_362_p2 = (x_8_V_read + x_9_V_read);

assign add_ln746_5_fu_394_p2 = (x_10_V_read + x_11_V_read);

assign add_ln746_fu_168_p2 = (x_0_V_read + x_1_V_read);

assign ap_ready = 1'b1;

assign ap_return = ((or_ln340_fu_502_p2[0:0] === 1'b1) ? select_ln340_26_fu_508_p3 : select_ln388_fu_516_p3);

assign lhs_V_fu_442_p1 = p_Val2_18_fu_348_p3;

assign or_ln340_fu_502_p2 = (xor_ln340_1_fu_496_p2 | p_Result_11_fu_470_p3);

assign p_Result_10_fu_456_p3 = ret_V_fu_450_p2[32'd18];

assign p_Result_11_fu_470_p3 = p_Val2_21_fu_464_p2[32'd17];

assign p_Result_1_fu_206_p3 = p_Val2_1_fu_194_p2[32'd17];

assign p_Result_2_fu_232_p3 = p_Val2_4_fu_226_p2[32'd17];

assign p_Result_3_fu_260_p3 = p_Val2_5_fu_248_p2[32'd17];

assign p_Result_4_fu_292_p3 = p_Val2_6_fu_280_p2[32'd17];

assign p_Result_5_fu_318_p3 = p_Val2_9_fu_312_p2[32'd17];

assign p_Result_6_fu_340_p3 = p_Val2_12_fu_334_p2[32'd17];

assign p_Result_7_fu_368_p3 = p_Val2_13_fu_356_p2[32'd17];

assign p_Result_8_fu_400_p3 = p_Val2_14_fu_388_p2[32'd17];

assign p_Result_9_fu_426_p3 = p_Val2_17_fu_420_p2[32'd17];

assign p_Result_s_fu_174_p3 = p_Val2_s_fu_162_p2[32'd17];

assign p_Val2_10_fu_240_p3 = ((p_Result_2_fu_232_p3[0:0] === 1'b1) ? 18'd131071 : p_Val2_4_fu_226_p2);

assign p_Val2_11_fu_326_p3 = ((p_Result_5_fu_318_p3[0:0] === 1'b1) ? 18'd131071 : p_Val2_9_fu_312_p2);

assign p_Val2_12_fu_334_p2 = (p_Val2_11_fu_326_p3 + p_Val2_10_fu_240_p3);

assign p_Val2_13_fu_356_p2 = (x_9_V_read_cast_fu_122_p1 + x_8_V_read_cast_fu_126_p1);

assign p_Val2_14_fu_388_p2 = (x_11_V_read_cast_fu_114_p1 + x_10_V_read_cast_fu_118_p1);

assign p_Val2_15_fu_376_p3 = ((p_Result_7_fu_368_p3[0:0] === 1'b1) ? 17'd131071 : add_ln746_4_fu_362_p2);

assign p_Val2_16_fu_408_p3 = ((p_Result_8_fu_400_p3[0:0] === 1'b1) ? 17'd131071 : add_ln746_5_fu_394_p2);

assign p_Val2_17_fu_420_p2 = (zext_ln746_5_fu_416_p1 + zext_ln746_4_fu_384_p1);

assign p_Val2_18_fu_348_p3 = ((p_Result_6_fu_340_p3[0:0] === 1'b1) ? 18'd131071 : p_Val2_12_fu_334_p2);

assign p_Val2_19_fu_434_p3 = ((p_Result_9_fu_426_p3[0:0] === 1'b1) ? 18'd131071 : p_Val2_17_fu_420_p2);

assign p_Val2_1_fu_194_p2 = (x_3_V_read_cast_fu_146_p1 + x_2_V_read_cast_fu_150_p1);

assign p_Val2_21_fu_464_p2 = ($signed(p_Val2_19_fu_434_p3) + $signed(p_Val2_18_fu_348_p3));

assign p_Val2_2_fu_182_p3 = ((p_Result_s_fu_174_p3[0:0] === 1'b1) ? 17'd131071 : add_ln746_fu_168_p2);

assign p_Val2_3_fu_214_p3 = ((p_Result_1_fu_206_p3[0:0] === 1'b1) ? 17'd131071 : add_ln746_1_fu_200_p2);

assign p_Val2_4_fu_226_p2 = (zext_ln746_1_fu_222_p1 + zext_ln746_fu_190_p1);

assign p_Val2_5_fu_248_p2 = (x_5_V_read_cast_fu_138_p1 + x_4_V_read_cast_fu_142_p1);

assign p_Val2_6_fu_280_p2 = (x_7_V_read_cast_fu_130_p1 + x_6_V_read_cast_fu_134_p1);

assign p_Val2_7_fu_268_p3 = ((p_Result_3_fu_260_p3[0:0] === 1'b1) ? 17'd131071 : add_ln746_2_fu_254_p2);

assign p_Val2_8_fu_300_p3 = ((p_Result_4_fu_292_p3[0:0] === 1'b1) ? 17'd131071 : add_ln746_3_fu_286_p2);

assign p_Val2_9_fu_312_p2 = (zext_ln746_3_fu_308_p1 + zext_ln746_2_fu_276_p1);

assign p_Val2_s_fu_162_p2 = (x_1_V_read_cast_fu_154_p1 + x_0_V_read_cast_fu_158_p1);

assign ret_V_fu_450_p2 = ($signed(lhs_V_fu_442_p1) + $signed(rhs_V_fu_446_p1));

assign rhs_V_fu_446_p1 = p_Val2_19_fu_434_p3;

assign select_ln340_26_fu_508_p3 = ((xor_ln340_fu_490_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_21_fu_464_p2);

assign select_ln388_fu_516_p3 = ((underflow_fu_484_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_21_fu_464_p2);

assign underflow_fu_484_p2 = (xor_ln786_fu_478_p2 & p_Result_10_fu_456_p3);

assign x_0_V_read_cast_fu_158_p1 = x_0_V_read;

assign x_10_V_read_cast_fu_118_p1 = x_10_V_read;

assign x_11_V_read_cast_fu_114_p1 = x_11_V_read;

assign x_1_V_read_cast_fu_154_p1 = x_1_V_read;

assign x_2_V_read_cast_fu_150_p1 = x_2_V_read;

assign x_3_V_read_cast_fu_146_p1 = x_3_V_read;

assign x_4_V_read_cast_fu_142_p1 = x_4_V_read;

assign x_5_V_read_cast_fu_138_p1 = x_5_V_read;

assign x_6_V_read_cast_fu_134_p1 = x_6_V_read;

assign x_7_V_read_cast_fu_130_p1 = x_7_V_read;

assign x_8_V_read_cast_fu_126_p1 = x_8_V_read;

assign x_9_V_read_cast_fu_122_p1 = x_9_V_read;

assign xor_ln340_1_fu_496_p2 = (p_Result_10_fu_456_p3 ^ 1'd1);

assign xor_ln340_fu_490_p2 = (p_Result_11_fu_470_p3 ^ p_Result_10_fu_456_p3);

assign xor_ln786_fu_478_p2 = (p_Result_11_fu_470_p3 ^ 1'd1);

assign zext_ln746_1_fu_222_p1 = p_Val2_3_fu_214_p3;

assign zext_ln746_2_fu_276_p1 = p_Val2_7_fu_268_p3;

assign zext_ln746_3_fu_308_p1 = p_Val2_8_fu_300_p3;

assign zext_ln746_4_fu_384_p1 = p_Val2_15_fu_376_p3;

assign zext_ln746_5_fu_416_p1 = p_Val2_16_fu_408_p3;

assign zext_ln746_fu_190_p1 = p_Val2_2_fu_182_p3;

endmodule //reduce
