//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf

.visible .entry _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf(
	.param .u32 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_0,
	.param .u64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_1,
	.param .u64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_2,
	.param .u64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_3,
	.param .u64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_4,
	.param .u64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_5,
	.param .u64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_6,
	.param .u64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_7,
	.param .f64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_8,
	.param .f64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_9,
	.param .u32 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_10,
	.param .u32 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_11,
	.param .f64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_12,
	.param .f64 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_13,
	.param .f32 _Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_14
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<25>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<31>;


	ld.param.u32 	%r7, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_0];
	ld.param.u64 	%rd8, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_1];
	ld.param.u64 	%rd14, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_2];
	ld.param.u64 	%rd9, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_3];
	ld.param.u64 	%rd10, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_4];
	ld.param.u64 	%rd11, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_5];
	ld.param.u64 	%rd12, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_6];
	ld.param.u64 	%rd13, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_7];
	ld.param.f64 	%fd3, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_8];
	ld.param.f64 	%fd8, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_9];
	ld.param.u32 	%r8, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_10];
	ld.param.u32 	%r6, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_11];
	ld.param.f64 	%fd5, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_12];
	ld.param.f64 	%fd6, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_13];
	ld.param.f32 	%f1, [_Z21propagation_algo_cudaiPfPsS_S_PKfS_S2_ddiiddf_param_14];
	cvta.to.global.u64 	%rd1, %rd14;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mov.u32 	%r13, %ntid.y;
	mov.u32 	%r14, %ctaid.y;
	mov.u32 	%r15, %tid.y;
	mad.lo.s32 	%r16, %r13, %r14, %r15;
	mad.lo.s32 	%r1, %r16, %r7, %r12;
	add.s32 	%r17, %r16, -1;
	mad.lo.s32 	%r2, %r17, %r7, %r12;
	add.s32 	%r18, %r16, 1;
	mad.lo.s32 	%r3, %r18, %r7, %r12;
	add.s32 	%r4, %r1, -1;
	add.s32 	%r19, %r1, 1;
	setp.lt.s32	%p1, %r2, %r8;
	setp.lt.s32	%p2, %r3, %r8;
	or.pred  	%p3, %p1, %p2;
	setp.lt.s32	%p4, %r4, %r8;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32	%p6, %r19, %r8;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_12;

	setp.gt.s32	%p8, %r2, %r6;
	setp.gt.s32	%p9, %r3, %r6;
	or.pred  	%p10, %p8, %p9;
	setp.gt.s32	%p11, %r4, %r6;
	or.pred  	%p12, %p10, %p11;
	setp.ge.s32	%p13, %r1, %r6;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB0_12;

	cvta.to.global.u64 	%rd15, %rd9;
	cvta.to.global.u64 	%rd16, %rd12;
	cvta.to.global.u64 	%rd17, %rd8;
	cvta.to.global.u64 	%rd18, %rd10;
	cvta.to.global.u64 	%rd19, %rd13;
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.f32 	%f2, [%rd21];
	cvt.rzi.s32.f32	%r5, %f2;
	mul.wide.s32 	%rd22, %r1, 2;
	add.s64 	%rd2, %rd1, %rd22;
	ld.global.u16 	%rs1, [%rd2];
	add.s64 	%rd3, %rd18, %rd20;
	add.s64 	%rd4, %rd17, %rd20;
	add.s64 	%rd5, %rd16, %rd20;
	add.s64 	%rd6, %rd15, %rd20;
	setp.ne.s16	%p15, %rs1, 1;
	@%p15 bra 	BB0_4;

	ld.global.f32 	%f3, [%rd3];
	cvt.f64.f32	%fd7, %f3;
	setp.gt.f64	%p16, %fd7, %fd5;
	@%p16 bra 	BB0_11;
	bra.uni 	BB0_4;

BB0_11:
	cvt.rn.f32.f64	%f24, %fd6;
	st.global.f32 	[%rd3], %f24;
	mov.u32 	%r23, 0;
	st.global.u32 	[%rd4], %r23;
	mov.u16 	%rs4, 2;
	st.global.u16 	[%rd2], %rs4;
	mov.u32 	%r24, 1115684864;
	st.global.u32 	[%rd6], %r24;
	st.global.f32 	[%rd5], %f1;
	bra.uni 	BB0_12;

BB0_4:
	add.s32 	%r20, %r5, -1;
	mul.wide.s32 	%rd23, %r20, 2;
	add.s64 	%rd7, %rd1, %rd23;
	setp.lt.s32	%p17, %r5, 1;
	@%p17 bra 	BB0_7;

	ld.global.u16 	%rs2, [%rd7];
	setp.ne.s16	%p18, %rs2, 2;
	@%p18 bra 	BB0_7;

	ld.global.f32 	%f4, [%rd4];
	setp.gt.f32	%p19, %f4, 0f00000000;
	@%p19 bra 	BB0_10;
	bra.uni 	BB0_7;

BB0_10:
	cvt.rn.f32.f64	%f23, %fd6;
	st.global.f32 	[%rd3], %f23;
	mov.u32 	%r21, 0;
	st.global.u32 	[%rd4], %r21;
	st.global.f32 	[%rd5], %f1;
	mov.u32 	%r22, 1115684864;
	st.global.u32 	[%rd6], %r22;
	bra.uni 	BB0_12;

BB0_7:
	@%p17 bra 	BB0_9;

	ld.global.u16 	%rs3, [%rd7];
	setp.eq.s16	%p21, %rs3, 1;
	selp.f64	%fd8, %fd3, %fd8, %p21;

BB0_9:
	cvta.to.global.u64 	%rd24, %rd11;
	mul.wide.s32 	%rd25, %r2, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.f32 	%f5, [%rd26];
	add.s64 	%rd28, %rd24, %rd20;
	ld.global.f32 	%f6, [%rd28];
	sub.f32 	%f7, %f5, %f6;
	cvt.rn.f32.f64	%f8, %fd8;
	fma.rn.f32 	%f9, %f8, %f7, %f6;
	mul.wide.s32 	%rd29, %r3, 4;
	add.s64 	%rd30, %rd24, %rd29;
	ld.global.f32 	%f10, [%rd30];
	sub.f32 	%f11, %f10, %f6;
	fma.rn.f32 	%f12, %f8, %f11, %f9;
	ld.global.f32 	%f13, [%rd28+-4];
	sub.f32 	%f14, %f13, %f6;
	fma.rn.f32 	%f15, %f8, %f14, %f12;
	ld.global.f32 	%f16, [%rd28+4];
	sub.f32 	%f17, %f16, %f6;
	fma.rn.f32 	%f18, %f8, %f17, %f15;
	ld.global.f32 	%f19, [%rd4];
	add.f32 	%f20, %f19, %f18;
	st.global.f32 	[%rd3], %f20;
	ld.global.f32 	%f21, [%rd5];
	mul.f32 	%f22, %f21, %f20;
	st.global.f32 	[%rd3], %f22;

BB0_12:
	ret;
}


