# do nsubburaj_shiftregister_verilog.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:17 on Nov 25,2021
# vlog -work work nsubburaj_shiftregister_verilog.vo 
# -- Compiling module nsubburaj_shiftregister_verilog
# 
# Top level modules:
# 	nsubburaj_shiftregister_verilog
# End time: 12:00:17 on Nov 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:17 on Nov 25,2021
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module nsubburaj_shiftregister_verilog_vlg_vec_tst
# 
# Top level modules:
# 	nsubburaj_shiftregister_verilog_vlg_vec_tst
# End time: 12:00:17 on Nov 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.nsubburaj_shiftregister_verilog_vlg_vec_tst 
# Start time: 12:00:17 on Nov 25,2021
# Loading work.nsubburaj_shiftregister_verilog_vlg_vec_tst
# Loading work.nsubburaj_shiftregister_verilog
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform1.vwf.vt(46)
#    Time: 10 ns  Iteration: 0  Instance: /nsubburaj_shiftregister_verilog_vlg_vec_tst
# End time: 12:00:17 on Nov 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
