<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_D_U_U_7d8d7866</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_D_U_U_7d8d7866'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_D_U_U_7d8d7866')">rsnoc_z_H_R_T_D_U_U_7d8d7866</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.31</td>
<td class="s7 cl rt"><a href="mod496.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod496.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod496.html#Toggle" >  0.23</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod496.html#Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod496.html#inst_tag_165801"  onclick="showContent('inst_tag_165801')">config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch4</a></td>
<td class="s4 cl rt"> 46.31</td>
<td class="s7 cl rt"><a href="mod496.html#inst_tag_165801_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod496.html#inst_tag_165801_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod496.html#inst_tag_165801_Toggle" >  0.23</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod496.html#inst_tag_165801_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod496.html#inst_tag_165802"  onclick="showContent('inst_tag_165802')">config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch2</a></td>
<td class="s4 cl rt"> 46.31</td>
<td class="s7 cl rt"><a href="mod496.html#inst_tag_165802_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod496.html#inst_tag_165802_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod496.html#inst_tag_165802_Toggle" >  0.23</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod496.html#inst_tag_165802_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_165801'>
<hr>
<a name="inst_tag_165801"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_165801" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.31</td>
<td class="s7 cl rt"><a href="mod496.html#inst_tag_165801_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod496.html#inst_tag_165801_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod496.html#inst_tag_165801_Toggle" >  0.23</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod496.html#inst_tag_165801_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.35</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod97.html#inst_tag_18199" >Switch_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298367" id="tag_urg_inst_298367">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_215964" id="tag_urg_inst_215964">usl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159694" id="tag_urg_inst_159694">uud7cdb31b</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_165802'>
<hr>
<a name="inst_tag_165802"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_165802" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.31</td>
<td class="s7 cl rt"><a href="mod496.html#inst_tag_165802_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod496.html#inst_tag_165802_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod496.html#inst_tag_165802_Toggle" >  0.23</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod496.html#inst_tag_165802_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.35</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod97.html#inst_tag_18199" >Switch_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298368" id="tag_urg_inst_298368">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_215965" id="tag_urg_inst_215965">usl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159695" id="tag_urg_inst_159695">uud7cdb31b</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_D_U_U_7d8d7866'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod496.html" >rsnoc_z_H_R_T_D_U_U_7d8d7866</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38667</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
38666                   	assign Tx_1_Head = Tx1_1_Head;
38667      1/1          	assign Tx1_1_Tail = Int_Tail &amp; { 1 { PortSel [1] }  };
38668      1/1          	assign Tx_1_Tail = Tx1_1_Tail;
38669      1/1          	assign Tx1_1_Vld = Int_Vld &amp; PortSel [1];
38670      <font color = "red">0/1     ==>  	assign Tx_1_Vld = Tx1_1_Vld;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod496.html" >rsnoc_z_H_R_T_D_U_U_7d8d7866</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       38649
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod496.html" >rsnoc_z_H_R_T_D_U_U_7d8d7866</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">4</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">4256</td>
<td class="rt">10</td>
<td class="rt">0.23  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2128</td>
<td class="rt">6</td>
<td class="rt">0.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2128</td>
<td class="rt">4</td>
<td class="rt">0.19  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">4</td>
<td class="rt">8.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1796</td>
<td class="rt">10</td>
<td class="rt">0.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">898</td>
<td class="rt">6</td>
<td class="rt">0.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">898</td>
<td class="rt">4</td>
<td class="rt">0.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2460</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1230</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1230</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod496.html" >rsnoc_z_H_R_T_D_U_U_7d8d7866</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">38649</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38667</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38649      	,	.Tx_Vld( Int_Vld )
           	 	                  
38650      	);
           	  
38651      	assign Rx_Rdy = Rx1_Rdy;
           	                        
38652      	assign Sys_Pwr_Idle = HdrPwr_Idle;
           	                                  
38653      	assign WakeUp_Rx = Rx_Vld;
           	                          
38654      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
38655      	assign Tx1_0_Data = Int_Data & { 108 { PortSel [0] }  };
           	                                                        
38656      	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
           	                                                               
38657      	assign Tx1_0_Head = Int_Head & { 1 { PortSel [0] }  };
           	                                                      
38658      	assign Tx_0_Head = Tx1_0_Head;
           	                              
38659      	assign Tx1_0_Tail = Int_Tail & { 1 { PortSel [0] }  };
           	                                                      
38660      	assign Tx_0_Tail = Tx1_0_Tail;
           	                              
38661      	assign Tx1_0_Vld = Int_Vld & PortSel [0];
           	                                         
38662      	assign Tx_0_Vld = Tx1_0_Vld;
           	                            
38663      	assign Tx1_1_Data = Int_Data & { 108 { PortSel [1] }  };
           	                                                        
38664      	assign Tx_1_Data = { Tx1_1_Data [107:38] , Tx1_1_Data [37:0] };
           	                                                               
38665      	assign Tx1_1_Head = Int_Head & { 1 { PortSel [1] }  };
           	                                                      
38666      	assign Tx_1_Head = Tx1_1_Head;
           	                              
38667      	assign Tx1_1_Tail = Int_Tail & { 1 { PortSel [1] }  };
           	                                                      
38668      	assign Tx_1_Tail = Tx1_1_Tail;
           	                              
38669      	assign Tx1_1_Vld = Int_Vld & PortSel [1];
           	                                         
38670      	assign Tx_1_Vld = Tx1_1_Vld;
           	                            
38671      	assign Tx1_2_Data = Int_Data & { 108 { PortSel [2] }  };
           	                                                        
38672      	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };
           	                                                               
38673      	assign Tx1_2_Head = Int_Head & { 1 { PortSel [2] }  };
           	                                                      
38674      	assign Tx_2_Head = Tx1_2_Head;
           	                              
38675      	assign Tx1_2_Tail = Int_Tail & { 1 { PortSel [2] }  };
           	                                                      
38676      	assign Tx_2_Tail = Tx1_2_Tail;
           	                              
38677      	assign Tx1_2_Vld = Int_Vld & PortSel [2];
           	                                         
38678      	assign Tx_2_Vld = Tx1_2_Vld;
           	                            
38679      	assign Tx1_3_Data = Int_Data & { 108 { PortSel [3] }  };
           	                                                        
38680      	assign Tx_3_Data = { Tx1_3_Data [107:38] , Tx1_3_Data [37:0] };
           	                                                               
38681      	assign Tx1_3_Head = Int_Head & { 1 { PortSel [3] }  };
           	                                                      
38682      	assign Tx_3_Head = Tx1_3_Head;
           	                              
38683      	assign Tx1_3_Tail = Int_Tail & { 1 { PortSel [3] }  };
           	                                                      
38684      	assign Tx_3_Tail = Tx1_3_Tail;
           	                              
38685      	assign Tx1_3_Vld = Int_Vld & PortSel [3];
           	                                         
38686      	assign Tx_3_Vld = Tx1_3_Vld;
           	                            
38687      	assign Tx1_4_Data = Int_Data & { 108 { PortSel [4] }  };
           	                                                        
38688      	assign Tx_4_Data = { Tx1_4_Data [107:38] , Tx1_4_Data [37:0] };
           	                                                               
38689      	assign Tx1_4_Head = Int_Head & { 1 { PortSel [4] }  };
           	                                                      
38690      	assign Tx_4_Head = Tx1_4_Head;
           	                              
38691      	assign Tx1_4_Tail = Int_Tail & { 1 { PortSel [4] }  };
           	                                                      
38692      	assign Tx_4_Tail = Tx1_4_Tail;
           	                              
38693      	assign Tx1_4_Vld = Int_Vld & PortSel [4];
           	                                         
38694      	assign Tx_4_Vld = Tx1_4_Vld;
           	                            
38695      	assign Tx1_5_Data = Int_Data & { 108 { PortSel [5] }  };
           	                                                        
38696      	assign Tx_5_Data = { Tx1_5_Data [107:38] , Tx1_5_Data [37:0] };
           	                                                               
38697      	assign Tx1_5_Head = Int_Head & { 1 { PortSel [5] }  };
           	                                                      
38698      	assign Tx_5_Head = Tx1_5_Head;
           	                              
38699      	assign Tx1_5_Tail = Int_Tail & { 1 { PortSel [5] }  };
           	                                                      
38700      	assign Tx_5_Tail = Tx1_5_Tail;
           	                              
38701      	assign Tx1_5_Vld = Int_Vld & PortSel [5];
           	                                         
38702      	assign Tx_5_Vld = Tx1_5_Vld;
           	                            
38703      	assign Tx1_6_Data = Int_Data & { 108 { PortSel [6] }  };
           	                                                        
38704      	assign Tx_6_Data = { Tx1_6_Data [107:38] , Tx1_6_Data [37:0] };
           	                                                               
38705      	assign Tx1_6_Head = Int_Head & { 1 { PortSel [6] }  };
           	                                                      
38706      	assign Tx_6_Head = Tx1_6_Head;
           	                              
38707      	assign Tx1_6_Tail = Int_Tail & { 1 { PortSel [6] }  };
           	                                                      
38708      	assign Tx_6_Tail = Tx1_6_Tail;
           	                              
38709      	assign Tx1_6_Vld = Int_Vld & PortSel [6];
           	                                         
38710      	assign Tx_6_Vld = Tx1_6_Vld;
           	                            
38711      endmodule
                    
38712      
           
38713      
           
38714      
           
38715      // FlexNoC version    : 4.7.0
                                        
38716      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
38717      // Exported Structure : /Specification.Architecture.Structure
                                                                        
38718      // ExportOption       : /verilog
                                           
38719      
           
38720      `timescale 1ps/1ps
                             
38721      module rsnoc_z_H_R_T_D_U_U_d67a5c68 (
                                                
38722      	Rx_Data
           	       
38723      ,	Rx_Head
            	       
38724      ,	Rx_Rdy
            	      
38725      ,	Rx_Tail
            	       
38726      ,	Rx_Vld
            	      
38727      ,	Sys_Clk
            	       
38728      ,	Sys_Clk_ClkS
            	            
38729      ,	Sys_Clk_En
            	          
38730      ,	Sys_Clk_EnS
            	           
38731      ,	Sys_Clk_RetRstN
            	               
38732      ,	Sys_Clk_RstN
            	            
38733      ,	Sys_Clk_Tm
            	          
38734      ,	Sys_Pwr_Idle
            	            
38735      ,	Sys_Pwr_WakeUp
            	              
38736      ,	Tx_0_Data
            	         
38737      ,	Tx_0_Head
            	         
38738      ,	Tx_0_Rdy
            	        
38739      ,	Tx_0_Tail
            	         
38740      ,	Tx_0_Vld
            	        
38741      ,	Tx_1_Data
            	         
38742      ,	Tx_1_Head
            	         
38743      ,	Tx_1_Rdy
            	        
38744      ,	Tx_1_Tail
            	         
38745      ,	Tx_1_Vld
            	        
38746      ,	Tx_2_Data
            	         
38747      ,	Tx_2_Head
            	         
38748      ,	Tx_2_Rdy
            	        
38749      ,	Tx_2_Tail
            	         
38750      ,	Tx_2_Vld
            	        
38751      ,	Tx_3_Data
            	         
38752      ,	Tx_3_Head
            	         
38753      ,	Tx_3_Rdy
            	        
38754      ,	Tx_3_Tail
            	         
38755      ,	Tx_3_Vld
            	        
38756      ,	Tx_4_Data
            	         
38757      ,	Tx_4_Head
            	         
38758      ,	Tx_4_Rdy
            	        
38759      ,	Tx_4_Tail
            	         
38760      ,	Tx_4_Vld
            	        
38761      ,	Tx_5_Data
            	         
38762      ,	Tx_5_Head
            	         
38763      ,	Tx_5_Rdy
            	        
38764      ,	Tx_5_Tail
            	         
38765      ,	Tx_5_Vld
            	        
38766      ,	Tx_6_Data
            	         
38767      ,	Tx_6_Head
            	         
38768      ,	Tx_6_Rdy
            	        
38769      ,	Tx_6_Tail
            	         
38770      ,	Tx_6_Vld
            	        
38771      ,	WakeUp_Rx
            	         
38772      );
             
38773      	input  [107:0] Rx_Data         ;
           	                                
38774      	input          Rx_Head         ;
           	                                
38775      	output         Rx_Rdy          ;
           	                                
38776      	input          Rx_Tail         ;
           	                                
38777      	input          Rx_Vld          ;
           	                                
38778      	input          Sys_Clk         ;
           	                                
38779      	input          Sys_Clk_ClkS    ;
           	                                
38780      	input          Sys_Clk_En      ;
           	                                
38781      	input          Sys_Clk_EnS     ;
           	                                
38782      	input          Sys_Clk_RetRstN ;
           	                                
38783      	input          Sys_Clk_RstN    ;
           	                                
38784      	input          Sys_Clk_Tm      ;
           	                                
38785      	output         Sys_Pwr_Idle    ;
           	                                
38786      	output         Sys_Pwr_WakeUp  ;
           	                                
38787      	output [107:0] Tx_0_Data       ;
           	                                
38788      	output         Tx_0_Head       ;
           	                                
38789      	input          Tx_0_Rdy        ;
           	                                
38790      	output         Tx_0_Tail       ;
           	                                
38791      	output         Tx_0_Vld        ;
           	                                
38792      	output [107:0] Tx_1_Data       ;
           	                                
38793      	output         Tx_1_Head       ;
           	                                
38794      	input          Tx_1_Rdy        ;
           	                                
38795      	output         Tx_1_Tail       ;
           	                                
38796      	output         Tx_1_Vld        ;
           	                                
38797      	output [107:0] Tx_2_Data       ;
           	                                
38798      	output         Tx_2_Head       ;
           	                                
38799      	input          Tx_2_Rdy        ;
           	                                
38800      	output         Tx_2_Tail       ;
           	                                
38801      	output         Tx_2_Vld        ;
           	                                
38802      	output [107:0] Tx_3_Data       ;
           	                                
38803      	output         Tx_3_Head       ;
           	                                
38804      	input          Tx_3_Rdy        ;
           	                                
38805      	output         Tx_3_Tail       ;
           	                                
38806      	output         Tx_3_Vld        ;
           	                                
38807      	output [107:0] Tx_4_Data       ;
           	                                
38808      	output         Tx_4_Head       ;
           	                                
38809      	input          Tx_4_Rdy        ;
           	                                
38810      	output         Tx_4_Tail       ;
           	                                
38811      	output         Tx_4_Vld        ;
           	                                
38812      	output [107:0] Tx_5_Data       ;
           	                                
38813      	output         Tx_5_Head       ;
           	                                
38814      	input          Tx_5_Rdy        ;
           	                                
38815      	output         Tx_5_Tail       ;
           	                                
38816      	output         Tx_5_Vld        ;
           	                                
38817      	output [107:0] Tx_6_Data       ;
           	                                
38818      	output         Tx_6_Head       ;
           	                                
38819      	input          Tx_6_Rdy        ;
           	                                
38820      	output         Tx_6_Tail       ;
           	                                
38821      	output         Tx_6_Vld        ;
           	                                
38822      	output         WakeUp_Rx       ;
           	                                
38823      	wire [13:0]  u_2c0b        ;
           	                            
38824      	wire [8:0]   u_34e6        ;
           	                            
38825      	wire [13:0]  u_3545        ;
           	                            
38826      	wire [13:0]  u_39a2        ;
           	                            
38827      	wire [8:0]   u_5c5f        ;
           	                            
38828      	wire [8:0]   u_6599        ;
           	                            
38829      	wire [13:0]  u_67c4        ;
           	                            
38830      	wire [13:0]  u_70fe        ;
           	                            
38831      	reg  [6:0]   u_7c15        ;
           	                            
38832      	wire [13:0]  u_8495        ;
           	                            
38833      	wire [8:0]   u_8e3c        ;
           	                            
38834      	wire [8:0]   u_9776        ;
           	                            
38835      	wire [8:0]   u_a9ea        ;
           	                            
38836      	wire [6:0]   u_ab1f        ;
           	                            
38837      	wire [69:0]  Hdr           ;
           	                            
38838      	wire         HdrPwr_Idle   ;
           	                            
38839      	wire         HdrPwr_WakeUp ;
           	                            
38840      	wire [107:0] Int_Data      ;
           	                            
38841      	wire         Int_Head      ;
           	                            
38842      	wire         Int_Rdy       ;
           	                            
38843      	wire         Int_Tail      ;
           	                            
38844      	wire         Int_Vld       ;
           	                            
38845      	wire [6:0]   PortSel       ;
           	                            
38846      	wire [107:0] Rx1_Data      ;
           	                            
38847      	wire         Rx1_Head      ;
           	                            
38848      	wire         Rx1_Rdy       ;
           	                            
38849      	wire         Rx1_Tail      ;
           	                            
38850      	wire         Rx1_Vld       ;
           	                            
38851      	wire [6:0]   TblSel        ;
           	                            
38852      	wire [5:0]   TblSel1       ;
           	                            
38853      	wire [107:0] Tx1_0_Data    ;
           	                            
38854      	wire         Tx1_0_Head    ;
           	                            
38855      	wire         Tx1_0_Rdy     ;
           	                            
38856      	wire         Tx1_0_Tail    ;
           	                            
38857      	wire         Tx1_0_Vld     ;
           	                            
38858      	wire [107:0] Tx1_1_Data    ;
           	                            
38859      	wire         Tx1_1_Head    ;
           	                            
38860      	wire         Tx1_1_Rdy     ;
           	                            
38861      	wire         Tx1_1_Tail    ;
           	                            
38862      	wire         Tx1_1_Vld     ;
           	                            
38863      	wire [107:0] Tx1_2_Data    ;
           	                            
38864      	wire         Tx1_2_Head    ;
           	                            
38865      	wire         Tx1_2_Rdy     ;
           	                            
38866      	wire         Tx1_2_Tail    ;
           	                            
38867      	wire         Tx1_2_Vld     ;
           	                            
38868      	wire [107:0] Tx1_3_Data    ;
           	                            
38869      	wire         Tx1_3_Head    ;
           	                            
38870      	wire         Tx1_3_Rdy     ;
           	                            
38871      	wire         Tx1_3_Tail    ;
           	                            
38872      	wire         Tx1_3_Vld     ;
           	                            
38873      	wire [107:0] Tx1_4_Data    ;
           	                            
38874      	wire         Tx1_4_Head    ;
           	                            
38875      	wire         Tx1_4_Rdy     ;
           	                            
38876      	wire         Tx1_4_Tail    ;
           	                            
38877      	wire         Tx1_4_Vld     ;
           	                            
38878      	wire [107:0] Tx1_5_Data    ;
           	                            
38879      	wire         Tx1_5_Head    ;
           	                            
38880      	wire         Tx1_5_Rdy     ;
           	                            
38881      	wire         Tx1_5_Tail    ;
           	                            
38882      	wire         Tx1_5_Vld     ;
           	                            
38883      	wire [107:0] Tx1_6_Data    ;
           	                            
38884      	wire         Tx1_6_Head    ;
           	                            
38885      	wire         Tx1_6_Rdy     ;
           	                            
38886      	wire         Tx1_6_Tail    ;
           	                            
38887      	wire         Tx1_6_Vld     ;
           	                            
38888      	assign Rx1_Data = Rx_Data;
           	                          
38889      	assign Rx1_Head = Rx_Head;
           	                          
38890      	assign Rx1_Tail = Rx_Tail;
           	                          
38891      	assign Rx1_Vld = Rx_Vld;
           	                        
38892      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
38893      	assign u_8495 = Hdr [68:55];
           	                            
38894      	assign u_34e6 = u_8495 [13:5];
           	                              
38895      	assign u_70fe = Hdr [68:55];
           	                            
38896      	assign u_9776 = u_70fe [13:5];
           	                              
38897      	assign u_67c4 = Hdr [68:55];
           	                            
38898      	assign u_8e3c = u_67c4 [13:5];
           	                              
38899      	assign u_39a2 = Hdr [68:55];
           	                            
38900      	assign u_a9ea = u_39a2 [13:5];
           	                              
38901      	assign u_3545 = Hdr [68:55];
           	                            
38902      	assign u_6599 = u_3545 [13:5];
           	                              
38903      	assign u_2c0b = Hdr [68:55];
           	                            
38904      	assign u_5c5f = u_2c0b [13:5];
           	                              
38905      	assign TblSel1 =
           	                
38906      		{		( u_34e6 & 9'b000010011 ) == 9'b000010001
           		 		                                         
38907      		,		( u_9776 & 9'b000011011 ) == 9'b000011010
           		 		                                         
38908      		,		( u_8e3c & 9'b000011010 ) == 9'b000010010
           		 		                                         
38909      		,		( u_a9ea & 9'b000010111 ) == 9'b000010100
           		 		                                         
38910      		,		( u_6599 & 9'b000011011 ) == 9'b000011011
           		 		                                         
38911      		,		( u_5c5f & 9'b000001111 ) == 9'b000001000
           		 		                                         
38912      		};
           		  
38913      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38667      	assign Tx1_1_Tail = Int_Tail & { 1 { PortSel [1] }  };
           	<font color = "green">-1-</font>                                                      
38668      	assign Tx_1_Tail = Tx1_1_Tail;
           <font color = "green">	==></font>
38669      	assign Tx1_1_Vld = Int_Vld & PortSel [1];
           	<font color = "red">-2-</font>                                         
38670      	assign Tx_1_Vld = Tx1_1_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_165801'>
<a name="inst_tag_165801_Line"></a>
<b>Line Coverage for Instance : <a href="mod496.html#inst_tag_165801" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38667</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
38666                   	assign Tx_1_Head = Tx1_1_Head;
38667      1/1          	assign Tx1_1_Tail = Int_Tail &amp; { 1 { PortSel [1] }  };
38668      1/1          	assign Tx_1_Tail = Tx1_1_Tail;
38669      1/1          	assign Tx1_1_Vld = Int_Vld &amp; PortSel [1];
38670      <font color = "red">0/1     ==>  	assign Tx_1_Vld = Tx1_1_Vld;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_165801_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod496.html#inst_tag_165801" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       38649
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_165801_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod496.html#inst_tag_165801" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">4</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">4256</td>
<td class="rt">10</td>
<td class="rt">0.23  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2128</td>
<td class="rt">6</td>
<td class="rt">0.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2128</td>
<td class="rt">4</td>
<td class="rt">0.19  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">4</td>
<td class="rt">8.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1796</td>
<td class="rt">10</td>
<td class="rt">0.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">898</td>
<td class="rt">6</td>
<td class="rt">0.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">898</td>
<td class="rt">4</td>
<td class="rt">0.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2460</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1230</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1230</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_165801_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod496.html#inst_tag_165801" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">38649</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38667</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38649      	,	.Tx_Vld( Int_Vld )
           	 	                  
38650      	);
           	  
38651      	assign Rx_Rdy = Rx1_Rdy;
           	                        
38652      	assign Sys_Pwr_Idle = HdrPwr_Idle;
           	                                  
38653      	assign WakeUp_Rx = Rx_Vld;
           	                          
38654      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
38655      	assign Tx1_0_Data = Int_Data & { 108 { PortSel [0] }  };
           	                                                        
38656      	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
           	                                                               
38657      	assign Tx1_0_Head = Int_Head & { 1 { PortSel [0] }  };
           	                                                      
38658      	assign Tx_0_Head = Tx1_0_Head;
           	                              
38659      	assign Tx1_0_Tail = Int_Tail & { 1 { PortSel [0] }  };
           	                                                      
38660      	assign Tx_0_Tail = Tx1_0_Tail;
           	                              
38661      	assign Tx1_0_Vld = Int_Vld & PortSel [0];
           	                                         
38662      	assign Tx_0_Vld = Tx1_0_Vld;
           	                            
38663      	assign Tx1_1_Data = Int_Data & { 108 { PortSel [1] }  };
           	                                                        
38664      	assign Tx_1_Data = { Tx1_1_Data [107:38] , Tx1_1_Data [37:0] };
           	                                                               
38665      	assign Tx1_1_Head = Int_Head & { 1 { PortSel [1] }  };
           	                                                      
38666      	assign Tx_1_Head = Tx1_1_Head;
           	                              
38667      	assign Tx1_1_Tail = Int_Tail & { 1 { PortSel [1] }  };
           	                                                      
38668      	assign Tx_1_Tail = Tx1_1_Tail;
           	                              
38669      	assign Tx1_1_Vld = Int_Vld & PortSel [1];
           	                                         
38670      	assign Tx_1_Vld = Tx1_1_Vld;
           	                            
38671      	assign Tx1_2_Data = Int_Data & { 108 { PortSel [2] }  };
           	                                                        
38672      	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };
           	                                                               
38673      	assign Tx1_2_Head = Int_Head & { 1 { PortSel [2] }  };
           	                                                      
38674      	assign Tx_2_Head = Tx1_2_Head;
           	                              
38675      	assign Tx1_2_Tail = Int_Tail & { 1 { PortSel [2] }  };
           	                                                      
38676      	assign Tx_2_Tail = Tx1_2_Tail;
           	                              
38677      	assign Tx1_2_Vld = Int_Vld & PortSel [2];
           	                                         
38678      	assign Tx_2_Vld = Tx1_2_Vld;
           	                            
38679      	assign Tx1_3_Data = Int_Data & { 108 { PortSel [3] }  };
           	                                                        
38680      	assign Tx_3_Data = { Tx1_3_Data [107:38] , Tx1_3_Data [37:0] };
           	                                                               
38681      	assign Tx1_3_Head = Int_Head & { 1 { PortSel [3] }  };
           	                                                      
38682      	assign Tx_3_Head = Tx1_3_Head;
           	                              
38683      	assign Tx1_3_Tail = Int_Tail & { 1 { PortSel [3] }  };
           	                                                      
38684      	assign Tx_3_Tail = Tx1_3_Tail;
           	                              
38685      	assign Tx1_3_Vld = Int_Vld & PortSel [3];
           	                                         
38686      	assign Tx_3_Vld = Tx1_3_Vld;
           	                            
38687      	assign Tx1_4_Data = Int_Data & { 108 { PortSel [4] }  };
           	                                                        
38688      	assign Tx_4_Data = { Tx1_4_Data [107:38] , Tx1_4_Data [37:0] };
           	                                                               
38689      	assign Tx1_4_Head = Int_Head & { 1 { PortSel [4] }  };
           	                                                      
38690      	assign Tx_4_Head = Tx1_4_Head;
           	                              
38691      	assign Tx1_4_Tail = Int_Tail & { 1 { PortSel [4] }  };
           	                                                      
38692      	assign Tx_4_Tail = Tx1_4_Tail;
           	                              
38693      	assign Tx1_4_Vld = Int_Vld & PortSel [4];
           	                                         
38694      	assign Tx_4_Vld = Tx1_4_Vld;
           	                            
38695      	assign Tx1_5_Data = Int_Data & { 108 { PortSel [5] }  };
           	                                                        
38696      	assign Tx_5_Data = { Tx1_5_Data [107:38] , Tx1_5_Data [37:0] };
           	                                                               
38697      	assign Tx1_5_Head = Int_Head & { 1 { PortSel [5] }  };
           	                                                      
38698      	assign Tx_5_Head = Tx1_5_Head;
           	                              
38699      	assign Tx1_5_Tail = Int_Tail & { 1 { PortSel [5] }  };
           	                                                      
38700      	assign Tx_5_Tail = Tx1_5_Tail;
           	                              
38701      	assign Tx1_5_Vld = Int_Vld & PortSel [5];
           	                                         
38702      	assign Tx_5_Vld = Tx1_5_Vld;
           	                            
38703      	assign Tx1_6_Data = Int_Data & { 108 { PortSel [6] }  };
           	                                                        
38704      	assign Tx_6_Data = { Tx1_6_Data [107:38] , Tx1_6_Data [37:0] };
           	                                                               
38705      	assign Tx1_6_Head = Int_Head & { 1 { PortSel [6] }  };
           	                                                      
38706      	assign Tx_6_Head = Tx1_6_Head;
           	                              
38707      	assign Tx1_6_Tail = Int_Tail & { 1 { PortSel [6] }  };
           	                                                      
38708      	assign Tx_6_Tail = Tx1_6_Tail;
           	                              
38709      	assign Tx1_6_Vld = Int_Vld & PortSel [6];
           	                                         
38710      	assign Tx_6_Vld = Tx1_6_Vld;
           	                            
38711      endmodule
                    
38712      
           
38713      
           
38714      
           
38715      // FlexNoC version    : 4.7.0
                                        
38716      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
38717      // Exported Structure : /Specification.Architecture.Structure
                                                                        
38718      // ExportOption       : /verilog
                                           
38719      
           
38720      `timescale 1ps/1ps
                             
38721      module rsnoc_z_H_R_T_D_U_U_d67a5c68 (
                                                
38722      	Rx_Data
           	       
38723      ,	Rx_Head
            	       
38724      ,	Rx_Rdy
            	      
38725      ,	Rx_Tail
            	       
38726      ,	Rx_Vld
            	      
38727      ,	Sys_Clk
            	       
38728      ,	Sys_Clk_ClkS
            	            
38729      ,	Sys_Clk_En
            	          
38730      ,	Sys_Clk_EnS
            	           
38731      ,	Sys_Clk_RetRstN
            	               
38732      ,	Sys_Clk_RstN
            	            
38733      ,	Sys_Clk_Tm
            	          
38734      ,	Sys_Pwr_Idle
            	            
38735      ,	Sys_Pwr_WakeUp
            	              
38736      ,	Tx_0_Data
            	         
38737      ,	Tx_0_Head
            	         
38738      ,	Tx_0_Rdy
            	        
38739      ,	Tx_0_Tail
            	         
38740      ,	Tx_0_Vld
            	        
38741      ,	Tx_1_Data
            	         
38742      ,	Tx_1_Head
            	         
38743      ,	Tx_1_Rdy
            	        
38744      ,	Tx_1_Tail
            	         
38745      ,	Tx_1_Vld
            	        
38746      ,	Tx_2_Data
            	         
38747      ,	Tx_2_Head
            	         
38748      ,	Tx_2_Rdy
            	        
38749      ,	Tx_2_Tail
            	         
38750      ,	Tx_2_Vld
            	        
38751      ,	Tx_3_Data
            	         
38752      ,	Tx_3_Head
            	         
38753      ,	Tx_3_Rdy
            	        
38754      ,	Tx_3_Tail
            	         
38755      ,	Tx_3_Vld
            	        
38756      ,	Tx_4_Data
            	         
38757      ,	Tx_4_Head
            	         
38758      ,	Tx_4_Rdy
            	        
38759      ,	Tx_4_Tail
            	         
38760      ,	Tx_4_Vld
            	        
38761      ,	Tx_5_Data
            	         
38762      ,	Tx_5_Head
            	         
38763      ,	Tx_5_Rdy
            	        
38764      ,	Tx_5_Tail
            	         
38765      ,	Tx_5_Vld
            	        
38766      ,	Tx_6_Data
            	         
38767      ,	Tx_6_Head
            	         
38768      ,	Tx_6_Rdy
            	        
38769      ,	Tx_6_Tail
            	         
38770      ,	Tx_6_Vld
            	        
38771      ,	WakeUp_Rx
            	         
38772      );
             
38773      	input  [107:0] Rx_Data         ;
           	                                
38774      	input          Rx_Head         ;
           	                                
38775      	output         Rx_Rdy          ;
           	                                
38776      	input          Rx_Tail         ;
           	                                
38777      	input          Rx_Vld          ;
           	                                
38778      	input          Sys_Clk         ;
           	                                
38779      	input          Sys_Clk_ClkS    ;
           	                                
38780      	input          Sys_Clk_En      ;
           	                                
38781      	input          Sys_Clk_EnS     ;
           	                                
38782      	input          Sys_Clk_RetRstN ;
           	                                
38783      	input          Sys_Clk_RstN    ;
           	                                
38784      	input          Sys_Clk_Tm      ;
           	                                
38785      	output         Sys_Pwr_Idle    ;
           	                                
38786      	output         Sys_Pwr_WakeUp  ;
           	                                
38787      	output [107:0] Tx_0_Data       ;
           	                                
38788      	output         Tx_0_Head       ;
           	                                
38789      	input          Tx_0_Rdy        ;
           	                                
38790      	output         Tx_0_Tail       ;
           	                                
38791      	output         Tx_0_Vld        ;
           	                                
38792      	output [107:0] Tx_1_Data       ;
           	                                
38793      	output         Tx_1_Head       ;
           	                                
38794      	input          Tx_1_Rdy        ;
           	                                
38795      	output         Tx_1_Tail       ;
           	                                
38796      	output         Tx_1_Vld        ;
           	                                
38797      	output [107:0] Tx_2_Data       ;
           	                                
38798      	output         Tx_2_Head       ;
           	                                
38799      	input          Tx_2_Rdy        ;
           	                                
38800      	output         Tx_2_Tail       ;
           	                                
38801      	output         Tx_2_Vld        ;
           	                                
38802      	output [107:0] Tx_3_Data       ;
           	                                
38803      	output         Tx_3_Head       ;
           	                                
38804      	input          Tx_3_Rdy        ;
           	                                
38805      	output         Tx_3_Tail       ;
           	                                
38806      	output         Tx_3_Vld        ;
           	                                
38807      	output [107:0] Tx_4_Data       ;
           	                                
38808      	output         Tx_4_Head       ;
           	                                
38809      	input          Tx_4_Rdy        ;
           	                                
38810      	output         Tx_4_Tail       ;
           	                                
38811      	output         Tx_4_Vld        ;
           	                                
38812      	output [107:0] Tx_5_Data       ;
           	                                
38813      	output         Tx_5_Head       ;
           	                                
38814      	input          Tx_5_Rdy        ;
           	                                
38815      	output         Tx_5_Tail       ;
           	                                
38816      	output         Tx_5_Vld        ;
           	                                
38817      	output [107:0] Tx_6_Data       ;
           	                                
38818      	output         Tx_6_Head       ;
           	                                
38819      	input          Tx_6_Rdy        ;
           	                                
38820      	output         Tx_6_Tail       ;
           	                                
38821      	output         Tx_6_Vld        ;
           	                                
38822      	output         WakeUp_Rx       ;
           	                                
38823      	wire [13:0]  u_2c0b        ;
           	                            
38824      	wire [8:0]   u_34e6        ;
           	                            
38825      	wire [13:0]  u_3545        ;
           	                            
38826      	wire [13:0]  u_39a2        ;
           	                            
38827      	wire [8:0]   u_5c5f        ;
           	                            
38828      	wire [8:0]   u_6599        ;
           	                            
38829      	wire [13:0]  u_67c4        ;
           	                            
38830      	wire [13:0]  u_70fe        ;
           	                            
38831      	reg  [6:0]   u_7c15        ;
           	                            
38832      	wire [13:0]  u_8495        ;
           	                            
38833      	wire [8:0]   u_8e3c        ;
           	                            
38834      	wire [8:0]   u_9776        ;
           	                            
38835      	wire [8:0]   u_a9ea        ;
           	                            
38836      	wire [6:0]   u_ab1f        ;
           	                            
38837      	wire [69:0]  Hdr           ;
           	                            
38838      	wire         HdrPwr_Idle   ;
           	                            
38839      	wire         HdrPwr_WakeUp ;
           	                            
38840      	wire [107:0] Int_Data      ;
           	                            
38841      	wire         Int_Head      ;
           	                            
38842      	wire         Int_Rdy       ;
           	                            
38843      	wire         Int_Tail      ;
           	                            
38844      	wire         Int_Vld       ;
           	                            
38845      	wire [6:0]   PortSel       ;
           	                            
38846      	wire [107:0] Rx1_Data      ;
           	                            
38847      	wire         Rx1_Head      ;
           	                            
38848      	wire         Rx1_Rdy       ;
           	                            
38849      	wire         Rx1_Tail      ;
           	                            
38850      	wire         Rx1_Vld       ;
           	                            
38851      	wire [6:0]   TblSel        ;
           	                            
38852      	wire [5:0]   TblSel1       ;
           	                            
38853      	wire [107:0] Tx1_0_Data    ;
           	                            
38854      	wire         Tx1_0_Head    ;
           	                            
38855      	wire         Tx1_0_Rdy     ;
           	                            
38856      	wire         Tx1_0_Tail    ;
           	                            
38857      	wire         Tx1_0_Vld     ;
           	                            
38858      	wire [107:0] Tx1_1_Data    ;
           	                            
38859      	wire         Tx1_1_Head    ;
           	                            
38860      	wire         Tx1_1_Rdy     ;
           	                            
38861      	wire         Tx1_1_Tail    ;
           	                            
38862      	wire         Tx1_1_Vld     ;
           	                            
38863      	wire [107:0] Tx1_2_Data    ;
           	                            
38864      	wire         Tx1_2_Head    ;
           	                            
38865      	wire         Tx1_2_Rdy     ;
           	                            
38866      	wire         Tx1_2_Tail    ;
           	                            
38867      	wire         Tx1_2_Vld     ;
           	                            
38868      	wire [107:0] Tx1_3_Data    ;
           	                            
38869      	wire         Tx1_3_Head    ;
           	                            
38870      	wire         Tx1_3_Rdy     ;
           	                            
38871      	wire         Tx1_3_Tail    ;
           	                            
38872      	wire         Tx1_3_Vld     ;
           	                            
38873      	wire [107:0] Tx1_4_Data    ;
           	                            
38874      	wire         Tx1_4_Head    ;
           	                            
38875      	wire         Tx1_4_Rdy     ;
           	                            
38876      	wire         Tx1_4_Tail    ;
           	                            
38877      	wire         Tx1_4_Vld     ;
           	                            
38878      	wire [107:0] Tx1_5_Data    ;
           	                            
38879      	wire         Tx1_5_Head    ;
           	                            
38880      	wire         Tx1_5_Rdy     ;
           	                            
38881      	wire         Tx1_5_Tail    ;
           	                            
38882      	wire         Tx1_5_Vld     ;
           	                            
38883      	wire [107:0] Tx1_6_Data    ;
           	                            
38884      	wire         Tx1_6_Head    ;
           	                            
38885      	wire         Tx1_6_Rdy     ;
           	                            
38886      	wire         Tx1_6_Tail    ;
           	                            
38887      	wire         Tx1_6_Vld     ;
           	                            
38888      	assign Rx1_Data = Rx_Data;
           	                          
38889      	assign Rx1_Head = Rx_Head;
           	                          
38890      	assign Rx1_Tail = Rx_Tail;
           	                          
38891      	assign Rx1_Vld = Rx_Vld;
           	                        
38892      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
38893      	assign u_8495 = Hdr [68:55];
           	                            
38894      	assign u_34e6 = u_8495 [13:5];
           	                              
38895      	assign u_70fe = Hdr [68:55];
           	                            
38896      	assign u_9776 = u_70fe [13:5];
           	                              
38897      	assign u_67c4 = Hdr [68:55];
           	                            
38898      	assign u_8e3c = u_67c4 [13:5];
           	                              
38899      	assign u_39a2 = Hdr [68:55];
           	                            
38900      	assign u_a9ea = u_39a2 [13:5];
           	                              
38901      	assign u_3545 = Hdr [68:55];
           	                            
38902      	assign u_6599 = u_3545 [13:5];
           	                              
38903      	assign u_2c0b = Hdr [68:55];
           	                            
38904      	assign u_5c5f = u_2c0b [13:5];
           	                              
38905      	assign TblSel1 =
           	                
38906      		{		( u_34e6 & 9'b000010011 ) == 9'b000010001
           		 		                                         
38907      		,		( u_9776 & 9'b000011011 ) == 9'b000011010
           		 		                                         
38908      		,		( u_8e3c & 9'b000011010 ) == 9'b000010010
           		 		                                         
38909      		,		( u_a9ea & 9'b000010111 ) == 9'b000010100
           		 		                                         
38910      		,		( u_6599 & 9'b000011011 ) == 9'b000011011
           		 		                                         
38911      		,		( u_5c5f & 9'b000001111 ) == 9'b000001000
           		 		                                         
38912      		};
           		  
38913      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38667      	assign Tx1_1_Tail = Int_Tail & { 1 { PortSel [1] }  };
           	<font color = "green">-1-</font>                                                      
38668      	assign Tx_1_Tail = Tx1_1_Tail;
           <font color = "green">	==></font>
38669      	assign Tx1_1_Vld = Int_Vld & PortSel [1];
           	<font color = "red">-2-</font>                                         
38670      	assign Tx_1_Vld = Tx1_1_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_165802'>
<a name="inst_tag_165802_Line"></a>
<b>Line Coverage for Instance : <a href="mod496.html#inst_tag_165802" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>38667</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
38666                   	assign Tx_1_Head = Tx1_1_Head;
38667      1/1          	assign Tx1_1_Tail = Int_Tail &amp; { 1 { PortSel [1] }  };
38668      1/1          	assign Tx_1_Tail = Tx1_1_Tail;
38669      1/1          	assign Tx1_1_Vld = Int_Vld &amp; PortSel [1];
38670      <font color = "red">0/1     ==>  	assign Tx_1_Vld = Tx1_1_Vld;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_165802_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod496.html#inst_tag_165802" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       38649
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_165802_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod496.html#inst_tag_165802" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">4</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">4256</td>
<td class="rt">10</td>
<td class="rt">0.23  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2128</td>
<td class="rt">6</td>
<td class="rt">0.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2128</td>
<td class="rt">4</td>
<td class="rt">0.19  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">4</td>
<td class="rt">8.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1796</td>
<td class="rt">10</td>
<td class="rt">0.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">898</td>
<td class="rt">6</td>
<td class="rt">0.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">898</td>
<td class="rt">4</td>
<td class="rt">0.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2460</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1230</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1230</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_165802_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod496.html#inst_tag_165802" >config_ss_tb.DUT.flexnoc.Switch_main.Demux_Switch2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">38649</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">38667</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38649      	,	.Tx_Vld( Int_Vld )
           	 	                  
38650      	);
           	  
38651      	assign Rx_Rdy = Rx1_Rdy;
           	                        
38652      	assign Sys_Pwr_Idle = HdrPwr_Idle;
           	                                  
38653      	assign WakeUp_Rx = Rx_Vld;
           	                          
38654      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
38655      	assign Tx1_0_Data = Int_Data & { 108 { PortSel [0] }  };
           	                                                        
38656      	assign Tx_0_Data = { Tx1_0_Data [107:38] , Tx1_0_Data [37:0] };
           	                                                               
38657      	assign Tx1_0_Head = Int_Head & { 1 { PortSel [0] }  };
           	                                                      
38658      	assign Tx_0_Head = Tx1_0_Head;
           	                              
38659      	assign Tx1_0_Tail = Int_Tail & { 1 { PortSel [0] }  };
           	                                                      
38660      	assign Tx_0_Tail = Tx1_0_Tail;
           	                              
38661      	assign Tx1_0_Vld = Int_Vld & PortSel [0];
           	                                         
38662      	assign Tx_0_Vld = Tx1_0_Vld;
           	                            
38663      	assign Tx1_1_Data = Int_Data & { 108 { PortSel [1] }  };
           	                                                        
38664      	assign Tx_1_Data = { Tx1_1_Data [107:38] , Tx1_1_Data [37:0] };
           	                                                               
38665      	assign Tx1_1_Head = Int_Head & { 1 { PortSel [1] }  };
           	                                                      
38666      	assign Tx_1_Head = Tx1_1_Head;
           	                              
38667      	assign Tx1_1_Tail = Int_Tail & { 1 { PortSel [1] }  };
           	                                                      
38668      	assign Tx_1_Tail = Tx1_1_Tail;
           	                              
38669      	assign Tx1_1_Vld = Int_Vld & PortSel [1];
           	                                         
38670      	assign Tx_1_Vld = Tx1_1_Vld;
           	                            
38671      	assign Tx1_2_Data = Int_Data & { 108 { PortSel [2] }  };
           	                                                        
38672      	assign Tx_2_Data = { Tx1_2_Data [107:38] , Tx1_2_Data [37:0] };
           	                                                               
38673      	assign Tx1_2_Head = Int_Head & { 1 { PortSel [2] }  };
           	                                                      
38674      	assign Tx_2_Head = Tx1_2_Head;
           	                              
38675      	assign Tx1_2_Tail = Int_Tail & { 1 { PortSel [2] }  };
           	                                                      
38676      	assign Tx_2_Tail = Tx1_2_Tail;
           	                              
38677      	assign Tx1_2_Vld = Int_Vld & PortSel [2];
           	                                         
38678      	assign Tx_2_Vld = Tx1_2_Vld;
           	                            
38679      	assign Tx1_3_Data = Int_Data & { 108 { PortSel [3] }  };
           	                                                        
38680      	assign Tx_3_Data = { Tx1_3_Data [107:38] , Tx1_3_Data [37:0] };
           	                                                               
38681      	assign Tx1_3_Head = Int_Head & { 1 { PortSel [3] }  };
           	                                                      
38682      	assign Tx_3_Head = Tx1_3_Head;
           	                              
38683      	assign Tx1_3_Tail = Int_Tail & { 1 { PortSel [3] }  };
           	                                                      
38684      	assign Tx_3_Tail = Tx1_3_Tail;
           	                              
38685      	assign Tx1_3_Vld = Int_Vld & PortSel [3];
           	                                         
38686      	assign Tx_3_Vld = Tx1_3_Vld;
           	                            
38687      	assign Tx1_4_Data = Int_Data & { 108 { PortSel [4] }  };
           	                                                        
38688      	assign Tx_4_Data = { Tx1_4_Data [107:38] , Tx1_4_Data [37:0] };
           	                                                               
38689      	assign Tx1_4_Head = Int_Head & { 1 { PortSel [4] }  };
           	                                                      
38690      	assign Tx_4_Head = Tx1_4_Head;
           	                              
38691      	assign Tx1_4_Tail = Int_Tail & { 1 { PortSel [4] }  };
           	                                                      
38692      	assign Tx_4_Tail = Tx1_4_Tail;
           	                              
38693      	assign Tx1_4_Vld = Int_Vld & PortSel [4];
           	                                         
38694      	assign Tx_4_Vld = Tx1_4_Vld;
           	                            
38695      	assign Tx1_5_Data = Int_Data & { 108 { PortSel [5] }  };
           	                                                        
38696      	assign Tx_5_Data = { Tx1_5_Data [107:38] , Tx1_5_Data [37:0] };
           	                                                               
38697      	assign Tx1_5_Head = Int_Head & { 1 { PortSel [5] }  };
           	                                                      
38698      	assign Tx_5_Head = Tx1_5_Head;
           	                              
38699      	assign Tx1_5_Tail = Int_Tail & { 1 { PortSel [5] }  };
           	                                                      
38700      	assign Tx_5_Tail = Tx1_5_Tail;
           	                              
38701      	assign Tx1_5_Vld = Int_Vld & PortSel [5];
           	                                         
38702      	assign Tx_5_Vld = Tx1_5_Vld;
           	                            
38703      	assign Tx1_6_Data = Int_Data & { 108 { PortSel [6] }  };
           	                                                        
38704      	assign Tx_6_Data = { Tx1_6_Data [107:38] , Tx1_6_Data [37:0] };
           	                                                               
38705      	assign Tx1_6_Head = Int_Head & { 1 { PortSel [6] }  };
           	                                                      
38706      	assign Tx_6_Head = Tx1_6_Head;
           	                              
38707      	assign Tx1_6_Tail = Int_Tail & { 1 { PortSel [6] }  };
           	                                                      
38708      	assign Tx_6_Tail = Tx1_6_Tail;
           	                              
38709      	assign Tx1_6_Vld = Int_Vld & PortSel [6];
           	                                         
38710      	assign Tx_6_Vld = Tx1_6_Vld;
           	                            
38711      endmodule
                    
38712      
           
38713      
           
38714      
           
38715      // FlexNoC version    : 4.7.0
                                        
38716      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
38717      // Exported Structure : /Specification.Architecture.Structure
                                                                        
38718      // ExportOption       : /verilog
                                           
38719      
           
38720      `timescale 1ps/1ps
                             
38721      module rsnoc_z_H_R_T_D_U_U_d67a5c68 (
                                                
38722      	Rx_Data
           	       
38723      ,	Rx_Head
            	       
38724      ,	Rx_Rdy
            	      
38725      ,	Rx_Tail
            	       
38726      ,	Rx_Vld
            	      
38727      ,	Sys_Clk
            	       
38728      ,	Sys_Clk_ClkS
            	            
38729      ,	Sys_Clk_En
            	          
38730      ,	Sys_Clk_EnS
            	           
38731      ,	Sys_Clk_RetRstN
            	               
38732      ,	Sys_Clk_RstN
            	            
38733      ,	Sys_Clk_Tm
            	          
38734      ,	Sys_Pwr_Idle
            	            
38735      ,	Sys_Pwr_WakeUp
            	              
38736      ,	Tx_0_Data
            	         
38737      ,	Tx_0_Head
            	         
38738      ,	Tx_0_Rdy
            	        
38739      ,	Tx_0_Tail
            	         
38740      ,	Tx_0_Vld
            	        
38741      ,	Tx_1_Data
            	         
38742      ,	Tx_1_Head
            	         
38743      ,	Tx_1_Rdy
            	        
38744      ,	Tx_1_Tail
            	         
38745      ,	Tx_1_Vld
            	        
38746      ,	Tx_2_Data
            	         
38747      ,	Tx_2_Head
            	         
38748      ,	Tx_2_Rdy
            	        
38749      ,	Tx_2_Tail
            	         
38750      ,	Tx_2_Vld
            	        
38751      ,	Tx_3_Data
            	         
38752      ,	Tx_3_Head
            	         
38753      ,	Tx_3_Rdy
            	        
38754      ,	Tx_3_Tail
            	         
38755      ,	Tx_3_Vld
            	        
38756      ,	Tx_4_Data
            	         
38757      ,	Tx_4_Head
            	         
38758      ,	Tx_4_Rdy
            	        
38759      ,	Tx_4_Tail
            	         
38760      ,	Tx_4_Vld
            	        
38761      ,	Tx_5_Data
            	         
38762      ,	Tx_5_Head
            	         
38763      ,	Tx_5_Rdy
            	        
38764      ,	Tx_5_Tail
            	         
38765      ,	Tx_5_Vld
            	        
38766      ,	Tx_6_Data
            	         
38767      ,	Tx_6_Head
            	         
38768      ,	Tx_6_Rdy
            	        
38769      ,	Tx_6_Tail
            	         
38770      ,	Tx_6_Vld
            	        
38771      ,	WakeUp_Rx
            	         
38772      );
             
38773      	input  [107:0] Rx_Data         ;
           	                                
38774      	input          Rx_Head         ;
           	                                
38775      	output         Rx_Rdy          ;
           	                                
38776      	input          Rx_Tail         ;
           	                                
38777      	input          Rx_Vld          ;
           	                                
38778      	input          Sys_Clk         ;
           	                                
38779      	input          Sys_Clk_ClkS    ;
           	                                
38780      	input          Sys_Clk_En      ;
           	                                
38781      	input          Sys_Clk_EnS     ;
           	                                
38782      	input          Sys_Clk_RetRstN ;
           	                                
38783      	input          Sys_Clk_RstN    ;
           	                                
38784      	input          Sys_Clk_Tm      ;
           	                                
38785      	output         Sys_Pwr_Idle    ;
           	                                
38786      	output         Sys_Pwr_WakeUp  ;
           	                                
38787      	output [107:0] Tx_0_Data       ;
           	                                
38788      	output         Tx_0_Head       ;
           	                                
38789      	input          Tx_0_Rdy        ;
           	                                
38790      	output         Tx_0_Tail       ;
           	                                
38791      	output         Tx_0_Vld        ;
           	                                
38792      	output [107:0] Tx_1_Data       ;
           	                                
38793      	output         Tx_1_Head       ;
           	                                
38794      	input          Tx_1_Rdy        ;
           	                                
38795      	output         Tx_1_Tail       ;
           	                                
38796      	output         Tx_1_Vld        ;
           	                                
38797      	output [107:0] Tx_2_Data       ;
           	                                
38798      	output         Tx_2_Head       ;
           	                                
38799      	input          Tx_2_Rdy        ;
           	                                
38800      	output         Tx_2_Tail       ;
           	                                
38801      	output         Tx_2_Vld        ;
           	                                
38802      	output [107:0] Tx_3_Data       ;
           	                                
38803      	output         Tx_3_Head       ;
           	                                
38804      	input          Tx_3_Rdy        ;
           	                                
38805      	output         Tx_3_Tail       ;
           	                                
38806      	output         Tx_3_Vld        ;
           	                                
38807      	output [107:0] Tx_4_Data       ;
           	                                
38808      	output         Tx_4_Head       ;
           	                                
38809      	input          Tx_4_Rdy        ;
           	                                
38810      	output         Tx_4_Tail       ;
           	                                
38811      	output         Tx_4_Vld        ;
           	                                
38812      	output [107:0] Tx_5_Data       ;
           	                                
38813      	output         Tx_5_Head       ;
           	                                
38814      	input          Tx_5_Rdy        ;
           	                                
38815      	output         Tx_5_Tail       ;
           	                                
38816      	output         Tx_5_Vld        ;
           	                                
38817      	output [107:0] Tx_6_Data       ;
           	                                
38818      	output         Tx_6_Head       ;
           	                                
38819      	input          Tx_6_Rdy        ;
           	                                
38820      	output         Tx_6_Tail       ;
           	                                
38821      	output         Tx_6_Vld        ;
           	                                
38822      	output         WakeUp_Rx       ;
           	                                
38823      	wire [13:0]  u_2c0b        ;
           	                            
38824      	wire [8:0]   u_34e6        ;
           	                            
38825      	wire [13:0]  u_3545        ;
           	                            
38826      	wire [13:0]  u_39a2        ;
           	                            
38827      	wire [8:0]   u_5c5f        ;
           	                            
38828      	wire [8:0]   u_6599        ;
           	                            
38829      	wire [13:0]  u_67c4        ;
           	                            
38830      	wire [13:0]  u_70fe        ;
           	                            
38831      	reg  [6:0]   u_7c15        ;
           	                            
38832      	wire [13:0]  u_8495        ;
           	                            
38833      	wire [8:0]   u_8e3c        ;
           	                            
38834      	wire [8:0]   u_9776        ;
           	                            
38835      	wire [8:0]   u_a9ea        ;
           	                            
38836      	wire [6:0]   u_ab1f        ;
           	                            
38837      	wire [69:0]  Hdr           ;
           	                            
38838      	wire         HdrPwr_Idle   ;
           	                            
38839      	wire         HdrPwr_WakeUp ;
           	                            
38840      	wire [107:0] Int_Data      ;
           	                            
38841      	wire         Int_Head      ;
           	                            
38842      	wire         Int_Rdy       ;
           	                            
38843      	wire         Int_Tail      ;
           	                            
38844      	wire         Int_Vld       ;
           	                            
38845      	wire [6:0]   PortSel       ;
           	                            
38846      	wire [107:0] Rx1_Data      ;
           	                            
38847      	wire         Rx1_Head      ;
           	                            
38848      	wire         Rx1_Rdy       ;
           	                            
38849      	wire         Rx1_Tail      ;
           	                            
38850      	wire         Rx1_Vld       ;
           	                            
38851      	wire [6:0]   TblSel        ;
           	                            
38852      	wire [5:0]   TblSel1       ;
           	                            
38853      	wire [107:0] Tx1_0_Data    ;
           	                            
38854      	wire         Tx1_0_Head    ;
           	                            
38855      	wire         Tx1_0_Rdy     ;
           	                            
38856      	wire         Tx1_0_Tail    ;
           	                            
38857      	wire         Tx1_0_Vld     ;
           	                            
38858      	wire [107:0] Tx1_1_Data    ;
           	                            
38859      	wire         Tx1_1_Head    ;
           	                            
38860      	wire         Tx1_1_Rdy     ;
           	                            
38861      	wire         Tx1_1_Tail    ;
           	                            
38862      	wire         Tx1_1_Vld     ;
           	                            
38863      	wire [107:0] Tx1_2_Data    ;
           	                            
38864      	wire         Tx1_2_Head    ;
           	                            
38865      	wire         Tx1_2_Rdy     ;
           	                            
38866      	wire         Tx1_2_Tail    ;
           	                            
38867      	wire         Tx1_2_Vld     ;
           	                            
38868      	wire [107:0] Tx1_3_Data    ;
           	                            
38869      	wire         Tx1_3_Head    ;
           	                            
38870      	wire         Tx1_3_Rdy     ;
           	                            
38871      	wire         Tx1_3_Tail    ;
           	                            
38872      	wire         Tx1_3_Vld     ;
           	                            
38873      	wire [107:0] Tx1_4_Data    ;
           	                            
38874      	wire         Tx1_4_Head    ;
           	                            
38875      	wire         Tx1_4_Rdy     ;
           	                            
38876      	wire         Tx1_4_Tail    ;
           	                            
38877      	wire         Tx1_4_Vld     ;
           	                            
38878      	wire [107:0] Tx1_5_Data    ;
           	                            
38879      	wire         Tx1_5_Head    ;
           	                            
38880      	wire         Tx1_5_Rdy     ;
           	                            
38881      	wire         Tx1_5_Tail    ;
           	                            
38882      	wire         Tx1_5_Vld     ;
           	                            
38883      	wire [107:0] Tx1_6_Data    ;
           	                            
38884      	wire         Tx1_6_Head    ;
           	                            
38885      	wire         Tx1_6_Rdy     ;
           	                            
38886      	wire         Tx1_6_Tail    ;
           	                            
38887      	wire         Tx1_6_Vld     ;
           	                            
38888      	assign Rx1_Data = Rx_Data;
           	                          
38889      	assign Rx1_Head = Rx_Head;
           	                          
38890      	assign Rx1_Tail = Rx_Tail;
           	                          
38891      	assign Rx1_Vld = Rx_Vld;
           	                        
38892      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
38893      	assign u_8495 = Hdr [68:55];
           	                            
38894      	assign u_34e6 = u_8495 [13:5];
           	                              
38895      	assign u_70fe = Hdr [68:55];
           	                            
38896      	assign u_9776 = u_70fe [13:5];
           	                              
38897      	assign u_67c4 = Hdr [68:55];
           	                            
38898      	assign u_8e3c = u_67c4 [13:5];
           	                              
38899      	assign u_39a2 = Hdr [68:55];
           	                            
38900      	assign u_a9ea = u_39a2 [13:5];
           	                              
38901      	assign u_3545 = Hdr [68:55];
           	                            
38902      	assign u_6599 = u_3545 [13:5];
           	                              
38903      	assign u_2c0b = Hdr [68:55];
           	                            
38904      	assign u_5c5f = u_2c0b [13:5];
           	                              
38905      	assign TblSel1 =
           	                
38906      		{		( u_34e6 & 9'b000010011 ) == 9'b000010001
           		 		                                         
38907      		,		( u_9776 & 9'b000011011 ) == 9'b000011010
           		 		                                         
38908      		,		( u_8e3c & 9'b000011010 ) == 9'b000010010
           		 		                                         
38909      		,		( u_a9ea & 9'b000010111 ) == 9'b000010100
           		 		                                         
38910      		,		( u_6599 & 9'b000011011 ) == 9'b000011011
           		 		                                         
38911      		,		( u_5c5f & 9'b000001111 ) == 9'b000001000
           		 		                                         
38912      		};
           		  
38913      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
38667      	assign Tx1_1_Tail = Int_Tail & { 1 { PortSel [1] }  };
           	<font color = "green">-1-</font>                                                      
38668      	assign Tx_1_Tail = Tx1_1_Tail;
           <font color = "green">	==></font>
38669      	assign Tx1_1_Vld = Int_Vld & PortSel [1];
           	<font color = "red">-2-</font>                                         
38670      	assign Tx_1_Vld = Tx1_1_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_165801">
    <li>
      <a href="#inst_tag_165801_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_165801_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_165801_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_165801_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_165802">
    <li>
      <a href="#inst_tag_165802_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_165802_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_165802_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_165802_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_D_U_U_7d8d7866">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
