$comment
	File created using the following command:
		vcd file Boolean_Logic.msim.vcd -direction
$end
$date
	Tue Feb 03 06:38:53 2026
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Boolean_Logic_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % Z $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - B~input_o $end
$var wire 1 . A~input_o $end
$var wire 1 / C~input_o $end
$var wire 1 0 D~input_o $end
$var wire 1 1 Z~output_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
11
$end
#50000
1!
1.
0&
#100000
1"
0!
1-
0.
1&
#150000
1!
1.
0&
#200000
1#
0"
0!
1/
0-
0.
1&
#250000
1!
1.
0&
#300000
1"
0!
1-
0.
1&
#350000
1!
1.
0&
#400000
1$
0#
0"
0!
10
0/
0-
0.
1&
#450000
1!
1.
0&
#500000
1"
0!
1-
0.
1&
#550000
1!
1.
0&
#600000
1#
0"
0!
1/
0-
0.
1&
#650000
1!
1.
0&
#700000
1"
0!
1-
0.
1&
#750000
1!
1.
0&
#800000
