

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Sun Mar 27 22:23:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        hls_Histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1318|     1318|  13.180 us|  13.180 us|  1319|  1319|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_histogram_Pipeline_VITIS_LOOP_7_1_fu_147   |histogram_Pipeline_VITIS_LOOP_7_1   |      131|      131|   1.310 us|   1.310 us|   131|   131|       no|
        |grp_histogram_Pipeline_VITIS_LOOP_15_2_fu_155  |histogram_Pipeline_VITIS_LOOP_15_2  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        |grp_histogram_Pipeline_VITIS_LOOP_34_3_fu_167  |histogram_Pipeline_VITIS_LOOP_34_3  |      131|      131|   1.310 us|   1.310 us|   131|   131|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     920|   1204|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    653|    -|
|Register         |        -|    -|     388|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    0|    1308|   1928|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|   0|  183|  298|    0|
    |gmem_m_axi_U                                   |gmem_m_axi                          |        4|   0|  512|  580|    0|
    |grp_histogram_Pipeline_VITIS_LOOP_15_2_fu_155  |histogram_Pipeline_VITIS_LOOP_15_2  |        0|   0|  117|  174|    0|
    |grp_histogram_Pipeline_VITIS_LOOP_34_3_fu_167  |histogram_Pipeline_VITIS_LOOP_34_3  |        0|   0|   46|   75|    0|
    |grp_histogram_Pipeline_VITIS_LOOP_7_1_fu_147   |histogram_Pipeline_VITIS_LOOP_7_1   |        0|   0|   62|   77|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                    |        4|   0|  920| 1204|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_hist_U  |local_hist_RAM_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        2|  0|   0|    0|   128|   32|     1|         4096|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_205_p2  |         +|   0|  0|  71|          64|           3|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  71|          64|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  138|         31|    1|         31|
    |gmem_ARADDR          |   31|          6|   64|        384|
    |gmem_ARBURST         |   14|          3|    2|          6|
    |gmem_ARCACHE         |   14|          3|    4|         12|
    |gmem_ARID            |   14|          3|    1|          3|
    |gmem_ARLEN           |   31|          6|   32|        192|
    |gmem_ARLOCK          |   14|          3|    2|          6|
    |gmem_ARPROT          |   14|          3|    3|          9|
    |gmem_ARQOS           |   14|          3|    4|         12|
    |gmem_ARREGION        |   14|          3|    4|         12|
    |gmem_ARSIZE          |   14|          3|    3|          9|
    |gmem_ARUSER          |   14|          3|    1|          3|
    |gmem_ARVALID         |   20|          4|    1|          4|
    |gmem_AWADDR          |   14|          3|   64|        192|
    |gmem_AWBURST         |    9|          2|    2|          4|
    |gmem_AWCACHE         |    9|          2|    4|          8|
    |gmem_AWID            |    9|          2|    1|          2|
    |gmem_AWLEN           |   14|          3|   32|         96|
    |gmem_AWLOCK          |    9|          2|    2|          4|
    |gmem_AWPROT          |    9|          2|    3|          6|
    |gmem_AWQOS           |    9|          2|    4|          8|
    |gmem_AWREGION        |    9|          2|    4|          8|
    |gmem_AWSIZE          |    9|          2|    3|          6|
    |gmem_AWUSER          |    9|          2|    1|          2|
    |gmem_AWVALID         |   14|          3|    1|          3|
    |gmem_BREADY          |   14|          3|    1|          3|
    |gmem_RREADY          |   20|          4|    1|          4|
    |gmem_WVALID          |    9|          2|    1|          2|
    |gmem_blk_n_AR        |    9|          2|    1|          2|
    |gmem_blk_n_AW        |    9|          2|    1|          2|
    |gmem_blk_n_B         |    9|          2|    1|          2|
    |gmem_blk_n_R         |    9|          2|    1|          2|
    |local_hist_address0  |   31|          6|    7|         42|
    |local_hist_ce0       |   25|          5|    1|          5|
    |local_hist_ce1       |    9|          2|    1|          2|
    |local_hist_d0        |   20|          4|   32|        128|
    |local_hist_we0       |   20|          4|    1|          4|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  653|        139|  292|       1220|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |acc_loc_fu_76                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                   |  30|   0|   30|          0|
    |gmem_addr_1_reg_276                                         |  64|   0|   64|          0|
    |gmem_addr_reg_288                                           |  64|   0|   64|          0|
    |grp_histogram_Pipeline_VITIS_LOOP_15_2_fu_155_ap_start_reg  |   1|   0|    1|          0|
    |grp_histogram_Pipeline_VITIS_LOOP_34_3_fu_167_ap_start_reg  |   1|   0|    1|          0|
    |grp_histogram_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start_reg   |   1|   0|    1|          0|
    |local_hist_load_reg_309                                     |  32|   0|   32|          0|
    |old_loc_fu_80                                               |   7|   0|    7|          0|
    |trunc_ln1_reg_282                                           |  62|   0|   62|          0|
    |trunc_ln7_reg_269                                           |  62|   0|   62|          0|
    |val_reg_298                                                 |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 388|   0|  388|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

