vendor_name = ModelSim
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator/_21/Waveform.vwf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/Waveform1.vwf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/Waveform.vwf
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/final.cbx.xml
source_file = 1, C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = \final 
instance = comp, \o1~output , o1~output, \final , 1
instance = comp, \o2~output , o2~output, \final , 1
instance = comp, \o3~output , o3~output, \final , 1
instance = comp, \o4~output , o4~output, \final , 1
instance = comp, \o5~output , o5~output, \final , 1
instance = comp, \o6~output , o6~output, \final , 1
instance = comp, \pin_name6~input , pin_name6~input, \final , 1
instance = comp, \pin_name5~input , pin_name5~input, \final , 1
instance = comp, \lfsr|outt[0] , lfsr|outt[0], \final , 1
instance = comp, \pin_name1~input , pin_name1~input, \final , 1
instance = comp, \pin_name2~input , pin_name2~input, \final , 1
instance = comp, \pin_name3~input , pin_name3~input, \final , 1
instance = comp, \pin_name4~input , pin_name4~input, \final , 1
