# Processor2
This is a repo with processor design verilog files and its description.

The project was a part of the course structure for the course "Computer Architecture" at the university. The relevant verilog files and design descripptions are available in the folders.
