# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/ec67/hdl" --include "../../../../Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/00a3/hdl" --include "/home/hp/softwares/xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/sim/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/sim/Base_Zynq_MPSoC_xbar_0.v" \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/sim/Base_Zynq_MPSoC_blk_mem_gen_0_0.v" \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/sim/Base_Zynq_MPSoC.v" \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/sim/Base_Zynq_MPSoC_auto_ds_0.v" \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/sim/Base_Zynq_MPSoC_auto_pc_0.v" \
"../../../../Zynq_Serial_Port.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/sim/Base_Zynq_MPSoC_auto_ds_1.v" \
"../../../../Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/hdl/Base_Zynq_MPSoC_wrapper.v" \
"../../../../Zynq_Serial_Port.srcs/sim_1/imports/Base_Zynq_MPSoC/mpsoc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
