<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 2018  Intel Corporation. All rights reserved.<br>
-- Your use of Intel Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Intel Program License <br>
-- Subscription Agreement, the Intel Quartus Prime License Agreement,<br>
-- the Intel FPGA IP License Agreement, or other applicable license<br>
-- agreement, including, without limitation, that your use is for<br>
-- the sole purpose of programming logic devices manufactured by<br>
-- Intel and sold by Intel or its authorized distributors.  Please<br>
-- refer to the applicable agreement for further details.<br>
<P> --SC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> = DFFEAS(<A HREF="#SC1L308">SC1L308</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> = DFFEAS(<A HREF="#SC1L307">SC1L307</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> = DFFEAS(<A HREF="#SC1L309">SC1L309</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> = DFFEAS(<A HREF="#SC1L310">SC1L310</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> = DFFEAS(<A HREF="#SC1L312">SC1L312</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> = DFFEAS(<A HREF="#SC1L311">SC1L311</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> = DFFEAS(<A HREF="#SC1L316">SC1L316</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> = DFFEAS(<A HREF="#SC1L317">SC1L317</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> = DFFEAS(<A HREF="#SC1L313">SC1L313</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> = DFFEAS(<A HREF="#SC1L314">SC1L314</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> = DFFEAS(<A HREF="#SC1L315">SC1L315</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> = DFFEAS(<A HREF="#SC1L320">SC1L320</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> = DFFEAS(<A HREF="#SC1L319">SC1L319</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> = DFFEAS(<A HREF="#SC1L318">SC1L318</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[0]">DB1_td_shift[0]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L69">DB1L69</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --ND1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
<P> --register power-up is low

<P><A NAME="ND1_sr[1]">ND1_sr[1]</A> = DFFEAS(<A HREF="#ND1L57">ND1L57</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --XC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[0]_PORT_A_data_in">XC2_q_b[0]_PORT_A_data_in</A> = <A HREF="#SC1L787">SC1L787</A>;
<P><A NAME="XC2_q_b[0]_PORT_A_data_in_reg">XC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[0]_PORT_A_data_in">XC2_q_b[0]_PORT_A_data_in</A>, XC2_q_b[0]_clock_0, , , );
<P><A NAME="XC2_q_b[0]_PORT_A_address">XC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[0]_PORT_A_address_reg">XC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[0]_PORT_A_address">XC2_q_b[0]_PORT_A_address</A>, XC2_q_b[0]_clock_0, , , );
<P><A NAME="XC2_q_b[0]_PORT_B_address">XC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[0]_PORT_B_address_reg">XC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[0]_PORT_B_address">XC2_q_b[0]_PORT_B_address</A>, XC2_q_b[0]_clock_1, , , );
<P><A NAME="XC2_q_b[0]_PORT_A_write_enable">XC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[0]_PORT_A_write_enable_reg">XC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[0]_PORT_A_write_enable">XC2_q_b[0]_PORT_A_write_enable</A>, XC2_q_b[0]_clock_0, , , );
<P><A NAME="XC2_q_b[0]_PORT_B_read_enable">XC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[0]_PORT_B_read_enable_reg">XC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[0]_PORT_B_read_enable">XC2_q_b[0]_PORT_B_read_enable</A>, XC2_q_b[0]_clock_1, , , );
<P><A NAME="XC2_q_b[0]_clock_0">XC2_q_b[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[0]_clock_1">XC2_q_b[0]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[0]_clock_enable_0">XC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[0]_PORT_B_data_out">XC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[0]_PORT_A_data_in_reg">XC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[0]_PORT_A_address_reg">XC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[0]_PORT_B_address_reg">XC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[0]_PORT_A_write_enable_reg">XC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[0]_PORT_B_read_enable_reg">XC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[0]_clock_0">XC2_q_b[0]_clock_0</A>, <A HREF="#XC2_q_b[0]_clock_1">XC2_q_b[0]_clock_1</A>, <A HREF="#XC2_q_b[0]_clock_enable_0">XC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[0]">XC2_q_b[0]</A> = <A HREF="#XC2_q_b[0]_PORT_B_data_out">XC2_q_b[0]_PORT_B_data_out</A>[0];


<P> --SC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[3]">SC1_E_shift_rot_result[3]</A> = DFFEAS(<A HREF="#SC1L428">SC1L428</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
<P><A NAME="SC1L58_adder_eqn">SC1L58_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>) ) + ( <A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A> ) + ( <A HREF="#SC1L63">SC1L63</A> );
<P><A NAME="SC1L58">SC1L58</A> = SUM(<A HREF="#SC1L58_adder_eqn">SC1L58_adder_eqn</A>);

<P> --SC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
<P><A NAME="SC1L59_adder_eqn">SC1L59_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>) ) + ( <A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A> ) + ( <A HREF="#SC1L63">SC1L63</A> );
<P><A NAME="SC1L59">SC1L59</A> = CARRY(<A HREF="#SC1L59_adder_eqn">SC1L59_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A> = DFFEAS(<A HREF="#SC1L427">SC1L427</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[2]">SC1_E_src1[2]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
<P><A NAME="SC1L62_adder_eqn">SC1L62_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A>) ) + ( <A HREF="#SC1_E_src1[2]">SC1_E_src1[2]</A> ) + ( <A HREF="#SC1L115">SC1L115</A> );
<P><A NAME="SC1L62">SC1L62</A> = SUM(<A HREF="#SC1L62_adder_eqn">SC1L62_adder_eqn</A>);

<P> --SC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
<P><A NAME="SC1L63_adder_eqn">SC1L63_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A>) ) + ( <A HREF="#SC1_E_src1[2]">SC1_E_src1[2]</A> ) + ( <A HREF="#SC1L115">SC1L115</A> );
<P><A NAME="SC1L63">SC1L63</A> = CARRY(<A HREF="#SC1L63_adder_eqn">SC1L63_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A> = DFFEAS(<A HREF="#SC1L429">SC1L429</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
<P><A NAME="SC1L66_adder_eqn">SC1L66_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>) ) + ( <A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> ) + ( <A HREF="#SC1L59">SC1L59</A> );
<P><A NAME="SC1L66">SC1L66</A> = SUM(<A HREF="#SC1L66_adder_eqn">SC1L66_adder_eqn</A>);

<P> --SC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
<P><A NAME="SC1L67_adder_eqn">SC1L67_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>) ) + ( <A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> ) + ( <A HREF="#SC1L59">SC1L59</A> );
<P><A NAME="SC1L67">SC1L67</A> = CARRY(<A HREF="#SC1L67_adder_eqn">SC1L67_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[5]">SC1_E_shift_rot_result[5]</A> = DFFEAS(<A HREF="#SC1L430">SC1L430</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[5]">SC1_E_src2[5]</A> = DFFEAS(<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[5]">XC2_q_b[5]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
<P><A NAME="SC1L70_adder_eqn">SC1L70_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>) ) + ( <A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> ) + ( <A HREF="#SC1L67">SC1L67</A> );
<P><A NAME="SC1L70">SC1L70</A> = SUM(<A HREF="#SC1L70_adder_eqn">SC1L70_adder_eqn</A>);

<P> --SC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
<P><A NAME="SC1L71_adder_eqn">SC1L71_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>) ) + ( <A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> ) + ( <A HREF="#SC1L67">SC1L67</A> );
<P><A NAME="SC1L71">SC1L71</A> = CARRY(<A HREF="#SC1L71_adder_eqn">SC1L71_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A> = DFFEAS(<A HREF="#SC1L432">SC1L432</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[7]">SC1_E_src2[7]</A> = DFFEAS(<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[7]">XC2_q_b[7]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
<P><A NAME="SC1L74_adder_eqn">SC1L74_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A>) ) + ( <A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> ) + ( <A HREF="#SC1L79">SC1L79</A> );
<P><A NAME="SC1L74">SC1L74</A> = SUM(<A HREF="#SC1L74_adder_eqn">SC1L74_adder_eqn</A>);

<P> --SC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
<P><A NAME="SC1L75_adder_eqn">SC1L75_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A>) ) + ( <A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> ) + ( <A HREF="#SC1L79">SC1L79</A> );
<P><A NAME="SC1L75">SC1L75</A> = CARRY(<A HREF="#SC1L75_adder_eqn">SC1L75_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A> = DFFEAS(<A HREF="#SC1L431">SC1L431</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[6]">SC1_E_src2[6]</A> = DFFEAS(<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[6]">XC2_q_b[6]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
<P><A NAME="SC1L78_adder_eqn">SC1L78_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A>) ) + ( <A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A> ) + ( <A HREF="#SC1L71">SC1L71</A> );
<P><A NAME="SC1L78">SC1L78</A> = SUM(<A HREF="#SC1L78_adder_eqn">SC1L78_adder_eqn</A>);

<P> --SC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
<P><A NAME="SC1L79_adder_eqn">SC1L79_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A>) ) + ( <A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A> ) + ( <A HREF="#SC1L71">SC1L71</A> );
<P><A NAME="SC1L79">SC1L79</A> = CARRY(<A HREF="#SC1L79_adder_eqn">SC1L79_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[11]">SC1_E_shift_rot_result[11]</A> = DFFEAS(<A HREF="#SC1L436">SC1L436</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[11]">SC1_E_src2[11]</A> = DFFEAS(<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[11]">XC2_q_b[11]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
<P><A NAME="SC1L82_adder_eqn">SC1L82_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A>) ) + ( <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> ) + ( <A HREF="#SC1L99">SC1L99</A> );
<P><A NAME="SC1L82">SC1L82</A> = SUM(<A HREF="#SC1L82_adder_eqn">SC1L82_adder_eqn</A>);

<P> --SC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
<P><A NAME="SC1L83_adder_eqn">SC1L83_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A>) ) + ( <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> ) + ( <A HREF="#SC1L99">SC1L99</A> );
<P><A NAME="SC1L83">SC1L83</A> = CARRY(<A HREF="#SC1L83_adder_eqn">SC1L83_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A> = DFFEAS(<A HREF="#SC1L437">SC1L437</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[12]">SC1_E_src2[12]</A> = DFFEAS(<A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[12]">XC2_q_b[12]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
<P><A NAME="SC1L86_adder_eqn">SC1L86_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A>) ) + ( <A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> ) + ( <A HREF="#SC1L83">SC1L83</A> );
<P><A NAME="SC1L86">SC1L86</A> = SUM(<A HREF="#SC1L86_adder_eqn">SC1L86_adder_eqn</A>);

<P> --SC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
<P><A NAME="SC1L87_adder_eqn">SC1L87_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A>) ) + ( <A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> ) + ( <A HREF="#SC1L83">SC1L83</A> );
<P><A NAME="SC1L87">SC1L87</A> = CARRY(<A HREF="#SC1L87_adder_eqn">SC1L87_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[8]">SC1_E_shift_rot_result[8]</A> = DFFEAS(<A HREF="#SC1L433">SC1L433</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[8]">SC1_E_src2[8]</A> = DFFEAS(<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[8]">XC2_q_b[8]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
<P><A NAME="SC1L90_adder_eqn">SC1L90_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>) ) + ( <A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A> ) + ( <A HREF="#SC1L75">SC1L75</A> );
<P><A NAME="SC1L90">SC1L90</A> = SUM(<A HREF="#SC1L90_adder_eqn">SC1L90_adder_eqn</A>);

<P> --SC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
<P><A NAME="SC1L91_adder_eqn">SC1L91_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>) ) + ( <A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A> ) + ( <A HREF="#SC1L75">SC1L75</A> );
<P><A NAME="SC1L91">SC1L91</A> = CARRY(<A HREF="#SC1L91_adder_eqn">SC1L91_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[9]">SC1_E_shift_rot_result[9]</A> = DFFEAS(<A HREF="#SC1L434">SC1L434</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[9]">SC1_E_src2[9]</A> = DFFEAS(<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[9]">XC2_q_b[9]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
<P><A NAME="SC1L94_adder_eqn">SC1L94_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A>) ) + ( <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> ) + ( <A HREF="#SC1L91">SC1L91</A> );
<P><A NAME="SC1L94">SC1L94</A> = SUM(<A HREF="#SC1L94_adder_eqn">SC1L94_adder_eqn</A>);

<P> --SC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
<P><A NAME="SC1L95_adder_eqn">SC1L95_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A>) ) + ( <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> ) + ( <A HREF="#SC1L91">SC1L91</A> );
<P><A NAME="SC1L95">SC1L95</A> = CARRY(<A HREF="#SC1L95_adder_eqn">SC1L95_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[10]">SC1_E_shift_rot_result[10]</A> = DFFEAS(<A HREF="#SC1L435">SC1L435</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[10]">SC1_E_src2[10]</A> = DFFEAS(<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[10]">XC2_q_b[10]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
<P><A NAME="SC1L98_adder_eqn">SC1L98_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>) ) + ( <A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A> ) + ( <A HREF="#SC1L95">SC1L95</A> );
<P><A NAME="SC1L98">SC1L98</A> = SUM(<A HREF="#SC1L98_adder_eqn">SC1L98_adder_eqn</A>);

<P> --SC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
<P><A NAME="SC1L99_adder_eqn">SC1L99_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>) ) + ( <A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A> ) + ( <A HREF="#SC1L95">SC1L95</A> );
<P><A NAME="SC1L99">SC1L99</A> = CARRY(<A HREF="#SC1L99_adder_eqn">SC1L99_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[15]">SC1_E_shift_rot_result[15]</A> = DFFEAS(<A HREF="#SC1L440">SC1L440</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[15]">SC1_E_src2[15]</A> = DFFEAS(<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[15]">XC2_q_b[15]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
<P><A NAME="SC1L102_adder_eqn">SC1L102_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>) ) + ( <A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A> ) + ( <A HREF="#SC1L107">SC1L107</A> );
<P><A NAME="SC1L102">SC1L102</A> = SUM(<A HREF="#SC1L102_adder_eqn">SC1L102_adder_eqn</A>);

<P> --SC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
<P><A NAME="SC1L103_adder_eqn">SC1L103_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>) ) + ( <A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A> ) + ( <A HREF="#SC1L107">SC1L107</A> );
<P><A NAME="SC1L103">SC1L103</A> = CARRY(<A HREF="#SC1L103_adder_eqn">SC1L103_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A> = DFFEAS(<A HREF="#SC1L439">SC1L439</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[14]">SC1_E_src2[14]</A> = DFFEAS(<A HREF="#SC1_D_iw[20]">SC1_D_iw[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[14]">XC2_q_b[14]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
<P><A NAME="SC1L106_adder_eqn">SC1L106_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A>) ) + ( <A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> ) + ( <A HREF="#SC1L111">SC1L111</A> );
<P><A NAME="SC1L106">SC1L106</A> = SUM(<A HREF="#SC1L106_adder_eqn">SC1L106_adder_eqn</A>);

<P> --SC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
<P><A NAME="SC1L107_adder_eqn">SC1L107_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A>) ) + ( <A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> ) + ( <A HREF="#SC1L111">SC1L111</A> );
<P><A NAME="SC1L107">SC1L107</A> = CARRY(<A HREF="#SC1L107_adder_eqn">SC1L107_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[13]">SC1_E_shift_rot_result[13]</A> = DFFEAS(<A HREF="#SC1L438">SC1L438</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[13]">SC1_E_src2[13]</A> = DFFEAS(<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[13]">XC2_q_b[13]</A>,  , <A HREF="#SC1L508">SC1L508</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
<P><A NAME="SC1L110_adder_eqn">SC1L110_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[13]">SC1_E_src2[13]</A>) ) + ( <A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A> ) + ( <A HREF="#SC1L87">SC1L87</A> );
<P><A NAME="SC1L110">SC1L110</A> = SUM(<A HREF="#SC1L110_adder_eqn">SC1L110_adder_eqn</A>);

<P> --SC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
<P><A NAME="SC1L111_adder_eqn">SC1L111_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[13]">SC1_E_src2[13]</A>) ) + ( <A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A> ) + ( <A HREF="#SC1L87">SC1L87</A> );
<P><A NAME="SC1L111">SC1L111</A> = CARRY(<A HREF="#SC1L111_adder_eqn">SC1L111_adder_eqn</A>);


<P> --SC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_st">SC1_R_ctrl_st</A> = DFFEAS(<A HREF="#SC1L246">SC1L246</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>,  );


<P> --XC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[1]_PORT_A_data_in">XC2_q_b[1]_PORT_A_data_in</A> = <A HREF="#SC1L791">SC1L791</A>;
<P><A NAME="XC2_q_b[1]_PORT_A_data_in_reg">XC2_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[1]_PORT_A_data_in">XC2_q_b[1]_PORT_A_data_in</A>, XC2_q_b[1]_clock_0, , , );
<P><A NAME="XC2_q_b[1]_PORT_A_address">XC2_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[1]_PORT_A_address_reg">XC2_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[1]_PORT_A_address">XC2_q_b[1]_PORT_A_address</A>, XC2_q_b[1]_clock_0, , , );
<P><A NAME="XC2_q_b[1]_PORT_B_address">XC2_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[1]_PORT_B_address_reg">XC2_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[1]_PORT_B_address">XC2_q_b[1]_PORT_B_address</A>, XC2_q_b[1]_clock_1, , , );
<P><A NAME="XC2_q_b[1]_PORT_A_write_enable">XC2_q_b[1]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[1]_PORT_A_write_enable_reg">XC2_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[1]_PORT_A_write_enable">XC2_q_b[1]_PORT_A_write_enable</A>, XC2_q_b[1]_clock_0, , , );
<P><A NAME="XC2_q_b[1]_PORT_B_read_enable">XC2_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[1]_PORT_B_read_enable_reg">XC2_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[1]_PORT_B_read_enable">XC2_q_b[1]_PORT_B_read_enable</A>, XC2_q_b[1]_clock_1, , , );
<P><A NAME="XC2_q_b[1]_clock_0">XC2_q_b[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[1]_clock_1">XC2_q_b[1]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[1]_clock_enable_0">XC2_q_b[1]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[1]_PORT_B_data_out">XC2_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[1]_PORT_A_data_in_reg">XC2_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[1]_PORT_A_address_reg">XC2_q_b[1]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[1]_PORT_B_address_reg">XC2_q_b[1]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[1]_PORT_A_write_enable_reg">XC2_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[1]_PORT_B_read_enable_reg">XC2_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[1]_clock_0">XC2_q_b[1]_clock_0</A>, <A HREF="#XC2_q_b[1]_clock_1">XC2_q_b[1]_clock_1</A>, <A HREF="#XC2_q_b[1]_clock_enable_0">XC2_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[1]">XC2_q_b[1]</A> = <A HREF="#XC2_q_b[1]_PORT_B_data_out">XC2_q_b[1]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[2]_PORT_A_data_in">XC2_q_b[2]_PORT_A_data_in</A> = <A HREF="#SC1L792">SC1L792</A>;
<P><A NAME="XC2_q_b[2]_PORT_A_data_in_reg">XC2_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[2]_PORT_A_data_in">XC2_q_b[2]_PORT_A_data_in</A>, XC2_q_b[2]_clock_0, , , );
<P><A NAME="XC2_q_b[2]_PORT_A_address">XC2_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[2]_PORT_A_address_reg">XC2_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[2]_PORT_A_address">XC2_q_b[2]_PORT_A_address</A>, XC2_q_b[2]_clock_0, , , );
<P><A NAME="XC2_q_b[2]_PORT_B_address">XC2_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[2]_PORT_B_address_reg">XC2_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[2]_PORT_B_address">XC2_q_b[2]_PORT_B_address</A>, XC2_q_b[2]_clock_1, , , );
<P><A NAME="XC2_q_b[2]_PORT_A_write_enable">XC2_q_b[2]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[2]_PORT_A_write_enable_reg">XC2_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[2]_PORT_A_write_enable">XC2_q_b[2]_PORT_A_write_enable</A>, XC2_q_b[2]_clock_0, , , );
<P><A NAME="XC2_q_b[2]_PORT_B_read_enable">XC2_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[2]_PORT_B_read_enable_reg">XC2_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[2]_PORT_B_read_enable">XC2_q_b[2]_PORT_B_read_enable</A>, XC2_q_b[2]_clock_1, , , );
<P><A NAME="XC2_q_b[2]_clock_0">XC2_q_b[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[2]_clock_1">XC2_q_b[2]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[2]_clock_enable_0">XC2_q_b[2]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[2]_PORT_B_data_out">XC2_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[2]_PORT_A_data_in_reg">XC2_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[2]_PORT_A_address_reg">XC2_q_b[2]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[2]_PORT_B_address_reg">XC2_q_b[2]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[2]_PORT_A_write_enable_reg">XC2_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[2]_PORT_B_read_enable_reg">XC2_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[2]_clock_0">XC2_q_b[2]_clock_0</A>, <A HREF="#XC2_q_b[2]_clock_1">XC2_q_b[2]_clock_1</A>, <A HREF="#XC2_q_b[2]_clock_enable_0">XC2_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[2]">XC2_q_b[2]</A> = <A HREF="#XC2_q_b[2]_PORT_B_data_out">XC2_q_b[2]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[3]_PORT_A_data_in">XC2_q_b[3]_PORT_A_data_in</A> = <A HREF="#SC1L793">SC1L793</A>;
<P><A NAME="XC2_q_b[3]_PORT_A_data_in_reg">XC2_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[3]_PORT_A_data_in">XC2_q_b[3]_PORT_A_data_in</A>, XC2_q_b[3]_clock_0, , , );
<P><A NAME="XC2_q_b[3]_PORT_A_address">XC2_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[3]_PORT_A_address_reg">XC2_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[3]_PORT_A_address">XC2_q_b[3]_PORT_A_address</A>, XC2_q_b[3]_clock_0, , , );
<P><A NAME="XC2_q_b[3]_PORT_B_address">XC2_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[3]_PORT_B_address_reg">XC2_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[3]_PORT_B_address">XC2_q_b[3]_PORT_B_address</A>, XC2_q_b[3]_clock_1, , , );
<P><A NAME="XC2_q_b[3]_PORT_A_write_enable">XC2_q_b[3]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[3]_PORT_A_write_enable_reg">XC2_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[3]_PORT_A_write_enable">XC2_q_b[3]_PORT_A_write_enable</A>, XC2_q_b[3]_clock_0, , , );
<P><A NAME="XC2_q_b[3]_PORT_B_read_enable">XC2_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[3]_PORT_B_read_enable_reg">XC2_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[3]_PORT_B_read_enable">XC2_q_b[3]_PORT_B_read_enable</A>, XC2_q_b[3]_clock_1, , , );
<P><A NAME="XC2_q_b[3]_clock_0">XC2_q_b[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[3]_clock_1">XC2_q_b[3]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[3]_clock_enable_0">XC2_q_b[3]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[3]_PORT_B_data_out">XC2_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[3]_PORT_A_data_in_reg">XC2_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[3]_PORT_A_address_reg">XC2_q_b[3]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[3]_PORT_B_address_reg">XC2_q_b[3]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[3]_PORT_A_write_enable_reg">XC2_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[3]_PORT_B_read_enable_reg">XC2_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[3]_clock_0">XC2_q_b[3]_clock_0</A>, <A HREF="#XC2_q_b[3]_clock_1">XC2_q_b[3]_clock_1</A>, <A HREF="#XC2_q_b[3]_clock_enable_0">XC2_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[3]">XC2_q_b[3]</A> = <A HREF="#XC2_q_b[3]_PORT_B_data_out">XC2_q_b[3]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[4]_PORT_A_data_in">XC2_q_b[4]_PORT_A_data_in</A> = <A HREF="#SC1L794">SC1L794</A>;
<P><A NAME="XC2_q_b[4]_PORT_A_data_in_reg">XC2_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[4]_PORT_A_data_in">XC2_q_b[4]_PORT_A_data_in</A>, XC2_q_b[4]_clock_0, , , );
<P><A NAME="XC2_q_b[4]_PORT_A_address">XC2_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[4]_PORT_A_address_reg">XC2_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[4]_PORT_A_address">XC2_q_b[4]_PORT_A_address</A>, XC2_q_b[4]_clock_0, , , );
<P><A NAME="XC2_q_b[4]_PORT_B_address">XC2_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[4]_PORT_B_address_reg">XC2_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[4]_PORT_B_address">XC2_q_b[4]_PORT_B_address</A>, XC2_q_b[4]_clock_1, , , );
<P><A NAME="XC2_q_b[4]_PORT_A_write_enable">XC2_q_b[4]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[4]_PORT_A_write_enable_reg">XC2_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[4]_PORT_A_write_enable">XC2_q_b[4]_PORT_A_write_enable</A>, XC2_q_b[4]_clock_0, , , );
<P><A NAME="XC2_q_b[4]_PORT_B_read_enable">XC2_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[4]_PORT_B_read_enable_reg">XC2_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[4]_PORT_B_read_enable">XC2_q_b[4]_PORT_B_read_enable</A>, XC2_q_b[4]_clock_1, , , );
<P><A NAME="XC2_q_b[4]_clock_0">XC2_q_b[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[4]_clock_1">XC2_q_b[4]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[4]_clock_enable_0">XC2_q_b[4]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[4]_PORT_B_data_out">XC2_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[4]_PORT_A_data_in_reg">XC2_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[4]_PORT_A_address_reg">XC2_q_b[4]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[4]_PORT_B_address_reg">XC2_q_b[4]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[4]_PORT_A_write_enable_reg">XC2_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[4]_PORT_B_read_enable_reg">XC2_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[4]_clock_0">XC2_q_b[4]_clock_0</A>, <A HREF="#XC2_q_b[4]_clock_1">XC2_q_b[4]_clock_1</A>, <A HREF="#XC2_q_b[4]_clock_enable_0">XC2_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[4]">XC2_q_b[4]</A> = <A HREF="#XC2_q_b[4]_PORT_B_data_out">XC2_q_b[4]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[5]_PORT_A_data_in">XC2_q_b[5]_PORT_A_data_in</A> = <A HREF="#SC1L795">SC1L795</A>;
<P><A NAME="XC2_q_b[5]_PORT_A_data_in_reg">XC2_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[5]_PORT_A_data_in">XC2_q_b[5]_PORT_A_data_in</A>, XC2_q_b[5]_clock_0, , , );
<P><A NAME="XC2_q_b[5]_PORT_A_address">XC2_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[5]_PORT_A_address_reg">XC2_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[5]_PORT_A_address">XC2_q_b[5]_PORT_A_address</A>, XC2_q_b[5]_clock_0, , , );
<P><A NAME="XC2_q_b[5]_PORT_B_address">XC2_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[5]_PORT_B_address_reg">XC2_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[5]_PORT_B_address">XC2_q_b[5]_PORT_B_address</A>, XC2_q_b[5]_clock_1, , , );
<P><A NAME="XC2_q_b[5]_PORT_A_write_enable">XC2_q_b[5]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[5]_PORT_A_write_enable_reg">XC2_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[5]_PORT_A_write_enable">XC2_q_b[5]_PORT_A_write_enable</A>, XC2_q_b[5]_clock_0, , , );
<P><A NAME="XC2_q_b[5]_PORT_B_read_enable">XC2_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[5]_PORT_B_read_enable_reg">XC2_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[5]_PORT_B_read_enable">XC2_q_b[5]_PORT_B_read_enable</A>, XC2_q_b[5]_clock_1, , , );
<P><A NAME="XC2_q_b[5]_clock_0">XC2_q_b[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[5]_clock_1">XC2_q_b[5]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[5]_clock_enable_0">XC2_q_b[5]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[5]_PORT_B_data_out">XC2_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[5]_PORT_A_data_in_reg">XC2_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[5]_PORT_A_address_reg">XC2_q_b[5]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[5]_PORT_B_address_reg">XC2_q_b[5]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[5]_PORT_A_write_enable_reg">XC2_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[5]_PORT_B_read_enable_reg">XC2_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[5]_clock_0">XC2_q_b[5]_clock_0</A>, <A HREF="#XC2_q_b[5]_clock_1">XC2_q_b[5]_clock_1</A>, <A HREF="#XC2_q_b[5]_clock_enable_0">XC2_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[5]">XC2_q_b[5]</A> = <A HREF="#XC2_q_b[5]_PORT_B_data_out">XC2_q_b[5]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[6]_PORT_A_data_in">XC2_q_b[6]_PORT_A_data_in</A> = <A HREF="#SC1L796">SC1L796</A>;
<P><A NAME="XC2_q_b[6]_PORT_A_data_in_reg">XC2_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[6]_PORT_A_data_in">XC2_q_b[6]_PORT_A_data_in</A>, XC2_q_b[6]_clock_0, , , );
<P><A NAME="XC2_q_b[6]_PORT_A_address">XC2_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[6]_PORT_A_address_reg">XC2_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[6]_PORT_A_address">XC2_q_b[6]_PORT_A_address</A>, XC2_q_b[6]_clock_0, , , );
<P><A NAME="XC2_q_b[6]_PORT_B_address">XC2_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[6]_PORT_B_address_reg">XC2_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[6]_PORT_B_address">XC2_q_b[6]_PORT_B_address</A>, XC2_q_b[6]_clock_1, , , );
<P><A NAME="XC2_q_b[6]_PORT_A_write_enable">XC2_q_b[6]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[6]_PORT_A_write_enable_reg">XC2_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[6]_PORT_A_write_enable">XC2_q_b[6]_PORT_A_write_enable</A>, XC2_q_b[6]_clock_0, , , );
<P><A NAME="XC2_q_b[6]_PORT_B_read_enable">XC2_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[6]_PORT_B_read_enable_reg">XC2_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[6]_PORT_B_read_enable">XC2_q_b[6]_PORT_B_read_enable</A>, XC2_q_b[6]_clock_1, , , );
<P><A NAME="XC2_q_b[6]_clock_0">XC2_q_b[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[6]_clock_1">XC2_q_b[6]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[6]_clock_enable_0">XC2_q_b[6]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[6]_PORT_B_data_out">XC2_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[6]_PORT_A_data_in_reg">XC2_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[6]_PORT_A_address_reg">XC2_q_b[6]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[6]_PORT_B_address_reg">XC2_q_b[6]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[6]_PORT_A_write_enable_reg">XC2_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[6]_PORT_B_read_enable_reg">XC2_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[6]_clock_0">XC2_q_b[6]_clock_0</A>, <A HREF="#XC2_q_b[6]_clock_1">XC2_q_b[6]_clock_1</A>, <A HREF="#XC2_q_b[6]_clock_enable_0">XC2_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[6]">XC2_q_b[6]</A> = <A HREF="#XC2_q_b[6]_PORT_B_data_out">XC2_q_b[6]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[7]_PORT_A_data_in">XC2_q_b[7]_PORT_A_data_in</A> = <A HREF="#SC1L797">SC1L797</A>;
<P><A NAME="XC2_q_b[7]_PORT_A_data_in_reg">XC2_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[7]_PORT_A_data_in">XC2_q_b[7]_PORT_A_data_in</A>, XC2_q_b[7]_clock_0, , , );
<P><A NAME="XC2_q_b[7]_PORT_A_address">XC2_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[7]_PORT_A_address_reg">XC2_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[7]_PORT_A_address">XC2_q_b[7]_PORT_A_address</A>, XC2_q_b[7]_clock_0, , , );
<P><A NAME="XC2_q_b[7]_PORT_B_address">XC2_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[7]_PORT_B_address_reg">XC2_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[7]_PORT_B_address">XC2_q_b[7]_PORT_B_address</A>, XC2_q_b[7]_clock_1, , , );
<P><A NAME="XC2_q_b[7]_PORT_A_write_enable">XC2_q_b[7]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[7]_PORT_A_write_enable_reg">XC2_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[7]_PORT_A_write_enable">XC2_q_b[7]_PORT_A_write_enable</A>, XC2_q_b[7]_clock_0, , , );
<P><A NAME="XC2_q_b[7]_PORT_B_read_enable">XC2_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[7]_PORT_B_read_enable_reg">XC2_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[7]_PORT_B_read_enable">XC2_q_b[7]_PORT_B_read_enable</A>, XC2_q_b[7]_clock_1, , , );
<P><A NAME="XC2_q_b[7]_clock_0">XC2_q_b[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[7]_clock_1">XC2_q_b[7]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[7]_clock_enable_0">XC2_q_b[7]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[7]_PORT_B_data_out">XC2_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[7]_PORT_A_data_in_reg">XC2_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[7]_PORT_A_address_reg">XC2_q_b[7]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[7]_PORT_B_address_reg">XC2_q_b[7]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[7]_PORT_A_write_enable_reg">XC2_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[7]_PORT_B_read_enable_reg">XC2_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[7]_clock_0">XC2_q_b[7]_clock_0</A>, <A HREF="#XC2_q_b[7]_clock_1">XC2_q_b[7]_clock_1</A>, <A HREF="#XC2_q_b[7]_clock_enable_0">XC2_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[7]">XC2_q_b[7]</A> = <A HREF="#XC2_q_b[7]_PORT_B_data_out">XC2_q_b[7]_PORT_B_data_out</A>[0];


<P> --DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
<P> --register power-up is low

<P><A NAME="DB1_count[1]">DB1_count[1]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_count[0]">DB1_count[0]</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[9]">DB1_td_shift[9]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L70">DB1L70</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --ND1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
<P> --register power-up is low

<P><A NAME="ND1_sr[2]">ND1_sr[2]</A> = DFFEAS(<A HREF="#ND1L58">ND1L58</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --AD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[0]">AD1_break_readreg[0]</A> = DFFEAS(<A HREF="#MD1_jdo[0]">MD1_jdo[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[0]">KD1_MonDReg[0]</A> = DFFEAS(<A HREF="#MD1_jdo[3]">MD1_jdo[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[0]">WD1_q_a[0]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --SC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[0]">SC1_av_ld_byte0_data[0]</A> = DFFEAS(<A HREF="#GC1_src_data[0]">GC1_src_data[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1_av_ld_byte1_data[0]">SC1_av_ld_byte1_data[0]</A>,  ,  , <A HREF="#SC1L944">SC1L944</A>);


<P> --SC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> = DFFEAS(<A HREF="#SC1L305">SC1L305</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[22]">SC1_D_iw[22]</A> = DFFEAS(<A HREF="#SC1L609">SC1L609</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[23]">SC1_D_iw[23]</A> = DFFEAS(<A HREF="#SC1L610">SC1L610</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[24]">SC1_D_iw[24]</A> = DFFEAS(<A HREF="#SC1L611">SC1L611</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[25]">SC1_D_iw[25]</A> = DFFEAS(<A HREF="#SC1L612">SC1L612</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[26]">SC1_D_iw[26]</A> = DFFEAS(<A HREF="#SC1L613">SC1L613</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[12]">SC1_D_iw[12]</A> = DFFEAS(<A HREF="#SC1L599">SC1L599</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[14]">SC1_D_iw[14]</A> = DFFEAS(<A HREF="#SC1L601">SC1L601</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[0]">SC1_D_iw[0]</A> = DFFEAS(<A HREF="#SC1L587">SC1L587</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[2]">SC1_D_iw[2]</A> = DFFEAS(<A HREF="#SC1L589">SC1L589</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
<P><A NAME="SC1L2_adder_eqn">SC1L2_adder_eqn</A> = ( <A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#SC1L7">SC1L7</A> );
<P><A NAME="SC1L2">SC1L2</A> = SUM(<A HREF="#SC1L2_adder_eqn">SC1L2_adder_eqn</A>);

<P> --SC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
<P><A NAME="SC1L3_adder_eqn">SC1L3_adder_eqn</A> = ( <A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#SC1L7">SC1L7</A> );
<P><A NAME="SC1L3">SC1L3</A> = CARRY(<A HREF="#SC1L3_adder_eqn">SC1L3_adder_eqn</A>);


<P> --SC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[7]">SC1_D_iw[7]</A> = DFFEAS(<A HREF="#SC1L594">SC1L594</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --XC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[3]_PORT_A_data_in">XC1_q_b[3]_PORT_A_data_in</A> = <A HREF="#SC1L793">SC1L793</A>;
<P><A NAME="XC1_q_b[3]_PORT_A_data_in_reg">XC1_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[3]_PORT_A_data_in">XC1_q_b[3]_PORT_A_data_in</A>, XC1_q_b[3]_clock_0, , , );
<P><A NAME="XC1_q_b[3]_PORT_A_address">XC1_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[3]_PORT_A_address_reg">XC1_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[3]_PORT_A_address">XC1_q_b[3]_PORT_A_address</A>, XC1_q_b[3]_clock_0, , , );
<P><A NAME="XC1_q_b[3]_PORT_B_address">XC1_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[3]_PORT_B_address_reg">XC1_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[3]_PORT_B_address">XC1_q_b[3]_PORT_B_address</A>, XC1_q_b[3]_clock_1, , , );
<P><A NAME="XC1_q_b[3]_PORT_A_write_enable">XC1_q_b[3]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[3]_PORT_A_write_enable_reg">XC1_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[3]_PORT_A_write_enable">XC1_q_b[3]_PORT_A_write_enable</A>, XC1_q_b[3]_clock_0, , , );
<P><A NAME="XC1_q_b[3]_PORT_B_read_enable">XC1_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[3]_PORT_B_read_enable_reg">XC1_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[3]_PORT_B_read_enable">XC1_q_b[3]_PORT_B_read_enable</A>, XC1_q_b[3]_clock_1, , , );
<P><A NAME="XC1_q_b[3]_clock_0">XC1_q_b[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[3]_clock_1">XC1_q_b[3]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[3]_clock_enable_0">XC1_q_b[3]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[3]_PORT_B_data_out">XC1_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[3]_PORT_A_data_in_reg">XC1_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[3]_PORT_A_address_reg">XC1_q_b[3]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[3]_PORT_B_address_reg">XC1_q_b[3]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[3]_PORT_A_write_enable_reg">XC1_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[3]_PORT_B_read_enable_reg">XC1_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[3]_clock_0">XC1_q_b[3]_clock_0</A>, <A HREF="#XC1_q_b[3]_clock_1">XC1_q_b[3]_clock_1</A>, <A HREF="#XC1_q_b[3]_clock_enable_0">XC1_q_b[3]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[3]">XC1_q_b[3]</A> = <A HREF="#XC1_q_b[3]_PORT_B_data_out">XC1_q_b[3]_PORT_B_data_out</A>[0];


<P> --SC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[9]">SC1_D_iw[9]</A> = DFFEAS(<A HREF="#SC1L596">SC1L596</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A> = DFFEAS(<A HREF="#SC1L426">SC1L426</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[8]">SC1_D_iw[8]</A> = DFFEAS(<A HREF="#SC1L595">SC1L595</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
<P><A NAME="SC1L6_adder_eqn">SC1L6_adder_eqn</A> = ( <A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SC1L6">SC1L6</A> = SUM(<A HREF="#SC1L6_adder_eqn">SC1L6_adder_eqn</A>);

<P> --SC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
<P><A NAME="SC1L7_adder_eqn">SC1L7_adder_eqn</A> = ( <A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SC1L7">SC1L7</A> = CARRY(<A HREF="#SC1L7_adder_eqn">SC1L7_adder_eqn</A>);


<P> --SC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[6]">SC1_D_iw[6]</A> = DFFEAS(<A HREF="#SC1L593">SC1L593</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --XC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[2]_PORT_A_data_in">XC1_q_b[2]_PORT_A_data_in</A> = <A HREF="#SC1L792">SC1L792</A>;
<P><A NAME="XC1_q_b[2]_PORT_A_data_in_reg">XC1_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[2]_PORT_A_data_in">XC1_q_b[2]_PORT_A_data_in</A>, XC1_q_b[2]_clock_0, , , );
<P><A NAME="XC1_q_b[2]_PORT_A_address">XC1_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[2]_PORT_A_address_reg">XC1_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[2]_PORT_A_address">XC1_q_b[2]_PORT_A_address</A>, XC1_q_b[2]_clock_0, , , );
<P><A NAME="XC1_q_b[2]_PORT_B_address">XC1_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[2]_PORT_B_address_reg">XC1_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[2]_PORT_B_address">XC1_q_b[2]_PORT_B_address</A>, XC1_q_b[2]_clock_1, , , );
<P><A NAME="XC1_q_b[2]_PORT_A_write_enable">XC1_q_b[2]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[2]_PORT_A_write_enable_reg">XC1_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[2]_PORT_A_write_enable">XC1_q_b[2]_PORT_A_write_enable</A>, XC1_q_b[2]_clock_0, , , );
<P><A NAME="XC1_q_b[2]_PORT_B_read_enable">XC1_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[2]_PORT_B_read_enable_reg">XC1_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[2]_PORT_B_read_enable">XC1_q_b[2]_PORT_B_read_enable</A>, XC1_q_b[2]_clock_1, , , );
<P><A NAME="XC1_q_b[2]_clock_0">XC1_q_b[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[2]_clock_1">XC1_q_b[2]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[2]_clock_enable_0">XC1_q_b[2]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[2]_PORT_B_data_out">XC1_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[2]_PORT_A_data_in_reg">XC1_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[2]_PORT_A_address_reg">XC1_q_b[2]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[2]_PORT_B_address_reg">XC1_q_b[2]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[2]_PORT_A_write_enable_reg">XC1_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[2]_PORT_B_read_enable_reg">XC1_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[2]_clock_0">XC1_q_b[2]_clock_0</A>, <A HREF="#XC1_q_b[2]_clock_1">XC1_q_b[2]_clock_1</A>, <A HREF="#XC1_q_b[2]_clock_enable_0">XC1_q_b[2]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[2]">XC1_q_b[2]</A> = <A HREF="#XC1_q_b[2]_PORT_B_data_out">XC1_q_b[2]_PORT_B_data_out</A>[0];


<P> --SC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
<P><A NAME="SC1L114_adder_eqn">SC1L114_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A>) ) + ( <A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A> ) + ( <A HREF="#SC1L123">SC1L123</A> );
<P><A NAME="SC1L114">SC1L114</A> = SUM(<A HREF="#SC1L114_adder_eqn">SC1L114_adder_eqn</A>);

<P> --SC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
<P><A NAME="SC1L115_adder_eqn">SC1L115_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A>) ) + ( <A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A> ) + ( <A HREF="#SC1L123">SC1L123</A> );
<P><A NAME="SC1L115">SC1L115</A> = CARRY(<A HREF="#SC1L115_adder_eqn">SC1L115_adder_eqn</A>);


<P> --SC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
<P><A NAME="SC1L10_adder_eqn">SC1L10_adder_eqn</A> = ( <A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#SC1L3">SC1L3</A> );
<P><A NAME="SC1L10">SC1L10</A> = SUM(<A HREF="#SC1L10_adder_eqn">SC1L10_adder_eqn</A>);

<P> --SC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
<P><A NAME="SC1L11_adder_eqn">SC1L11_adder_eqn</A> = ( <A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#SC1L3">SC1L3</A> );
<P><A NAME="SC1L11">SC1L11</A> = CARRY(<A HREF="#SC1L11_adder_eqn">SC1L11_adder_eqn</A>);


<P> --XC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[4]_PORT_A_data_in">XC1_q_b[4]_PORT_A_data_in</A> = <A HREF="#SC1L794">SC1L794</A>;
<P><A NAME="XC1_q_b[4]_PORT_A_data_in_reg">XC1_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[4]_PORT_A_data_in">XC1_q_b[4]_PORT_A_data_in</A>, XC1_q_b[4]_clock_0, , , );
<P><A NAME="XC1_q_b[4]_PORT_A_address">XC1_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[4]_PORT_A_address_reg">XC1_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[4]_PORT_A_address">XC1_q_b[4]_PORT_A_address</A>, XC1_q_b[4]_clock_0, , , );
<P><A NAME="XC1_q_b[4]_PORT_B_address">XC1_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[4]_PORT_B_address_reg">XC1_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[4]_PORT_B_address">XC1_q_b[4]_PORT_B_address</A>, XC1_q_b[4]_clock_1, , , );
<P><A NAME="XC1_q_b[4]_PORT_A_write_enable">XC1_q_b[4]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[4]_PORT_A_write_enable_reg">XC1_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[4]_PORT_A_write_enable">XC1_q_b[4]_PORT_A_write_enable</A>, XC1_q_b[4]_clock_0, , , );
<P><A NAME="XC1_q_b[4]_PORT_B_read_enable">XC1_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[4]_PORT_B_read_enable_reg">XC1_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[4]_PORT_B_read_enable">XC1_q_b[4]_PORT_B_read_enable</A>, XC1_q_b[4]_clock_1, , , );
<P><A NAME="XC1_q_b[4]_clock_0">XC1_q_b[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[4]_clock_1">XC1_q_b[4]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[4]_clock_enable_0">XC1_q_b[4]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[4]_PORT_B_data_out">XC1_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[4]_PORT_A_data_in_reg">XC1_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[4]_PORT_A_address_reg">XC1_q_b[4]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[4]_PORT_B_address_reg">XC1_q_b[4]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[4]_PORT_A_write_enable_reg">XC1_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[4]_PORT_B_read_enable_reg">XC1_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[4]_clock_0">XC1_q_b[4]_clock_0</A>, <A HREF="#XC1_q_b[4]_clock_1">XC1_q_b[4]_clock_1</A>, <A HREF="#XC1_q_b[4]_clock_enable_0">XC1_q_b[4]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[4]">XC1_q_b[4]</A> = <A HREF="#XC1_q_b[4]_PORT_B_data_out">XC1_q_b[4]_PORT_B_data_out</A>[0];


<P> --SC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[10]">SC1_D_iw[10]</A> = DFFEAS(<A HREF="#SC1L597">SC1L597</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
<P><A NAME="SC1L14_adder_eqn">SC1L14_adder_eqn</A> = ( <A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#SC1L11">SC1L11</A> );
<P><A NAME="SC1L14">SC1L14</A> = SUM(<A HREF="#SC1L14_adder_eqn">SC1L14_adder_eqn</A>);

<P> --SC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
<P><A NAME="SC1L15_adder_eqn">SC1L15_adder_eqn</A> = ( <A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#SC1L11">SC1L11</A> );
<P><A NAME="SC1L15">SC1L15</A> = CARRY(<A HREF="#SC1L15_adder_eqn">SC1L15_adder_eqn</A>);


<P> --XC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[5]_PORT_A_data_in">XC1_q_b[5]_PORT_A_data_in</A> = <A HREF="#SC1L795">SC1L795</A>;
<P><A NAME="XC1_q_b[5]_PORT_A_data_in_reg">XC1_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[5]_PORT_A_data_in">XC1_q_b[5]_PORT_A_data_in</A>, XC1_q_b[5]_clock_0, , , );
<P><A NAME="XC1_q_b[5]_PORT_A_address">XC1_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[5]_PORT_A_address_reg">XC1_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[5]_PORT_A_address">XC1_q_b[5]_PORT_A_address</A>, XC1_q_b[5]_clock_0, , , );
<P><A NAME="XC1_q_b[5]_PORT_B_address">XC1_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[5]_PORT_B_address_reg">XC1_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[5]_PORT_B_address">XC1_q_b[5]_PORT_B_address</A>, XC1_q_b[5]_clock_1, , , );
<P><A NAME="XC1_q_b[5]_PORT_A_write_enable">XC1_q_b[5]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[5]_PORT_A_write_enable_reg">XC1_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[5]_PORT_A_write_enable">XC1_q_b[5]_PORT_A_write_enable</A>, XC1_q_b[5]_clock_0, , , );
<P><A NAME="XC1_q_b[5]_PORT_B_read_enable">XC1_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[5]_PORT_B_read_enable_reg">XC1_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[5]_PORT_B_read_enable">XC1_q_b[5]_PORT_B_read_enable</A>, XC1_q_b[5]_clock_1, , , );
<P><A NAME="XC1_q_b[5]_clock_0">XC1_q_b[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[5]_clock_1">XC1_q_b[5]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[5]_clock_enable_0">XC1_q_b[5]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[5]_PORT_B_data_out">XC1_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[5]_PORT_A_data_in_reg">XC1_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[5]_PORT_A_address_reg">XC1_q_b[5]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[5]_PORT_B_address_reg">XC1_q_b[5]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[5]_PORT_A_write_enable_reg">XC1_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[5]_PORT_B_read_enable_reg">XC1_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[5]_clock_0">XC1_q_b[5]_clock_0</A>, <A HREF="#XC1_q_b[5]_clock_1">XC1_q_b[5]_clock_1</A>, <A HREF="#XC1_q_b[5]_clock_enable_0">XC1_q_b[5]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[5]">XC1_q_b[5]</A> = <A HREF="#XC1_q_b[5]_PORT_B_data_out">XC1_q_b[5]_PORT_B_data_out</A>[0];


<P> --SC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
<P><A NAME="SC1L18_adder_eqn">SC1L18_adder_eqn</A> = ( <A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#SC1L23">SC1L23</A> );
<P><A NAME="SC1L18">SC1L18</A> = SUM(<A HREF="#SC1L18_adder_eqn">SC1L18_adder_eqn</A>);

<P> --SC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
<P><A NAME="SC1L19_adder_eqn">SC1L19_adder_eqn</A> = ( <A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#SC1L23">SC1L23</A> );
<P><A NAME="SC1L19">SC1L19</A> = CARRY(<A HREF="#SC1L19_adder_eqn">SC1L19_adder_eqn</A>);


<P> --XC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[7]_PORT_A_data_in">XC1_q_b[7]_PORT_A_data_in</A> = <A HREF="#SC1L797">SC1L797</A>;
<P><A NAME="XC1_q_b[7]_PORT_A_data_in_reg">XC1_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[7]_PORT_A_data_in">XC1_q_b[7]_PORT_A_data_in</A>, XC1_q_b[7]_clock_0, , , );
<P><A NAME="XC1_q_b[7]_PORT_A_address">XC1_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[7]_PORT_A_address_reg">XC1_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[7]_PORT_A_address">XC1_q_b[7]_PORT_A_address</A>, XC1_q_b[7]_clock_0, , , );
<P><A NAME="XC1_q_b[7]_PORT_B_address">XC1_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[7]_PORT_B_address_reg">XC1_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[7]_PORT_B_address">XC1_q_b[7]_PORT_B_address</A>, XC1_q_b[7]_clock_1, , , );
<P><A NAME="XC1_q_b[7]_PORT_A_write_enable">XC1_q_b[7]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[7]_PORT_A_write_enable_reg">XC1_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[7]_PORT_A_write_enable">XC1_q_b[7]_PORT_A_write_enable</A>, XC1_q_b[7]_clock_0, , , );
<P><A NAME="XC1_q_b[7]_PORT_B_read_enable">XC1_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[7]_PORT_B_read_enable_reg">XC1_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[7]_PORT_B_read_enable">XC1_q_b[7]_PORT_B_read_enable</A>, XC1_q_b[7]_clock_1, , , );
<P><A NAME="XC1_q_b[7]_clock_0">XC1_q_b[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[7]_clock_1">XC1_q_b[7]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[7]_clock_enable_0">XC1_q_b[7]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[7]_PORT_B_data_out">XC1_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[7]_PORT_A_data_in_reg">XC1_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[7]_PORT_A_address_reg">XC1_q_b[7]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[7]_PORT_B_address_reg">XC1_q_b[7]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[7]_PORT_A_write_enable_reg">XC1_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[7]_PORT_B_read_enable_reg">XC1_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[7]_clock_0">XC1_q_b[7]_clock_0</A>, <A HREF="#XC1_q_b[7]_clock_1">XC1_q_b[7]_clock_1</A>, <A HREF="#XC1_q_b[7]_clock_enable_0">XC1_q_b[7]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[7]">XC1_q_b[7]</A> = <A HREF="#XC1_q_b[7]_PORT_B_data_out">XC1_q_b[7]_PORT_B_data_out</A>[0];


<P> --SC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
<P><A NAME="SC1L22_adder_eqn">SC1L22_adder_eqn</A> = ( <A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#SC1L15">SC1L15</A> );
<P><A NAME="SC1L22">SC1L22</A> = SUM(<A HREF="#SC1L22_adder_eqn">SC1L22_adder_eqn</A>);

<P> --SC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
<P><A NAME="SC1L23_adder_eqn">SC1L23_adder_eqn</A> = ( <A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#SC1L15">SC1L15</A> );
<P><A NAME="SC1L23">SC1L23</A> = CARRY(<A HREF="#SC1L23_adder_eqn">SC1L23_adder_eqn</A>);


<P> --XC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[6]_PORT_A_data_in">XC1_q_b[6]_PORT_A_data_in</A> = <A HREF="#SC1L796">SC1L796</A>;
<P><A NAME="XC1_q_b[6]_PORT_A_data_in_reg">XC1_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[6]_PORT_A_data_in">XC1_q_b[6]_PORT_A_data_in</A>, XC1_q_b[6]_clock_0, , , );
<P><A NAME="XC1_q_b[6]_PORT_A_address">XC1_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[6]_PORT_A_address_reg">XC1_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[6]_PORT_A_address">XC1_q_b[6]_PORT_A_address</A>, XC1_q_b[6]_clock_0, , , );
<P><A NAME="XC1_q_b[6]_PORT_B_address">XC1_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[6]_PORT_B_address_reg">XC1_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[6]_PORT_B_address">XC1_q_b[6]_PORT_B_address</A>, XC1_q_b[6]_clock_1, , , );
<P><A NAME="XC1_q_b[6]_PORT_A_write_enable">XC1_q_b[6]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[6]_PORT_A_write_enable_reg">XC1_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[6]_PORT_A_write_enable">XC1_q_b[6]_PORT_A_write_enable</A>, XC1_q_b[6]_clock_0, , , );
<P><A NAME="XC1_q_b[6]_PORT_B_read_enable">XC1_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[6]_PORT_B_read_enable_reg">XC1_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[6]_PORT_B_read_enable">XC1_q_b[6]_PORT_B_read_enable</A>, XC1_q_b[6]_clock_1, , , );
<P><A NAME="XC1_q_b[6]_clock_0">XC1_q_b[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[6]_clock_1">XC1_q_b[6]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[6]_clock_enable_0">XC1_q_b[6]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[6]_PORT_B_data_out">XC1_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[6]_PORT_A_data_in_reg">XC1_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[6]_PORT_A_address_reg">XC1_q_b[6]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[6]_PORT_B_address_reg">XC1_q_b[6]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[6]_PORT_A_write_enable_reg">XC1_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[6]_PORT_B_read_enable_reg">XC1_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[6]_clock_0">XC1_q_b[6]_clock_0</A>, <A HREF="#XC1_q_b[6]_clock_1">XC1_q_b[6]_clock_1</A>, <A HREF="#XC1_q_b[6]_clock_enable_0">XC1_q_b[6]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[6]">XC1_q_b[6]</A> = <A HREF="#XC1_q_b[6]_PORT_B_data_out">XC1_q_b[6]_PORT_B_data_out</A>[0];


<P> --SC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
<P><A NAME="SC1L26_adder_eqn">SC1L26_adder_eqn</A> = ( <A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#SC1L43">SC1L43</A> );
<P><A NAME="SC1L26">SC1L26</A> = SUM(<A HREF="#SC1L26_adder_eqn">SC1L26_adder_eqn</A>);

<P> --SC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
<P><A NAME="SC1L27_adder_eqn">SC1L27_adder_eqn</A> = ( <A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#SC1L43">SC1L43</A> );
<P><A NAME="SC1L27">SC1L27</A> = CARRY(<A HREF="#SC1L27_adder_eqn">SC1L27_adder_eqn</A>);


<P> --XC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[11]_PORT_A_data_in">XC1_q_b[11]_PORT_A_data_in</A> = <A HREF="#SC1L801">SC1L801</A>;
<P><A NAME="XC1_q_b[11]_PORT_A_data_in_reg">XC1_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[11]_PORT_A_data_in">XC1_q_b[11]_PORT_A_data_in</A>, XC1_q_b[11]_clock_0, , , );
<P><A NAME="XC1_q_b[11]_PORT_A_address">XC1_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[11]_PORT_A_address_reg">XC1_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[11]_PORT_A_address">XC1_q_b[11]_PORT_A_address</A>, XC1_q_b[11]_clock_0, , , );
<P><A NAME="XC1_q_b[11]_PORT_B_address">XC1_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[11]_PORT_B_address_reg">XC1_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[11]_PORT_B_address">XC1_q_b[11]_PORT_B_address</A>, XC1_q_b[11]_clock_1, , , );
<P><A NAME="XC1_q_b[11]_PORT_A_write_enable">XC1_q_b[11]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[11]_PORT_A_write_enable_reg">XC1_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[11]_PORT_A_write_enable">XC1_q_b[11]_PORT_A_write_enable</A>, XC1_q_b[11]_clock_0, , , );
<P><A NAME="XC1_q_b[11]_PORT_B_read_enable">XC1_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[11]_PORT_B_read_enable_reg">XC1_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[11]_PORT_B_read_enable">XC1_q_b[11]_PORT_B_read_enable</A>, XC1_q_b[11]_clock_1, , , );
<P><A NAME="XC1_q_b[11]_clock_0">XC1_q_b[11]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[11]_clock_1">XC1_q_b[11]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[11]_clock_enable_0">XC1_q_b[11]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[11]_PORT_B_data_out">XC1_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[11]_PORT_A_data_in_reg">XC1_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[11]_PORT_A_address_reg">XC1_q_b[11]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[11]_PORT_B_address_reg">XC1_q_b[11]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[11]_PORT_A_write_enable_reg">XC1_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[11]_PORT_B_read_enable_reg">XC1_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[11]_clock_0">XC1_q_b[11]_clock_0</A>, <A HREF="#XC1_q_b[11]_clock_1">XC1_q_b[11]_clock_1</A>, <A HREF="#XC1_q_b[11]_clock_enable_0">XC1_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[11]">XC1_q_b[11]</A> = <A HREF="#XC1_q_b[11]_PORT_B_data_out">XC1_q_b[11]_PORT_B_data_out</A>[0];


<P> --SC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[17]">SC1_D_iw[17]</A> = DFFEAS(<A HREF="#SC1L604">SC1L604</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --XC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[11]_PORT_A_data_in">XC2_q_b[11]_PORT_A_data_in</A> = <A HREF="#SC1L801">SC1L801</A>;
<P><A NAME="XC2_q_b[11]_PORT_A_data_in_reg">XC2_q_b[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[11]_PORT_A_data_in">XC2_q_b[11]_PORT_A_data_in</A>, XC2_q_b[11]_clock_0, , , );
<P><A NAME="XC2_q_b[11]_PORT_A_address">XC2_q_b[11]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[11]_PORT_A_address_reg">XC2_q_b[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[11]_PORT_A_address">XC2_q_b[11]_PORT_A_address</A>, XC2_q_b[11]_clock_0, , , );
<P><A NAME="XC2_q_b[11]_PORT_B_address">XC2_q_b[11]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[11]_PORT_B_address_reg">XC2_q_b[11]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[11]_PORT_B_address">XC2_q_b[11]_PORT_B_address</A>, XC2_q_b[11]_clock_1, , , );
<P><A NAME="XC2_q_b[11]_PORT_A_write_enable">XC2_q_b[11]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[11]_PORT_A_write_enable_reg">XC2_q_b[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[11]_PORT_A_write_enable">XC2_q_b[11]_PORT_A_write_enable</A>, XC2_q_b[11]_clock_0, , , );
<P><A NAME="XC2_q_b[11]_PORT_B_read_enable">XC2_q_b[11]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[11]_PORT_B_read_enable_reg">XC2_q_b[11]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[11]_PORT_B_read_enable">XC2_q_b[11]_PORT_B_read_enable</A>, XC2_q_b[11]_clock_1, , , );
<P><A NAME="XC2_q_b[11]_clock_0">XC2_q_b[11]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[11]_clock_1">XC2_q_b[11]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[11]_clock_enable_0">XC2_q_b[11]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[11]_PORT_B_data_out">XC2_q_b[11]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[11]_PORT_A_data_in_reg">XC2_q_b[11]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[11]_PORT_A_address_reg">XC2_q_b[11]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[11]_PORT_B_address_reg">XC2_q_b[11]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[11]_PORT_A_write_enable_reg">XC2_q_b[11]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[11]_PORT_B_read_enable_reg">XC2_q_b[11]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[11]_clock_0">XC2_q_b[11]_clock_0</A>, <A HREF="#XC2_q_b[11]_clock_1">XC2_q_b[11]_clock_1</A>, <A HREF="#XC2_q_b[11]_clock_enable_0">XC2_q_b[11]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[11]">XC2_q_b[11]</A> = <A HREF="#XC2_q_b[11]_PORT_B_data_out">XC2_q_b[11]_PORT_B_data_out</A>[0];


<P> --SC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
<P><A NAME="SC1L30_adder_eqn">SC1L30_adder_eqn</A> = ( <A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#SC1L27">SC1L27</A> );
<P><A NAME="SC1L30">SC1L30</A> = SUM(<A HREF="#SC1L30_adder_eqn">SC1L30_adder_eqn</A>);

<P> --SC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
<P><A NAME="SC1L31_adder_eqn">SC1L31_adder_eqn</A> = ( <A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#SC1L27">SC1L27</A> );
<P><A NAME="SC1L31">SC1L31</A> = CARRY(<A HREF="#SC1L31_adder_eqn">SC1L31_adder_eqn</A>);


<P> --XC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[12]_PORT_A_data_in">XC1_q_b[12]_PORT_A_data_in</A> = <A HREF="#SC1L802">SC1L802</A>;
<P><A NAME="XC1_q_b[12]_PORT_A_data_in_reg">XC1_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[12]_PORT_A_data_in">XC1_q_b[12]_PORT_A_data_in</A>, XC1_q_b[12]_clock_0, , , );
<P><A NAME="XC1_q_b[12]_PORT_A_address">XC1_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[12]_PORT_A_address_reg">XC1_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[12]_PORT_A_address">XC1_q_b[12]_PORT_A_address</A>, XC1_q_b[12]_clock_0, , , );
<P><A NAME="XC1_q_b[12]_PORT_B_address">XC1_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[12]_PORT_B_address_reg">XC1_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[12]_PORT_B_address">XC1_q_b[12]_PORT_B_address</A>, XC1_q_b[12]_clock_1, , , );
<P><A NAME="XC1_q_b[12]_PORT_A_write_enable">XC1_q_b[12]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[12]_PORT_A_write_enable_reg">XC1_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[12]_PORT_A_write_enable">XC1_q_b[12]_PORT_A_write_enable</A>, XC1_q_b[12]_clock_0, , , );
<P><A NAME="XC1_q_b[12]_PORT_B_read_enable">XC1_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[12]_PORT_B_read_enable_reg">XC1_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[12]_PORT_B_read_enable">XC1_q_b[12]_PORT_B_read_enable</A>, XC1_q_b[12]_clock_1, , , );
<P><A NAME="XC1_q_b[12]_clock_0">XC1_q_b[12]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[12]_clock_1">XC1_q_b[12]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[12]_clock_enable_0">XC1_q_b[12]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[12]_PORT_B_data_out">XC1_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[12]_PORT_A_data_in_reg">XC1_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[12]_PORT_A_address_reg">XC1_q_b[12]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[12]_PORT_B_address_reg">XC1_q_b[12]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[12]_PORT_A_write_enable_reg">XC1_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[12]_PORT_B_read_enable_reg">XC1_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[12]_clock_0">XC1_q_b[12]_clock_0</A>, <A HREF="#XC1_q_b[12]_clock_1">XC1_q_b[12]_clock_1</A>, <A HREF="#XC1_q_b[12]_clock_enable_0">XC1_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[12]">XC1_q_b[12]</A> = <A HREF="#XC1_q_b[12]_PORT_B_data_out">XC1_q_b[12]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[12]_PORT_A_data_in">XC2_q_b[12]_PORT_A_data_in</A> = <A HREF="#SC1L802">SC1L802</A>;
<P><A NAME="XC2_q_b[12]_PORT_A_data_in_reg">XC2_q_b[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[12]_PORT_A_data_in">XC2_q_b[12]_PORT_A_data_in</A>, XC2_q_b[12]_clock_0, , , );
<P><A NAME="XC2_q_b[12]_PORT_A_address">XC2_q_b[12]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[12]_PORT_A_address_reg">XC2_q_b[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[12]_PORT_A_address">XC2_q_b[12]_PORT_A_address</A>, XC2_q_b[12]_clock_0, , , );
<P><A NAME="XC2_q_b[12]_PORT_B_address">XC2_q_b[12]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[12]_PORT_B_address_reg">XC2_q_b[12]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[12]_PORT_B_address">XC2_q_b[12]_PORT_B_address</A>, XC2_q_b[12]_clock_1, , , );
<P><A NAME="XC2_q_b[12]_PORT_A_write_enable">XC2_q_b[12]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[12]_PORT_A_write_enable_reg">XC2_q_b[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[12]_PORT_A_write_enable">XC2_q_b[12]_PORT_A_write_enable</A>, XC2_q_b[12]_clock_0, , , );
<P><A NAME="XC2_q_b[12]_PORT_B_read_enable">XC2_q_b[12]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[12]_PORT_B_read_enable_reg">XC2_q_b[12]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[12]_PORT_B_read_enable">XC2_q_b[12]_PORT_B_read_enable</A>, XC2_q_b[12]_clock_1, , , );
<P><A NAME="XC2_q_b[12]_clock_0">XC2_q_b[12]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[12]_clock_1">XC2_q_b[12]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[12]_clock_enable_0">XC2_q_b[12]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[12]_PORT_B_data_out">XC2_q_b[12]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[12]_PORT_A_data_in_reg">XC2_q_b[12]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[12]_PORT_A_address_reg">XC2_q_b[12]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[12]_PORT_B_address_reg">XC2_q_b[12]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[12]_PORT_A_write_enable_reg">XC2_q_b[12]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[12]_PORT_B_read_enable_reg">XC2_q_b[12]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[12]_clock_0">XC2_q_b[12]_clock_0</A>, <A HREF="#XC2_q_b[12]_clock_1">XC2_q_b[12]_clock_1</A>, <A HREF="#XC2_q_b[12]_clock_enable_0">XC2_q_b[12]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[12]">XC2_q_b[12]</A> = <A HREF="#XC2_q_b[12]_PORT_B_data_out">XC2_q_b[12]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[8]_PORT_A_data_in">XC2_q_b[8]_PORT_A_data_in</A> = <A HREF="#SC1L798">SC1L798</A>;
<P><A NAME="XC2_q_b[8]_PORT_A_data_in_reg">XC2_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[8]_PORT_A_data_in">XC2_q_b[8]_PORT_A_data_in</A>, XC2_q_b[8]_clock_0, , , );
<P><A NAME="XC2_q_b[8]_PORT_A_address">XC2_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[8]_PORT_A_address_reg">XC2_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[8]_PORT_A_address">XC2_q_b[8]_PORT_A_address</A>, XC2_q_b[8]_clock_0, , , );
<P><A NAME="XC2_q_b[8]_PORT_B_address">XC2_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[8]_PORT_B_address_reg">XC2_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[8]_PORT_B_address">XC2_q_b[8]_PORT_B_address</A>, XC2_q_b[8]_clock_1, , , );
<P><A NAME="XC2_q_b[8]_PORT_A_write_enable">XC2_q_b[8]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[8]_PORT_A_write_enable_reg">XC2_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[8]_PORT_A_write_enable">XC2_q_b[8]_PORT_A_write_enable</A>, XC2_q_b[8]_clock_0, , , );
<P><A NAME="XC2_q_b[8]_PORT_B_read_enable">XC2_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[8]_PORT_B_read_enable_reg">XC2_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[8]_PORT_B_read_enable">XC2_q_b[8]_PORT_B_read_enable</A>, XC2_q_b[8]_clock_1, , , );
<P><A NAME="XC2_q_b[8]_clock_0">XC2_q_b[8]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[8]_clock_1">XC2_q_b[8]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[8]_clock_enable_0">XC2_q_b[8]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[8]_PORT_B_data_out">XC2_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[8]_PORT_A_data_in_reg">XC2_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[8]_PORT_A_address_reg">XC2_q_b[8]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[8]_PORT_B_address_reg">XC2_q_b[8]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[8]_PORT_A_write_enable_reg">XC2_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[8]_PORT_B_read_enable_reg">XC2_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[8]_clock_0">XC2_q_b[8]_clock_0</A>, <A HREF="#XC2_q_b[8]_clock_1">XC2_q_b[8]_clock_1</A>, <A HREF="#XC2_q_b[8]_clock_enable_0">XC2_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[8]">XC2_q_b[8]</A> = <A HREF="#XC2_q_b[8]_PORT_B_data_out">XC2_q_b[8]_PORT_B_data_out</A>[0];


<P> --SC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
<P><A NAME="SC1L34_adder_eqn">SC1L34_adder_eqn</A> = ( <A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#SC1L19">SC1L19</A> );
<P><A NAME="SC1L34">SC1L34</A> = SUM(<A HREF="#SC1L34_adder_eqn">SC1L34_adder_eqn</A>);

<P> --SC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
<P><A NAME="SC1L35_adder_eqn">SC1L35_adder_eqn</A> = ( <A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#SC1L19">SC1L19</A> );
<P><A NAME="SC1L35">SC1L35</A> = CARRY(<A HREF="#SC1L35_adder_eqn">SC1L35_adder_eqn</A>);


<P> --XC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[8]_PORT_A_data_in">XC1_q_b[8]_PORT_A_data_in</A> = <A HREF="#SC1L798">SC1L798</A>;
<P><A NAME="XC1_q_b[8]_PORT_A_data_in_reg">XC1_q_b[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[8]_PORT_A_data_in">XC1_q_b[8]_PORT_A_data_in</A>, XC1_q_b[8]_clock_0, , , );
<P><A NAME="XC1_q_b[8]_PORT_A_address">XC1_q_b[8]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[8]_PORT_A_address_reg">XC1_q_b[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[8]_PORT_A_address">XC1_q_b[8]_PORT_A_address</A>, XC1_q_b[8]_clock_0, , , );
<P><A NAME="XC1_q_b[8]_PORT_B_address">XC1_q_b[8]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[8]_PORT_B_address_reg">XC1_q_b[8]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[8]_PORT_B_address">XC1_q_b[8]_PORT_B_address</A>, XC1_q_b[8]_clock_1, , , );
<P><A NAME="XC1_q_b[8]_PORT_A_write_enable">XC1_q_b[8]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[8]_PORT_A_write_enable_reg">XC1_q_b[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[8]_PORT_A_write_enable">XC1_q_b[8]_PORT_A_write_enable</A>, XC1_q_b[8]_clock_0, , , );
<P><A NAME="XC1_q_b[8]_PORT_B_read_enable">XC1_q_b[8]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[8]_PORT_B_read_enable_reg">XC1_q_b[8]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[8]_PORT_B_read_enable">XC1_q_b[8]_PORT_B_read_enable</A>, XC1_q_b[8]_clock_1, , , );
<P><A NAME="XC1_q_b[8]_clock_0">XC1_q_b[8]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[8]_clock_1">XC1_q_b[8]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[8]_clock_enable_0">XC1_q_b[8]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[8]_PORT_B_data_out">XC1_q_b[8]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[8]_PORT_A_data_in_reg">XC1_q_b[8]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[8]_PORT_A_address_reg">XC1_q_b[8]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[8]_PORT_B_address_reg">XC1_q_b[8]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[8]_PORT_A_write_enable_reg">XC1_q_b[8]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[8]_PORT_B_read_enable_reg">XC1_q_b[8]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[8]_clock_0">XC1_q_b[8]_clock_0</A>, <A HREF="#XC1_q_b[8]_clock_1">XC1_q_b[8]_clock_1</A>, <A HREF="#XC1_q_b[8]_clock_enable_0">XC1_q_b[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[8]">XC1_q_b[8]</A> = <A HREF="#XC1_q_b[8]_PORT_B_data_out">XC1_q_b[8]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[9]_PORT_A_data_in">XC2_q_b[9]_PORT_A_data_in</A> = <A HREF="#SC1L799">SC1L799</A>;
<P><A NAME="XC2_q_b[9]_PORT_A_data_in_reg">XC2_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[9]_PORT_A_data_in">XC2_q_b[9]_PORT_A_data_in</A>, XC2_q_b[9]_clock_0, , , );
<P><A NAME="XC2_q_b[9]_PORT_A_address">XC2_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[9]_PORT_A_address_reg">XC2_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[9]_PORT_A_address">XC2_q_b[9]_PORT_A_address</A>, XC2_q_b[9]_clock_0, , , );
<P><A NAME="XC2_q_b[9]_PORT_B_address">XC2_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[9]_PORT_B_address_reg">XC2_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[9]_PORT_B_address">XC2_q_b[9]_PORT_B_address</A>, XC2_q_b[9]_clock_1, , , );
<P><A NAME="XC2_q_b[9]_PORT_A_write_enable">XC2_q_b[9]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[9]_PORT_A_write_enable_reg">XC2_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[9]_PORT_A_write_enable">XC2_q_b[9]_PORT_A_write_enable</A>, XC2_q_b[9]_clock_0, , , );
<P><A NAME="XC2_q_b[9]_PORT_B_read_enable">XC2_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[9]_PORT_B_read_enable_reg">XC2_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[9]_PORT_B_read_enable">XC2_q_b[9]_PORT_B_read_enable</A>, XC2_q_b[9]_clock_1, , , );
<P><A NAME="XC2_q_b[9]_clock_0">XC2_q_b[9]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[9]_clock_1">XC2_q_b[9]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[9]_clock_enable_0">XC2_q_b[9]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[9]_PORT_B_data_out">XC2_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[9]_PORT_A_data_in_reg">XC2_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[9]_PORT_A_address_reg">XC2_q_b[9]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[9]_PORT_B_address_reg">XC2_q_b[9]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[9]_PORT_A_write_enable_reg">XC2_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[9]_PORT_B_read_enable_reg">XC2_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[9]_clock_0">XC2_q_b[9]_clock_0</A>, <A HREF="#XC2_q_b[9]_clock_1">XC2_q_b[9]_clock_1</A>, <A HREF="#XC2_q_b[9]_clock_enable_0">XC2_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[9]">XC2_q_b[9]</A> = <A HREF="#XC2_q_b[9]_PORT_B_data_out">XC2_q_b[9]_PORT_B_data_out</A>[0];


<P> --SC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
<P><A NAME="SC1L38_adder_eqn">SC1L38_adder_eqn</A> = ( <A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#SC1L35">SC1L35</A> );
<P><A NAME="SC1L38">SC1L38</A> = SUM(<A HREF="#SC1L38_adder_eqn">SC1L38_adder_eqn</A>);

<P> --SC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
<P><A NAME="SC1L39_adder_eqn">SC1L39_adder_eqn</A> = ( <A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#SC1L35">SC1L35</A> );
<P><A NAME="SC1L39">SC1L39</A> = CARRY(<A HREF="#SC1L39_adder_eqn">SC1L39_adder_eqn</A>);


<P> --XC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[9]_PORT_A_data_in">XC1_q_b[9]_PORT_A_data_in</A> = <A HREF="#SC1L799">SC1L799</A>;
<P><A NAME="XC1_q_b[9]_PORT_A_data_in_reg">XC1_q_b[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[9]_PORT_A_data_in">XC1_q_b[9]_PORT_A_data_in</A>, XC1_q_b[9]_clock_0, , , );
<P><A NAME="XC1_q_b[9]_PORT_A_address">XC1_q_b[9]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[9]_PORT_A_address_reg">XC1_q_b[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[9]_PORT_A_address">XC1_q_b[9]_PORT_A_address</A>, XC1_q_b[9]_clock_0, , , );
<P><A NAME="XC1_q_b[9]_PORT_B_address">XC1_q_b[9]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[9]_PORT_B_address_reg">XC1_q_b[9]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[9]_PORT_B_address">XC1_q_b[9]_PORT_B_address</A>, XC1_q_b[9]_clock_1, , , );
<P><A NAME="XC1_q_b[9]_PORT_A_write_enable">XC1_q_b[9]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[9]_PORT_A_write_enable_reg">XC1_q_b[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[9]_PORT_A_write_enable">XC1_q_b[9]_PORT_A_write_enable</A>, XC1_q_b[9]_clock_0, , , );
<P><A NAME="XC1_q_b[9]_PORT_B_read_enable">XC1_q_b[9]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[9]_PORT_B_read_enable_reg">XC1_q_b[9]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[9]_PORT_B_read_enable">XC1_q_b[9]_PORT_B_read_enable</A>, XC1_q_b[9]_clock_1, , , );
<P><A NAME="XC1_q_b[9]_clock_0">XC1_q_b[9]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[9]_clock_1">XC1_q_b[9]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[9]_clock_enable_0">XC1_q_b[9]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[9]_PORT_B_data_out">XC1_q_b[9]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[9]_PORT_A_data_in_reg">XC1_q_b[9]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[9]_PORT_A_address_reg">XC1_q_b[9]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[9]_PORT_B_address_reg">XC1_q_b[9]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[9]_PORT_A_write_enable_reg">XC1_q_b[9]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[9]_PORT_B_read_enable_reg">XC1_q_b[9]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[9]_clock_0">XC1_q_b[9]_clock_0</A>, <A HREF="#XC1_q_b[9]_clock_1">XC1_q_b[9]_clock_1</A>, <A HREF="#XC1_q_b[9]_clock_enable_0">XC1_q_b[9]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[9]">XC1_q_b[9]</A> = <A HREF="#XC1_q_b[9]_PORT_B_data_out">XC1_q_b[9]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[10]_PORT_A_data_in">XC2_q_b[10]_PORT_A_data_in</A> = <A HREF="#SC1L800">SC1L800</A>;
<P><A NAME="XC2_q_b[10]_PORT_A_data_in_reg">XC2_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[10]_PORT_A_data_in">XC2_q_b[10]_PORT_A_data_in</A>, XC2_q_b[10]_clock_0, , , );
<P><A NAME="XC2_q_b[10]_PORT_A_address">XC2_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[10]_PORT_A_address_reg">XC2_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[10]_PORT_A_address">XC2_q_b[10]_PORT_A_address</A>, XC2_q_b[10]_clock_0, , , );
<P><A NAME="XC2_q_b[10]_PORT_B_address">XC2_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[10]_PORT_B_address_reg">XC2_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[10]_PORT_B_address">XC2_q_b[10]_PORT_B_address</A>, XC2_q_b[10]_clock_1, , , );
<P><A NAME="XC2_q_b[10]_PORT_A_write_enable">XC2_q_b[10]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[10]_PORT_A_write_enable_reg">XC2_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[10]_PORT_A_write_enable">XC2_q_b[10]_PORT_A_write_enable</A>, XC2_q_b[10]_clock_0, , , );
<P><A NAME="XC2_q_b[10]_PORT_B_read_enable">XC2_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[10]_PORT_B_read_enable_reg">XC2_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[10]_PORT_B_read_enable">XC2_q_b[10]_PORT_B_read_enable</A>, XC2_q_b[10]_clock_1, , , );
<P><A NAME="XC2_q_b[10]_clock_0">XC2_q_b[10]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[10]_clock_1">XC2_q_b[10]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[10]_clock_enable_0">XC2_q_b[10]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[10]_PORT_B_data_out">XC2_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[10]_PORT_A_data_in_reg">XC2_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[10]_PORT_A_address_reg">XC2_q_b[10]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[10]_PORT_B_address_reg">XC2_q_b[10]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[10]_PORT_A_write_enable_reg">XC2_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[10]_PORT_B_read_enable_reg">XC2_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[10]_clock_0">XC2_q_b[10]_clock_0</A>, <A HREF="#XC2_q_b[10]_clock_1">XC2_q_b[10]_clock_1</A>, <A HREF="#XC2_q_b[10]_clock_enable_0">XC2_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[10]">XC2_q_b[10]</A> = <A HREF="#XC2_q_b[10]_PORT_B_data_out">XC2_q_b[10]_PORT_B_data_out</A>[0];


<P> --SC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
<P><A NAME="SC1L42_adder_eqn">SC1L42_adder_eqn</A> = ( <A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#SC1L39">SC1L39</A> );
<P><A NAME="SC1L42">SC1L42</A> = SUM(<A HREF="#SC1L42_adder_eqn">SC1L42_adder_eqn</A>);

<P> --SC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
<P><A NAME="SC1L43_adder_eqn">SC1L43_adder_eqn</A> = ( <A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#SC1L39">SC1L39</A> );
<P><A NAME="SC1L43">SC1L43</A> = CARRY(<A HREF="#SC1L43_adder_eqn">SC1L43_adder_eqn</A>);


<P> --XC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[10]_PORT_A_data_in">XC1_q_b[10]_PORT_A_data_in</A> = <A HREF="#SC1L800">SC1L800</A>;
<P><A NAME="XC1_q_b[10]_PORT_A_data_in_reg">XC1_q_b[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[10]_PORT_A_data_in">XC1_q_b[10]_PORT_A_data_in</A>, XC1_q_b[10]_clock_0, , , );
<P><A NAME="XC1_q_b[10]_PORT_A_address">XC1_q_b[10]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[10]_PORT_A_address_reg">XC1_q_b[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[10]_PORT_A_address">XC1_q_b[10]_PORT_A_address</A>, XC1_q_b[10]_clock_0, , , );
<P><A NAME="XC1_q_b[10]_PORT_B_address">XC1_q_b[10]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[10]_PORT_B_address_reg">XC1_q_b[10]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[10]_PORT_B_address">XC1_q_b[10]_PORT_B_address</A>, XC1_q_b[10]_clock_1, , , );
<P><A NAME="XC1_q_b[10]_PORT_A_write_enable">XC1_q_b[10]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[10]_PORT_A_write_enable_reg">XC1_q_b[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[10]_PORT_A_write_enable">XC1_q_b[10]_PORT_A_write_enable</A>, XC1_q_b[10]_clock_0, , , );
<P><A NAME="XC1_q_b[10]_PORT_B_read_enable">XC1_q_b[10]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[10]_PORT_B_read_enable_reg">XC1_q_b[10]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[10]_PORT_B_read_enable">XC1_q_b[10]_PORT_B_read_enable</A>, XC1_q_b[10]_clock_1, , , );
<P><A NAME="XC1_q_b[10]_clock_0">XC1_q_b[10]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[10]_clock_1">XC1_q_b[10]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[10]_clock_enable_0">XC1_q_b[10]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[10]_PORT_B_data_out">XC1_q_b[10]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[10]_PORT_A_data_in_reg">XC1_q_b[10]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[10]_PORT_A_address_reg">XC1_q_b[10]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[10]_PORT_B_address_reg">XC1_q_b[10]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[10]_PORT_A_write_enable_reg">XC1_q_b[10]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[10]_PORT_B_read_enable_reg">XC1_q_b[10]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[10]_clock_0">XC1_q_b[10]_clock_0</A>, <A HREF="#XC1_q_b[10]_clock_1">XC1_q_b[10]_clock_1</A>, <A HREF="#XC1_q_b[10]_clock_enable_0">XC1_q_b[10]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[10]">XC1_q_b[10]</A> = <A HREF="#XC1_q_b[10]_PORT_B_data_out">XC1_q_b[10]_PORT_B_data_out</A>[0];


<P> --SC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[16]">SC1_E_shift_rot_result[16]</A> = DFFEAS(<A HREF="#SC1L441">SC1L441</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
<P><A NAME="SC1L46_adder_eqn">SC1L46_adder_eqn</A> = ( <A HREF="#SC1_F_pc[13]">SC1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#SC1L51">SC1L51</A> );
<P><A NAME="SC1L46">SC1L46</A> = SUM(<A HREF="#SC1L46_adder_eqn">SC1L46_adder_eqn</A>);


<P> --XC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[15]_PORT_A_data_in">XC1_q_b[15]_PORT_A_data_in</A> = <A HREF="#SC1L805">SC1L805</A>;
<P><A NAME="XC1_q_b[15]_PORT_A_data_in_reg">XC1_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[15]_PORT_A_data_in">XC1_q_b[15]_PORT_A_data_in</A>, XC1_q_b[15]_clock_0, , , );
<P><A NAME="XC1_q_b[15]_PORT_A_address">XC1_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[15]_PORT_A_address_reg">XC1_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[15]_PORT_A_address">XC1_q_b[15]_PORT_A_address</A>, XC1_q_b[15]_clock_0, , , );
<P><A NAME="XC1_q_b[15]_PORT_B_address">XC1_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[15]_PORT_B_address_reg">XC1_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[15]_PORT_B_address">XC1_q_b[15]_PORT_B_address</A>, XC1_q_b[15]_clock_1, , , );
<P><A NAME="XC1_q_b[15]_PORT_A_write_enable">XC1_q_b[15]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[15]_PORT_A_write_enable_reg">XC1_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[15]_PORT_A_write_enable">XC1_q_b[15]_PORT_A_write_enable</A>, XC1_q_b[15]_clock_0, , , );
<P><A NAME="XC1_q_b[15]_PORT_B_read_enable">XC1_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[15]_PORT_B_read_enable_reg">XC1_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[15]_PORT_B_read_enable">XC1_q_b[15]_PORT_B_read_enable</A>, XC1_q_b[15]_clock_1, , , );
<P><A NAME="XC1_q_b[15]_clock_0">XC1_q_b[15]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[15]_clock_1">XC1_q_b[15]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[15]_clock_enable_0">XC1_q_b[15]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[15]_PORT_B_data_out">XC1_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[15]_PORT_A_data_in_reg">XC1_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[15]_PORT_A_address_reg">XC1_q_b[15]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[15]_PORT_B_address_reg">XC1_q_b[15]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[15]_PORT_A_write_enable_reg">XC1_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[15]_PORT_B_read_enable_reg">XC1_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[15]_clock_0">XC1_q_b[15]_clock_0</A>, <A HREF="#XC1_q_b[15]_clock_1">XC1_q_b[15]_clock_1</A>, <A HREF="#XC1_q_b[15]_clock_enable_0">XC1_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[15]">XC1_q_b[15]</A> = <A HREF="#XC1_q_b[15]_PORT_B_data_out">XC1_q_b[15]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[15]_PORT_A_data_in">XC2_q_b[15]_PORT_A_data_in</A> = <A HREF="#SC1L805">SC1L805</A>;
<P><A NAME="XC2_q_b[15]_PORT_A_data_in_reg">XC2_q_b[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[15]_PORT_A_data_in">XC2_q_b[15]_PORT_A_data_in</A>, XC2_q_b[15]_clock_0, , , );
<P><A NAME="XC2_q_b[15]_PORT_A_address">XC2_q_b[15]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[15]_PORT_A_address_reg">XC2_q_b[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[15]_PORT_A_address">XC2_q_b[15]_PORT_A_address</A>, XC2_q_b[15]_clock_0, , , );
<P><A NAME="XC2_q_b[15]_PORT_B_address">XC2_q_b[15]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[15]_PORT_B_address_reg">XC2_q_b[15]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[15]_PORT_B_address">XC2_q_b[15]_PORT_B_address</A>, XC2_q_b[15]_clock_1, , , );
<P><A NAME="XC2_q_b[15]_PORT_A_write_enable">XC2_q_b[15]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[15]_PORT_A_write_enable_reg">XC2_q_b[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[15]_PORT_A_write_enable">XC2_q_b[15]_PORT_A_write_enable</A>, XC2_q_b[15]_clock_0, , , );
<P><A NAME="XC2_q_b[15]_PORT_B_read_enable">XC2_q_b[15]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[15]_PORT_B_read_enable_reg">XC2_q_b[15]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[15]_PORT_B_read_enable">XC2_q_b[15]_PORT_B_read_enable</A>, XC2_q_b[15]_clock_1, , , );
<P><A NAME="XC2_q_b[15]_clock_0">XC2_q_b[15]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[15]_clock_1">XC2_q_b[15]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[15]_clock_enable_0">XC2_q_b[15]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[15]_PORT_B_data_out">XC2_q_b[15]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[15]_PORT_A_data_in_reg">XC2_q_b[15]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[15]_PORT_A_address_reg">XC2_q_b[15]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[15]_PORT_B_address_reg">XC2_q_b[15]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[15]_PORT_A_write_enable_reg">XC2_q_b[15]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[15]_PORT_B_read_enable_reg">XC2_q_b[15]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[15]_clock_0">XC2_q_b[15]_clock_0</A>, <A HREF="#XC2_q_b[15]_clock_1">XC2_q_b[15]_clock_1</A>, <A HREF="#XC2_q_b[15]_clock_enable_0">XC2_q_b[15]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[15]">XC2_q_b[15]</A> = <A HREF="#XC2_q_b[15]_PORT_B_data_out">XC2_q_b[15]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[14]_PORT_A_data_in">XC2_q_b[14]_PORT_A_data_in</A> = <A HREF="#SC1L804">SC1L804</A>;
<P><A NAME="XC2_q_b[14]_PORT_A_data_in_reg">XC2_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[14]_PORT_A_data_in">XC2_q_b[14]_PORT_A_data_in</A>, XC2_q_b[14]_clock_0, , , );
<P><A NAME="XC2_q_b[14]_PORT_A_address">XC2_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[14]_PORT_A_address_reg">XC2_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[14]_PORT_A_address">XC2_q_b[14]_PORT_A_address</A>, XC2_q_b[14]_clock_0, , , );
<P><A NAME="XC2_q_b[14]_PORT_B_address">XC2_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[14]_PORT_B_address_reg">XC2_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[14]_PORT_B_address">XC2_q_b[14]_PORT_B_address</A>, XC2_q_b[14]_clock_1, , , );
<P><A NAME="XC2_q_b[14]_PORT_A_write_enable">XC2_q_b[14]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[14]_PORT_A_write_enable_reg">XC2_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[14]_PORT_A_write_enable">XC2_q_b[14]_PORT_A_write_enable</A>, XC2_q_b[14]_clock_0, , , );
<P><A NAME="XC2_q_b[14]_PORT_B_read_enable">XC2_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[14]_PORT_B_read_enable_reg">XC2_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[14]_PORT_B_read_enable">XC2_q_b[14]_PORT_B_read_enable</A>, XC2_q_b[14]_clock_1, , , );
<P><A NAME="XC2_q_b[14]_clock_0">XC2_q_b[14]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[14]_clock_1">XC2_q_b[14]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[14]_clock_enable_0">XC2_q_b[14]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[14]_PORT_B_data_out">XC2_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[14]_PORT_A_data_in_reg">XC2_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[14]_PORT_A_address_reg">XC2_q_b[14]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[14]_PORT_B_address_reg">XC2_q_b[14]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[14]_PORT_A_write_enable_reg">XC2_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[14]_PORT_B_read_enable_reg">XC2_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[14]_clock_0">XC2_q_b[14]_clock_0</A>, <A HREF="#XC2_q_b[14]_clock_1">XC2_q_b[14]_clock_1</A>, <A HREF="#XC2_q_b[14]_clock_enable_0">XC2_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[14]">XC2_q_b[14]</A> = <A HREF="#XC2_q_b[14]_PORT_B_data_out">XC2_q_b[14]_PORT_B_data_out</A>[0];


<P> --SC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
<P><A NAME="SC1L50_adder_eqn">SC1L50_adder_eqn</A> = ( !<A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#SC1L55">SC1L55</A> );
<P><A NAME="SC1L50">SC1L50</A> = SUM(<A HREF="#SC1L50_adder_eqn">SC1L50_adder_eqn</A>);

<P> --SC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
<P><A NAME="SC1L51_adder_eqn">SC1L51_adder_eqn</A> = ( !<A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#SC1L55">SC1L55</A> );
<P><A NAME="SC1L51">SC1L51</A> = CARRY(<A HREF="#SC1L51_adder_eqn">SC1L51_adder_eqn</A>);


<P> --XC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[14]_PORT_A_data_in">XC1_q_b[14]_PORT_A_data_in</A> = <A HREF="#SC1L804">SC1L804</A>;
<P><A NAME="XC1_q_b[14]_PORT_A_data_in_reg">XC1_q_b[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[14]_PORT_A_data_in">XC1_q_b[14]_PORT_A_data_in</A>, XC1_q_b[14]_clock_0, , , );
<P><A NAME="XC1_q_b[14]_PORT_A_address">XC1_q_b[14]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[14]_PORT_A_address_reg">XC1_q_b[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[14]_PORT_A_address">XC1_q_b[14]_PORT_A_address</A>, XC1_q_b[14]_clock_0, , , );
<P><A NAME="XC1_q_b[14]_PORT_B_address">XC1_q_b[14]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[14]_PORT_B_address_reg">XC1_q_b[14]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[14]_PORT_B_address">XC1_q_b[14]_PORT_B_address</A>, XC1_q_b[14]_clock_1, , , );
<P><A NAME="XC1_q_b[14]_PORT_A_write_enable">XC1_q_b[14]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[14]_PORT_A_write_enable_reg">XC1_q_b[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[14]_PORT_A_write_enable">XC1_q_b[14]_PORT_A_write_enable</A>, XC1_q_b[14]_clock_0, , , );
<P><A NAME="XC1_q_b[14]_PORT_B_read_enable">XC1_q_b[14]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[14]_PORT_B_read_enable_reg">XC1_q_b[14]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[14]_PORT_B_read_enable">XC1_q_b[14]_PORT_B_read_enable</A>, XC1_q_b[14]_clock_1, , , );
<P><A NAME="XC1_q_b[14]_clock_0">XC1_q_b[14]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[14]_clock_1">XC1_q_b[14]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[14]_clock_enable_0">XC1_q_b[14]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[14]_PORT_B_data_out">XC1_q_b[14]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[14]_PORT_A_data_in_reg">XC1_q_b[14]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[14]_PORT_A_address_reg">XC1_q_b[14]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[14]_PORT_B_address_reg">XC1_q_b[14]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[14]_PORT_A_write_enable_reg">XC1_q_b[14]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[14]_PORT_B_read_enable_reg">XC1_q_b[14]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[14]_clock_0">XC1_q_b[14]_clock_0</A>, <A HREF="#XC1_q_b[14]_clock_1">XC1_q_b[14]_clock_1</A>, <A HREF="#XC1_q_b[14]_clock_enable_0">XC1_q_b[14]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[14]">XC1_q_b[14]</A> = <A HREF="#XC1_q_b[14]_PORT_B_data_out">XC1_q_b[14]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[13]_PORT_A_data_in">XC2_q_b[13]_PORT_A_data_in</A> = <A HREF="#SC1L803">SC1L803</A>;
<P><A NAME="XC2_q_b[13]_PORT_A_data_in_reg">XC2_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[13]_PORT_A_data_in">XC2_q_b[13]_PORT_A_data_in</A>, XC2_q_b[13]_clock_0, , , );
<P><A NAME="XC2_q_b[13]_PORT_A_address">XC2_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[13]_PORT_A_address_reg">XC2_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[13]_PORT_A_address">XC2_q_b[13]_PORT_A_address</A>, XC2_q_b[13]_clock_0, , , );
<P><A NAME="XC2_q_b[13]_PORT_B_address">XC2_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[13]_PORT_B_address_reg">XC2_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[13]_PORT_B_address">XC2_q_b[13]_PORT_B_address</A>, XC2_q_b[13]_clock_1, , , );
<P><A NAME="XC2_q_b[13]_PORT_A_write_enable">XC2_q_b[13]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[13]_PORT_A_write_enable_reg">XC2_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[13]_PORT_A_write_enable">XC2_q_b[13]_PORT_A_write_enable</A>, XC2_q_b[13]_clock_0, , , );
<P><A NAME="XC2_q_b[13]_PORT_B_read_enable">XC2_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[13]_PORT_B_read_enable_reg">XC2_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[13]_PORT_B_read_enable">XC2_q_b[13]_PORT_B_read_enable</A>, XC2_q_b[13]_clock_1, , , );
<P><A NAME="XC2_q_b[13]_clock_0">XC2_q_b[13]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[13]_clock_1">XC2_q_b[13]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[13]_clock_enable_0">XC2_q_b[13]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[13]_PORT_B_data_out">XC2_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[13]_PORT_A_data_in_reg">XC2_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[13]_PORT_A_address_reg">XC2_q_b[13]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[13]_PORT_B_address_reg">XC2_q_b[13]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[13]_PORT_A_write_enable_reg">XC2_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[13]_PORT_B_read_enable_reg">XC2_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[13]_clock_0">XC2_q_b[13]_clock_0</A>, <A HREF="#XC2_q_b[13]_clock_1">XC2_q_b[13]_clock_1</A>, <A HREF="#XC2_q_b[13]_clock_enable_0">XC2_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[13]">XC2_q_b[13]</A> = <A HREF="#XC2_q_b[13]_PORT_B_data_out">XC2_q_b[13]_PORT_B_data_out</A>[0];


<P> --SC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
<P><A NAME="SC1L54_adder_eqn">SC1L54_adder_eqn</A> = ( <A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#SC1L31">SC1L31</A> );
<P><A NAME="SC1L54">SC1L54</A> = SUM(<A HREF="#SC1L54_adder_eqn">SC1L54_adder_eqn</A>);

<P> --SC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
<P><A NAME="SC1L55_adder_eqn">SC1L55_adder_eqn</A> = ( <A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#SC1L31">SC1L31</A> );
<P><A NAME="SC1L55">SC1L55</A> = CARRY(<A HREF="#SC1L55_adder_eqn">SC1L55_adder_eqn</A>);


<P> --XC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[13]_PORT_A_data_in">XC1_q_b[13]_PORT_A_data_in</A> = <A HREF="#SC1L803">SC1L803</A>;
<P><A NAME="XC1_q_b[13]_PORT_A_data_in_reg">XC1_q_b[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[13]_PORT_A_data_in">XC1_q_b[13]_PORT_A_data_in</A>, XC1_q_b[13]_clock_0, , , );
<P><A NAME="XC1_q_b[13]_PORT_A_address">XC1_q_b[13]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[13]_PORT_A_address_reg">XC1_q_b[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[13]_PORT_A_address">XC1_q_b[13]_PORT_A_address</A>, XC1_q_b[13]_clock_0, , , );
<P><A NAME="XC1_q_b[13]_PORT_B_address">XC1_q_b[13]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[13]_PORT_B_address_reg">XC1_q_b[13]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[13]_PORT_B_address">XC1_q_b[13]_PORT_B_address</A>, XC1_q_b[13]_clock_1, , , );
<P><A NAME="XC1_q_b[13]_PORT_A_write_enable">XC1_q_b[13]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[13]_PORT_A_write_enable_reg">XC1_q_b[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[13]_PORT_A_write_enable">XC1_q_b[13]_PORT_A_write_enable</A>, XC1_q_b[13]_clock_0, , , );
<P><A NAME="XC1_q_b[13]_PORT_B_read_enable">XC1_q_b[13]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[13]_PORT_B_read_enable_reg">XC1_q_b[13]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[13]_PORT_B_read_enable">XC1_q_b[13]_PORT_B_read_enable</A>, XC1_q_b[13]_clock_1, , , );
<P><A NAME="XC1_q_b[13]_clock_0">XC1_q_b[13]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[13]_clock_1">XC1_q_b[13]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[13]_clock_enable_0">XC1_q_b[13]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[13]_PORT_B_data_out">XC1_q_b[13]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[13]_PORT_A_data_in_reg">XC1_q_b[13]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[13]_PORT_A_address_reg">XC1_q_b[13]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[13]_PORT_B_address_reg">XC1_q_b[13]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[13]_PORT_A_write_enable_reg">XC1_q_b[13]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[13]_PORT_B_read_enable_reg">XC1_q_b[13]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[13]_clock_0">XC1_q_b[13]_clock_0</A>, <A HREF="#XC1_q_b[13]_clock_1">XC1_q_b[13]_clock_1</A>, <A HREF="#XC1_q_b[13]_clock_enable_0">XC1_q_b[13]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[13]">XC1_q_b[13]</A> = <A HREF="#XC1_q_b[13]_PORT_B_data_out">XC1_q_b[13]_PORT_B_data_out</A>[0];


<P> --SC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[9]">SC1_F_pc[9]</A> = DFFEAS(<A HREF="#SC1L642">SC1L642</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[10]">SC1_F_pc[10]</A> = DFFEAS(<A HREF="#SC1L643">SC1L643</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[13]">SC1_F_pc[13]</A> = DFFEAS(<A HREF="#SC1L646">SC1L646</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[11]">SC1_F_pc[11]</A> = DFFEAS(<A HREF="#SC1L644">SC1L644</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[1]">SC1_av_ld_byte0_data[1]</A> = DFFEAS(<A HREF="#GC1_src_data[1]">GC1_src_data[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1_av_ld_byte1_data[1]">SC1_av_ld_byte1_data[1]</A>,  ,  , <A HREF="#SC1L944">SC1L944</A>);


<P> --SC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> = DFFEAS(<A HREF="#SC1L306">SC1L306</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[2]">SC1_av_ld_byte0_data[2]</A> = DFFEAS(<A HREF="#GC1_src_data[2]">GC1_src_data[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1_av_ld_byte1_data[2]">SC1_av_ld_byte1_data[2]</A>,  ,  , <A HREF="#SC1L944">SC1L944</A>);


<P> --SC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[3]">SC1_av_ld_byte0_data[3]</A> = DFFEAS(<A HREF="#GC1_src_data[3]">GC1_src_data[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1_av_ld_byte1_data[3]">SC1_av_ld_byte1_data[3]</A>,  ,  , <A HREF="#SC1L944">SC1L944</A>);


<P> --SC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[4]">SC1_av_ld_byte0_data[4]</A> = DFFEAS(<A HREF="#GC1_src_data[4]">GC1_src_data[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1_av_ld_byte1_data[4]">SC1_av_ld_byte1_data[4]</A>,  ,  , <A HREF="#SC1L944">SC1L944</A>);


<P> --SC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[5]">SC1_av_ld_byte0_data[5]</A> = DFFEAS(<A HREF="#GC1_src_data[5]">GC1_src_data[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1_av_ld_byte1_data[5]">SC1_av_ld_byte1_data[5]</A>,  ,  , <A HREF="#SC1L944">SC1L944</A>);


<P> --SC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[6]">SC1_av_ld_byte0_data[6]</A> = DFFEAS(<A HREF="#GC1_src_data[6]">GC1_src_data[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1_av_ld_byte1_data[6]">SC1_av_ld_byte1_data[6]</A>,  ,  , <A HREF="#SC1L944">SC1L944</A>);


<P> --SC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[7]">SC1_av_ld_byte0_data[7]</A> = DFFEAS(<A HREF="#GC1_src_data[7]">GC1_src_data[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A>,  ,  , <A HREF="#SC1L944">SC1L944</A>);


<P> --DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
<P> --register power-up is low

<P><A NAME="DB1_count[0]">DB1_count[0]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L16">DB1L16</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[10]">DB1_td_shift[10]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#A1L12">A1L12</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
<P> --register power-up is low

<P><A NAME="DB1_count[8]">DB1_count[8]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_count[7]">DB1_count[7]</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --ND1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
<P> --register power-up is low

<P><A NAME="ND1_sr[3]">ND1_sr[3]</A> = DFFEAS(<A HREF="#ND1L59">ND1L59</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --AD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[1]">AD1_break_readreg[1]</A> = DFFEAS(<A HREF="#MD1_jdo[1]">MD1_jdo[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[1]">KD1_MonDReg[1]</A> = DFFEAS(<A HREF="#MD1_jdo[4]">MD1_jdo[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[1]">WD1_q_a[1]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --WD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[0]_PORT_A_data_in">WD1_q_a[0]_PORT_A_data_in</A> = <A HREF="#KD1L128">KD1L128</A>;
<P><A NAME="WD1_q_a[0]_PORT_A_data_in_reg">WD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[0]_PORT_A_data_in">WD1_q_a[0]_PORT_A_data_in</A>, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
<P><A NAME="WD1_q_a[0]_PORT_A_address">WD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[0]_PORT_A_address_reg">WD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[0]_PORT_A_address">WD1_q_a[0]_PORT_A_address</A>, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
<P><A NAME="WD1_q_a[0]_PORT_A_write_enable">WD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[0]_PORT_A_write_enable_reg">WD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[0]_PORT_A_write_enable">WD1_q_a[0]_PORT_A_write_enable</A>, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
<P><A NAME="WD1_q_a[0]_PORT_A_read_enable">WD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[0]_PORT_A_read_enable_reg">WD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[0]_PORT_A_read_enable">WD1_q_a[0]_PORT_A_read_enable</A>, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
<P><A NAME="WD1_q_a[0]_PORT_A_byte_mask">WD1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#KD1L123">KD1L123</A>;
<P><A NAME="WD1_q_a[0]_PORT_A_byte_mask_reg">WD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[0]_PORT_A_byte_mask">WD1_q_a[0]_PORT_A_byte_mask</A>, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
<P><A NAME="WD1_q_a[0]_clock_0">WD1_q_a[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[0]_clock_enable_0">WD1_q_a[0]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[0]_PORT_A_data_out">WD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[0]_PORT_A_data_in_reg">WD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[0]_PORT_A_address_reg">WD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[0]_PORT_A_write_enable_reg">WD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[0]_PORT_A_read_enable_reg">WD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[0]_PORT_A_byte_mask_reg">WD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[0]_clock_0">WD1_q_a[0]_clock_0</A>, , <A HREF="#WD1_q_a[0]_clock_enable_0">WD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[0]">WD1_q_a[0]</A> = <A HREF="#WD1_q_a[0]_PORT_A_data_out">WD1_q_a[0]_PORT_A_data_out</A>[0];


<P> --SC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[4]">SC1_E_shift_rot_cnt[4]</A> = DFFEAS(<A HREF="#SC1L193">SC1L193</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[3]">SC1_E_shift_rot_cnt[3]</A> = DFFEAS(<A HREF="#SC1L194">SC1L194</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> = DFFEAS(<A HREF="#SC1L195">SC1L195</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A> = DFFEAS(<A HREF="#SC1L196">SC1L196</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A> = DFFEAS(<A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1L386">SC1L386</A>,  ,  , !<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --YB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[0]">YB1_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#T1_ien_AF">T1_ien_AF</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[0]">NB2_q_b[0]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --XD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = <A HREF="#VB2L24">VB2L24</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[0]">XD1_q_a[0]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[0];


<P> --SC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
<P><A NAME="SC1L118_adder_eqn">SC1L118_adder_eqn</A> = ( <A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> ) + ( GND ) + ( <A HREF="#SC1L127">SC1L127</A> );
<P><A NAME="SC1L118">SC1L118</A> = SUM(<A HREF="#SC1L118_adder_eqn">SC1L118_adder_eqn</A>);


<P> --SC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[16]">SC1_E_src2[16]</A> = DFFEAS(<A HREF="#SC1L707">SC1L707</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[16]">SC1_E_src1[16]</A> = DFFEAS(<A HREF="#XC1_q_b[16]">XC1_q_b[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[1]">SC1_E_src1[1]</A> = DFFEAS(<A HREF="#XC1_q_b[1]">XC1_q_b[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[22]">SC1_E_src2[22]</A> = DFFEAS(<A HREF="#SC1L713">SC1L713</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[22]">SC1_E_src1[22]</A> = DFFEAS(<A HREF="#XC1_q_b[22]">XC1_q_b[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[21]">SC1_E_src2[21]</A> = DFFEAS(<A HREF="#SC1L712">SC1L712</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[21]">SC1_E_src1[21]</A> = DFFEAS(<A HREF="#XC1_q_b[21]">XC1_q_b[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[20]">SC1_E_src2[20]</A> = DFFEAS(<A HREF="#SC1L711">SC1L711</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[20]">SC1_E_src1[20]</A> = DFFEAS(<A HREF="#XC1_q_b[20]">XC1_q_b[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[19]">SC1_E_src2[19]</A> = DFFEAS(<A HREF="#SC1L710">SC1L710</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[19]">SC1_E_src1[19]</A> = DFFEAS(<A HREF="#XC1_q_b[19]">XC1_q_b[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[18]">SC1_E_src2[18]</A> = DFFEAS(<A HREF="#SC1L709">SC1L709</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[18]">SC1_E_src1[18]</A> = DFFEAS(<A HREF="#XC1_q_b[18]">XC1_q_b[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[17]">SC1_E_src2[17]</A> = DFFEAS(<A HREF="#SC1L708">SC1L708</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[17]">SC1_E_src1[17]</A> = DFFEAS(<A HREF="#XC1_q_b[17]">XC1_q_b[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[24]">SC1_E_src2[24]</A> = DFFEAS(<A HREF="#SC1L715">SC1L715</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[24]">SC1_E_src1[24]</A> = DFFEAS(<A HREF="#XC1_q_b[24]">XC1_q_b[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[23]">SC1_E_src2[23]</A> = DFFEAS(<A HREF="#SC1L714">SC1L714</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[23]">SC1_E_src1[23]</A> = DFFEAS(<A HREF="#XC1_q_b[23]">XC1_q_b[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[26]">SC1_E_src2[26]</A> = DFFEAS(<A HREF="#SC1L717">SC1L717</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[26]">SC1_E_src1[26]</A> = DFFEAS(<A HREF="#XC1_q_b[26]">XC1_q_b[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[25]">SC1_E_src2[25]</A> = DFFEAS(<A HREF="#SC1L716">SC1L716</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[25]">SC1_E_src1[25]</A> = DFFEAS(<A HREF="#XC1_q_b[25]">XC1_q_b[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[28]">SC1_E_src2[28]</A> = DFFEAS(<A HREF="#SC1L719">SC1L719</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[28]">SC1_E_src1[28]</A> = DFFEAS(<A HREF="#XC1_q_b[28]">XC1_q_b[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[27]">SC1_E_src2[27]</A> = DFFEAS(<A HREF="#SC1L718">SC1L718</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[27]">SC1_E_src1[27]</A> = DFFEAS(<A HREF="#XC1_q_b[27]">XC1_q_b[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[0]">SC1_E_src1[0]</A> = DFFEAS(<A HREF="#XC1_q_b[0]">XC1_q_b[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[31]">SC1_E_src1[31]</A> = DFFEAS(<A HREF="#XC1_q_b[31]">XC1_q_b[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[30]">SC1_E_src2[30]</A> = DFFEAS(<A HREF="#SC1L721">SC1L721</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[30]">SC1_E_src1[30]</A> = DFFEAS(<A HREF="#XC1_q_b[30]">XC1_q_b[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[29]">SC1_E_src2[29]</A> = DFFEAS(<A HREF="#SC1L720">SC1L720</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L723">SC1L723</A>,  );


<P> --SC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[29]">SC1_E_src1[29]</A> = DFFEAS(<A HREF="#XC1_q_b[29]">XC1_q_b[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L460">SC1L460</A>,  );


<P> --SC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
<P> --register power-up is low

<P><A NAME="SC1_W_estatus_reg">SC1_W_estatus_reg</A> = DFFEAS(<A HREF="#SC1L780">SC1L780</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>, <A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>);


<P> --SC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[0]">SC1_E_shift_rot_result[0]</A> = DFFEAS(<A HREF="#SC1L425">SC1L425</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
<P><A NAME="SC1L122_adder_eqn">SC1L122_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A>) ) + ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> ) + ( <A HREF="#SC1L131">SC1L131</A> );
<P><A NAME="SC1L122">SC1L122</A> = SUM(<A HREF="#SC1L122_adder_eqn">SC1L122_adder_eqn</A>);

<P> --SC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
<P><A NAME="SC1L123_adder_eqn">SC1L123_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A>) ) + ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> ) + ( <A HREF="#SC1L131">SC1L131</A> );
<P><A NAME="SC1L123">SC1L123</A> = CARRY(<A HREF="#SC1L123_adder_eqn">SC1L123_adder_eqn</A>);


<P> --XD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[22]_PORT_A_data_in">XD1_q_a[22]_PORT_A_data_in</A> = <A HREF="#VB2L25">VB2L25</A>;
<P><A NAME="XD1_q_a[22]_PORT_A_data_in_reg">XD1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[22]_PORT_A_data_in">XD1_q_a[22]_PORT_A_data_in</A>, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
<P><A NAME="XD1_q_a[22]_PORT_A_address">XD1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[22]_PORT_A_address_reg">XD1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[22]_PORT_A_address">XD1_q_a[22]_PORT_A_address</A>, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
<P><A NAME="XD1_q_a[22]_PORT_A_write_enable">XD1_q_a[22]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[22]_PORT_A_write_enable_reg">XD1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[22]_PORT_A_write_enable">XD1_q_a[22]_PORT_A_write_enable</A>, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
<P><A NAME="XD1_q_a[22]_PORT_A_read_enable">XD1_q_a[22]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[22]_PORT_A_read_enable_reg">XD1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[22]_PORT_A_read_enable">XD1_q_a[22]_PORT_A_read_enable</A>, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
<P><A NAME="XD1_q_a[22]_PORT_A_byte_mask">XD1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="XD1_q_a[22]_PORT_A_byte_mask_reg">XD1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[22]_PORT_A_byte_mask">XD1_q_a[22]_PORT_A_byte_mask</A>, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
<P><A NAME="XD1_q_a[22]_clock_0">XD1_q_a[22]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[22]_clock_enable_0">XD1_q_a[22]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[22]_PORT_A_data_out">XD1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[22]_PORT_A_data_in_reg">XD1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[22]_PORT_A_address_reg">XD1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[22]_PORT_A_write_enable_reg">XD1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[22]_PORT_A_read_enable_reg">XD1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[22]_PORT_A_byte_mask_reg">XD1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[22]_clock_0">XD1_q_a[22]_clock_0</A>, , <A HREF="#XD1_q_a[22]_clock_enable_0">XD1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[22]">XD1_q_a[22]</A> = <A HREF="#XD1_q_a[22]_PORT_A_data_out">XD1_q_a[22]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[23]_PORT_A_data_in">XD1_q_a[23]_PORT_A_data_in</A> = <A HREF="#VB2L26">VB2L26</A>;
<P><A NAME="XD1_q_a[23]_PORT_A_data_in_reg">XD1_q_a[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[23]_PORT_A_data_in">XD1_q_a[23]_PORT_A_data_in</A>, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
<P><A NAME="XD1_q_a[23]_PORT_A_address">XD1_q_a[23]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[23]_PORT_A_address_reg">XD1_q_a[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[23]_PORT_A_address">XD1_q_a[23]_PORT_A_address</A>, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
<P><A NAME="XD1_q_a[23]_PORT_A_write_enable">XD1_q_a[23]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[23]_PORT_A_write_enable_reg">XD1_q_a[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[23]_PORT_A_write_enable">XD1_q_a[23]_PORT_A_write_enable</A>, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
<P><A NAME="XD1_q_a[23]_PORT_A_read_enable">XD1_q_a[23]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[23]_PORT_A_read_enable_reg">XD1_q_a[23]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[23]_PORT_A_read_enable">XD1_q_a[23]_PORT_A_read_enable</A>, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
<P><A NAME="XD1_q_a[23]_PORT_A_byte_mask">XD1_q_a[23]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="XD1_q_a[23]_PORT_A_byte_mask_reg">XD1_q_a[23]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[23]_PORT_A_byte_mask">XD1_q_a[23]_PORT_A_byte_mask</A>, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
<P><A NAME="XD1_q_a[23]_clock_0">XD1_q_a[23]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[23]_clock_enable_0">XD1_q_a[23]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[23]_PORT_A_data_out">XD1_q_a[23]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[23]_PORT_A_data_in_reg">XD1_q_a[23]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[23]_PORT_A_address_reg">XD1_q_a[23]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[23]_PORT_A_write_enable_reg">XD1_q_a[23]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[23]_PORT_A_read_enable_reg">XD1_q_a[23]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[23]_PORT_A_byte_mask_reg">XD1_q_a[23]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[23]_clock_0">XD1_q_a[23]_clock_0</A>, , <A HREF="#XD1_q_a[23]_clock_enable_0">XD1_q_a[23]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[23]">XD1_q_a[23]</A> = <A HREF="#XD1_q_a[23]_PORT_A_data_out">XD1_q_a[23]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[24]_PORT_A_data_in">XD1_q_a[24]_PORT_A_data_in</A> = <A HREF="#VB2L27">VB2L27</A>;
<P><A NAME="XD1_q_a[24]_PORT_A_data_in_reg">XD1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[24]_PORT_A_data_in">XD1_q_a[24]_PORT_A_data_in</A>, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
<P><A NAME="XD1_q_a[24]_PORT_A_address">XD1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[24]_PORT_A_address_reg">XD1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[24]_PORT_A_address">XD1_q_a[24]_PORT_A_address</A>, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
<P><A NAME="XD1_q_a[24]_PORT_A_write_enable">XD1_q_a[24]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[24]_PORT_A_write_enable_reg">XD1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[24]_PORT_A_write_enable">XD1_q_a[24]_PORT_A_write_enable</A>, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
<P><A NAME="XD1_q_a[24]_PORT_A_read_enable">XD1_q_a[24]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[24]_PORT_A_read_enable_reg">XD1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[24]_PORT_A_read_enable">XD1_q_a[24]_PORT_A_read_enable</A>, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
<P><A NAME="XD1_q_a[24]_PORT_A_byte_mask">XD1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="XD1_q_a[24]_PORT_A_byte_mask_reg">XD1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[24]_PORT_A_byte_mask">XD1_q_a[24]_PORT_A_byte_mask</A>, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
<P><A NAME="XD1_q_a[24]_clock_0">XD1_q_a[24]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[24]_clock_enable_0">XD1_q_a[24]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[24]_PORT_A_data_out">XD1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[24]_PORT_A_data_in_reg">XD1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[24]_PORT_A_address_reg">XD1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[24]_PORT_A_write_enable_reg">XD1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[24]_PORT_A_read_enable_reg">XD1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[24]_PORT_A_byte_mask_reg">XD1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[24]_clock_0">XD1_q_a[24]_clock_0</A>, , <A HREF="#XD1_q_a[24]_clock_enable_0">XD1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[24]">XD1_q_a[24]</A> = <A HREF="#XD1_q_a[24]_PORT_A_data_out">XD1_q_a[24]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[25]_PORT_A_data_in">XD1_q_a[25]_PORT_A_data_in</A> = <A HREF="#VB2L28">VB2L28</A>;
<P><A NAME="XD1_q_a[25]_PORT_A_data_in_reg">XD1_q_a[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[25]_PORT_A_data_in">XD1_q_a[25]_PORT_A_data_in</A>, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
<P><A NAME="XD1_q_a[25]_PORT_A_address">XD1_q_a[25]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[25]_PORT_A_address_reg">XD1_q_a[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[25]_PORT_A_address">XD1_q_a[25]_PORT_A_address</A>, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
<P><A NAME="XD1_q_a[25]_PORT_A_write_enable">XD1_q_a[25]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[25]_PORT_A_write_enable_reg">XD1_q_a[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[25]_PORT_A_write_enable">XD1_q_a[25]_PORT_A_write_enable</A>, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
<P><A NAME="XD1_q_a[25]_PORT_A_read_enable">XD1_q_a[25]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[25]_PORT_A_read_enable_reg">XD1_q_a[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[25]_PORT_A_read_enable">XD1_q_a[25]_PORT_A_read_enable</A>, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
<P><A NAME="XD1_q_a[25]_PORT_A_byte_mask">XD1_q_a[25]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="XD1_q_a[25]_PORT_A_byte_mask_reg">XD1_q_a[25]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[25]_PORT_A_byte_mask">XD1_q_a[25]_PORT_A_byte_mask</A>, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
<P><A NAME="XD1_q_a[25]_clock_0">XD1_q_a[25]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[25]_clock_enable_0">XD1_q_a[25]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[25]_PORT_A_data_out">XD1_q_a[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[25]_PORT_A_data_in_reg">XD1_q_a[25]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[25]_PORT_A_address_reg">XD1_q_a[25]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[25]_PORT_A_write_enable_reg">XD1_q_a[25]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[25]_PORT_A_read_enable_reg">XD1_q_a[25]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[25]_PORT_A_byte_mask_reg">XD1_q_a[25]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[25]_clock_0">XD1_q_a[25]_clock_0</A>, , <A HREF="#XD1_q_a[25]_clock_enable_0">XD1_q_a[25]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[25]">XD1_q_a[25]</A> = <A HREF="#XD1_q_a[25]_PORT_A_data_out">XD1_q_a[25]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[26]_PORT_A_data_in">XD1_q_a[26]_PORT_A_data_in</A> = <A HREF="#VB2L29">VB2L29</A>;
<P><A NAME="XD1_q_a[26]_PORT_A_data_in_reg">XD1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[26]_PORT_A_data_in">XD1_q_a[26]_PORT_A_data_in</A>, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
<P><A NAME="XD1_q_a[26]_PORT_A_address">XD1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[26]_PORT_A_address_reg">XD1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[26]_PORT_A_address">XD1_q_a[26]_PORT_A_address</A>, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
<P><A NAME="XD1_q_a[26]_PORT_A_write_enable">XD1_q_a[26]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[26]_PORT_A_write_enable_reg">XD1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[26]_PORT_A_write_enable">XD1_q_a[26]_PORT_A_write_enable</A>, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
<P><A NAME="XD1_q_a[26]_PORT_A_read_enable">XD1_q_a[26]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[26]_PORT_A_read_enable_reg">XD1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[26]_PORT_A_read_enable">XD1_q_a[26]_PORT_A_read_enable</A>, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
<P><A NAME="XD1_q_a[26]_PORT_A_byte_mask">XD1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="XD1_q_a[26]_PORT_A_byte_mask_reg">XD1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[26]_PORT_A_byte_mask">XD1_q_a[26]_PORT_A_byte_mask</A>, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
<P><A NAME="XD1_q_a[26]_clock_0">XD1_q_a[26]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[26]_clock_enable_0">XD1_q_a[26]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[26]_PORT_A_data_out">XD1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[26]_PORT_A_data_in_reg">XD1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[26]_PORT_A_address_reg">XD1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[26]_PORT_A_write_enable_reg">XD1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[26]_PORT_A_read_enable_reg">XD1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[26]_PORT_A_byte_mask_reg">XD1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[26]_clock_0">XD1_q_a[26]_clock_0</A>, , <A HREF="#XD1_q_a[26]_clock_enable_0">XD1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[26]">XD1_q_a[26]</A> = <A HREF="#XD1_q_a[26]_PORT_A_data_out">XD1_q_a[26]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[11]_PORT_A_data_in">XD1_q_a[11]_PORT_A_data_in</A> = <A HREF="#VB2L30">VB2L30</A>;
<P><A NAME="XD1_q_a[11]_PORT_A_data_in_reg">XD1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[11]_PORT_A_data_in">XD1_q_a[11]_PORT_A_data_in</A>, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
<P><A NAME="XD1_q_a[11]_PORT_A_address">XD1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[11]_PORT_A_address_reg">XD1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[11]_PORT_A_address">XD1_q_a[11]_PORT_A_address</A>, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
<P><A NAME="XD1_q_a[11]_PORT_A_write_enable">XD1_q_a[11]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[11]_PORT_A_write_enable_reg">XD1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[11]_PORT_A_write_enable">XD1_q_a[11]_PORT_A_write_enable</A>, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
<P><A NAME="XD1_q_a[11]_PORT_A_read_enable">XD1_q_a[11]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[11]_PORT_A_read_enable_reg">XD1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[11]_PORT_A_read_enable">XD1_q_a[11]_PORT_A_read_enable</A>, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
<P><A NAME="XD1_q_a[11]_PORT_A_byte_mask">XD1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="XD1_q_a[11]_PORT_A_byte_mask_reg">XD1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[11]_PORT_A_byte_mask">XD1_q_a[11]_PORT_A_byte_mask</A>, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
<P><A NAME="XD1_q_a[11]_clock_0">XD1_q_a[11]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[11]_clock_enable_0">XD1_q_a[11]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[11]_PORT_A_data_out">XD1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[11]_PORT_A_data_in_reg">XD1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[11]_PORT_A_address_reg">XD1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[11]_PORT_A_write_enable_reg">XD1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[11]_PORT_A_read_enable_reg">XD1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[11]_PORT_A_byte_mask_reg">XD1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[11]_clock_0">XD1_q_a[11]_clock_0</A>, , <A HREF="#XD1_q_a[11]_clock_enable_0">XD1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[11]">XD1_q_a[11]</A> = <A HREF="#XD1_q_a[11]_PORT_A_data_out">XD1_q_a[11]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[12]_PORT_A_data_in">XD1_q_a[12]_PORT_A_data_in</A> = <A HREF="#VB2L31">VB2L31</A>;
<P><A NAME="XD1_q_a[12]_PORT_A_data_in_reg">XD1_q_a[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[12]_PORT_A_data_in">XD1_q_a[12]_PORT_A_data_in</A>, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
<P><A NAME="XD1_q_a[12]_PORT_A_address">XD1_q_a[12]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[12]_PORT_A_address_reg">XD1_q_a[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[12]_PORT_A_address">XD1_q_a[12]_PORT_A_address</A>, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
<P><A NAME="XD1_q_a[12]_PORT_A_write_enable">XD1_q_a[12]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[12]_PORT_A_write_enable_reg">XD1_q_a[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[12]_PORT_A_write_enable">XD1_q_a[12]_PORT_A_write_enable</A>, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
<P><A NAME="XD1_q_a[12]_PORT_A_read_enable">XD1_q_a[12]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[12]_PORT_A_read_enable_reg">XD1_q_a[12]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[12]_PORT_A_read_enable">XD1_q_a[12]_PORT_A_read_enable</A>, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
<P><A NAME="XD1_q_a[12]_PORT_A_byte_mask">XD1_q_a[12]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="XD1_q_a[12]_PORT_A_byte_mask_reg">XD1_q_a[12]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[12]_PORT_A_byte_mask">XD1_q_a[12]_PORT_A_byte_mask</A>, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
<P><A NAME="XD1_q_a[12]_clock_0">XD1_q_a[12]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[12]_clock_enable_0">XD1_q_a[12]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[12]_PORT_A_data_out">XD1_q_a[12]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[12]_PORT_A_data_in_reg">XD1_q_a[12]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[12]_PORT_A_address_reg">XD1_q_a[12]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[12]_PORT_A_write_enable_reg">XD1_q_a[12]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[12]_PORT_A_read_enable_reg">XD1_q_a[12]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[12]_PORT_A_byte_mask_reg">XD1_q_a[12]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[12]_clock_0">XD1_q_a[12]_clock_0</A>, , <A HREF="#XD1_q_a[12]_clock_enable_0">XD1_q_a[12]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[12]">XD1_q_a[12]</A> = <A HREF="#XD1_q_a[12]_PORT_A_data_out">XD1_q_a[12]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[13]_PORT_A_data_in">XD1_q_a[13]_PORT_A_data_in</A> = <A HREF="#VB2L32">VB2L32</A>;
<P><A NAME="XD1_q_a[13]_PORT_A_data_in_reg">XD1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[13]_PORT_A_data_in">XD1_q_a[13]_PORT_A_data_in</A>, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
<P><A NAME="XD1_q_a[13]_PORT_A_address">XD1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[13]_PORT_A_address_reg">XD1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[13]_PORT_A_address">XD1_q_a[13]_PORT_A_address</A>, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
<P><A NAME="XD1_q_a[13]_PORT_A_write_enable">XD1_q_a[13]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[13]_PORT_A_write_enable_reg">XD1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[13]_PORT_A_write_enable">XD1_q_a[13]_PORT_A_write_enable</A>, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
<P><A NAME="XD1_q_a[13]_PORT_A_read_enable">XD1_q_a[13]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[13]_PORT_A_read_enable_reg">XD1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[13]_PORT_A_read_enable">XD1_q_a[13]_PORT_A_read_enable</A>, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
<P><A NAME="XD1_q_a[13]_PORT_A_byte_mask">XD1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="XD1_q_a[13]_PORT_A_byte_mask_reg">XD1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[13]_PORT_A_byte_mask">XD1_q_a[13]_PORT_A_byte_mask</A>, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
<P><A NAME="XD1_q_a[13]_clock_0">XD1_q_a[13]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[13]_clock_enable_0">XD1_q_a[13]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[13]_PORT_A_data_out">XD1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[13]_PORT_A_data_in_reg">XD1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[13]_PORT_A_address_reg">XD1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[13]_PORT_A_write_enable_reg">XD1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[13]_PORT_A_read_enable_reg">XD1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[13]_PORT_A_byte_mask_reg">XD1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[13]_clock_0">XD1_q_a[13]_clock_0</A>, , <A HREF="#XD1_q_a[13]_clock_enable_0">XD1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[13]">XD1_q_a[13]</A> = <A HREF="#XD1_q_a[13]_PORT_A_data_out">XD1_q_a[13]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[14]_PORT_A_data_in">XD1_q_a[14]_PORT_A_data_in</A> = <A HREF="#VB2L33">VB2L33</A>;
<P><A NAME="XD1_q_a[14]_PORT_A_data_in_reg">XD1_q_a[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[14]_PORT_A_data_in">XD1_q_a[14]_PORT_A_data_in</A>, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
<P><A NAME="XD1_q_a[14]_PORT_A_address">XD1_q_a[14]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[14]_PORT_A_address_reg">XD1_q_a[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[14]_PORT_A_address">XD1_q_a[14]_PORT_A_address</A>, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
<P><A NAME="XD1_q_a[14]_PORT_A_write_enable">XD1_q_a[14]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[14]_PORT_A_write_enable_reg">XD1_q_a[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[14]_PORT_A_write_enable">XD1_q_a[14]_PORT_A_write_enable</A>, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
<P><A NAME="XD1_q_a[14]_PORT_A_read_enable">XD1_q_a[14]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[14]_PORT_A_read_enable_reg">XD1_q_a[14]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[14]_PORT_A_read_enable">XD1_q_a[14]_PORT_A_read_enable</A>, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
<P><A NAME="XD1_q_a[14]_PORT_A_byte_mask">XD1_q_a[14]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="XD1_q_a[14]_PORT_A_byte_mask_reg">XD1_q_a[14]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[14]_PORT_A_byte_mask">XD1_q_a[14]_PORT_A_byte_mask</A>, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
<P><A NAME="XD1_q_a[14]_clock_0">XD1_q_a[14]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[14]_clock_enable_0">XD1_q_a[14]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[14]_PORT_A_data_out">XD1_q_a[14]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[14]_PORT_A_data_in_reg">XD1_q_a[14]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[14]_PORT_A_address_reg">XD1_q_a[14]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[14]_PORT_A_write_enable_reg">XD1_q_a[14]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[14]_PORT_A_read_enable_reg">XD1_q_a[14]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[14]_PORT_A_byte_mask_reg">XD1_q_a[14]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[14]_clock_0">XD1_q_a[14]_clock_0</A>, , <A HREF="#XD1_q_a[14]_clock_enable_0">XD1_q_a[14]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[14]">XD1_q_a[14]</A> = <A HREF="#XD1_q_a[14]_PORT_A_data_out">XD1_q_a[14]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[15]_PORT_A_data_in">XD1_q_a[15]_PORT_A_data_in</A> = <A HREF="#VB2L34">VB2L34</A>;
<P><A NAME="XD1_q_a[15]_PORT_A_data_in_reg">XD1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[15]_PORT_A_data_in">XD1_q_a[15]_PORT_A_data_in</A>, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
<P><A NAME="XD1_q_a[15]_PORT_A_address">XD1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[15]_PORT_A_address_reg">XD1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[15]_PORT_A_address">XD1_q_a[15]_PORT_A_address</A>, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
<P><A NAME="XD1_q_a[15]_PORT_A_write_enable">XD1_q_a[15]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[15]_PORT_A_write_enable_reg">XD1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[15]_PORT_A_write_enable">XD1_q_a[15]_PORT_A_write_enable</A>, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
<P><A NAME="XD1_q_a[15]_PORT_A_read_enable">XD1_q_a[15]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[15]_PORT_A_read_enable_reg">XD1_q_a[15]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[15]_PORT_A_read_enable">XD1_q_a[15]_PORT_A_read_enable</A>, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
<P><A NAME="XD1_q_a[15]_PORT_A_byte_mask">XD1_q_a[15]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="XD1_q_a[15]_PORT_A_byte_mask_reg">XD1_q_a[15]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[15]_PORT_A_byte_mask">XD1_q_a[15]_PORT_A_byte_mask</A>, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
<P><A NAME="XD1_q_a[15]_clock_0">XD1_q_a[15]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[15]_clock_enable_0">XD1_q_a[15]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[15]_PORT_A_data_out">XD1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[15]_PORT_A_data_in_reg">XD1_q_a[15]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[15]_PORT_A_address_reg">XD1_q_a[15]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[15]_PORT_A_write_enable_reg">XD1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[15]_PORT_A_read_enable_reg">XD1_q_a[15]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[15]_PORT_A_byte_mask_reg">XD1_q_a[15]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[15]_clock_0">XD1_q_a[15]_clock_0</A>, , <A HREF="#XD1_q_a[15]_clock_enable_0">XD1_q_a[15]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[15]">XD1_q_a[15]</A> = <A HREF="#XD1_q_a[15]_PORT_A_data_out">XD1_q_a[15]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[16]_PORT_A_data_in">XD1_q_a[16]_PORT_A_data_in</A> = <A HREF="#VB2L35">VB2L35</A>;
<P><A NAME="XD1_q_a[16]_PORT_A_data_in_reg">XD1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[16]_PORT_A_data_in">XD1_q_a[16]_PORT_A_data_in</A>, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
<P><A NAME="XD1_q_a[16]_PORT_A_address">XD1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[16]_PORT_A_address_reg">XD1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[16]_PORT_A_address">XD1_q_a[16]_PORT_A_address</A>, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
<P><A NAME="XD1_q_a[16]_PORT_A_write_enable">XD1_q_a[16]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[16]_PORT_A_write_enable_reg">XD1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[16]_PORT_A_write_enable">XD1_q_a[16]_PORT_A_write_enable</A>, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
<P><A NAME="XD1_q_a[16]_PORT_A_read_enable">XD1_q_a[16]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[16]_PORT_A_read_enable_reg">XD1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[16]_PORT_A_read_enable">XD1_q_a[16]_PORT_A_read_enable</A>, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
<P><A NAME="XD1_q_a[16]_PORT_A_byte_mask">XD1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="XD1_q_a[16]_PORT_A_byte_mask_reg">XD1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[16]_PORT_A_byte_mask">XD1_q_a[16]_PORT_A_byte_mask</A>, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
<P><A NAME="XD1_q_a[16]_clock_0">XD1_q_a[16]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[16]_clock_enable_0">XD1_q_a[16]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[16]_PORT_A_data_out">XD1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[16]_PORT_A_data_in_reg">XD1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[16]_PORT_A_address_reg">XD1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[16]_PORT_A_write_enable_reg">XD1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[16]_PORT_A_read_enable_reg">XD1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[16]_PORT_A_byte_mask_reg">XD1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[16]_clock_0">XD1_q_a[16]_clock_0</A>, , <A HREF="#XD1_q_a[16]_clock_enable_0">XD1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[16]">XD1_q_a[16]</A> = <A HREF="#XD1_q_a[16]_PORT_A_data_out">XD1_q_a[16]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[1]_PORT_A_data_in">XD1_q_a[1]_PORT_A_data_in</A> = <A HREF="#VB2L36">VB2L36</A>;
<P><A NAME="XD1_q_a[1]_PORT_A_data_in_reg">XD1_q_a[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[1]_PORT_A_data_in">XD1_q_a[1]_PORT_A_data_in</A>, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
<P><A NAME="XD1_q_a[1]_PORT_A_address">XD1_q_a[1]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[1]_PORT_A_address_reg">XD1_q_a[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[1]_PORT_A_address">XD1_q_a[1]_PORT_A_address</A>, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
<P><A NAME="XD1_q_a[1]_PORT_A_write_enable">XD1_q_a[1]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[1]_PORT_A_write_enable_reg">XD1_q_a[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[1]_PORT_A_write_enable">XD1_q_a[1]_PORT_A_write_enable</A>, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
<P><A NAME="XD1_q_a[1]_PORT_A_read_enable">XD1_q_a[1]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[1]_PORT_A_read_enable_reg">XD1_q_a[1]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[1]_PORT_A_read_enable">XD1_q_a[1]_PORT_A_read_enable</A>, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
<P><A NAME="XD1_q_a[1]_PORT_A_byte_mask">XD1_q_a[1]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="XD1_q_a[1]_PORT_A_byte_mask_reg">XD1_q_a[1]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[1]_PORT_A_byte_mask">XD1_q_a[1]_PORT_A_byte_mask</A>, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
<P><A NAME="XD1_q_a[1]_clock_0">XD1_q_a[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[1]_clock_enable_0">XD1_q_a[1]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[1]_PORT_A_data_out">XD1_q_a[1]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[1]_PORT_A_data_in_reg">XD1_q_a[1]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[1]_PORT_A_address_reg">XD1_q_a[1]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[1]_PORT_A_write_enable_reg">XD1_q_a[1]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[1]_PORT_A_read_enable_reg">XD1_q_a[1]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[1]_PORT_A_byte_mask_reg">XD1_q_a[1]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[1]_clock_0">XD1_q_a[1]_clock_0</A>, , <A HREF="#XD1_q_a[1]_clock_enable_0">XD1_q_a[1]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[1]">XD1_q_a[1]</A> = <A HREF="#XD1_q_a[1]_PORT_A_data_out">XD1_q_a[1]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[2]_PORT_A_data_in">XD1_q_a[2]_PORT_A_data_in</A> = <A HREF="#VB2L37">VB2L37</A>;
<P><A NAME="XD1_q_a[2]_PORT_A_data_in_reg">XD1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[2]_PORT_A_data_in">XD1_q_a[2]_PORT_A_data_in</A>, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
<P><A NAME="XD1_q_a[2]_PORT_A_address">XD1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[2]_PORT_A_address_reg">XD1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[2]_PORT_A_address">XD1_q_a[2]_PORT_A_address</A>, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
<P><A NAME="XD1_q_a[2]_PORT_A_write_enable">XD1_q_a[2]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[2]_PORT_A_write_enable_reg">XD1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[2]_PORT_A_write_enable">XD1_q_a[2]_PORT_A_write_enable</A>, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
<P><A NAME="XD1_q_a[2]_PORT_A_read_enable">XD1_q_a[2]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[2]_PORT_A_read_enable_reg">XD1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[2]_PORT_A_read_enable">XD1_q_a[2]_PORT_A_read_enable</A>, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
<P><A NAME="XD1_q_a[2]_PORT_A_byte_mask">XD1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="XD1_q_a[2]_PORT_A_byte_mask_reg">XD1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[2]_PORT_A_byte_mask">XD1_q_a[2]_PORT_A_byte_mask</A>, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
<P><A NAME="XD1_q_a[2]_clock_0">XD1_q_a[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[2]_clock_enable_0">XD1_q_a[2]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[2]_PORT_A_data_out">XD1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[2]_PORT_A_data_in_reg">XD1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[2]_PORT_A_address_reg">XD1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[2]_PORT_A_write_enable_reg">XD1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[2]_PORT_A_read_enable_reg">XD1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[2]_PORT_A_byte_mask_reg">XD1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[2]_clock_0">XD1_q_a[2]_clock_0</A>, , <A HREF="#XD1_q_a[2]_clock_enable_0">XD1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[2]">XD1_q_a[2]</A> = <A HREF="#XD1_q_a[2]_PORT_A_data_out">XD1_q_a[2]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[3]_PORT_A_data_in">XD1_q_a[3]_PORT_A_data_in</A> = <A HREF="#VB2L38">VB2L38</A>;
<P><A NAME="XD1_q_a[3]_PORT_A_data_in_reg">XD1_q_a[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[3]_PORT_A_data_in">XD1_q_a[3]_PORT_A_data_in</A>, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
<P><A NAME="XD1_q_a[3]_PORT_A_address">XD1_q_a[3]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[3]_PORT_A_address_reg">XD1_q_a[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[3]_PORT_A_address">XD1_q_a[3]_PORT_A_address</A>, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
<P><A NAME="XD1_q_a[3]_PORT_A_write_enable">XD1_q_a[3]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[3]_PORT_A_write_enable_reg">XD1_q_a[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[3]_PORT_A_write_enable">XD1_q_a[3]_PORT_A_write_enable</A>, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
<P><A NAME="XD1_q_a[3]_PORT_A_read_enable">XD1_q_a[3]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[3]_PORT_A_read_enable_reg">XD1_q_a[3]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[3]_PORT_A_read_enable">XD1_q_a[3]_PORT_A_read_enable</A>, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
<P><A NAME="XD1_q_a[3]_PORT_A_byte_mask">XD1_q_a[3]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="XD1_q_a[3]_PORT_A_byte_mask_reg">XD1_q_a[3]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[3]_PORT_A_byte_mask">XD1_q_a[3]_PORT_A_byte_mask</A>, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
<P><A NAME="XD1_q_a[3]_clock_0">XD1_q_a[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[3]_clock_enable_0">XD1_q_a[3]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[3]_PORT_A_data_out">XD1_q_a[3]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[3]_PORT_A_data_in_reg">XD1_q_a[3]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[3]_PORT_A_address_reg">XD1_q_a[3]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[3]_PORT_A_write_enable_reg">XD1_q_a[3]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[3]_PORT_A_read_enable_reg">XD1_q_a[3]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[3]_PORT_A_byte_mask_reg">XD1_q_a[3]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[3]_clock_0">XD1_q_a[3]_clock_0</A>, , <A HREF="#XD1_q_a[3]_clock_enable_0">XD1_q_a[3]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[3]">XD1_q_a[3]</A> = <A HREF="#XD1_q_a[3]_PORT_A_data_out">XD1_q_a[3]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[4]_PORT_A_data_in">XD1_q_a[4]_PORT_A_data_in</A> = <A HREF="#VB2L39">VB2L39</A>;
<P><A NAME="XD1_q_a[4]_PORT_A_data_in_reg">XD1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[4]_PORT_A_data_in">XD1_q_a[4]_PORT_A_data_in</A>, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
<P><A NAME="XD1_q_a[4]_PORT_A_address">XD1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[4]_PORT_A_address_reg">XD1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[4]_PORT_A_address">XD1_q_a[4]_PORT_A_address</A>, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
<P><A NAME="XD1_q_a[4]_PORT_A_write_enable">XD1_q_a[4]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[4]_PORT_A_write_enable_reg">XD1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[4]_PORT_A_write_enable">XD1_q_a[4]_PORT_A_write_enable</A>, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
<P><A NAME="XD1_q_a[4]_PORT_A_read_enable">XD1_q_a[4]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[4]_PORT_A_read_enable_reg">XD1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[4]_PORT_A_read_enable">XD1_q_a[4]_PORT_A_read_enable</A>, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
<P><A NAME="XD1_q_a[4]_PORT_A_byte_mask">XD1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="XD1_q_a[4]_PORT_A_byte_mask_reg">XD1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[4]_PORT_A_byte_mask">XD1_q_a[4]_PORT_A_byte_mask</A>, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
<P><A NAME="XD1_q_a[4]_clock_0">XD1_q_a[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[4]_clock_enable_0">XD1_q_a[4]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[4]_PORT_A_data_out">XD1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[4]_PORT_A_data_in_reg">XD1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[4]_PORT_A_address_reg">XD1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[4]_PORT_A_write_enable_reg">XD1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[4]_PORT_A_read_enable_reg">XD1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[4]_PORT_A_byte_mask_reg">XD1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[4]_clock_0">XD1_q_a[4]_clock_0</A>, , <A HREF="#XD1_q_a[4]_clock_enable_0">XD1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[4]">XD1_q_a[4]</A> = <A HREF="#XD1_q_a[4]_PORT_A_data_out">XD1_q_a[4]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[5]_PORT_A_data_in">XD1_q_a[5]_PORT_A_data_in</A> = <A HREF="#VB2L40">VB2L40</A>;
<P><A NAME="XD1_q_a[5]_PORT_A_data_in_reg">XD1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[5]_PORT_A_data_in">XD1_q_a[5]_PORT_A_data_in</A>, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
<P><A NAME="XD1_q_a[5]_PORT_A_address">XD1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[5]_PORT_A_address_reg">XD1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[5]_PORT_A_address">XD1_q_a[5]_PORT_A_address</A>, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
<P><A NAME="XD1_q_a[5]_PORT_A_write_enable">XD1_q_a[5]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[5]_PORT_A_write_enable_reg">XD1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[5]_PORT_A_write_enable">XD1_q_a[5]_PORT_A_write_enable</A>, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
<P><A NAME="XD1_q_a[5]_PORT_A_read_enable">XD1_q_a[5]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[5]_PORT_A_read_enable_reg">XD1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[5]_PORT_A_read_enable">XD1_q_a[5]_PORT_A_read_enable</A>, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
<P><A NAME="XD1_q_a[5]_PORT_A_byte_mask">XD1_q_a[5]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="XD1_q_a[5]_PORT_A_byte_mask_reg">XD1_q_a[5]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[5]_PORT_A_byte_mask">XD1_q_a[5]_PORT_A_byte_mask</A>, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
<P><A NAME="XD1_q_a[5]_clock_0">XD1_q_a[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[5]_clock_enable_0">XD1_q_a[5]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[5]_PORT_A_data_out">XD1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[5]_PORT_A_data_in_reg">XD1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[5]_PORT_A_address_reg">XD1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[5]_PORT_A_write_enable_reg">XD1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[5]_PORT_A_read_enable_reg">XD1_q_a[5]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[5]_PORT_A_byte_mask_reg">XD1_q_a[5]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[5]_clock_0">XD1_q_a[5]_clock_0</A>, , <A HREF="#XD1_q_a[5]_clock_enable_0">XD1_q_a[5]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[5]">XD1_q_a[5]</A> = <A HREF="#XD1_q_a[5]_PORT_A_data_out">XD1_q_a[5]_PORT_A_data_out</A>[0];


<P> --SC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[1]">SC1_F_pc[1]</A> = DFFEAS(<A HREF="#SC1L635">SC1L635</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --XD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[7]_PORT_A_data_in">XD1_q_a[7]_PORT_A_data_in</A> = <A HREF="#VB2L41">VB2L41</A>;
<P><A NAME="XD1_q_a[7]_PORT_A_data_in_reg">XD1_q_a[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[7]_PORT_A_data_in">XD1_q_a[7]_PORT_A_data_in</A>, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
<P><A NAME="XD1_q_a[7]_PORT_A_address">XD1_q_a[7]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[7]_PORT_A_address_reg">XD1_q_a[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[7]_PORT_A_address">XD1_q_a[7]_PORT_A_address</A>, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
<P><A NAME="XD1_q_a[7]_PORT_A_write_enable">XD1_q_a[7]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[7]_PORT_A_write_enable_reg">XD1_q_a[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[7]_PORT_A_write_enable">XD1_q_a[7]_PORT_A_write_enable</A>, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
<P><A NAME="XD1_q_a[7]_PORT_A_read_enable">XD1_q_a[7]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[7]_PORT_A_read_enable_reg">XD1_q_a[7]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[7]_PORT_A_read_enable">XD1_q_a[7]_PORT_A_read_enable</A>, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
<P><A NAME="XD1_q_a[7]_PORT_A_byte_mask">XD1_q_a[7]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="XD1_q_a[7]_PORT_A_byte_mask_reg">XD1_q_a[7]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[7]_PORT_A_byte_mask">XD1_q_a[7]_PORT_A_byte_mask</A>, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
<P><A NAME="XD1_q_a[7]_clock_0">XD1_q_a[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[7]_clock_enable_0">XD1_q_a[7]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[7]_PORT_A_data_out">XD1_q_a[7]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[7]_PORT_A_data_in_reg">XD1_q_a[7]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[7]_PORT_A_address_reg">XD1_q_a[7]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[7]_PORT_A_write_enable_reg">XD1_q_a[7]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[7]_PORT_A_read_enable_reg">XD1_q_a[7]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[7]_PORT_A_byte_mask_reg">XD1_q_a[7]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[7]_clock_0">XD1_q_a[7]_clock_0</A>, , <A HREF="#XD1_q_a[7]_clock_enable_0">XD1_q_a[7]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[7]">XD1_q_a[7]</A> = <A HREF="#XD1_q_a[7]_PORT_A_data_out">XD1_q_a[7]_PORT_A_data_out</A>[0];


<P> --SC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[27]">SC1_D_iw[27]</A> = DFFEAS(<A HREF="#SC1L614">SC1L614</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[28]">SC1_D_iw[28]</A> = DFFEAS(<A HREF="#SC1L615">SC1L615</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[29]">SC1_D_iw[29]</A> = DFFEAS(<A HREF="#SC1L616">SC1L616</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[30]">SC1_D_iw[30]</A> = DFFEAS(<A HREF="#SC1L617">SC1L617</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --SC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[31]">SC1_D_iw[31]</A> = DFFEAS(<A HREF="#SC1L618">SC1L618</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  , <A HREF="#SC1L994">SC1L994</A>,  );


<P> --XD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[9]_PORT_A_data_in">XD1_q_a[9]_PORT_A_data_in</A> = <A HREF="#VB2L42">VB2L42</A>;
<P><A NAME="XD1_q_a[9]_PORT_A_data_in_reg">XD1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[9]_PORT_A_data_in">XD1_q_a[9]_PORT_A_data_in</A>, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
<P><A NAME="XD1_q_a[9]_PORT_A_address">XD1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[9]_PORT_A_address_reg">XD1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[9]_PORT_A_address">XD1_q_a[9]_PORT_A_address</A>, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
<P><A NAME="XD1_q_a[9]_PORT_A_write_enable">XD1_q_a[9]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[9]_PORT_A_write_enable_reg">XD1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[9]_PORT_A_write_enable">XD1_q_a[9]_PORT_A_write_enable</A>, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
<P><A NAME="XD1_q_a[9]_PORT_A_read_enable">XD1_q_a[9]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[9]_PORT_A_read_enable_reg">XD1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[9]_PORT_A_read_enable">XD1_q_a[9]_PORT_A_read_enable</A>, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
<P><A NAME="XD1_q_a[9]_PORT_A_byte_mask">XD1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="XD1_q_a[9]_PORT_A_byte_mask_reg">XD1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[9]_PORT_A_byte_mask">XD1_q_a[9]_PORT_A_byte_mask</A>, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
<P><A NAME="XD1_q_a[9]_clock_0">XD1_q_a[9]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[9]_clock_enable_0">XD1_q_a[9]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[9]_PORT_A_data_out">XD1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[9]_PORT_A_data_in_reg">XD1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[9]_PORT_A_address_reg">XD1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[9]_PORT_A_write_enable_reg">XD1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[9]_PORT_A_read_enable_reg">XD1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[9]_PORT_A_byte_mask_reg">XD1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[9]_clock_0">XD1_q_a[9]_clock_0</A>, , <A HREF="#XD1_q_a[9]_clock_enable_0">XD1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[9]">XD1_q_a[9]</A> = <A HREF="#XD1_q_a[9]_PORT_A_data_out">XD1_q_a[9]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = <A HREF="#VB2L43">VB2L43</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[8]">XD1_q_a[8]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[0];


<P> --SC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[0]">SC1_F_pc[0]</A> = DFFEAS(<A HREF="#SC1L634">SC1L634</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --XD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[6]_PORT_A_data_in">XD1_q_a[6]_PORT_A_data_in</A> = <A HREF="#VB2L44">VB2L44</A>;
<P><A NAME="XD1_q_a[6]_PORT_A_data_in_reg">XD1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[6]_PORT_A_data_in">XD1_q_a[6]_PORT_A_data_in</A>, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
<P><A NAME="XD1_q_a[6]_PORT_A_address">XD1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[6]_PORT_A_address_reg">XD1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[6]_PORT_A_address">XD1_q_a[6]_PORT_A_address</A>, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
<P><A NAME="XD1_q_a[6]_PORT_A_write_enable">XD1_q_a[6]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[6]_PORT_A_write_enable_reg">XD1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[6]_PORT_A_write_enable">XD1_q_a[6]_PORT_A_write_enable</A>, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
<P><A NAME="XD1_q_a[6]_PORT_A_read_enable">XD1_q_a[6]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[6]_PORT_A_read_enable_reg">XD1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[6]_PORT_A_read_enable">XD1_q_a[6]_PORT_A_read_enable</A>, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
<P><A NAME="XD1_q_a[6]_PORT_A_byte_mask">XD1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="XD1_q_a[6]_PORT_A_byte_mask_reg">XD1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[6]_PORT_A_byte_mask">XD1_q_a[6]_PORT_A_byte_mask</A>, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
<P><A NAME="XD1_q_a[6]_clock_0">XD1_q_a[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[6]_clock_enable_0">XD1_q_a[6]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[6]_PORT_A_data_out">XD1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[6]_PORT_A_data_in_reg">XD1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[6]_PORT_A_address_reg">XD1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[6]_PORT_A_write_enable_reg">XD1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[6]_PORT_A_read_enable_reg">XD1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[6]_PORT_A_byte_mask_reg">XD1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[6]_clock_0">XD1_q_a[6]_clock_0</A>, , <A HREF="#XD1_q_a[6]_clock_enable_0">XD1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[6]">XD1_q_a[6]</A> = <A HREF="#XD1_q_a[6]_PORT_A_data_out">XD1_q_a[6]_PORT_A_data_out</A>[0];


<P> --SC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[2]">SC1_F_pc[2]</A> = DFFEAS(<A HREF="#SC1L636">SC1L636</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --XD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[10]_PORT_A_data_in">XD1_q_a[10]_PORT_A_data_in</A> = <A HREF="#VB2L45">VB2L45</A>;
<P><A NAME="XD1_q_a[10]_PORT_A_data_in_reg">XD1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[10]_PORT_A_data_in">XD1_q_a[10]_PORT_A_data_in</A>, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
<P><A NAME="XD1_q_a[10]_PORT_A_address">XD1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[10]_PORT_A_address_reg">XD1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[10]_PORT_A_address">XD1_q_a[10]_PORT_A_address</A>, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
<P><A NAME="XD1_q_a[10]_PORT_A_write_enable">XD1_q_a[10]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[10]_PORT_A_write_enable_reg">XD1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[10]_PORT_A_write_enable">XD1_q_a[10]_PORT_A_write_enable</A>, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
<P><A NAME="XD1_q_a[10]_PORT_A_read_enable">XD1_q_a[10]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[10]_PORT_A_read_enable_reg">XD1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[10]_PORT_A_read_enable">XD1_q_a[10]_PORT_A_read_enable</A>, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
<P><A NAME="XD1_q_a[10]_PORT_A_byte_mask">XD1_q_a[10]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="XD1_q_a[10]_PORT_A_byte_mask_reg">XD1_q_a[10]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[10]_PORT_A_byte_mask">XD1_q_a[10]_PORT_A_byte_mask</A>, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
<P><A NAME="XD1_q_a[10]_clock_0">XD1_q_a[10]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[10]_clock_enable_0">XD1_q_a[10]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[10]_PORT_A_data_out">XD1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[10]_PORT_A_data_in_reg">XD1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[10]_PORT_A_address_reg">XD1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[10]_PORT_A_write_enable_reg">XD1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[10]_PORT_A_read_enable_reg">XD1_q_a[10]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[10]_PORT_A_byte_mask_reg">XD1_q_a[10]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[10]_clock_0">XD1_q_a[10]_clock_0</A>, , <A HREF="#XD1_q_a[10]_clock_enable_0">XD1_q_a[10]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[10]">XD1_q_a[10]</A> = <A HREF="#XD1_q_a[10]_PORT_A_data_out">XD1_q_a[10]_PORT_A_data_out</A>[0];


<P> --SC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[3]">SC1_F_pc[3]</A> = DFFEAS(<A HREF="#SC1L647">SC1L647</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>, VCC,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>);


<P> --SC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[5]">SC1_F_pc[5]</A> = DFFEAS(<A HREF="#SC1L638">SC1L638</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[4]">SC1_F_pc[4]</A> = DFFEAS(<A HREF="#SC1L637">SC1L637</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --XD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[17]_PORT_A_data_in">XD1_q_a[17]_PORT_A_data_in</A> = <A HREF="#VB2L46">VB2L46</A>;
<P><A NAME="XD1_q_a[17]_PORT_A_data_in_reg">XD1_q_a[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[17]_PORT_A_data_in">XD1_q_a[17]_PORT_A_data_in</A>, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
<P><A NAME="XD1_q_a[17]_PORT_A_address">XD1_q_a[17]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[17]_PORT_A_address_reg">XD1_q_a[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[17]_PORT_A_address">XD1_q_a[17]_PORT_A_address</A>, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
<P><A NAME="XD1_q_a[17]_PORT_A_write_enable">XD1_q_a[17]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[17]_PORT_A_write_enable_reg">XD1_q_a[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[17]_PORT_A_write_enable">XD1_q_a[17]_PORT_A_write_enable</A>, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
<P><A NAME="XD1_q_a[17]_PORT_A_read_enable">XD1_q_a[17]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[17]_PORT_A_read_enable_reg">XD1_q_a[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[17]_PORT_A_read_enable">XD1_q_a[17]_PORT_A_read_enable</A>, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
<P><A NAME="XD1_q_a[17]_PORT_A_byte_mask">XD1_q_a[17]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="XD1_q_a[17]_PORT_A_byte_mask_reg">XD1_q_a[17]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[17]_PORT_A_byte_mask">XD1_q_a[17]_PORT_A_byte_mask</A>, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
<P><A NAME="XD1_q_a[17]_clock_0">XD1_q_a[17]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[17]_clock_enable_0">XD1_q_a[17]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[17]_PORT_A_data_out">XD1_q_a[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[17]_PORT_A_data_in_reg">XD1_q_a[17]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[17]_PORT_A_address_reg">XD1_q_a[17]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[17]_PORT_A_write_enable_reg">XD1_q_a[17]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[17]_PORT_A_read_enable_reg">XD1_q_a[17]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[17]_PORT_A_byte_mask_reg">XD1_q_a[17]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[17]_clock_0">XD1_q_a[17]_clock_0</A>, , <A HREF="#XD1_q_a[17]_clock_enable_0">XD1_q_a[17]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[17]">XD1_q_a[17]</A> = <A HREF="#XD1_q_a[17]_PORT_A_data_out">XD1_q_a[17]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[18]_PORT_A_data_in">XD1_q_a[18]_PORT_A_data_in</A> = <A HREF="#VB2L47">VB2L47</A>;
<P><A NAME="XD1_q_a[18]_PORT_A_data_in_reg">XD1_q_a[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[18]_PORT_A_data_in">XD1_q_a[18]_PORT_A_data_in</A>, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
<P><A NAME="XD1_q_a[18]_PORT_A_address">XD1_q_a[18]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[18]_PORT_A_address_reg">XD1_q_a[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[18]_PORT_A_address">XD1_q_a[18]_PORT_A_address</A>, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
<P><A NAME="XD1_q_a[18]_PORT_A_write_enable">XD1_q_a[18]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[18]_PORT_A_write_enable_reg">XD1_q_a[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[18]_PORT_A_write_enable">XD1_q_a[18]_PORT_A_write_enable</A>, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
<P><A NAME="XD1_q_a[18]_PORT_A_read_enable">XD1_q_a[18]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[18]_PORT_A_read_enable_reg">XD1_q_a[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[18]_PORT_A_read_enable">XD1_q_a[18]_PORT_A_read_enable</A>, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
<P><A NAME="XD1_q_a[18]_PORT_A_byte_mask">XD1_q_a[18]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="XD1_q_a[18]_PORT_A_byte_mask_reg">XD1_q_a[18]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[18]_PORT_A_byte_mask">XD1_q_a[18]_PORT_A_byte_mask</A>, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
<P><A NAME="XD1_q_a[18]_clock_0">XD1_q_a[18]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[18]_clock_enable_0">XD1_q_a[18]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[18]_PORT_A_data_out">XD1_q_a[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[18]_PORT_A_data_in_reg">XD1_q_a[18]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[18]_PORT_A_address_reg">XD1_q_a[18]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[18]_PORT_A_write_enable_reg">XD1_q_a[18]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[18]_PORT_A_read_enable_reg">XD1_q_a[18]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[18]_PORT_A_byte_mask_reg">XD1_q_a[18]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[18]_clock_0">XD1_q_a[18]_clock_0</A>, , <A HREF="#XD1_q_a[18]_clock_enable_0">XD1_q_a[18]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[18]">XD1_q_a[18]</A> = <A HREF="#XD1_q_a[18]_PORT_A_data_out">XD1_q_a[18]_PORT_A_data_out</A>[0];


<P> --SC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[6]">SC1_F_pc[6]</A> = DFFEAS(<A HREF="#SC1L639">SC1L639</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[7]">SC1_F_pc[7]</A> = DFFEAS(<A HREF="#SC1L640">SC1L640</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[8]">SC1_F_pc[8]</A> = DFFEAS(<A HREF="#SC1L641">SC1L641</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A> = DFFEAS(<A HREF="#SC1L442">SC1L442</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[17]">SC1_E_src1[17]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --XD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[19]_PORT_A_data_in">XD1_q_a[19]_PORT_A_data_in</A> = <A HREF="#VB2L48">VB2L48</A>;
<P><A NAME="XD1_q_a[19]_PORT_A_data_in_reg">XD1_q_a[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[19]_PORT_A_data_in">XD1_q_a[19]_PORT_A_data_in</A>, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
<P><A NAME="XD1_q_a[19]_PORT_A_address">XD1_q_a[19]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[19]_PORT_A_address_reg">XD1_q_a[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[19]_PORT_A_address">XD1_q_a[19]_PORT_A_address</A>, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
<P><A NAME="XD1_q_a[19]_PORT_A_write_enable">XD1_q_a[19]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[19]_PORT_A_write_enable_reg">XD1_q_a[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[19]_PORT_A_write_enable">XD1_q_a[19]_PORT_A_write_enable</A>, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
<P><A NAME="XD1_q_a[19]_PORT_A_read_enable">XD1_q_a[19]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[19]_PORT_A_read_enable_reg">XD1_q_a[19]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[19]_PORT_A_read_enable">XD1_q_a[19]_PORT_A_read_enable</A>, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
<P><A NAME="XD1_q_a[19]_PORT_A_byte_mask">XD1_q_a[19]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="XD1_q_a[19]_PORT_A_byte_mask_reg">XD1_q_a[19]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[19]_PORT_A_byte_mask">XD1_q_a[19]_PORT_A_byte_mask</A>, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
<P><A NAME="XD1_q_a[19]_clock_0">XD1_q_a[19]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[19]_clock_enable_0">XD1_q_a[19]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[19]_PORT_A_data_out">XD1_q_a[19]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[19]_PORT_A_data_in_reg">XD1_q_a[19]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[19]_PORT_A_address_reg">XD1_q_a[19]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[19]_PORT_A_write_enable_reg">XD1_q_a[19]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[19]_PORT_A_read_enable_reg">XD1_q_a[19]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[19]_PORT_A_byte_mask_reg">XD1_q_a[19]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[19]_clock_0">XD1_q_a[19]_clock_0</A>, , <A HREF="#XD1_q_a[19]_clock_enable_0">XD1_q_a[19]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[19]">XD1_q_a[19]</A> = <A HREF="#XD1_q_a[19]_PORT_A_data_out">XD1_q_a[19]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[21]_PORT_A_data_in">XD1_q_a[21]_PORT_A_data_in</A> = <A HREF="#VB2L49">VB2L49</A>;
<P><A NAME="XD1_q_a[21]_PORT_A_data_in_reg">XD1_q_a[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[21]_PORT_A_data_in">XD1_q_a[21]_PORT_A_data_in</A>, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
<P><A NAME="XD1_q_a[21]_PORT_A_address">XD1_q_a[21]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[21]_PORT_A_address_reg">XD1_q_a[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[21]_PORT_A_address">XD1_q_a[21]_PORT_A_address</A>, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
<P><A NAME="XD1_q_a[21]_PORT_A_write_enable">XD1_q_a[21]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[21]_PORT_A_write_enable_reg">XD1_q_a[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[21]_PORT_A_write_enable">XD1_q_a[21]_PORT_A_write_enable</A>, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
<P><A NAME="XD1_q_a[21]_PORT_A_read_enable">XD1_q_a[21]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[21]_PORT_A_read_enable_reg">XD1_q_a[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[21]_PORT_A_read_enable">XD1_q_a[21]_PORT_A_read_enable</A>, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
<P><A NAME="XD1_q_a[21]_PORT_A_byte_mask">XD1_q_a[21]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="XD1_q_a[21]_PORT_A_byte_mask_reg">XD1_q_a[21]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[21]_PORT_A_byte_mask">XD1_q_a[21]_PORT_A_byte_mask</A>, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
<P><A NAME="XD1_q_a[21]_clock_0">XD1_q_a[21]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[21]_clock_enable_0">XD1_q_a[21]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[21]_PORT_A_data_out">XD1_q_a[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[21]_PORT_A_data_in_reg">XD1_q_a[21]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[21]_PORT_A_address_reg">XD1_q_a[21]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[21]_PORT_A_write_enable_reg">XD1_q_a[21]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[21]_PORT_A_read_enable_reg">XD1_q_a[21]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[21]_PORT_A_byte_mask_reg">XD1_q_a[21]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[21]_clock_0">XD1_q_a[21]_clock_0</A>, , <A HREF="#XD1_q_a[21]_clock_enable_0">XD1_q_a[21]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[21]">XD1_q_a[21]</A> = <A HREF="#XD1_q_a[21]_PORT_A_data_out">XD1_q_a[21]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[20]_PORT_A_data_in">XD1_q_a[20]_PORT_A_data_in</A> = <A HREF="#VB2L50">VB2L50</A>;
<P><A NAME="XD1_q_a[20]_PORT_A_data_in_reg">XD1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[20]_PORT_A_data_in">XD1_q_a[20]_PORT_A_data_in</A>, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
<P><A NAME="XD1_q_a[20]_PORT_A_address">XD1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[20]_PORT_A_address_reg">XD1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[20]_PORT_A_address">XD1_q_a[20]_PORT_A_address</A>, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
<P><A NAME="XD1_q_a[20]_PORT_A_write_enable">XD1_q_a[20]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[20]_PORT_A_write_enable_reg">XD1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[20]_PORT_A_write_enable">XD1_q_a[20]_PORT_A_write_enable</A>, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
<P><A NAME="XD1_q_a[20]_PORT_A_read_enable">XD1_q_a[20]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[20]_PORT_A_read_enable_reg">XD1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[20]_PORT_A_read_enable">XD1_q_a[20]_PORT_A_read_enable</A>, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
<P><A NAME="XD1_q_a[20]_PORT_A_byte_mask">XD1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="XD1_q_a[20]_PORT_A_byte_mask_reg">XD1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[20]_PORT_A_byte_mask">XD1_q_a[20]_PORT_A_byte_mask</A>, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
<P><A NAME="XD1_q_a[20]_clock_0">XD1_q_a[20]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[20]_clock_enable_0">XD1_q_a[20]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[20]_PORT_A_data_out">XD1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[20]_PORT_A_data_in_reg">XD1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[20]_PORT_A_address_reg">XD1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[20]_PORT_A_write_enable_reg">XD1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[20]_PORT_A_read_enable_reg">XD1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[20]_PORT_A_byte_mask_reg">XD1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[20]_clock_0">XD1_q_a[20]_clock_0</A>, , <A HREF="#XD1_q_a[20]_clock_enable_0">XD1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[20]">XD1_q_a[20]</A> = <A HREF="#XD1_q_a[20]_PORT_A_data_out">XD1_q_a[20]_PORT_A_data_out</A>[0];


<P> --KD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
<P><A NAME="KD1L2_adder_eqn">KD1L2_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[10]">KD1_MonAReg[10]</A> ) + ( VCC ) + ( <A HREF="#KD1L8">KD1L8</A> );
<P><A NAME="KD1L2">KD1L2</A> = SUM(<A HREF="#KD1L2_adder_eqn">KD1L2_adder_eqn</A>);


<P> --YB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[1]">YB1_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#T1_ien_AE">T1_ien_AE</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[1]">NB2_q_b[1]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[2]">YB1_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#A1L76">A1L76</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[2]">NB2_q_b[2]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[3]">YB1_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#A1L76">A1L76</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[3]">NB2_q_b[3]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[4]">YB1_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#A1L76">A1L76</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[4]">NB2_q_b[4]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[5]">YB1_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#A1L76">A1L76</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[5]">NB2_q_b[5]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[6]">YB1_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#A1L76">A1L76</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[6]">NB2_q_b[6]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[7]">YB1_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#A1L76">A1L76</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[7]">NB2_q_b[7]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --NB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB1_q_b[7]_PORT_A_data_in">NB1_q_b[7]_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>;
<P><A NAME="NB1_q_b[7]_PORT_A_data_in_reg">NB1_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB1_q_b[7]_PORT_A_data_in">NB1_q_b[7]_PORT_A_data_in</A>, NB1_q_b[7]_clock_0, , , );
<P><A NAME="NB1_q_b[7]_PORT_A_address">NB1_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[7]_PORT_A_address_reg">NB1_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB1_q_b[7]_PORT_A_address">NB1_q_b[7]_PORT_A_address</A>, NB1_q_b[7]_clock_0, , , );
<P><A NAME="NB1_q_b[7]_PORT_B_address">NB1_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[7]_PORT_B_address_reg">NB1_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB1_q_b[7]_PORT_B_address">NB1_q_b[7]_PORT_B_address</A>, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
<P><A NAME="NB1_q_b[7]_PORT_A_write_enable">NB1_q_b[7]_PORT_A_write_enable</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[7]_PORT_A_write_enable_reg">NB1_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[7]_PORT_A_write_enable">NB1_q_b[7]_PORT_A_write_enable</A>, NB1_q_b[7]_clock_0, , , );
<P><A NAME="NB1_q_b[7]_PORT_B_read_enable">NB1_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB1_q_b[7]_PORT_B_read_enable_reg">NB1_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[7]_PORT_B_read_enable">NB1_q_b[7]_PORT_B_read_enable</A>, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
<P><A NAME="NB1_q_b[7]_clock_0">NB1_q_b[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[7]_clock_1">NB1_q_b[7]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[7]_clock_enable_0">NB1_q_b[7]_clock_enable_0</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[7]_clock_enable_1">NB1_q_b[7]_clock_enable_1</A> = <A HREF="#T1L83">T1L83</A>;
<P><A NAME="NB1_q_b[7]_PORT_B_data_out">NB1_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB1_q_b[7]_PORT_A_data_in_reg">NB1_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#NB1_q_b[7]_PORT_A_address_reg">NB1_q_b[7]_PORT_A_address_reg</A>, <A HREF="#NB1_q_b[7]_PORT_B_address_reg">NB1_q_b[7]_PORT_B_address_reg</A>, <A HREF="#NB1_q_b[7]_PORT_A_write_enable_reg">NB1_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB1_q_b[7]_PORT_B_read_enable_reg">NB1_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB1_q_b[7]_clock_0">NB1_q_b[7]_clock_0</A>, <A HREF="#NB1_q_b[7]_clock_1">NB1_q_b[7]_clock_1</A>, <A HREF="#NB1_q_b[7]_clock_enable_0">NB1_q_b[7]_clock_enable_0</A>, <A HREF="#NB1_q_b[7]_clock_enable_1">NB1_q_b[7]_clock_enable_1</A>, , , , );
<P><A NAME="NB1_q_b[7]">NB1_q_b[7]</A> = <A HREF="#NB1_q_b[7]_PORT_B_data_out">NB1_q_b[7]_PORT_B_data_out</A>[0];


<P> --DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
<P> --register power-up is low

<P><A NAME="DB1_count[7]">DB1_count[7]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_count[6]">DB1_count[6]</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --ND1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
<P> --register power-up is low

<P><A NAME="ND1_sr[4]">ND1_sr[4]</A> = DFFEAS(<A HREF="#ND1L60">ND1L60</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --AD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[2]">AD1_break_readreg[2]</A> = DFFEAS(<A HREF="#MD1_jdo[2]">MD1_jdo[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[2]">KD1_MonDReg[2]</A> = DFFEAS(<A HREF="#MD1_jdo[5]">MD1_jdo[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[2]">WD1_q_a[2]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --WD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[1]_PORT_A_data_in">WD1_q_a[1]_PORT_A_data_in</A> = <A HREF="#KD1L129">KD1L129</A>;
<P><A NAME="WD1_q_a[1]_PORT_A_data_in_reg">WD1_q_a[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[1]_PORT_A_data_in">WD1_q_a[1]_PORT_A_data_in</A>, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
<P><A NAME="WD1_q_a[1]_PORT_A_address">WD1_q_a[1]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[1]_PORT_A_address_reg">WD1_q_a[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[1]_PORT_A_address">WD1_q_a[1]_PORT_A_address</A>, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
<P><A NAME="WD1_q_a[1]_PORT_A_write_enable">WD1_q_a[1]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[1]_PORT_A_write_enable_reg">WD1_q_a[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[1]_PORT_A_write_enable">WD1_q_a[1]_PORT_A_write_enable</A>, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
<P><A NAME="WD1_q_a[1]_PORT_A_read_enable">WD1_q_a[1]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[1]_PORT_A_read_enable_reg">WD1_q_a[1]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[1]_PORT_A_read_enable">WD1_q_a[1]_PORT_A_read_enable</A>, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
<P><A NAME="WD1_q_a[1]_PORT_A_byte_mask">WD1_q_a[1]_PORT_A_byte_mask</A> = <A HREF="#KD1L123">KD1L123</A>;
<P><A NAME="WD1_q_a[1]_PORT_A_byte_mask_reg">WD1_q_a[1]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[1]_PORT_A_byte_mask">WD1_q_a[1]_PORT_A_byte_mask</A>, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
<P><A NAME="WD1_q_a[1]_clock_0">WD1_q_a[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[1]_clock_enable_0">WD1_q_a[1]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[1]_PORT_A_data_out">WD1_q_a[1]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[1]_PORT_A_data_in_reg">WD1_q_a[1]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[1]_PORT_A_address_reg">WD1_q_a[1]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[1]_PORT_A_write_enable_reg">WD1_q_a[1]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[1]_PORT_A_read_enable_reg">WD1_q_a[1]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[1]_PORT_A_byte_mask_reg">WD1_q_a[1]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[1]_clock_0">WD1_q_a[1]_clock_0</A>, , <A HREF="#WD1_q_a[1]_clock_enable_0">WD1_q_a[1]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[1]">WD1_q_a[1]</A> = <A HREF="#WD1_q_a[1]_PORT_A_data_out">WD1_q_a[1]_PORT_A_data_out</A>[0];


<P> --KD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
<P> --register power-up is low

<P><A NAME="KD1_MonAReg[2]">KD1_MonAReg[2]</A> = DFFEAS(<A HREF="#KD1L11">KD1L11</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1L49">MD1L49</A>, <A HREF="#MD1_jdo[26]">MD1_jdo[26]</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>);


<P> --KD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
<P> --register power-up is low

<P><A NAME="KD1_MonAReg[3]">KD1_MonAReg[3]</A> = DFFEAS(<A HREF="#KD1L15">KD1L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1L49">MD1L49</A>, <A HREF="#MD1_jdo[27]">MD1_jdo[27]</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>);


<P> --KD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
<P> --register power-up is low

<P><A NAME="KD1_MonAReg[4]">KD1_MonAReg[4]</A> = DFFEAS(<A HREF="#KD1L19">KD1L19</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1L49">MD1L49</A>, <A HREF="#MD1_jdo[28]">MD1_jdo[28]</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>);


<P> --KD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
<P> --register power-up is low

<P><A NAME="KD1_MonAReg[5]">KD1_MonAReg[5]</A> = DFFEAS(<A HREF="#KD1L23">KD1L23</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1L49">MD1L49</A>, <A HREF="#MD1_jdo[29]">MD1_jdo[29]</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>);


<P> --KD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
<P> --register power-up is low

<P><A NAME="KD1_MonAReg[6]">KD1_MonAReg[6]</A> = DFFEAS(<A HREF="#KD1L27">KD1L27</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1L49">MD1L49</A>, <A HREF="#MD1_jdo[30]">MD1_jdo[30]</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>);


<P> --KD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
<P> --register power-up is low

<P><A NAME="KD1_MonAReg[7]">KD1_MonAReg[7]</A> = DFFEAS(<A HREF="#KD1L31">KD1L31</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1L49">MD1L49</A>, <A HREF="#MD1_jdo[31]">MD1_jdo[31]</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>);


<P> --KD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
<P> --register power-up is low

<P><A NAME="KD1_MonAReg[8]">KD1_MonAReg[8]</A> = DFFEAS(<A HREF="#KD1L35">KD1L35</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1L49">MD1L49</A>, <A HREF="#MD1_jdo[32]">MD1_jdo[32]</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>);


<P> --KD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
<P> --register power-up is low

<P><A NAME="KD1_MonAReg[9]">KD1_MonAReg[9]</A> = DFFEAS(<A HREF="#KD1L7">KD1L7</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1L49">MD1L49</A>, <A HREF="#MD1_jdo[33]">MD1_jdo[33]</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>);


<P> --NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = <A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#T1L73">T1L73</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[0]">NB2_q_b[0]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[0];


<P> --CB1_ram_block1a0 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a0_PORT_A_data_in">CB1_ram_block1a0_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>;
<P><A NAME="CB1_ram_block1a0_PORT_A_data_in_reg">CB1_ram_block1a0_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a0_PORT_A_data_in">CB1_ram_block1a0_PORT_A_data_in</A>, CB1_ram_block1a0_clock_0, , , );
<P><A NAME="CB1_ram_block1a0_PORT_A_address">CB1_ram_block1a0_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a0_PORT_A_address_reg">CB1_ram_block1a0_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a0_PORT_A_address">CB1_ram_block1a0_PORT_A_address</A>, CB1_ram_block1a0_clock_0, , , );
<P><A NAME="CB1_ram_block1a0_PORT_A_write_enable">CB1_ram_block1a0_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a0_PORT_A_write_enable_reg">CB1_ram_block1a0_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a0_PORT_A_write_enable">CB1_ram_block1a0_PORT_A_write_enable</A>, CB1_ram_block1a0_clock_0, , , );
<P><A NAME="CB1_ram_block1a0_PORT_A_read_enable">CB1_ram_block1a0_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a0_PORT_A_read_enable_reg">CB1_ram_block1a0_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a0_PORT_A_read_enable">CB1_ram_block1a0_PORT_A_read_enable</A>, CB1_ram_block1a0_clock_0, , , );
<P><A NAME="CB1_ram_block1a0_clock_0">CB1_ram_block1a0_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a0_PORT_A_data_out">CB1_ram_block1a0_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a0_PORT_A_data_in_reg">CB1_ram_block1a0_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a0_PORT_A_address_reg">CB1_ram_block1a0_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a0_PORT_A_write_enable_reg">CB1_ram_block1a0_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a0_PORT_A_read_enable_reg">CB1_ram_block1a0_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a0_clock_0">CB1_ram_block1a0_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a0">CB1_ram_block1a0</A> = <A HREF="#CB1_ram_block1a0_PORT_A_data_out">CB1_ram_block1a0_PORT_A_data_out</A>[0];


<P> --VC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
<P> --register power-up is low

<P><A NAME="VC1_readdata[0]">VC1_readdata[0]</A> = DFFEAS(<A HREF="#ZC1L7">ZC1L7</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[0]">WD1_q_a[0]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
<P><A NAME="SC1L126_adder_eqn">SC1L126_adder_eqn</A> = ( !<A HREF="#SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> $ (!<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (<A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A>)) ) + ( !<A HREF="#SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> $ (!<A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A>) ) + ( <A HREF="#SC1L135">SC1L135</A> );
<P><A NAME="SC1L126">SC1L126</A> = SUM(<A HREF="#SC1L126_adder_eqn">SC1L126_adder_eqn</A>);

<P> --SC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
<P><A NAME="SC1L127_adder_eqn">SC1L127_adder_eqn</A> = ( !<A HREF="#SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> $ (!<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (<A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A>)) ) + ( !<A HREF="#SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> $ (!<A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A>) ) + ( <A HREF="#SC1L135">SC1L135</A> );
<P><A NAME="SC1L127">SC1L127</A> = CARRY(<A HREF="#SC1L127_adder_eqn">SC1L127_adder_eqn</A>);


<P> --XC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[16]_PORT_A_data_in">XC2_q_b[16]_PORT_A_data_in</A> = <A HREF="#SC1L806">SC1L806</A>;
<P><A NAME="XC2_q_b[16]_PORT_A_data_in_reg">XC2_q_b[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[16]_PORT_A_data_in">XC2_q_b[16]_PORT_A_data_in</A>, XC2_q_b[16]_clock_0, , , );
<P><A NAME="XC2_q_b[16]_PORT_A_address">XC2_q_b[16]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[16]_PORT_A_address_reg">XC2_q_b[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[16]_PORT_A_address">XC2_q_b[16]_PORT_A_address</A>, XC2_q_b[16]_clock_0, , , );
<P><A NAME="XC2_q_b[16]_PORT_B_address">XC2_q_b[16]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[16]_PORT_B_address_reg">XC2_q_b[16]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[16]_PORT_B_address">XC2_q_b[16]_PORT_B_address</A>, XC2_q_b[16]_clock_1, , , );
<P><A NAME="XC2_q_b[16]_PORT_A_write_enable">XC2_q_b[16]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[16]_PORT_A_write_enable_reg">XC2_q_b[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[16]_PORT_A_write_enable">XC2_q_b[16]_PORT_A_write_enable</A>, XC2_q_b[16]_clock_0, , , );
<P><A NAME="XC2_q_b[16]_PORT_B_read_enable">XC2_q_b[16]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[16]_PORT_B_read_enable_reg">XC2_q_b[16]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[16]_PORT_B_read_enable">XC2_q_b[16]_PORT_B_read_enable</A>, XC2_q_b[16]_clock_1, , , );
<P><A NAME="XC2_q_b[16]_clock_0">XC2_q_b[16]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[16]_clock_1">XC2_q_b[16]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[16]_clock_enable_0">XC2_q_b[16]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[16]_PORT_B_data_out">XC2_q_b[16]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[16]_PORT_A_data_in_reg">XC2_q_b[16]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[16]_PORT_A_address_reg">XC2_q_b[16]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[16]_PORT_B_address_reg">XC2_q_b[16]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[16]_PORT_A_write_enable_reg">XC2_q_b[16]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[16]_PORT_B_read_enable_reg">XC2_q_b[16]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[16]_clock_0">XC2_q_b[16]_clock_0</A>, <A HREF="#XC2_q_b[16]_clock_1">XC2_q_b[16]_clock_1</A>, <A HREF="#XC2_q_b[16]_clock_enable_0">XC2_q_b[16]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[16]">XC2_q_b[16]</A> = <A HREF="#XC2_q_b[16]_PORT_B_data_out">XC2_q_b[16]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[16]_PORT_A_data_in">XC1_q_b[16]_PORT_A_data_in</A> = <A HREF="#SC1L806">SC1L806</A>;
<P><A NAME="XC1_q_b[16]_PORT_A_data_in_reg">XC1_q_b[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[16]_PORT_A_data_in">XC1_q_b[16]_PORT_A_data_in</A>, XC1_q_b[16]_clock_0, , , );
<P><A NAME="XC1_q_b[16]_PORT_A_address">XC1_q_b[16]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[16]_PORT_A_address_reg">XC1_q_b[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[16]_PORT_A_address">XC1_q_b[16]_PORT_A_address</A>, XC1_q_b[16]_clock_0, , , );
<P><A NAME="XC1_q_b[16]_PORT_B_address">XC1_q_b[16]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[16]_PORT_B_address_reg">XC1_q_b[16]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[16]_PORT_B_address">XC1_q_b[16]_PORT_B_address</A>, XC1_q_b[16]_clock_1, , , );
<P><A NAME="XC1_q_b[16]_PORT_A_write_enable">XC1_q_b[16]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[16]_PORT_A_write_enable_reg">XC1_q_b[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[16]_PORT_A_write_enable">XC1_q_b[16]_PORT_A_write_enable</A>, XC1_q_b[16]_clock_0, , , );
<P><A NAME="XC1_q_b[16]_PORT_B_read_enable">XC1_q_b[16]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[16]_PORT_B_read_enable_reg">XC1_q_b[16]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[16]_PORT_B_read_enable">XC1_q_b[16]_PORT_B_read_enable</A>, XC1_q_b[16]_clock_1, , , );
<P><A NAME="XC1_q_b[16]_clock_0">XC1_q_b[16]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[16]_clock_1">XC1_q_b[16]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[16]_clock_enable_0">XC1_q_b[16]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[16]_PORT_B_data_out">XC1_q_b[16]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[16]_PORT_A_data_in_reg">XC1_q_b[16]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[16]_PORT_A_address_reg">XC1_q_b[16]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[16]_PORT_B_address_reg">XC1_q_b[16]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[16]_PORT_A_write_enable_reg">XC1_q_b[16]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[16]_PORT_B_read_enable_reg">XC1_q_b[16]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[16]_clock_0">XC1_q_b[16]_clock_0</A>, <A HREF="#XC1_q_b[16]_clock_1">XC1_q_b[16]_clock_1</A>, <A HREF="#XC1_q_b[16]_clock_enable_0">XC1_q_b[16]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[16]">XC1_q_b[16]</A> = <A HREF="#XC1_q_b[16]_PORT_B_data_out">XC1_q_b[16]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[1]_PORT_A_data_in">XC1_q_b[1]_PORT_A_data_in</A> = <A HREF="#SC1L791">SC1L791</A>;
<P><A NAME="XC1_q_b[1]_PORT_A_data_in_reg">XC1_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[1]_PORT_A_data_in">XC1_q_b[1]_PORT_A_data_in</A>, XC1_q_b[1]_clock_0, , , );
<P><A NAME="XC1_q_b[1]_PORT_A_address">XC1_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[1]_PORT_A_address_reg">XC1_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[1]_PORT_A_address">XC1_q_b[1]_PORT_A_address</A>, XC1_q_b[1]_clock_0, , , );
<P><A NAME="XC1_q_b[1]_PORT_B_address">XC1_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[1]_PORT_B_address_reg">XC1_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[1]_PORT_B_address">XC1_q_b[1]_PORT_B_address</A>, XC1_q_b[1]_clock_1, , , );
<P><A NAME="XC1_q_b[1]_PORT_A_write_enable">XC1_q_b[1]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[1]_PORT_A_write_enable_reg">XC1_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[1]_PORT_A_write_enable">XC1_q_b[1]_PORT_A_write_enable</A>, XC1_q_b[1]_clock_0, , , );
<P><A NAME="XC1_q_b[1]_PORT_B_read_enable">XC1_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[1]_PORT_B_read_enable_reg">XC1_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[1]_PORT_B_read_enable">XC1_q_b[1]_PORT_B_read_enable</A>, XC1_q_b[1]_clock_1, , , );
<P><A NAME="XC1_q_b[1]_clock_0">XC1_q_b[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[1]_clock_1">XC1_q_b[1]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[1]_clock_enable_0">XC1_q_b[1]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[1]_PORT_B_data_out">XC1_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[1]_PORT_A_data_in_reg">XC1_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[1]_PORT_A_address_reg">XC1_q_b[1]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[1]_PORT_B_address_reg">XC1_q_b[1]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[1]_PORT_A_write_enable_reg">XC1_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[1]_PORT_B_read_enable_reg">XC1_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[1]_clock_0">XC1_q_b[1]_clock_0</A>, <A HREF="#XC1_q_b[1]_clock_1">XC1_q_b[1]_clock_1</A>, <A HREF="#XC1_q_b[1]_clock_enable_0">XC1_q_b[1]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[1]">XC1_q_b[1]</A> = <A HREF="#XC1_q_b[1]_PORT_B_data_out">XC1_q_b[1]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[22]_PORT_A_data_in">XC2_q_b[22]_PORT_A_data_in</A> = <A HREF="#SC1L812">SC1L812</A>;
<P><A NAME="XC2_q_b[22]_PORT_A_data_in_reg">XC2_q_b[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[22]_PORT_A_data_in">XC2_q_b[22]_PORT_A_data_in</A>, XC2_q_b[22]_clock_0, , , );
<P><A NAME="XC2_q_b[22]_PORT_A_address">XC2_q_b[22]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[22]_PORT_A_address_reg">XC2_q_b[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[22]_PORT_A_address">XC2_q_b[22]_PORT_A_address</A>, XC2_q_b[22]_clock_0, , , );
<P><A NAME="XC2_q_b[22]_PORT_B_address">XC2_q_b[22]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[22]_PORT_B_address_reg">XC2_q_b[22]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[22]_PORT_B_address">XC2_q_b[22]_PORT_B_address</A>, XC2_q_b[22]_clock_1, , , );
<P><A NAME="XC2_q_b[22]_PORT_A_write_enable">XC2_q_b[22]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[22]_PORT_A_write_enable_reg">XC2_q_b[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[22]_PORT_A_write_enable">XC2_q_b[22]_PORT_A_write_enable</A>, XC2_q_b[22]_clock_0, , , );
<P><A NAME="XC2_q_b[22]_PORT_B_read_enable">XC2_q_b[22]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[22]_PORT_B_read_enable_reg">XC2_q_b[22]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[22]_PORT_B_read_enable">XC2_q_b[22]_PORT_B_read_enable</A>, XC2_q_b[22]_clock_1, , , );
<P><A NAME="XC2_q_b[22]_clock_0">XC2_q_b[22]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[22]_clock_1">XC2_q_b[22]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[22]_clock_enable_0">XC2_q_b[22]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[22]_PORT_B_data_out">XC2_q_b[22]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[22]_PORT_A_data_in_reg">XC2_q_b[22]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[22]_PORT_A_address_reg">XC2_q_b[22]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[22]_PORT_B_address_reg">XC2_q_b[22]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[22]_PORT_A_write_enable_reg">XC2_q_b[22]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[22]_PORT_B_read_enable_reg">XC2_q_b[22]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[22]_clock_0">XC2_q_b[22]_clock_0</A>, <A HREF="#XC2_q_b[22]_clock_1">XC2_q_b[22]_clock_1</A>, <A HREF="#XC2_q_b[22]_clock_enable_0">XC2_q_b[22]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[22]">XC2_q_b[22]</A> = <A HREF="#XC2_q_b[22]_PORT_B_data_out">XC2_q_b[22]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[22]_PORT_A_data_in">XC1_q_b[22]_PORT_A_data_in</A> = <A HREF="#SC1L812">SC1L812</A>;
<P><A NAME="XC1_q_b[22]_PORT_A_data_in_reg">XC1_q_b[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[22]_PORT_A_data_in">XC1_q_b[22]_PORT_A_data_in</A>, XC1_q_b[22]_clock_0, , , );
<P><A NAME="XC1_q_b[22]_PORT_A_address">XC1_q_b[22]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[22]_PORT_A_address_reg">XC1_q_b[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[22]_PORT_A_address">XC1_q_b[22]_PORT_A_address</A>, XC1_q_b[22]_clock_0, , , );
<P><A NAME="XC1_q_b[22]_PORT_B_address">XC1_q_b[22]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[22]_PORT_B_address_reg">XC1_q_b[22]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[22]_PORT_B_address">XC1_q_b[22]_PORT_B_address</A>, XC1_q_b[22]_clock_1, , , );
<P><A NAME="XC1_q_b[22]_PORT_A_write_enable">XC1_q_b[22]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[22]_PORT_A_write_enable_reg">XC1_q_b[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[22]_PORT_A_write_enable">XC1_q_b[22]_PORT_A_write_enable</A>, XC1_q_b[22]_clock_0, , , );
<P><A NAME="XC1_q_b[22]_PORT_B_read_enable">XC1_q_b[22]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[22]_PORT_B_read_enable_reg">XC1_q_b[22]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[22]_PORT_B_read_enable">XC1_q_b[22]_PORT_B_read_enable</A>, XC1_q_b[22]_clock_1, , , );
<P><A NAME="XC1_q_b[22]_clock_0">XC1_q_b[22]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[22]_clock_1">XC1_q_b[22]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[22]_clock_enable_0">XC1_q_b[22]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[22]_PORT_B_data_out">XC1_q_b[22]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[22]_PORT_A_data_in_reg">XC1_q_b[22]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[22]_PORT_A_address_reg">XC1_q_b[22]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[22]_PORT_B_address_reg">XC1_q_b[22]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[22]_PORT_A_write_enable_reg">XC1_q_b[22]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[22]_PORT_B_read_enable_reg">XC1_q_b[22]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[22]_clock_0">XC1_q_b[22]_clock_0</A>, <A HREF="#XC1_q_b[22]_clock_1">XC1_q_b[22]_clock_1</A>, <A HREF="#XC1_q_b[22]_clock_enable_0">XC1_q_b[22]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[22]">XC1_q_b[22]</A> = <A HREF="#XC1_q_b[22]_PORT_B_data_out">XC1_q_b[22]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[21]_PORT_A_data_in">XC2_q_b[21]_PORT_A_data_in</A> = <A HREF="#SC1L811">SC1L811</A>;
<P><A NAME="XC2_q_b[21]_PORT_A_data_in_reg">XC2_q_b[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[21]_PORT_A_data_in">XC2_q_b[21]_PORT_A_data_in</A>, XC2_q_b[21]_clock_0, , , );
<P><A NAME="XC2_q_b[21]_PORT_A_address">XC2_q_b[21]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[21]_PORT_A_address_reg">XC2_q_b[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[21]_PORT_A_address">XC2_q_b[21]_PORT_A_address</A>, XC2_q_b[21]_clock_0, , , );
<P><A NAME="XC2_q_b[21]_PORT_B_address">XC2_q_b[21]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[21]_PORT_B_address_reg">XC2_q_b[21]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[21]_PORT_B_address">XC2_q_b[21]_PORT_B_address</A>, XC2_q_b[21]_clock_1, , , );
<P><A NAME="XC2_q_b[21]_PORT_A_write_enable">XC2_q_b[21]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[21]_PORT_A_write_enable_reg">XC2_q_b[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[21]_PORT_A_write_enable">XC2_q_b[21]_PORT_A_write_enable</A>, XC2_q_b[21]_clock_0, , , );
<P><A NAME="XC2_q_b[21]_PORT_B_read_enable">XC2_q_b[21]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[21]_PORT_B_read_enable_reg">XC2_q_b[21]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[21]_PORT_B_read_enable">XC2_q_b[21]_PORT_B_read_enable</A>, XC2_q_b[21]_clock_1, , , );
<P><A NAME="XC2_q_b[21]_clock_0">XC2_q_b[21]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[21]_clock_1">XC2_q_b[21]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[21]_clock_enable_0">XC2_q_b[21]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[21]_PORT_B_data_out">XC2_q_b[21]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[21]_PORT_A_data_in_reg">XC2_q_b[21]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[21]_PORT_A_address_reg">XC2_q_b[21]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[21]_PORT_B_address_reg">XC2_q_b[21]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[21]_PORT_A_write_enable_reg">XC2_q_b[21]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[21]_PORT_B_read_enable_reg">XC2_q_b[21]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[21]_clock_0">XC2_q_b[21]_clock_0</A>, <A HREF="#XC2_q_b[21]_clock_1">XC2_q_b[21]_clock_1</A>, <A HREF="#XC2_q_b[21]_clock_enable_0">XC2_q_b[21]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[21]">XC2_q_b[21]</A> = <A HREF="#XC2_q_b[21]_PORT_B_data_out">XC2_q_b[21]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[21]_PORT_A_data_in">XC1_q_b[21]_PORT_A_data_in</A> = <A HREF="#SC1L811">SC1L811</A>;
<P><A NAME="XC1_q_b[21]_PORT_A_data_in_reg">XC1_q_b[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[21]_PORT_A_data_in">XC1_q_b[21]_PORT_A_data_in</A>, XC1_q_b[21]_clock_0, , , );
<P><A NAME="XC1_q_b[21]_PORT_A_address">XC1_q_b[21]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[21]_PORT_A_address_reg">XC1_q_b[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[21]_PORT_A_address">XC1_q_b[21]_PORT_A_address</A>, XC1_q_b[21]_clock_0, , , );
<P><A NAME="XC1_q_b[21]_PORT_B_address">XC1_q_b[21]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[21]_PORT_B_address_reg">XC1_q_b[21]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[21]_PORT_B_address">XC1_q_b[21]_PORT_B_address</A>, XC1_q_b[21]_clock_1, , , );
<P><A NAME="XC1_q_b[21]_PORT_A_write_enable">XC1_q_b[21]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[21]_PORT_A_write_enable_reg">XC1_q_b[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[21]_PORT_A_write_enable">XC1_q_b[21]_PORT_A_write_enable</A>, XC1_q_b[21]_clock_0, , , );
<P><A NAME="XC1_q_b[21]_PORT_B_read_enable">XC1_q_b[21]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[21]_PORT_B_read_enable_reg">XC1_q_b[21]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[21]_PORT_B_read_enable">XC1_q_b[21]_PORT_B_read_enable</A>, XC1_q_b[21]_clock_1, , , );
<P><A NAME="XC1_q_b[21]_clock_0">XC1_q_b[21]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[21]_clock_1">XC1_q_b[21]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[21]_clock_enable_0">XC1_q_b[21]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[21]_PORT_B_data_out">XC1_q_b[21]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[21]_PORT_A_data_in_reg">XC1_q_b[21]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[21]_PORT_A_address_reg">XC1_q_b[21]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[21]_PORT_B_address_reg">XC1_q_b[21]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[21]_PORT_A_write_enable_reg">XC1_q_b[21]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[21]_PORT_B_read_enable_reg">XC1_q_b[21]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[21]_clock_0">XC1_q_b[21]_clock_0</A>, <A HREF="#XC1_q_b[21]_clock_1">XC1_q_b[21]_clock_1</A>, <A HREF="#XC1_q_b[21]_clock_enable_0">XC1_q_b[21]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[21]">XC1_q_b[21]</A> = <A HREF="#XC1_q_b[21]_PORT_B_data_out">XC1_q_b[21]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[20]_PORT_A_data_in">XC2_q_b[20]_PORT_A_data_in</A> = <A HREF="#SC1L810">SC1L810</A>;
<P><A NAME="XC2_q_b[20]_PORT_A_data_in_reg">XC2_q_b[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[20]_PORT_A_data_in">XC2_q_b[20]_PORT_A_data_in</A>, XC2_q_b[20]_clock_0, , , );
<P><A NAME="XC2_q_b[20]_PORT_A_address">XC2_q_b[20]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[20]_PORT_A_address_reg">XC2_q_b[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[20]_PORT_A_address">XC2_q_b[20]_PORT_A_address</A>, XC2_q_b[20]_clock_0, , , );
<P><A NAME="XC2_q_b[20]_PORT_B_address">XC2_q_b[20]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[20]_PORT_B_address_reg">XC2_q_b[20]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[20]_PORT_B_address">XC2_q_b[20]_PORT_B_address</A>, XC2_q_b[20]_clock_1, , , );
<P><A NAME="XC2_q_b[20]_PORT_A_write_enable">XC2_q_b[20]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[20]_PORT_A_write_enable_reg">XC2_q_b[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[20]_PORT_A_write_enable">XC2_q_b[20]_PORT_A_write_enable</A>, XC2_q_b[20]_clock_0, , , );
<P><A NAME="XC2_q_b[20]_PORT_B_read_enable">XC2_q_b[20]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[20]_PORT_B_read_enable_reg">XC2_q_b[20]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[20]_PORT_B_read_enable">XC2_q_b[20]_PORT_B_read_enable</A>, XC2_q_b[20]_clock_1, , , );
<P><A NAME="XC2_q_b[20]_clock_0">XC2_q_b[20]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[20]_clock_1">XC2_q_b[20]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[20]_clock_enable_0">XC2_q_b[20]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[20]_PORT_B_data_out">XC2_q_b[20]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[20]_PORT_A_data_in_reg">XC2_q_b[20]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[20]_PORT_A_address_reg">XC2_q_b[20]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[20]_PORT_B_address_reg">XC2_q_b[20]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[20]_PORT_A_write_enable_reg">XC2_q_b[20]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[20]_PORT_B_read_enable_reg">XC2_q_b[20]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[20]_clock_0">XC2_q_b[20]_clock_0</A>, <A HREF="#XC2_q_b[20]_clock_1">XC2_q_b[20]_clock_1</A>, <A HREF="#XC2_q_b[20]_clock_enable_0">XC2_q_b[20]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[20]">XC2_q_b[20]</A> = <A HREF="#XC2_q_b[20]_PORT_B_data_out">XC2_q_b[20]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[20]_PORT_A_data_in">XC1_q_b[20]_PORT_A_data_in</A> = <A HREF="#SC1L810">SC1L810</A>;
<P><A NAME="XC1_q_b[20]_PORT_A_data_in_reg">XC1_q_b[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[20]_PORT_A_data_in">XC1_q_b[20]_PORT_A_data_in</A>, XC1_q_b[20]_clock_0, , , );
<P><A NAME="XC1_q_b[20]_PORT_A_address">XC1_q_b[20]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[20]_PORT_A_address_reg">XC1_q_b[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[20]_PORT_A_address">XC1_q_b[20]_PORT_A_address</A>, XC1_q_b[20]_clock_0, , , );
<P><A NAME="XC1_q_b[20]_PORT_B_address">XC1_q_b[20]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[20]_PORT_B_address_reg">XC1_q_b[20]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[20]_PORT_B_address">XC1_q_b[20]_PORT_B_address</A>, XC1_q_b[20]_clock_1, , , );
<P><A NAME="XC1_q_b[20]_PORT_A_write_enable">XC1_q_b[20]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[20]_PORT_A_write_enable_reg">XC1_q_b[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[20]_PORT_A_write_enable">XC1_q_b[20]_PORT_A_write_enable</A>, XC1_q_b[20]_clock_0, , , );
<P><A NAME="XC1_q_b[20]_PORT_B_read_enable">XC1_q_b[20]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[20]_PORT_B_read_enable_reg">XC1_q_b[20]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[20]_PORT_B_read_enable">XC1_q_b[20]_PORT_B_read_enable</A>, XC1_q_b[20]_clock_1, , , );
<P><A NAME="XC1_q_b[20]_clock_0">XC1_q_b[20]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[20]_clock_1">XC1_q_b[20]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[20]_clock_enable_0">XC1_q_b[20]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[20]_PORT_B_data_out">XC1_q_b[20]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[20]_PORT_A_data_in_reg">XC1_q_b[20]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[20]_PORT_A_address_reg">XC1_q_b[20]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[20]_PORT_B_address_reg">XC1_q_b[20]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[20]_PORT_A_write_enable_reg">XC1_q_b[20]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[20]_PORT_B_read_enable_reg">XC1_q_b[20]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[20]_clock_0">XC1_q_b[20]_clock_0</A>, <A HREF="#XC1_q_b[20]_clock_1">XC1_q_b[20]_clock_1</A>, <A HREF="#XC1_q_b[20]_clock_enable_0">XC1_q_b[20]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[20]">XC1_q_b[20]</A> = <A HREF="#XC1_q_b[20]_PORT_B_data_out">XC1_q_b[20]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[19]_PORT_A_data_in">XC2_q_b[19]_PORT_A_data_in</A> = <A HREF="#SC1L809">SC1L809</A>;
<P><A NAME="XC2_q_b[19]_PORT_A_data_in_reg">XC2_q_b[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[19]_PORT_A_data_in">XC2_q_b[19]_PORT_A_data_in</A>, XC2_q_b[19]_clock_0, , , );
<P><A NAME="XC2_q_b[19]_PORT_A_address">XC2_q_b[19]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[19]_PORT_A_address_reg">XC2_q_b[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[19]_PORT_A_address">XC2_q_b[19]_PORT_A_address</A>, XC2_q_b[19]_clock_0, , , );
<P><A NAME="XC2_q_b[19]_PORT_B_address">XC2_q_b[19]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[19]_PORT_B_address_reg">XC2_q_b[19]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[19]_PORT_B_address">XC2_q_b[19]_PORT_B_address</A>, XC2_q_b[19]_clock_1, , , );
<P><A NAME="XC2_q_b[19]_PORT_A_write_enable">XC2_q_b[19]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[19]_PORT_A_write_enable_reg">XC2_q_b[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[19]_PORT_A_write_enable">XC2_q_b[19]_PORT_A_write_enable</A>, XC2_q_b[19]_clock_0, , , );
<P><A NAME="XC2_q_b[19]_PORT_B_read_enable">XC2_q_b[19]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[19]_PORT_B_read_enable_reg">XC2_q_b[19]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[19]_PORT_B_read_enable">XC2_q_b[19]_PORT_B_read_enable</A>, XC2_q_b[19]_clock_1, , , );
<P><A NAME="XC2_q_b[19]_clock_0">XC2_q_b[19]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[19]_clock_1">XC2_q_b[19]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[19]_clock_enable_0">XC2_q_b[19]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[19]_PORT_B_data_out">XC2_q_b[19]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[19]_PORT_A_data_in_reg">XC2_q_b[19]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[19]_PORT_A_address_reg">XC2_q_b[19]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[19]_PORT_B_address_reg">XC2_q_b[19]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[19]_PORT_A_write_enable_reg">XC2_q_b[19]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[19]_PORT_B_read_enable_reg">XC2_q_b[19]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[19]_clock_0">XC2_q_b[19]_clock_0</A>, <A HREF="#XC2_q_b[19]_clock_1">XC2_q_b[19]_clock_1</A>, <A HREF="#XC2_q_b[19]_clock_enable_0">XC2_q_b[19]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[19]">XC2_q_b[19]</A> = <A HREF="#XC2_q_b[19]_PORT_B_data_out">XC2_q_b[19]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[19]_PORT_A_data_in">XC1_q_b[19]_PORT_A_data_in</A> = <A HREF="#SC1L809">SC1L809</A>;
<P><A NAME="XC1_q_b[19]_PORT_A_data_in_reg">XC1_q_b[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[19]_PORT_A_data_in">XC1_q_b[19]_PORT_A_data_in</A>, XC1_q_b[19]_clock_0, , , );
<P><A NAME="XC1_q_b[19]_PORT_A_address">XC1_q_b[19]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[19]_PORT_A_address_reg">XC1_q_b[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[19]_PORT_A_address">XC1_q_b[19]_PORT_A_address</A>, XC1_q_b[19]_clock_0, , , );
<P><A NAME="XC1_q_b[19]_PORT_B_address">XC1_q_b[19]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[19]_PORT_B_address_reg">XC1_q_b[19]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[19]_PORT_B_address">XC1_q_b[19]_PORT_B_address</A>, XC1_q_b[19]_clock_1, , , );
<P><A NAME="XC1_q_b[19]_PORT_A_write_enable">XC1_q_b[19]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[19]_PORT_A_write_enable_reg">XC1_q_b[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[19]_PORT_A_write_enable">XC1_q_b[19]_PORT_A_write_enable</A>, XC1_q_b[19]_clock_0, , , );
<P><A NAME="XC1_q_b[19]_PORT_B_read_enable">XC1_q_b[19]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[19]_PORT_B_read_enable_reg">XC1_q_b[19]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[19]_PORT_B_read_enable">XC1_q_b[19]_PORT_B_read_enable</A>, XC1_q_b[19]_clock_1, , , );
<P><A NAME="XC1_q_b[19]_clock_0">XC1_q_b[19]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[19]_clock_1">XC1_q_b[19]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[19]_clock_enable_0">XC1_q_b[19]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[19]_PORT_B_data_out">XC1_q_b[19]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[19]_PORT_A_data_in_reg">XC1_q_b[19]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[19]_PORT_A_address_reg">XC1_q_b[19]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[19]_PORT_B_address_reg">XC1_q_b[19]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[19]_PORT_A_write_enable_reg">XC1_q_b[19]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[19]_PORT_B_read_enable_reg">XC1_q_b[19]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[19]_clock_0">XC1_q_b[19]_clock_0</A>, <A HREF="#XC1_q_b[19]_clock_1">XC1_q_b[19]_clock_1</A>, <A HREF="#XC1_q_b[19]_clock_enable_0">XC1_q_b[19]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[19]">XC1_q_b[19]</A> = <A HREF="#XC1_q_b[19]_PORT_B_data_out">XC1_q_b[19]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[18]_PORT_A_data_in">XC2_q_b[18]_PORT_A_data_in</A> = <A HREF="#SC1L808">SC1L808</A>;
<P><A NAME="XC2_q_b[18]_PORT_A_data_in_reg">XC2_q_b[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[18]_PORT_A_data_in">XC2_q_b[18]_PORT_A_data_in</A>, XC2_q_b[18]_clock_0, , , );
<P><A NAME="XC2_q_b[18]_PORT_A_address">XC2_q_b[18]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[18]_PORT_A_address_reg">XC2_q_b[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[18]_PORT_A_address">XC2_q_b[18]_PORT_A_address</A>, XC2_q_b[18]_clock_0, , , );
<P><A NAME="XC2_q_b[18]_PORT_B_address">XC2_q_b[18]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[18]_PORT_B_address_reg">XC2_q_b[18]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[18]_PORT_B_address">XC2_q_b[18]_PORT_B_address</A>, XC2_q_b[18]_clock_1, , , );
<P><A NAME="XC2_q_b[18]_PORT_A_write_enable">XC2_q_b[18]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[18]_PORT_A_write_enable_reg">XC2_q_b[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[18]_PORT_A_write_enable">XC2_q_b[18]_PORT_A_write_enable</A>, XC2_q_b[18]_clock_0, , , );
<P><A NAME="XC2_q_b[18]_PORT_B_read_enable">XC2_q_b[18]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[18]_PORT_B_read_enable_reg">XC2_q_b[18]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[18]_PORT_B_read_enable">XC2_q_b[18]_PORT_B_read_enable</A>, XC2_q_b[18]_clock_1, , , );
<P><A NAME="XC2_q_b[18]_clock_0">XC2_q_b[18]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[18]_clock_1">XC2_q_b[18]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[18]_clock_enable_0">XC2_q_b[18]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[18]_PORT_B_data_out">XC2_q_b[18]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[18]_PORT_A_data_in_reg">XC2_q_b[18]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[18]_PORT_A_address_reg">XC2_q_b[18]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[18]_PORT_B_address_reg">XC2_q_b[18]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[18]_PORT_A_write_enable_reg">XC2_q_b[18]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[18]_PORT_B_read_enable_reg">XC2_q_b[18]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[18]_clock_0">XC2_q_b[18]_clock_0</A>, <A HREF="#XC2_q_b[18]_clock_1">XC2_q_b[18]_clock_1</A>, <A HREF="#XC2_q_b[18]_clock_enable_0">XC2_q_b[18]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[18]">XC2_q_b[18]</A> = <A HREF="#XC2_q_b[18]_PORT_B_data_out">XC2_q_b[18]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[18]_PORT_A_data_in">XC1_q_b[18]_PORT_A_data_in</A> = <A HREF="#SC1L808">SC1L808</A>;
<P><A NAME="XC1_q_b[18]_PORT_A_data_in_reg">XC1_q_b[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[18]_PORT_A_data_in">XC1_q_b[18]_PORT_A_data_in</A>, XC1_q_b[18]_clock_0, , , );
<P><A NAME="XC1_q_b[18]_PORT_A_address">XC1_q_b[18]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[18]_PORT_A_address_reg">XC1_q_b[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[18]_PORT_A_address">XC1_q_b[18]_PORT_A_address</A>, XC1_q_b[18]_clock_0, , , );
<P><A NAME="XC1_q_b[18]_PORT_B_address">XC1_q_b[18]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[18]_PORT_B_address_reg">XC1_q_b[18]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[18]_PORT_B_address">XC1_q_b[18]_PORT_B_address</A>, XC1_q_b[18]_clock_1, , , );
<P><A NAME="XC1_q_b[18]_PORT_A_write_enable">XC1_q_b[18]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[18]_PORT_A_write_enable_reg">XC1_q_b[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[18]_PORT_A_write_enable">XC1_q_b[18]_PORT_A_write_enable</A>, XC1_q_b[18]_clock_0, , , );
<P><A NAME="XC1_q_b[18]_PORT_B_read_enable">XC1_q_b[18]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[18]_PORT_B_read_enable_reg">XC1_q_b[18]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[18]_PORT_B_read_enable">XC1_q_b[18]_PORT_B_read_enable</A>, XC1_q_b[18]_clock_1, , , );
<P><A NAME="XC1_q_b[18]_clock_0">XC1_q_b[18]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[18]_clock_1">XC1_q_b[18]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[18]_clock_enable_0">XC1_q_b[18]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[18]_PORT_B_data_out">XC1_q_b[18]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[18]_PORT_A_data_in_reg">XC1_q_b[18]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[18]_PORT_A_address_reg">XC1_q_b[18]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[18]_PORT_B_address_reg">XC1_q_b[18]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[18]_PORT_A_write_enable_reg">XC1_q_b[18]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[18]_PORT_B_read_enable_reg">XC1_q_b[18]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[18]_clock_0">XC1_q_b[18]_clock_0</A>, <A HREF="#XC1_q_b[18]_clock_1">XC1_q_b[18]_clock_1</A>, <A HREF="#XC1_q_b[18]_clock_enable_0">XC1_q_b[18]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[18]">XC1_q_b[18]</A> = <A HREF="#XC1_q_b[18]_PORT_B_data_out">XC1_q_b[18]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[17]_PORT_A_data_in">XC2_q_b[17]_PORT_A_data_in</A> = <A HREF="#SC1L807">SC1L807</A>;
<P><A NAME="XC2_q_b[17]_PORT_A_data_in_reg">XC2_q_b[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[17]_PORT_A_data_in">XC2_q_b[17]_PORT_A_data_in</A>, XC2_q_b[17]_clock_0, , , );
<P><A NAME="XC2_q_b[17]_PORT_A_address">XC2_q_b[17]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[17]_PORT_A_address_reg">XC2_q_b[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[17]_PORT_A_address">XC2_q_b[17]_PORT_A_address</A>, XC2_q_b[17]_clock_0, , , );
<P><A NAME="XC2_q_b[17]_PORT_B_address">XC2_q_b[17]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[17]_PORT_B_address_reg">XC2_q_b[17]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[17]_PORT_B_address">XC2_q_b[17]_PORT_B_address</A>, XC2_q_b[17]_clock_1, , , );
<P><A NAME="XC2_q_b[17]_PORT_A_write_enable">XC2_q_b[17]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[17]_PORT_A_write_enable_reg">XC2_q_b[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[17]_PORT_A_write_enable">XC2_q_b[17]_PORT_A_write_enable</A>, XC2_q_b[17]_clock_0, , , );
<P><A NAME="XC2_q_b[17]_PORT_B_read_enable">XC2_q_b[17]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[17]_PORT_B_read_enable_reg">XC2_q_b[17]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[17]_PORT_B_read_enable">XC2_q_b[17]_PORT_B_read_enable</A>, XC2_q_b[17]_clock_1, , , );
<P><A NAME="XC2_q_b[17]_clock_0">XC2_q_b[17]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[17]_clock_1">XC2_q_b[17]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[17]_clock_enable_0">XC2_q_b[17]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[17]_PORT_B_data_out">XC2_q_b[17]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[17]_PORT_A_data_in_reg">XC2_q_b[17]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[17]_PORT_A_address_reg">XC2_q_b[17]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[17]_PORT_B_address_reg">XC2_q_b[17]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[17]_PORT_A_write_enable_reg">XC2_q_b[17]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[17]_PORT_B_read_enable_reg">XC2_q_b[17]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[17]_clock_0">XC2_q_b[17]_clock_0</A>, <A HREF="#XC2_q_b[17]_clock_1">XC2_q_b[17]_clock_1</A>, <A HREF="#XC2_q_b[17]_clock_enable_0">XC2_q_b[17]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[17]">XC2_q_b[17]</A> = <A HREF="#XC2_q_b[17]_PORT_B_data_out">XC2_q_b[17]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[17]_PORT_A_data_in">XC1_q_b[17]_PORT_A_data_in</A> = <A HREF="#SC1L807">SC1L807</A>;
<P><A NAME="XC1_q_b[17]_PORT_A_data_in_reg">XC1_q_b[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[17]_PORT_A_data_in">XC1_q_b[17]_PORT_A_data_in</A>, XC1_q_b[17]_clock_0, , , );
<P><A NAME="XC1_q_b[17]_PORT_A_address">XC1_q_b[17]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[17]_PORT_A_address_reg">XC1_q_b[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[17]_PORT_A_address">XC1_q_b[17]_PORT_A_address</A>, XC1_q_b[17]_clock_0, , , );
<P><A NAME="XC1_q_b[17]_PORT_B_address">XC1_q_b[17]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[17]_PORT_B_address_reg">XC1_q_b[17]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[17]_PORT_B_address">XC1_q_b[17]_PORT_B_address</A>, XC1_q_b[17]_clock_1, , , );
<P><A NAME="XC1_q_b[17]_PORT_A_write_enable">XC1_q_b[17]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[17]_PORT_A_write_enable_reg">XC1_q_b[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[17]_PORT_A_write_enable">XC1_q_b[17]_PORT_A_write_enable</A>, XC1_q_b[17]_clock_0, , , );
<P><A NAME="XC1_q_b[17]_PORT_B_read_enable">XC1_q_b[17]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[17]_PORT_B_read_enable_reg">XC1_q_b[17]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[17]_PORT_B_read_enable">XC1_q_b[17]_PORT_B_read_enable</A>, XC1_q_b[17]_clock_1, , , );
<P><A NAME="XC1_q_b[17]_clock_0">XC1_q_b[17]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[17]_clock_1">XC1_q_b[17]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[17]_clock_enable_0">XC1_q_b[17]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[17]_PORT_B_data_out">XC1_q_b[17]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[17]_PORT_A_data_in_reg">XC1_q_b[17]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[17]_PORT_A_address_reg">XC1_q_b[17]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[17]_PORT_B_address_reg">XC1_q_b[17]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[17]_PORT_A_write_enable_reg">XC1_q_b[17]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[17]_PORT_B_read_enable_reg">XC1_q_b[17]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[17]_clock_0">XC1_q_b[17]_clock_0</A>, <A HREF="#XC1_q_b[17]_clock_1">XC1_q_b[17]_clock_1</A>, <A HREF="#XC1_q_b[17]_clock_enable_0">XC1_q_b[17]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[17]">XC1_q_b[17]</A> = <A HREF="#XC1_q_b[17]_PORT_B_data_out">XC1_q_b[17]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[24]_PORT_A_data_in">XC2_q_b[24]_PORT_A_data_in</A> = <A HREF="#SC1L814">SC1L814</A>;
<P><A NAME="XC2_q_b[24]_PORT_A_data_in_reg">XC2_q_b[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[24]_PORT_A_data_in">XC2_q_b[24]_PORT_A_data_in</A>, XC2_q_b[24]_clock_0, , , );
<P><A NAME="XC2_q_b[24]_PORT_A_address">XC2_q_b[24]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[24]_PORT_A_address_reg">XC2_q_b[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[24]_PORT_A_address">XC2_q_b[24]_PORT_A_address</A>, XC2_q_b[24]_clock_0, , , );
<P><A NAME="XC2_q_b[24]_PORT_B_address">XC2_q_b[24]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[24]_PORT_B_address_reg">XC2_q_b[24]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[24]_PORT_B_address">XC2_q_b[24]_PORT_B_address</A>, XC2_q_b[24]_clock_1, , , );
<P><A NAME="XC2_q_b[24]_PORT_A_write_enable">XC2_q_b[24]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[24]_PORT_A_write_enable_reg">XC2_q_b[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[24]_PORT_A_write_enable">XC2_q_b[24]_PORT_A_write_enable</A>, XC2_q_b[24]_clock_0, , , );
<P><A NAME="XC2_q_b[24]_PORT_B_read_enable">XC2_q_b[24]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[24]_PORT_B_read_enable_reg">XC2_q_b[24]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[24]_PORT_B_read_enable">XC2_q_b[24]_PORT_B_read_enable</A>, XC2_q_b[24]_clock_1, , , );
<P><A NAME="XC2_q_b[24]_clock_0">XC2_q_b[24]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[24]_clock_1">XC2_q_b[24]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[24]_clock_enable_0">XC2_q_b[24]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[24]_PORT_B_data_out">XC2_q_b[24]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[24]_PORT_A_data_in_reg">XC2_q_b[24]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[24]_PORT_A_address_reg">XC2_q_b[24]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[24]_PORT_B_address_reg">XC2_q_b[24]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[24]_PORT_A_write_enable_reg">XC2_q_b[24]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[24]_PORT_B_read_enable_reg">XC2_q_b[24]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[24]_clock_0">XC2_q_b[24]_clock_0</A>, <A HREF="#XC2_q_b[24]_clock_1">XC2_q_b[24]_clock_1</A>, <A HREF="#XC2_q_b[24]_clock_enable_0">XC2_q_b[24]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[24]">XC2_q_b[24]</A> = <A HREF="#XC2_q_b[24]_PORT_B_data_out">XC2_q_b[24]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[24]_PORT_A_data_in">XC1_q_b[24]_PORT_A_data_in</A> = <A HREF="#SC1L814">SC1L814</A>;
<P><A NAME="XC1_q_b[24]_PORT_A_data_in_reg">XC1_q_b[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[24]_PORT_A_data_in">XC1_q_b[24]_PORT_A_data_in</A>, XC1_q_b[24]_clock_0, , , );
<P><A NAME="XC1_q_b[24]_PORT_A_address">XC1_q_b[24]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[24]_PORT_A_address_reg">XC1_q_b[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[24]_PORT_A_address">XC1_q_b[24]_PORT_A_address</A>, XC1_q_b[24]_clock_0, , , );
<P><A NAME="XC1_q_b[24]_PORT_B_address">XC1_q_b[24]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[24]_PORT_B_address_reg">XC1_q_b[24]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[24]_PORT_B_address">XC1_q_b[24]_PORT_B_address</A>, XC1_q_b[24]_clock_1, , , );
<P><A NAME="XC1_q_b[24]_PORT_A_write_enable">XC1_q_b[24]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[24]_PORT_A_write_enable_reg">XC1_q_b[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[24]_PORT_A_write_enable">XC1_q_b[24]_PORT_A_write_enable</A>, XC1_q_b[24]_clock_0, , , );
<P><A NAME="XC1_q_b[24]_PORT_B_read_enable">XC1_q_b[24]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[24]_PORT_B_read_enable_reg">XC1_q_b[24]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[24]_PORT_B_read_enable">XC1_q_b[24]_PORT_B_read_enable</A>, XC1_q_b[24]_clock_1, , , );
<P><A NAME="XC1_q_b[24]_clock_0">XC1_q_b[24]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[24]_clock_1">XC1_q_b[24]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[24]_clock_enable_0">XC1_q_b[24]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[24]_PORT_B_data_out">XC1_q_b[24]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[24]_PORT_A_data_in_reg">XC1_q_b[24]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[24]_PORT_A_address_reg">XC1_q_b[24]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[24]_PORT_B_address_reg">XC1_q_b[24]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[24]_PORT_A_write_enable_reg">XC1_q_b[24]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[24]_PORT_B_read_enable_reg">XC1_q_b[24]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[24]_clock_0">XC1_q_b[24]_clock_0</A>, <A HREF="#XC1_q_b[24]_clock_1">XC1_q_b[24]_clock_1</A>, <A HREF="#XC1_q_b[24]_clock_enable_0">XC1_q_b[24]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[24]">XC1_q_b[24]</A> = <A HREF="#XC1_q_b[24]_PORT_B_data_out">XC1_q_b[24]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[23]_PORT_A_data_in">XC2_q_b[23]_PORT_A_data_in</A> = <A HREF="#SC1L813">SC1L813</A>;
<P><A NAME="XC2_q_b[23]_PORT_A_data_in_reg">XC2_q_b[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[23]_PORT_A_data_in">XC2_q_b[23]_PORT_A_data_in</A>, XC2_q_b[23]_clock_0, , , );
<P><A NAME="XC2_q_b[23]_PORT_A_address">XC2_q_b[23]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[23]_PORT_A_address_reg">XC2_q_b[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[23]_PORT_A_address">XC2_q_b[23]_PORT_A_address</A>, XC2_q_b[23]_clock_0, , , );
<P><A NAME="XC2_q_b[23]_PORT_B_address">XC2_q_b[23]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[23]_PORT_B_address_reg">XC2_q_b[23]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[23]_PORT_B_address">XC2_q_b[23]_PORT_B_address</A>, XC2_q_b[23]_clock_1, , , );
<P><A NAME="XC2_q_b[23]_PORT_A_write_enable">XC2_q_b[23]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[23]_PORT_A_write_enable_reg">XC2_q_b[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[23]_PORT_A_write_enable">XC2_q_b[23]_PORT_A_write_enable</A>, XC2_q_b[23]_clock_0, , , );
<P><A NAME="XC2_q_b[23]_PORT_B_read_enable">XC2_q_b[23]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[23]_PORT_B_read_enable_reg">XC2_q_b[23]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[23]_PORT_B_read_enable">XC2_q_b[23]_PORT_B_read_enable</A>, XC2_q_b[23]_clock_1, , , );
<P><A NAME="XC2_q_b[23]_clock_0">XC2_q_b[23]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[23]_clock_1">XC2_q_b[23]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[23]_clock_enable_0">XC2_q_b[23]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[23]_PORT_B_data_out">XC2_q_b[23]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[23]_PORT_A_data_in_reg">XC2_q_b[23]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[23]_PORT_A_address_reg">XC2_q_b[23]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[23]_PORT_B_address_reg">XC2_q_b[23]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[23]_PORT_A_write_enable_reg">XC2_q_b[23]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[23]_PORT_B_read_enable_reg">XC2_q_b[23]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[23]_clock_0">XC2_q_b[23]_clock_0</A>, <A HREF="#XC2_q_b[23]_clock_1">XC2_q_b[23]_clock_1</A>, <A HREF="#XC2_q_b[23]_clock_enable_0">XC2_q_b[23]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[23]">XC2_q_b[23]</A> = <A HREF="#XC2_q_b[23]_PORT_B_data_out">XC2_q_b[23]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[23]_PORT_A_data_in">XC1_q_b[23]_PORT_A_data_in</A> = <A HREF="#SC1L813">SC1L813</A>;
<P><A NAME="XC1_q_b[23]_PORT_A_data_in_reg">XC1_q_b[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[23]_PORT_A_data_in">XC1_q_b[23]_PORT_A_data_in</A>, XC1_q_b[23]_clock_0, , , );
<P><A NAME="XC1_q_b[23]_PORT_A_address">XC1_q_b[23]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[23]_PORT_A_address_reg">XC1_q_b[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[23]_PORT_A_address">XC1_q_b[23]_PORT_A_address</A>, XC1_q_b[23]_clock_0, , , );
<P><A NAME="XC1_q_b[23]_PORT_B_address">XC1_q_b[23]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[23]_PORT_B_address_reg">XC1_q_b[23]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[23]_PORT_B_address">XC1_q_b[23]_PORT_B_address</A>, XC1_q_b[23]_clock_1, , , );
<P><A NAME="XC1_q_b[23]_PORT_A_write_enable">XC1_q_b[23]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[23]_PORT_A_write_enable_reg">XC1_q_b[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[23]_PORT_A_write_enable">XC1_q_b[23]_PORT_A_write_enable</A>, XC1_q_b[23]_clock_0, , , );
<P><A NAME="XC1_q_b[23]_PORT_B_read_enable">XC1_q_b[23]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[23]_PORT_B_read_enable_reg">XC1_q_b[23]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[23]_PORT_B_read_enable">XC1_q_b[23]_PORT_B_read_enable</A>, XC1_q_b[23]_clock_1, , , );
<P><A NAME="XC1_q_b[23]_clock_0">XC1_q_b[23]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[23]_clock_1">XC1_q_b[23]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[23]_clock_enable_0">XC1_q_b[23]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[23]_PORT_B_data_out">XC1_q_b[23]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[23]_PORT_A_data_in_reg">XC1_q_b[23]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[23]_PORT_A_address_reg">XC1_q_b[23]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[23]_PORT_B_address_reg">XC1_q_b[23]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[23]_PORT_A_write_enable_reg">XC1_q_b[23]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[23]_PORT_B_read_enable_reg">XC1_q_b[23]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[23]_clock_0">XC1_q_b[23]_clock_0</A>, <A HREF="#XC1_q_b[23]_clock_1">XC1_q_b[23]_clock_1</A>, <A HREF="#XC1_q_b[23]_clock_enable_0">XC1_q_b[23]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[23]">XC1_q_b[23]</A> = <A HREF="#XC1_q_b[23]_PORT_B_data_out">XC1_q_b[23]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[26]_PORT_A_data_in">XC2_q_b[26]_PORT_A_data_in</A> = <A HREF="#SC1L816">SC1L816</A>;
<P><A NAME="XC2_q_b[26]_PORT_A_data_in_reg">XC2_q_b[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[26]_PORT_A_data_in">XC2_q_b[26]_PORT_A_data_in</A>, XC2_q_b[26]_clock_0, , , );
<P><A NAME="XC2_q_b[26]_PORT_A_address">XC2_q_b[26]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[26]_PORT_A_address_reg">XC2_q_b[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[26]_PORT_A_address">XC2_q_b[26]_PORT_A_address</A>, XC2_q_b[26]_clock_0, , , );
<P><A NAME="XC2_q_b[26]_PORT_B_address">XC2_q_b[26]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[26]_PORT_B_address_reg">XC2_q_b[26]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[26]_PORT_B_address">XC2_q_b[26]_PORT_B_address</A>, XC2_q_b[26]_clock_1, , , );
<P><A NAME="XC2_q_b[26]_PORT_A_write_enable">XC2_q_b[26]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[26]_PORT_A_write_enable_reg">XC2_q_b[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[26]_PORT_A_write_enable">XC2_q_b[26]_PORT_A_write_enable</A>, XC2_q_b[26]_clock_0, , , );
<P><A NAME="XC2_q_b[26]_PORT_B_read_enable">XC2_q_b[26]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[26]_PORT_B_read_enable_reg">XC2_q_b[26]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[26]_PORT_B_read_enable">XC2_q_b[26]_PORT_B_read_enable</A>, XC2_q_b[26]_clock_1, , , );
<P><A NAME="XC2_q_b[26]_clock_0">XC2_q_b[26]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[26]_clock_1">XC2_q_b[26]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[26]_clock_enable_0">XC2_q_b[26]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[26]_PORT_B_data_out">XC2_q_b[26]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[26]_PORT_A_data_in_reg">XC2_q_b[26]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[26]_PORT_A_address_reg">XC2_q_b[26]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[26]_PORT_B_address_reg">XC2_q_b[26]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[26]_PORT_A_write_enable_reg">XC2_q_b[26]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[26]_PORT_B_read_enable_reg">XC2_q_b[26]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[26]_clock_0">XC2_q_b[26]_clock_0</A>, <A HREF="#XC2_q_b[26]_clock_1">XC2_q_b[26]_clock_1</A>, <A HREF="#XC2_q_b[26]_clock_enable_0">XC2_q_b[26]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[26]">XC2_q_b[26]</A> = <A HREF="#XC2_q_b[26]_PORT_B_data_out">XC2_q_b[26]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[26]_PORT_A_data_in">XC1_q_b[26]_PORT_A_data_in</A> = <A HREF="#SC1L816">SC1L816</A>;
<P><A NAME="XC1_q_b[26]_PORT_A_data_in_reg">XC1_q_b[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[26]_PORT_A_data_in">XC1_q_b[26]_PORT_A_data_in</A>, XC1_q_b[26]_clock_0, , , );
<P><A NAME="XC1_q_b[26]_PORT_A_address">XC1_q_b[26]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[26]_PORT_A_address_reg">XC1_q_b[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[26]_PORT_A_address">XC1_q_b[26]_PORT_A_address</A>, XC1_q_b[26]_clock_0, , , );
<P><A NAME="XC1_q_b[26]_PORT_B_address">XC1_q_b[26]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[26]_PORT_B_address_reg">XC1_q_b[26]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[26]_PORT_B_address">XC1_q_b[26]_PORT_B_address</A>, XC1_q_b[26]_clock_1, , , );
<P><A NAME="XC1_q_b[26]_PORT_A_write_enable">XC1_q_b[26]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[26]_PORT_A_write_enable_reg">XC1_q_b[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[26]_PORT_A_write_enable">XC1_q_b[26]_PORT_A_write_enable</A>, XC1_q_b[26]_clock_0, , , );
<P><A NAME="XC1_q_b[26]_PORT_B_read_enable">XC1_q_b[26]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[26]_PORT_B_read_enable_reg">XC1_q_b[26]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[26]_PORT_B_read_enable">XC1_q_b[26]_PORT_B_read_enable</A>, XC1_q_b[26]_clock_1, , , );
<P><A NAME="XC1_q_b[26]_clock_0">XC1_q_b[26]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[26]_clock_1">XC1_q_b[26]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[26]_clock_enable_0">XC1_q_b[26]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[26]_PORT_B_data_out">XC1_q_b[26]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[26]_PORT_A_data_in_reg">XC1_q_b[26]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[26]_PORT_A_address_reg">XC1_q_b[26]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[26]_PORT_B_address_reg">XC1_q_b[26]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[26]_PORT_A_write_enable_reg">XC1_q_b[26]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[26]_PORT_B_read_enable_reg">XC1_q_b[26]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[26]_clock_0">XC1_q_b[26]_clock_0</A>, <A HREF="#XC1_q_b[26]_clock_1">XC1_q_b[26]_clock_1</A>, <A HREF="#XC1_q_b[26]_clock_enable_0">XC1_q_b[26]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[26]">XC1_q_b[26]</A> = <A HREF="#XC1_q_b[26]_PORT_B_data_out">XC1_q_b[26]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[25]_PORT_A_data_in">XC2_q_b[25]_PORT_A_data_in</A> = <A HREF="#SC1L815">SC1L815</A>;
<P><A NAME="XC2_q_b[25]_PORT_A_data_in_reg">XC2_q_b[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[25]_PORT_A_data_in">XC2_q_b[25]_PORT_A_data_in</A>, XC2_q_b[25]_clock_0, , , );
<P><A NAME="XC2_q_b[25]_PORT_A_address">XC2_q_b[25]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[25]_PORT_A_address_reg">XC2_q_b[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[25]_PORT_A_address">XC2_q_b[25]_PORT_A_address</A>, XC2_q_b[25]_clock_0, , , );
<P><A NAME="XC2_q_b[25]_PORT_B_address">XC2_q_b[25]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[25]_PORT_B_address_reg">XC2_q_b[25]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[25]_PORT_B_address">XC2_q_b[25]_PORT_B_address</A>, XC2_q_b[25]_clock_1, , , );
<P><A NAME="XC2_q_b[25]_PORT_A_write_enable">XC2_q_b[25]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[25]_PORT_A_write_enable_reg">XC2_q_b[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[25]_PORT_A_write_enable">XC2_q_b[25]_PORT_A_write_enable</A>, XC2_q_b[25]_clock_0, , , );
<P><A NAME="XC2_q_b[25]_PORT_B_read_enable">XC2_q_b[25]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[25]_PORT_B_read_enable_reg">XC2_q_b[25]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[25]_PORT_B_read_enable">XC2_q_b[25]_PORT_B_read_enable</A>, XC2_q_b[25]_clock_1, , , );
<P><A NAME="XC2_q_b[25]_clock_0">XC2_q_b[25]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[25]_clock_1">XC2_q_b[25]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[25]_clock_enable_0">XC2_q_b[25]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[25]_PORT_B_data_out">XC2_q_b[25]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[25]_PORT_A_data_in_reg">XC2_q_b[25]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[25]_PORT_A_address_reg">XC2_q_b[25]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[25]_PORT_B_address_reg">XC2_q_b[25]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[25]_PORT_A_write_enable_reg">XC2_q_b[25]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[25]_PORT_B_read_enable_reg">XC2_q_b[25]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[25]_clock_0">XC2_q_b[25]_clock_0</A>, <A HREF="#XC2_q_b[25]_clock_1">XC2_q_b[25]_clock_1</A>, <A HREF="#XC2_q_b[25]_clock_enable_0">XC2_q_b[25]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[25]">XC2_q_b[25]</A> = <A HREF="#XC2_q_b[25]_PORT_B_data_out">XC2_q_b[25]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[25]_PORT_A_data_in">XC1_q_b[25]_PORT_A_data_in</A> = <A HREF="#SC1L815">SC1L815</A>;
<P><A NAME="XC1_q_b[25]_PORT_A_data_in_reg">XC1_q_b[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[25]_PORT_A_data_in">XC1_q_b[25]_PORT_A_data_in</A>, XC1_q_b[25]_clock_0, , , );
<P><A NAME="XC1_q_b[25]_PORT_A_address">XC1_q_b[25]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[25]_PORT_A_address_reg">XC1_q_b[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[25]_PORT_A_address">XC1_q_b[25]_PORT_A_address</A>, XC1_q_b[25]_clock_0, , , );
<P><A NAME="XC1_q_b[25]_PORT_B_address">XC1_q_b[25]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[25]_PORT_B_address_reg">XC1_q_b[25]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[25]_PORT_B_address">XC1_q_b[25]_PORT_B_address</A>, XC1_q_b[25]_clock_1, , , );
<P><A NAME="XC1_q_b[25]_PORT_A_write_enable">XC1_q_b[25]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[25]_PORT_A_write_enable_reg">XC1_q_b[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[25]_PORT_A_write_enable">XC1_q_b[25]_PORT_A_write_enable</A>, XC1_q_b[25]_clock_0, , , );
<P><A NAME="XC1_q_b[25]_PORT_B_read_enable">XC1_q_b[25]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[25]_PORT_B_read_enable_reg">XC1_q_b[25]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[25]_PORT_B_read_enable">XC1_q_b[25]_PORT_B_read_enable</A>, XC1_q_b[25]_clock_1, , , );
<P><A NAME="XC1_q_b[25]_clock_0">XC1_q_b[25]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[25]_clock_1">XC1_q_b[25]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[25]_clock_enable_0">XC1_q_b[25]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[25]_PORT_B_data_out">XC1_q_b[25]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[25]_PORT_A_data_in_reg">XC1_q_b[25]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[25]_PORT_A_address_reg">XC1_q_b[25]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[25]_PORT_B_address_reg">XC1_q_b[25]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[25]_PORT_A_write_enable_reg">XC1_q_b[25]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[25]_PORT_B_read_enable_reg">XC1_q_b[25]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[25]_clock_0">XC1_q_b[25]_clock_0</A>, <A HREF="#XC1_q_b[25]_clock_1">XC1_q_b[25]_clock_1</A>, <A HREF="#XC1_q_b[25]_clock_enable_0">XC1_q_b[25]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[25]">XC1_q_b[25]</A> = <A HREF="#XC1_q_b[25]_PORT_B_data_out">XC1_q_b[25]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[28]_PORT_A_data_in">XC2_q_b[28]_PORT_A_data_in</A> = <A HREF="#SC1L818">SC1L818</A>;
<P><A NAME="XC2_q_b[28]_PORT_A_data_in_reg">XC2_q_b[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[28]_PORT_A_data_in">XC2_q_b[28]_PORT_A_data_in</A>, XC2_q_b[28]_clock_0, , , );
<P><A NAME="XC2_q_b[28]_PORT_A_address">XC2_q_b[28]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[28]_PORT_A_address_reg">XC2_q_b[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[28]_PORT_A_address">XC2_q_b[28]_PORT_A_address</A>, XC2_q_b[28]_clock_0, , , );
<P><A NAME="XC2_q_b[28]_PORT_B_address">XC2_q_b[28]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[28]_PORT_B_address_reg">XC2_q_b[28]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[28]_PORT_B_address">XC2_q_b[28]_PORT_B_address</A>, XC2_q_b[28]_clock_1, , , );
<P><A NAME="XC2_q_b[28]_PORT_A_write_enable">XC2_q_b[28]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[28]_PORT_A_write_enable_reg">XC2_q_b[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[28]_PORT_A_write_enable">XC2_q_b[28]_PORT_A_write_enable</A>, XC2_q_b[28]_clock_0, , , );
<P><A NAME="XC2_q_b[28]_PORT_B_read_enable">XC2_q_b[28]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[28]_PORT_B_read_enable_reg">XC2_q_b[28]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[28]_PORT_B_read_enable">XC2_q_b[28]_PORT_B_read_enable</A>, XC2_q_b[28]_clock_1, , , );
<P><A NAME="XC2_q_b[28]_clock_0">XC2_q_b[28]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[28]_clock_1">XC2_q_b[28]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[28]_clock_enable_0">XC2_q_b[28]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[28]_PORT_B_data_out">XC2_q_b[28]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[28]_PORT_A_data_in_reg">XC2_q_b[28]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[28]_PORT_A_address_reg">XC2_q_b[28]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[28]_PORT_B_address_reg">XC2_q_b[28]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[28]_PORT_A_write_enable_reg">XC2_q_b[28]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[28]_PORT_B_read_enable_reg">XC2_q_b[28]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[28]_clock_0">XC2_q_b[28]_clock_0</A>, <A HREF="#XC2_q_b[28]_clock_1">XC2_q_b[28]_clock_1</A>, <A HREF="#XC2_q_b[28]_clock_enable_0">XC2_q_b[28]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[28]">XC2_q_b[28]</A> = <A HREF="#XC2_q_b[28]_PORT_B_data_out">XC2_q_b[28]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[28]_PORT_A_data_in">XC1_q_b[28]_PORT_A_data_in</A> = <A HREF="#SC1L818">SC1L818</A>;
<P><A NAME="XC1_q_b[28]_PORT_A_data_in_reg">XC1_q_b[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[28]_PORT_A_data_in">XC1_q_b[28]_PORT_A_data_in</A>, XC1_q_b[28]_clock_0, , , );
<P><A NAME="XC1_q_b[28]_PORT_A_address">XC1_q_b[28]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[28]_PORT_A_address_reg">XC1_q_b[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[28]_PORT_A_address">XC1_q_b[28]_PORT_A_address</A>, XC1_q_b[28]_clock_0, , , );
<P><A NAME="XC1_q_b[28]_PORT_B_address">XC1_q_b[28]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[28]_PORT_B_address_reg">XC1_q_b[28]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[28]_PORT_B_address">XC1_q_b[28]_PORT_B_address</A>, XC1_q_b[28]_clock_1, , , );
<P><A NAME="XC1_q_b[28]_PORT_A_write_enable">XC1_q_b[28]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[28]_PORT_A_write_enable_reg">XC1_q_b[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[28]_PORT_A_write_enable">XC1_q_b[28]_PORT_A_write_enable</A>, XC1_q_b[28]_clock_0, , , );
<P><A NAME="XC1_q_b[28]_PORT_B_read_enable">XC1_q_b[28]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[28]_PORT_B_read_enable_reg">XC1_q_b[28]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[28]_PORT_B_read_enable">XC1_q_b[28]_PORT_B_read_enable</A>, XC1_q_b[28]_clock_1, , , );
<P><A NAME="XC1_q_b[28]_clock_0">XC1_q_b[28]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[28]_clock_1">XC1_q_b[28]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[28]_clock_enable_0">XC1_q_b[28]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[28]_PORT_B_data_out">XC1_q_b[28]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[28]_PORT_A_data_in_reg">XC1_q_b[28]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[28]_PORT_A_address_reg">XC1_q_b[28]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[28]_PORT_B_address_reg">XC1_q_b[28]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[28]_PORT_A_write_enable_reg">XC1_q_b[28]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[28]_PORT_B_read_enable_reg">XC1_q_b[28]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[28]_clock_0">XC1_q_b[28]_clock_0</A>, <A HREF="#XC1_q_b[28]_clock_1">XC1_q_b[28]_clock_1</A>, <A HREF="#XC1_q_b[28]_clock_enable_0">XC1_q_b[28]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[28]">XC1_q_b[28]</A> = <A HREF="#XC1_q_b[28]_PORT_B_data_out">XC1_q_b[28]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[27]_PORT_A_data_in">XC2_q_b[27]_PORT_A_data_in</A> = <A HREF="#SC1L817">SC1L817</A>;
<P><A NAME="XC2_q_b[27]_PORT_A_data_in_reg">XC2_q_b[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[27]_PORT_A_data_in">XC2_q_b[27]_PORT_A_data_in</A>, XC2_q_b[27]_clock_0, , , );
<P><A NAME="XC2_q_b[27]_PORT_A_address">XC2_q_b[27]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[27]_PORT_A_address_reg">XC2_q_b[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[27]_PORT_A_address">XC2_q_b[27]_PORT_A_address</A>, XC2_q_b[27]_clock_0, , , );
<P><A NAME="XC2_q_b[27]_PORT_B_address">XC2_q_b[27]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[27]_PORT_B_address_reg">XC2_q_b[27]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[27]_PORT_B_address">XC2_q_b[27]_PORT_B_address</A>, XC2_q_b[27]_clock_1, , , );
<P><A NAME="XC2_q_b[27]_PORT_A_write_enable">XC2_q_b[27]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[27]_PORT_A_write_enable_reg">XC2_q_b[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[27]_PORT_A_write_enable">XC2_q_b[27]_PORT_A_write_enable</A>, XC2_q_b[27]_clock_0, , , );
<P><A NAME="XC2_q_b[27]_PORT_B_read_enable">XC2_q_b[27]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[27]_PORT_B_read_enable_reg">XC2_q_b[27]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[27]_PORT_B_read_enable">XC2_q_b[27]_PORT_B_read_enable</A>, XC2_q_b[27]_clock_1, , , );
<P><A NAME="XC2_q_b[27]_clock_0">XC2_q_b[27]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[27]_clock_1">XC2_q_b[27]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[27]_clock_enable_0">XC2_q_b[27]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[27]_PORT_B_data_out">XC2_q_b[27]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[27]_PORT_A_data_in_reg">XC2_q_b[27]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[27]_PORT_A_address_reg">XC2_q_b[27]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[27]_PORT_B_address_reg">XC2_q_b[27]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[27]_PORT_A_write_enable_reg">XC2_q_b[27]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[27]_PORT_B_read_enable_reg">XC2_q_b[27]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[27]_clock_0">XC2_q_b[27]_clock_0</A>, <A HREF="#XC2_q_b[27]_clock_1">XC2_q_b[27]_clock_1</A>, <A HREF="#XC2_q_b[27]_clock_enable_0">XC2_q_b[27]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[27]">XC2_q_b[27]</A> = <A HREF="#XC2_q_b[27]_PORT_B_data_out">XC2_q_b[27]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[27]_PORT_A_data_in">XC1_q_b[27]_PORT_A_data_in</A> = <A HREF="#SC1L817">SC1L817</A>;
<P><A NAME="XC1_q_b[27]_PORT_A_data_in_reg">XC1_q_b[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[27]_PORT_A_data_in">XC1_q_b[27]_PORT_A_data_in</A>, XC1_q_b[27]_clock_0, , , );
<P><A NAME="XC1_q_b[27]_PORT_A_address">XC1_q_b[27]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[27]_PORT_A_address_reg">XC1_q_b[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[27]_PORT_A_address">XC1_q_b[27]_PORT_A_address</A>, XC1_q_b[27]_clock_0, , , );
<P><A NAME="XC1_q_b[27]_PORT_B_address">XC1_q_b[27]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[27]_PORT_B_address_reg">XC1_q_b[27]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[27]_PORT_B_address">XC1_q_b[27]_PORT_B_address</A>, XC1_q_b[27]_clock_1, , , );
<P><A NAME="XC1_q_b[27]_PORT_A_write_enable">XC1_q_b[27]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[27]_PORT_A_write_enable_reg">XC1_q_b[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[27]_PORT_A_write_enable">XC1_q_b[27]_PORT_A_write_enable</A>, XC1_q_b[27]_clock_0, , , );
<P><A NAME="XC1_q_b[27]_PORT_B_read_enable">XC1_q_b[27]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[27]_PORT_B_read_enable_reg">XC1_q_b[27]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[27]_PORT_B_read_enable">XC1_q_b[27]_PORT_B_read_enable</A>, XC1_q_b[27]_clock_1, , , );
<P><A NAME="XC1_q_b[27]_clock_0">XC1_q_b[27]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[27]_clock_1">XC1_q_b[27]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[27]_clock_enable_0">XC1_q_b[27]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[27]_PORT_B_data_out">XC1_q_b[27]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[27]_PORT_A_data_in_reg">XC1_q_b[27]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[27]_PORT_A_address_reg">XC1_q_b[27]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[27]_PORT_B_address_reg">XC1_q_b[27]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[27]_PORT_A_write_enable_reg">XC1_q_b[27]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[27]_PORT_B_read_enable_reg">XC1_q_b[27]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[27]_clock_0">XC1_q_b[27]_clock_0</A>, <A HREF="#XC1_q_b[27]_clock_1">XC1_q_b[27]_clock_1</A>, <A HREF="#XC1_q_b[27]_clock_enable_0">XC1_q_b[27]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[27]">XC1_q_b[27]</A> = <A HREF="#XC1_q_b[27]_PORT_B_data_out">XC1_q_b[27]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[0]_PORT_A_data_in">XC1_q_b[0]_PORT_A_data_in</A> = <A HREF="#SC1L787">SC1L787</A>;
<P><A NAME="XC1_q_b[0]_PORT_A_data_in_reg">XC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[0]_PORT_A_data_in">XC1_q_b[0]_PORT_A_data_in</A>, XC1_q_b[0]_clock_0, , , );
<P><A NAME="XC1_q_b[0]_PORT_A_address">XC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[0]_PORT_A_address_reg">XC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[0]_PORT_A_address">XC1_q_b[0]_PORT_A_address</A>, XC1_q_b[0]_clock_0, , , );
<P><A NAME="XC1_q_b[0]_PORT_B_address">XC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[0]_PORT_B_address_reg">XC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[0]_PORT_B_address">XC1_q_b[0]_PORT_B_address</A>, XC1_q_b[0]_clock_1, , , );
<P><A NAME="XC1_q_b[0]_PORT_A_write_enable">XC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[0]_PORT_A_write_enable_reg">XC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[0]_PORT_A_write_enable">XC1_q_b[0]_PORT_A_write_enable</A>, XC1_q_b[0]_clock_0, , , );
<P><A NAME="XC1_q_b[0]_PORT_B_read_enable">XC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[0]_PORT_B_read_enable_reg">XC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[0]_PORT_B_read_enable">XC1_q_b[0]_PORT_B_read_enable</A>, XC1_q_b[0]_clock_1, , , );
<P><A NAME="XC1_q_b[0]_clock_0">XC1_q_b[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[0]_clock_1">XC1_q_b[0]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[0]_clock_enable_0">XC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[0]_PORT_B_data_out">XC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[0]_PORT_A_data_in_reg">XC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[0]_PORT_A_address_reg">XC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[0]_PORT_B_address_reg">XC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[0]_PORT_A_write_enable_reg">XC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[0]_PORT_B_read_enable_reg">XC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[0]_clock_0">XC1_q_b[0]_clock_0</A>, <A HREF="#XC1_q_b[0]_clock_1">XC1_q_b[0]_clock_1</A>, <A HREF="#XC1_q_b[0]_clock_enable_0">XC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[0]">XC1_q_b[0]</A> = <A HREF="#XC1_q_b[0]_PORT_B_data_out">XC1_q_b[0]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[31]_PORT_A_data_in">XC2_q_b[31]_PORT_A_data_in</A> = <A HREF="#SC1L821">SC1L821</A>;
<P><A NAME="XC2_q_b[31]_PORT_A_data_in_reg">XC2_q_b[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[31]_PORT_A_data_in">XC2_q_b[31]_PORT_A_data_in</A>, XC2_q_b[31]_clock_0, , , );
<P><A NAME="XC2_q_b[31]_PORT_A_address">XC2_q_b[31]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[31]_PORT_A_address_reg">XC2_q_b[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[31]_PORT_A_address">XC2_q_b[31]_PORT_A_address</A>, XC2_q_b[31]_clock_0, , , );
<P><A NAME="XC2_q_b[31]_PORT_B_address">XC2_q_b[31]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[31]_PORT_B_address_reg">XC2_q_b[31]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[31]_PORT_B_address">XC2_q_b[31]_PORT_B_address</A>, XC2_q_b[31]_clock_1, , , );
<P><A NAME="XC2_q_b[31]_PORT_A_write_enable">XC2_q_b[31]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[31]_PORT_A_write_enable_reg">XC2_q_b[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[31]_PORT_A_write_enable">XC2_q_b[31]_PORT_A_write_enable</A>, XC2_q_b[31]_clock_0, , , );
<P><A NAME="XC2_q_b[31]_PORT_B_read_enable">XC2_q_b[31]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[31]_PORT_B_read_enable_reg">XC2_q_b[31]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[31]_PORT_B_read_enable">XC2_q_b[31]_PORT_B_read_enable</A>, XC2_q_b[31]_clock_1, , , );
<P><A NAME="XC2_q_b[31]_clock_0">XC2_q_b[31]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[31]_clock_1">XC2_q_b[31]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[31]_clock_enable_0">XC2_q_b[31]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[31]_PORT_B_data_out">XC2_q_b[31]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[31]_PORT_A_data_in_reg">XC2_q_b[31]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[31]_PORT_A_address_reg">XC2_q_b[31]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[31]_PORT_B_address_reg">XC2_q_b[31]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[31]_PORT_A_write_enable_reg">XC2_q_b[31]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[31]_PORT_B_read_enable_reg">XC2_q_b[31]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[31]_clock_0">XC2_q_b[31]_clock_0</A>, <A HREF="#XC2_q_b[31]_clock_1">XC2_q_b[31]_clock_1</A>, <A HREF="#XC2_q_b[31]_clock_enable_0">XC2_q_b[31]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[31]">XC2_q_b[31]</A> = <A HREF="#XC2_q_b[31]_PORT_B_data_out">XC2_q_b[31]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[31]_PORT_A_data_in">XC1_q_b[31]_PORT_A_data_in</A> = <A HREF="#SC1L821">SC1L821</A>;
<P><A NAME="XC1_q_b[31]_PORT_A_data_in_reg">XC1_q_b[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[31]_PORT_A_data_in">XC1_q_b[31]_PORT_A_data_in</A>, XC1_q_b[31]_clock_0, , , );
<P><A NAME="XC1_q_b[31]_PORT_A_address">XC1_q_b[31]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[31]_PORT_A_address_reg">XC1_q_b[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[31]_PORT_A_address">XC1_q_b[31]_PORT_A_address</A>, XC1_q_b[31]_clock_0, , , );
<P><A NAME="XC1_q_b[31]_PORT_B_address">XC1_q_b[31]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[31]_PORT_B_address_reg">XC1_q_b[31]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[31]_PORT_B_address">XC1_q_b[31]_PORT_B_address</A>, XC1_q_b[31]_clock_1, , , );
<P><A NAME="XC1_q_b[31]_PORT_A_write_enable">XC1_q_b[31]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[31]_PORT_A_write_enable_reg">XC1_q_b[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[31]_PORT_A_write_enable">XC1_q_b[31]_PORT_A_write_enable</A>, XC1_q_b[31]_clock_0, , , );
<P><A NAME="XC1_q_b[31]_PORT_B_read_enable">XC1_q_b[31]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[31]_PORT_B_read_enable_reg">XC1_q_b[31]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[31]_PORT_B_read_enable">XC1_q_b[31]_PORT_B_read_enable</A>, XC1_q_b[31]_clock_1, , , );
<P><A NAME="XC1_q_b[31]_clock_0">XC1_q_b[31]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[31]_clock_1">XC1_q_b[31]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[31]_clock_enable_0">XC1_q_b[31]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[31]_PORT_B_data_out">XC1_q_b[31]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[31]_PORT_A_data_in_reg">XC1_q_b[31]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[31]_PORT_A_address_reg">XC1_q_b[31]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[31]_PORT_B_address_reg">XC1_q_b[31]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[31]_PORT_A_write_enable_reg">XC1_q_b[31]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[31]_PORT_B_read_enable_reg">XC1_q_b[31]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[31]_clock_0">XC1_q_b[31]_clock_0</A>, <A HREF="#XC1_q_b[31]_clock_1">XC1_q_b[31]_clock_1</A>, <A HREF="#XC1_q_b[31]_clock_enable_0">XC1_q_b[31]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[31]">XC1_q_b[31]</A> = <A HREF="#XC1_q_b[31]_PORT_B_data_out">XC1_q_b[31]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[30]_PORT_A_data_in">XC2_q_b[30]_PORT_A_data_in</A> = <A HREF="#SC1L820">SC1L820</A>;
<P><A NAME="XC2_q_b[30]_PORT_A_data_in_reg">XC2_q_b[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[30]_PORT_A_data_in">XC2_q_b[30]_PORT_A_data_in</A>, XC2_q_b[30]_clock_0, , , );
<P><A NAME="XC2_q_b[30]_PORT_A_address">XC2_q_b[30]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[30]_PORT_A_address_reg">XC2_q_b[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[30]_PORT_A_address">XC2_q_b[30]_PORT_A_address</A>, XC2_q_b[30]_clock_0, , , );
<P><A NAME="XC2_q_b[30]_PORT_B_address">XC2_q_b[30]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[30]_PORT_B_address_reg">XC2_q_b[30]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[30]_PORT_B_address">XC2_q_b[30]_PORT_B_address</A>, XC2_q_b[30]_clock_1, , , );
<P><A NAME="XC2_q_b[30]_PORT_A_write_enable">XC2_q_b[30]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[30]_PORT_A_write_enable_reg">XC2_q_b[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[30]_PORT_A_write_enable">XC2_q_b[30]_PORT_A_write_enable</A>, XC2_q_b[30]_clock_0, , , );
<P><A NAME="XC2_q_b[30]_PORT_B_read_enable">XC2_q_b[30]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[30]_PORT_B_read_enable_reg">XC2_q_b[30]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[30]_PORT_B_read_enable">XC2_q_b[30]_PORT_B_read_enable</A>, XC2_q_b[30]_clock_1, , , );
<P><A NAME="XC2_q_b[30]_clock_0">XC2_q_b[30]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[30]_clock_1">XC2_q_b[30]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[30]_clock_enable_0">XC2_q_b[30]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[30]_PORT_B_data_out">XC2_q_b[30]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[30]_PORT_A_data_in_reg">XC2_q_b[30]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[30]_PORT_A_address_reg">XC2_q_b[30]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[30]_PORT_B_address_reg">XC2_q_b[30]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[30]_PORT_A_write_enable_reg">XC2_q_b[30]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[30]_PORT_B_read_enable_reg">XC2_q_b[30]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[30]_clock_0">XC2_q_b[30]_clock_0</A>, <A HREF="#XC2_q_b[30]_clock_1">XC2_q_b[30]_clock_1</A>, <A HREF="#XC2_q_b[30]_clock_enable_0">XC2_q_b[30]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[30]">XC2_q_b[30]</A> = <A HREF="#XC2_q_b[30]_PORT_B_data_out">XC2_q_b[30]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[30]_PORT_A_data_in">XC1_q_b[30]_PORT_A_data_in</A> = <A HREF="#SC1L820">SC1L820</A>;
<P><A NAME="XC1_q_b[30]_PORT_A_data_in_reg">XC1_q_b[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[30]_PORT_A_data_in">XC1_q_b[30]_PORT_A_data_in</A>, XC1_q_b[30]_clock_0, , , );
<P><A NAME="XC1_q_b[30]_PORT_A_address">XC1_q_b[30]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[30]_PORT_A_address_reg">XC1_q_b[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[30]_PORT_A_address">XC1_q_b[30]_PORT_A_address</A>, XC1_q_b[30]_clock_0, , , );
<P><A NAME="XC1_q_b[30]_PORT_B_address">XC1_q_b[30]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[30]_PORT_B_address_reg">XC1_q_b[30]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[30]_PORT_B_address">XC1_q_b[30]_PORT_B_address</A>, XC1_q_b[30]_clock_1, , , );
<P><A NAME="XC1_q_b[30]_PORT_A_write_enable">XC1_q_b[30]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[30]_PORT_A_write_enable_reg">XC1_q_b[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[30]_PORT_A_write_enable">XC1_q_b[30]_PORT_A_write_enable</A>, XC1_q_b[30]_clock_0, , , );
<P><A NAME="XC1_q_b[30]_PORT_B_read_enable">XC1_q_b[30]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[30]_PORT_B_read_enable_reg">XC1_q_b[30]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[30]_PORT_B_read_enable">XC1_q_b[30]_PORT_B_read_enable</A>, XC1_q_b[30]_clock_1, , , );
<P><A NAME="XC1_q_b[30]_clock_0">XC1_q_b[30]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[30]_clock_1">XC1_q_b[30]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[30]_clock_enable_0">XC1_q_b[30]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[30]_PORT_B_data_out">XC1_q_b[30]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[30]_PORT_A_data_in_reg">XC1_q_b[30]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[30]_PORT_A_address_reg">XC1_q_b[30]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[30]_PORT_B_address_reg">XC1_q_b[30]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[30]_PORT_A_write_enable_reg">XC1_q_b[30]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[30]_PORT_B_read_enable_reg">XC1_q_b[30]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[30]_clock_0">XC1_q_b[30]_clock_0</A>, <A HREF="#XC1_q_b[30]_clock_1">XC1_q_b[30]_clock_1</A>, <A HREF="#XC1_q_b[30]_clock_enable_0">XC1_q_b[30]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[30]">XC1_q_b[30]</A> = <A HREF="#XC1_q_b[30]_PORT_B_data_out">XC1_q_b[30]_PORT_B_data_out</A>[0];


<P> --XC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC2_q_b[29]_PORT_A_data_in">XC2_q_b[29]_PORT_A_data_in</A> = <A HREF="#SC1L819">SC1L819</A>;
<P><A NAME="XC2_q_b[29]_PORT_A_data_in_reg">XC2_q_b[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC2_q_b[29]_PORT_A_data_in">XC2_q_b[29]_PORT_A_data_in</A>, XC2_q_b[29]_clock_0, , , );
<P><A NAME="XC2_q_b[29]_PORT_A_address">XC2_q_b[29]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC2_q_b[29]_PORT_A_address_reg">XC2_q_b[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC2_q_b[29]_PORT_A_address">XC2_q_b[29]_PORT_A_address</A>, XC2_q_b[29]_clock_0, , , );
<P><A NAME="XC2_q_b[29]_PORT_B_address">XC2_q_b[29]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="XC2_q_b[29]_PORT_B_address_reg">XC2_q_b[29]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC2_q_b[29]_PORT_B_address">XC2_q_b[29]_PORT_B_address</A>, XC2_q_b[29]_clock_1, , , );
<P><A NAME="XC2_q_b[29]_PORT_A_write_enable">XC2_q_b[29]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[29]_PORT_A_write_enable_reg">XC2_q_b[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[29]_PORT_A_write_enable">XC2_q_b[29]_PORT_A_write_enable</A>, XC2_q_b[29]_clock_0, , , );
<P><A NAME="XC2_q_b[29]_PORT_B_read_enable">XC2_q_b[29]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC2_q_b[29]_PORT_B_read_enable_reg">XC2_q_b[29]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC2_q_b[29]_PORT_B_read_enable">XC2_q_b[29]_PORT_B_read_enable</A>, XC2_q_b[29]_clock_1, , , );
<P><A NAME="XC2_q_b[29]_clock_0">XC2_q_b[29]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[29]_clock_1">XC2_q_b[29]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC2_q_b[29]_clock_enable_0">XC2_q_b[29]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC2_q_b[29]_PORT_B_data_out">XC2_q_b[29]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC2_q_b[29]_PORT_A_data_in_reg">XC2_q_b[29]_PORT_A_data_in_reg</A>, , <A HREF="#XC2_q_b[29]_PORT_A_address_reg">XC2_q_b[29]_PORT_A_address_reg</A>, <A HREF="#XC2_q_b[29]_PORT_B_address_reg">XC2_q_b[29]_PORT_B_address_reg</A>, <A HREF="#XC2_q_b[29]_PORT_A_write_enable_reg">XC2_q_b[29]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC2_q_b[29]_PORT_B_read_enable_reg">XC2_q_b[29]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC2_q_b[29]_clock_0">XC2_q_b[29]_clock_0</A>, <A HREF="#XC2_q_b[29]_clock_1">XC2_q_b[29]_clock_1</A>, <A HREF="#XC2_q_b[29]_clock_enable_0">XC2_q_b[29]_clock_enable_0</A>, , , , , );
<P><A NAME="XC2_q_b[29]">XC2_q_b[29]</A> = <A HREF="#XC2_q_b[29]_PORT_B_data_out">XC2_q_b[29]_PORT_B_data_out</A>[0];


<P> --XC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="XC1_q_b[29]_PORT_A_data_in">XC1_q_b[29]_PORT_A_data_in</A> = <A HREF="#SC1L819">SC1L819</A>;
<P><A NAME="XC1_q_b[29]_PORT_A_data_in_reg">XC1_q_b[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XC1_q_b[29]_PORT_A_data_in">XC1_q_b[29]_PORT_A_data_in</A>, XC1_q_b[29]_clock_0, , , );
<P><A NAME="XC1_q_b[29]_PORT_A_address">XC1_q_b[29]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="XC1_q_b[29]_PORT_A_address_reg">XC1_q_b[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#XC1_q_b[29]_PORT_A_address">XC1_q_b[29]_PORT_A_address</A>, XC1_q_b[29]_clock_0, , , );
<P><A NAME="XC1_q_b[29]_PORT_B_address">XC1_q_b[29]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="XC1_q_b[29]_PORT_B_address_reg">XC1_q_b[29]_PORT_B_address_reg</A> = DFFE(<A HREF="#XC1_q_b[29]_PORT_B_address">XC1_q_b[29]_PORT_B_address</A>, XC1_q_b[29]_clock_1, , , );
<P><A NAME="XC1_q_b[29]_PORT_A_write_enable">XC1_q_b[29]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[29]_PORT_A_write_enable_reg">XC1_q_b[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[29]_PORT_A_write_enable">XC1_q_b[29]_PORT_A_write_enable</A>, XC1_q_b[29]_clock_0, , , );
<P><A NAME="XC1_q_b[29]_PORT_B_read_enable">XC1_q_b[29]_PORT_B_read_enable</A> = VCC;
<P><A NAME="XC1_q_b[29]_PORT_B_read_enable_reg">XC1_q_b[29]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#XC1_q_b[29]_PORT_B_read_enable">XC1_q_b[29]_PORT_B_read_enable</A>, XC1_q_b[29]_clock_1, , , );
<P><A NAME="XC1_q_b[29]_clock_0">XC1_q_b[29]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[29]_clock_1">XC1_q_b[29]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XC1_q_b[29]_clock_enable_0">XC1_q_b[29]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="XC1_q_b[29]_PORT_B_data_out">XC1_q_b[29]_PORT_B_data_out</A> = MEMORY(<A HREF="#XC1_q_b[29]_PORT_A_data_in_reg">XC1_q_b[29]_PORT_A_data_in_reg</A>, , <A HREF="#XC1_q_b[29]_PORT_A_address_reg">XC1_q_b[29]_PORT_A_address_reg</A>, <A HREF="#XC1_q_b[29]_PORT_B_address_reg">XC1_q_b[29]_PORT_B_address_reg</A>, <A HREF="#XC1_q_b[29]_PORT_A_write_enable_reg">XC1_q_b[29]_PORT_A_write_enable_reg</A>, , , <A HREF="#XC1_q_b[29]_PORT_B_read_enable_reg">XC1_q_b[29]_PORT_B_read_enable_reg</A>, , , <A HREF="#XC1_q_b[29]_clock_0">XC1_q_b[29]_clock_0</A>, <A HREF="#XC1_q_b[29]_clock_1">XC1_q_b[29]_clock_1</A>, <A HREF="#XC1_q_b[29]_clock_enable_0">XC1_q_b[29]_clock_enable_0</A>, , , , , );
<P><A NAME="XC1_q_b[29]">XC1_q_b[29]</A> = <A HREF="#XC1_q_b[29]_PORT_B_data_out">XC1_q_b[29]_PORT_B_data_out</A>[0];


<P> --SC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> = DFFEAS(<A HREF="#SC1L456">SC1L456</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
<P><A NAME="SC1L131_adder_eqn">SC1L131_adder_eqn</A> = ( <A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SC1L131">SC1L131</A> = CARRY(<A HREF="#SC1L131_adder_eqn">SC1L131_adder_eqn</A>);


<P> --VC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
<P> --register power-up is low

<P><A NAME="VC1_readdata[22]">VC1_readdata[22]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[22]">WD1_q_a[22]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[22]">SC1_d_writedata[22]</A> = DFFEAS(<A HREF="#XC2_q_b[6]">XC2_q_b[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[22]">XC2_q_b[22]</A>,  ,  , <A HREF="#SC1L525">SC1L525</A>);


<P> --VC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
<P> --register power-up is low

<P><A NAME="VC1_readdata[23]">VC1_readdata[23]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[23]">WD1_q_a[23]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[23]">SC1_d_writedata[23]</A> = DFFEAS(<A HREF="#XC2_q_b[7]">XC2_q_b[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[23]">XC2_q_b[23]</A>,  ,  , <A HREF="#SC1L525">SC1L525</A>);


<P> --VC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
<P> --register power-up is low

<P><A NAME="VC1_readdata[24]">VC1_readdata[24]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[24]">WD1_q_a[24]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
<P> --register power-up is low

<P><A NAME="VC1_readdata[25]">VC1_readdata[25]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[25]">WD1_q_a[25]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
<P> --register power-up is low

<P><A NAME="VC1_readdata[26]">VC1_readdata[26]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[26]">WD1_q_a[26]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
<P> --register power-up is low

<P><A NAME="VC1_readdata[11]">VC1_readdata[11]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[11]">WD1_q_a[11]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[11]">SC1_d_writedata[11]</A> = DFFEAS(<A HREF="#XC2_q_b[3]">XC2_q_b[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[11]">XC2_q_b[11]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
<P> --register power-up is low

<P><A NAME="VC1_readdata[12]">VC1_readdata[12]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[12]">WD1_q_a[12]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[12]">SC1_d_writedata[12]</A> = DFFEAS(<A HREF="#XC2_q_b[4]">XC2_q_b[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[12]">XC2_q_b[12]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
<P> --register power-up is low

<P><A NAME="VC1_readdata[13]">VC1_readdata[13]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[13]">WD1_q_a[13]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[13]">SC1_d_writedata[13]</A> = DFFEAS(<A HREF="#XC2_q_b[5]">XC2_q_b[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[13]">XC2_q_b[13]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
<P> --register power-up is low

<P><A NAME="VC1_readdata[14]">VC1_readdata[14]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[14]">WD1_q_a[14]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[14]">SC1_d_writedata[14]</A> = DFFEAS(<A HREF="#XC2_q_b[6]">XC2_q_b[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[14]">XC2_q_b[14]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
<P> --register power-up is low

<P><A NAME="VC1_readdata[15]">VC1_readdata[15]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[15]">WD1_q_a[15]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[15]">SC1_d_writedata[15]</A> = DFFEAS(<A HREF="#XC2_q_b[7]">XC2_q_b[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[15]">XC2_q_b[15]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
<P> --register power-up is low

<P><A NAME="VC1_readdata[16]">VC1_readdata[16]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[16]">WD1_q_a[16]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[16]">SC1_d_writedata[16]</A> = DFFEAS(<A HREF="#XC2_q_b[0]">XC2_q_b[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[16]">XC2_q_b[16]</A>,  ,  , <A HREF="#SC1L525">SC1L525</A>);


<P> --VC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
<P> --register power-up is low

<P><A NAME="VC1_readdata[1]">VC1_readdata[1]</A> = DFFEAS(<A HREF="#VC1L51">VC1L51</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[1]">WD1_q_a[1]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
<P> --register power-up is low

<P><A NAME="VC1_readdata[2]">VC1_readdata[2]</A> = DFFEAS(<A HREF="#VC1L52">VC1L52</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[2]">WD1_q_a[2]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
<P> --register power-up is low

<P><A NAME="VC1_readdata[3]">VC1_readdata[3]</A> = DFFEAS(<A HREF="#VC1L53">VC1L53</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[3]">WD1_q_a[3]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
<P> --register power-up is low

<P><A NAME="VC1_readdata[4]">VC1_readdata[4]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[4]">WD1_q_a[4]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
<P> --register power-up is low

<P><A NAME="VC1_readdata[5]">VC1_readdata[5]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[5]">WD1_q_a[5]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
<P> --register power-up is low

<P><A NAME="VC1_readdata[7]">VC1_readdata[7]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[7]">WD1_q_a[7]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --XD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[27]_PORT_A_data_in">XD1_q_a[27]_PORT_A_data_in</A> = <A HREF="#VB2L51">VB2L51</A>;
<P><A NAME="XD1_q_a[27]_PORT_A_data_in_reg">XD1_q_a[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[27]_PORT_A_data_in">XD1_q_a[27]_PORT_A_data_in</A>, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
<P><A NAME="XD1_q_a[27]_PORT_A_address">XD1_q_a[27]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[27]_PORT_A_address_reg">XD1_q_a[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[27]_PORT_A_address">XD1_q_a[27]_PORT_A_address</A>, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
<P><A NAME="XD1_q_a[27]_PORT_A_write_enable">XD1_q_a[27]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[27]_PORT_A_write_enable_reg">XD1_q_a[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[27]_PORT_A_write_enable">XD1_q_a[27]_PORT_A_write_enable</A>, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
<P><A NAME="XD1_q_a[27]_PORT_A_read_enable">XD1_q_a[27]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[27]_PORT_A_read_enable_reg">XD1_q_a[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[27]_PORT_A_read_enable">XD1_q_a[27]_PORT_A_read_enable</A>, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
<P><A NAME="XD1_q_a[27]_PORT_A_byte_mask">XD1_q_a[27]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="XD1_q_a[27]_PORT_A_byte_mask_reg">XD1_q_a[27]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[27]_PORT_A_byte_mask">XD1_q_a[27]_PORT_A_byte_mask</A>, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
<P><A NAME="XD1_q_a[27]_clock_0">XD1_q_a[27]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[27]_clock_enable_0">XD1_q_a[27]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[27]_PORT_A_data_out">XD1_q_a[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[27]_PORT_A_data_in_reg">XD1_q_a[27]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[27]_PORT_A_address_reg">XD1_q_a[27]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[27]_PORT_A_write_enable_reg">XD1_q_a[27]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[27]_PORT_A_read_enable_reg">XD1_q_a[27]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[27]_PORT_A_byte_mask_reg">XD1_q_a[27]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[27]_clock_0">XD1_q_a[27]_clock_0</A>, , <A HREF="#XD1_q_a[27]_clock_enable_0">XD1_q_a[27]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[27]">XD1_q_a[27]</A> = <A HREF="#XD1_q_a[27]_PORT_A_data_out">XD1_q_a[27]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[28]_PORT_A_data_in">XD1_q_a[28]_PORT_A_data_in</A> = <A HREF="#VB2L52">VB2L52</A>;
<P><A NAME="XD1_q_a[28]_PORT_A_data_in_reg">XD1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[28]_PORT_A_data_in">XD1_q_a[28]_PORT_A_data_in</A>, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
<P><A NAME="XD1_q_a[28]_PORT_A_address">XD1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[28]_PORT_A_address_reg">XD1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[28]_PORT_A_address">XD1_q_a[28]_PORT_A_address</A>, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
<P><A NAME="XD1_q_a[28]_PORT_A_write_enable">XD1_q_a[28]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[28]_PORT_A_write_enable_reg">XD1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[28]_PORT_A_write_enable">XD1_q_a[28]_PORT_A_write_enable</A>, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
<P><A NAME="XD1_q_a[28]_PORT_A_read_enable">XD1_q_a[28]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[28]_PORT_A_read_enable_reg">XD1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[28]_PORT_A_read_enable">XD1_q_a[28]_PORT_A_read_enable</A>, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
<P><A NAME="XD1_q_a[28]_PORT_A_byte_mask">XD1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="XD1_q_a[28]_PORT_A_byte_mask_reg">XD1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[28]_PORT_A_byte_mask">XD1_q_a[28]_PORT_A_byte_mask</A>, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
<P><A NAME="XD1_q_a[28]_clock_0">XD1_q_a[28]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[28]_clock_enable_0">XD1_q_a[28]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[28]_PORT_A_data_out">XD1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[28]_PORT_A_data_in_reg">XD1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[28]_PORT_A_address_reg">XD1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[28]_PORT_A_write_enable_reg">XD1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[28]_PORT_A_read_enable_reg">XD1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[28]_PORT_A_byte_mask_reg">XD1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[28]_clock_0">XD1_q_a[28]_clock_0</A>, , <A HREF="#XD1_q_a[28]_clock_enable_0">XD1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[28]">XD1_q_a[28]</A> = <A HREF="#XD1_q_a[28]_PORT_A_data_out">XD1_q_a[28]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[29]_PORT_A_data_in">XD1_q_a[29]_PORT_A_data_in</A> = <A HREF="#VB2L53">VB2L53</A>;
<P><A NAME="XD1_q_a[29]_PORT_A_data_in_reg">XD1_q_a[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[29]_PORT_A_data_in">XD1_q_a[29]_PORT_A_data_in</A>, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
<P><A NAME="XD1_q_a[29]_PORT_A_address">XD1_q_a[29]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[29]_PORT_A_address_reg">XD1_q_a[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[29]_PORT_A_address">XD1_q_a[29]_PORT_A_address</A>, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
<P><A NAME="XD1_q_a[29]_PORT_A_write_enable">XD1_q_a[29]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[29]_PORT_A_write_enable_reg">XD1_q_a[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[29]_PORT_A_write_enable">XD1_q_a[29]_PORT_A_write_enable</A>, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
<P><A NAME="XD1_q_a[29]_PORT_A_read_enable">XD1_q_a[29]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[29]_PORT_A_read_enable_reg">XD1_q_a[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[29]_PORT_A_read_enable">XD1_q_a[29]_PORT_A_read_enable</A>, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
<P><A NAME="XD1_q_a[29]_PORT_A_byte_mask">XD1_q_a[29]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="XD1_q_a[29]_PORT_A_byte_mask_reg">XD1_q_a[29]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[29]_PORT_A_byte_mask">XD1_q_a[29]_PORT_A_byte_mask</A>, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
<P><A NAME="XD1_q_a[29]_clock_0">XD1_q_a[29]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[29]_clock_enable_0">XD1_q_a[29]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[29]_PORT_A_data_out">XD1_q_a[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[29]_PORT_A_data_in_reg">XD1_q_a[29]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[29]_PORT_A_address_reg">XD1_q_a[29]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[29]_PORT_A_write_enable_reg">XD1_q_a[29]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[29]_PORT_A_read_enable_reg">XD1_q_a[29]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[29]_PORT_A_byte_mask_reg">XD1_q_a[29]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[29]_clock_0">XD1_q_a[29]_clock_0</A>, , <A HREF="#XD1_q_a[29]_clock_enable_0">XD1_q_a[29]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[29]">XD1_q_a[29]</A> = <A HREF="#XD1_q_a[29]_PORT_A_data_out">XD1_q_a[29]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[30]_PORT_A_data_in">XD1_q_a[30]_PORT_A_data_in</A> = <A HREF="#VB2L54">VB2L54</A>;
<P><A NAME="XD1_q_a[30]_PORT_A_data_in_reg">XD1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[30]_PORT_A_data_in">XD1_q_a[30]_PORT_A_data_in</A>, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
<P><A NAME="XD1_q_a[30]_PORT_A_address">XD1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[30]_PORT_A_address_reg">XD1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[30]_PORT_A_address">XD1_q_a[30]_PORT_A_address</A>, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
<P><A NAME="XD1_q_a[30]_PORT_A_write_enable">XD1_q_a[30]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[30]_PORT_A_write_enable_reg">XD1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[30]_PORT_A_write_enable">XD1_q_a[30]_PORT_A_write_enable</A>, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
<P><A NAME="XD1_q_a[30]_PORT_A_read_enable">XD1_q_a[30]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[30]_PORT_A_read_enable_reg">XD1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[30]_PORT_A_read_enable">XD1_q_a[30]_PORT_A_read_enable</A>, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
<P><A NAME="XD1_q_a[30]_PORT_A_byte_mask">XD1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="XD1_q_a[30]_PORT_A_byte_mask_reg">XD1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[30]_PORT_A_byte_mask">XD1_q_a[30]_PORT_A_byte_mask</A>, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
<P><A NAME="XD1_q_a[30]_clock_0">XD1_q_a[30]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[30]_clock_enable_0">XD1_q_a[30]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[30]_PORT_A_data_out">XD1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[30]_PORT_A_data_in_reg">XD1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[30]_PORT_A_address_reg">XD1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[30]_PORT_A_write_enable_reg">XD1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[30]_PORT_A_read_enable_reg">XD1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[30]_PORT_A_byte_mask_reg">XD1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[30]_clock_0">XD1_q_a[30]_clock_0</A>, , <A HREF="#XD1_q_a[30]_clock_enable_0">XD1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[30]">XD1_q_a[30]</A> = <A HREF="#XD1_q_a[30]_PORT_A_data_out">XD1_q_a[30]_PORT_A_data_out</A>[0];


<P> --XD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[31]_PORT_A_data_in">XD1_q_a[31]_PORT_A_data_in</A> = <A HREF="#VB2L55">VB2L55</A>;
<P><A NAME="XD1_q_a[31]_PORT_A_data_in_reg">XD1_q_a[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[31]_PORT_A_data_in">XD1_q_a[31]_PORT_A_data_in</A>, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
<P><A NAME="XD1_q_a[31]_PORT_A_address">XD1_q_a[31]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="XD1_q_a[31]_PORT_A_address_reg">XD1_q_a[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[31]_PORT_A_address">XD1_q_a[31]_PORT_A_address</A>, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
<P><A NAME="XD1_q_a[31]_PORT_A_write_enable">XD1_q_a[31]_PORT_A_write_enable</A> = !<A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[31]_PORT_A_write_enable_reg">XD1_q_a[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[31]_PORT_A_write_enable">XD1_q_a[31]_PORT_A_write_enable</A>, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
<P><A NAME="XD1_q_a[31]_PORT_A_read_enable">XD1_q_a[31]_PORT_A_read_enable</A> = <A HREF="#Y1L2">Y1L2</A>;
<P><A NAME="XD1_q_a[31]_PORT_A_read_enable_reg">XD1_q_a[31]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[31]_PORT_A_read_enable">XD1_q_a[31]_PORT_A_read_enable</A>, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
<P><A NAME="XD1_q_a[31]_PORT_A_byte_mask">XD1_q_a[31]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="XD1_q_a[31]_PORT_A_byte_mask_reg">XD1_q_a[31]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[31]_PORT_A_byte_mask">XD1_q_a[31]_PORT_A_byte_mask</A>, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
<P><A NAME="XD1_q_a[31]_clock_0">XD1_q_a[31]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="XD1_q_a[31]_clock_enable_0">XD1_q_a[31]_clock_enable_0</A> = !<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>;
<P><A NAME="XD1_q_a[31]_PORT_A_data_out">XD1_q_a[31]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[31]_PORT_A_data_in_reg">XD1_q_a[31]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[31]_PORT_A_address_reg">XD1_q_a[31]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[31]_PORT_A_write_enable_reg">XD1_q_a[31]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[31]_PORT_A_read_enable_reg">XD1_q_a[31]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[31]_PORT_A_byte_mask_reg">XD1_q_a[31]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[31]_clock_0">XD1_q_a[31]_clock_0</A>, , <A HREF="#XD1_q_a[31]_clock_enable_0">XD1_q_a[31]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[31]">XD1_q_a[31]</A> = <A HREF="#XD1_q_a[31]_PORT_A_data_out">XD1_q_a[31]_PORT_A_data_out</A>[0];


<P> --VC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
<P> --register power-up is low

<P><A NAME="VC1_readdata[9]">VC1_readdata[9]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[9]">WD1_q_a[9]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[9]">SC1_d_writedata[9]</A> = DFFEAS(<A HREF="#XC2_q_b[1]">XC2_q_b[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[9]">XC2_q_b[9]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
<P> --register power-up is low

<P><A NAME="VC1_readdata[8]">VC1_readdata[8]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[8]">WD1_q_a[8]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[8]">SC1_d_writedata[8]</A> = DFFEAS(<A HREF="#XC2_q_b[0]">XC2_q_b[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[8]">XC2_q_b[8]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
<P> --register power-up is low

<P><A NAME="VC1_readdata[6]">VC1_readdata[6]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[6]">WD1_q_a[6]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
<P> --register power-up is low

<P><A NAME="VC1_readdata[10]">VC1_readdata[10]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[10]">WD1_q_a[10]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[10]">SC1_d_writedata[10]</A> = DFFEAS(<A HREF="#XC2_q_b[2]">XC2_q_b[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[10]">XC2_q_b[10]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
<P> --register power-up is low

<P><A NAME="VC1_readdata[17]">VC1_readdata[17]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[17]">WD1_q_a[17]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[17]">SC1_d_writedata[17]</A> = DFFEAS(<A HREF="#XC2_q_b[1]">XC2_q_b[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[17]">XC2_q_b[17]</A>,  ,  , <A HREF="#SC1L525">SC1L525</A>);


<P> --VC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
<P> --register power-up is low

<P><A NAME="VC1_readdata[18]">VC1_readdata[18]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[18]">WD1_q_a[18]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[18]">SC1_d_writedata[18]</A> = DFFEAS(<A HREF="#XC2_q_b[2]">XC2_q_b[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[18]">XC2_q_b[18]</A>,  ,  , <A HREF="#SC1L525">SC1L525</A>);


<P> --SC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A> = DFFEAS(<A HREF="#SC1L443">SC1L443</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --VC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
<P> --register power-up is low

<P><A NAME="VC1_readdata[19]">VC1_readdata[19]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[19]">WD1_q_a[19]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[19]">SC1_d_writedata[19]</A> = DFFEAS(<A HREF="#XC2_q_b[3]">XC2_q_b[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[19]">XC2_q_b[19]</A>,  ,  , <A HREF="#SC1L525">SC1L525</A>);


<P> --VC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
<P> --register power-up is low

<P><A NAME="VC1_readdata[21]">VC1_readdata[21]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[21]">WD1_q_a[21]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[21]">SC1_d_writedata[21]</A> = DFFEAS(<A HREF="#XC2_q_b[5]">XC2_q_b[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[21]">XC2_q_b[21]</A>,  ,  , <A HREF="#SC1L525">SC1L525</A>);


<P> --VC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
<P> --register power-up is low

<P><A NAME="VC1_readdata[20]">VC1_readdata[20]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[20]">WD1_q_a[20]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[20]">SC1_d_writedata[20]</A> = DFFEAS(<A HREF="#XC2_q_b[4]">XC2_q_b[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#XC2_q_b[20]">XC2_q_b[20]</A>,  ,  , <A HREF="#SC1L525">SC1L525</A>);


<P> --ND1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
<P> --register power-up is low

<P><A NAME="ND1_sr[17]">ND1_sr[17]</A> = DFFEAS(<A HREF="#ND1L64">ND1L64</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --KD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
<P> --register power-up is low

<P><A NAME="KD1_MonAReg[10]">KD1_MonAReg[10]</A> = DFFEAS(<A HREF="#KD1L3">KD1L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1L49">MD1L49</A>, <A HREF="#MD1_jdo[17]">MD1_jdo[17]</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>);


<P> --KD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
<P><A NAME="KD1L7_adder_eqn">KD1L7_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[9]">KD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#KD1L36">KD1L36</A> );
<P><A NAME="KD1L7">KD1L7</A> = SUM(<A HREF="#KD1L7_adder_eqn">KD1L7_adder_eqn</A>);

<P> --KD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
<P><A NAME="KD1L8_adder_eqn">KD1L8_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[9]">KD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#KD1L36">KD1L36</A> );
<P><A NAME="KD1L8">KD1L8</A> = CARRY(<A HREF="#KD1L8_adder_eqn">KD1L8_adder_eqn</A>);


<P> --NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[1]_PORT_A_data_in">NB2_q_b[1]_PORT_A_data_in</A> = <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>;
<P><A NAME="NB2_q_b[1]_PORT_A_data_in_reg">NB2_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[1]_PORT_A_data_in">NB2_q_b[1]_PORT_A_data_in</A>, NB2_q_b[1]_clock_0, , , );
<P><A NAME="NB2_q_b[1]_PORT_A_address">NB2_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[1]_PORT_A_address_reg">NB2_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[1]_PORT_A_address">NB2_q_b[1]_PORT_A_address</A>, NB2_q_b[1]_clock_0, , , );
<P><A NAME="NB2_q_b[1]_PORT_B_address">NB2_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[1]_PORT_B_address_reg">NB2_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[1]_PORT_B_address">NB2_q_b[1]_PORT_B_address</A>, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
<P><A NAME="NB2_q_b[1]_PORT_A_write_enable">NB2_q_b[1]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[1]_PORT_A_write_enable_reg">NB2_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[1]_PORT_A_write_enable">NB2_q_b[1]_PORT_A_write_enable</A>, NB2_q_b[1]_clock_0, , , );
<P><A NAME="NB2_q_b[1]_PORT_B_read_enable">NB2_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[1]_PORT_B_read_enable_reg">NB2_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[1]_PORT_B_read_enable">NB2_q_b[1]_PORT_B_read_enable</A>, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
<P><A NAME="NB2_q_b[1]_clock_0">NB2_q_b[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[1]_clock_1">NB2_q_b[1]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[1]_clock_enable_0">NB2_q_b[1]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[1]_clock_enable_1">NB2_q_b[1]_clock_enable_1</A> = <A HREF="#T1L73">T1L73</A>;
<P><A NAME="NB2_q_b[1]_PORT_B_data_out">NB2_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[1]_PORT_A_data_in_reg">NB2_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[1]_PORT_A_address_reg">NB2_q_b[1]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[1]_PORT_B_address_reg">NB2_q_b[1]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[1]_PORT_A_write_enable_reg">NB2_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[1]_PORT_B_read_enable_reg">NB2_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[1]_clock_0">NB2_q_b[1]_clock_0</A>, <A HREF="#NB2_q_b[1]_clock_1">NB2_q_b[1]_clock_1</A>, <A HREF="#NB2_q_b[1]_clock_enable_0">NB2_q_b[1]_clock_enable_0</A>, <A HREF="#NB2_q_b[1]_clock_enable_1">NB2_q_b[1]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[1]">NB2_q_b[1]</A> = <A HREF="#NB2_q_b[1]_PORT_B_data_out">NB2_q_b[1]_PORT_B_data_out</A>[0];


<P> --CB1_ram_block1a1 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a1
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a1_PORT_A_data_in">CB1_ram_block1a1_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>;
<P><A NAME="CB1_ram_block1a1_PORT_A_data_in_reg">CB1_ram_block1a1_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a1_PORT_A_data_in">CB1_ram_block1a1_PORT_A_data_in</A>, CB1_ram_block1a1_clock_0, , , );
<P><A NAME="CB1_ram_block1a1_PORT_A_address">CB1_ram_block1a1_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a1_PORT_A_address_reg">CB1_ram_block1a1_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a1_PORT_A_address">CB1_ram_block1a1_PORT_A_address</A>, CB1_ram_block1a1_clock_0, , , );
<P><A NAME="CB1_ram_block1a1_PORT_A_write_enable">CB1_ram_block1a1_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a1_PORT_A_write_enable_reg">CB1_ram_block1a1_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a1_PORT_A_write_enable">CB1_ram_block1a1_PORT_A_write_enable</A>, CB1_ram_block1a1_clock_0, , , );
<P><A NAME="CB1_ram_block1a1_PORT_A_read_enable">CB1_ram_block1a1_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a1_PORT_A_read_enable_reg">CB1_ram_block1a1_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a1_PORT_A_read_enable">CB1_ram_block1a1_PORT_A_read_enable</A>, CB1_ram_block1a1_clock_0, , , );
<P><A NAME="CB1_ram_block1a1_clock_0">CB1_ram_block1a1_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a1_PORT_A_data_out">CB1_ram_block1a1_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a1_PORT_A_data_in_reg">CB1_ram_block1a1_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a1_PORT_A_address_reg">CB1_ram_block1a1_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a1_PORT_A_write_enable_reg">CB1_ram_block1a1_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a1_PORT_A_read_enable_reg">CB1_ram_block1a1_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a1_clock_0">CB1_ram_block1a1_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a1">CB1_ram_block1a1</A> = <A HREF="#CB1_ram_block1a1_PORT_A_data_out">CB1_ram_block1a1_PORT_A_data_out</A>[0];


<P> --NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[2]_PORT_A_data_in">NB2_q_b[2]_PORT_A_data_in</A> = <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>;
<P><A NAME="NB2_q_b[2]_PORT_A_data_in_reg">NB2_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[2]_PORT_A_data_in">NB2_q_b[2]_PORT_A_data_in</A>, NB2_q_b[2]_clock_0, , , );
<P><A NAME="NB2_q_b[2]_PORT_A_address">NB2_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[2]_PORT_A_address_reg">NB2_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[2]_PORT_A_address">NB2_q_b[2]_PORT_A_address</A>, NB2_q_b[2]_clock_0, , , );
<P><A NAME="NB2_q_b[2]_PORT_B_address">NB2_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[2]_PORT_B_address_reg">NB2_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[2]_PORT_B_address">NB2_q_b[2]_PORT_B_address</A>, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
<P><A NAME="NB2_q_b[2]_PORT_A_write_enable">NB2_q_b[2]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[2]_PORT_A_write_enable_reg">NB2_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[2]_PORT_A_write_enable">NB2_q_b[2]_PORT_A_write_enable</A>, NB2_q_b[2]_clock_0, , , );
<P><A NAME="NB2_q_b[2]_PORT_B_read_enable">NB2_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[2]_PORT_B_read_enable_reg">NB2_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[2]_PORT_B_read_enable">NB2_q_b[2]_PORT_B_read_enable</A>, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
<P><A NAME="NB2_q_b[2]_clock_0">NB2_q_b[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[2]_clock_1">NB2_q_b[2]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[2]_clock_enable_0">NB2_q_b[2]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[2]_clock_enable_1">NB2_q_b[2]_clock_enable_1</A> = <A HREF="#T1L73">T1L73</A>;
<P><A NAME="NB2_q_b[2]_PORT_B_data_out">NB2_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[2]_PORT_A_data_in_reg">NB2_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[2]_PORT_A_address_reg">NB2_q_b[2]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[2]_PORT_B_address_reg">NB2_q_b[2]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[2]_PORT_A_write_enable_reg">NB2_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[2]_PORT_B_read_enable_reg">NB2_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[2]_clock_0">NB2_q_b[2]_clock_0</A>, <A HREF="#NB2_q_b[2]_clock_1">NB2_q_b[2]_clock_1</A>, <A HREF="#NB2_q_b[2]_clock_enable_0">NB2_q_b[2]_clock_enable_0</A>, <A HREF="#NB2_q_b[2]_clock_enable_1">NB2_q_b[2]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[2]">NB2_q_b[2]</A> = <A HREF="#NB2_q_b[2]_PORT_B_data_out">NB2_q_b[2]_PORT_B_data_out</A>[0];


<P> --CB1_ram_block1a2 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a2
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a2_PORT_A_data_in">CB1_ram_block1a2_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>;
<P><A NAME="CB1_ram_block1a2_PORT_A_data_in_reg">CB1_ram_block1a2_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a2_PORT_A_data_in">CB1_ram_block1a2_PORT_A_data_in</A>, CB1_ram_block1a2_clock_0, , , );
<P><A NAME="CB1_ram_block1a2_PORT_A_address">CB1_ram_block1a2_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a2_PORT_A_address_reg">CB1_ram_block1a2_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a2_PORT_A_address">CB1_ram_block1a2_PORT_A_address</A>, CB1_ram_block1a2_clock_0, , , );
<P><A NAME="CB1_ram_block1a2_PORT_A_write_enable">CB1_ram_block1a2_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a2_PORT_A_write_enable_reg">CB1_ram_block1a2_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a2_PORT_A_write_enable">CB1_ram_block1a2_PORT_A_write_enable</A>, CB1_ram_block1a2_clock_0, , , );
<P><A NAME="CB1_ram_block1a2_PORT_A_read_enable">CB1_ram_block1a2_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a2_PORT_A_read_enable_reg">CB1_ram_block1a2_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a2_PORT_A_read_enable">CB1_ram_block1a2_PORT_A_read_enable</A>, CB1_ram_block1a2_clock_0, , , );
<P><A NAME="CB1_ram_block1a2_clock_0">CB1_ram_block1a2_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a2_PORT_A_data_out">CB1_ram_block1a2_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a2_PORT_A_data_in_reg">CB1_ram_block1a2_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a2_PORT_A_address_reg">CB1_ram_block1a2_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a2_PORT_A_write_enable_reg">CB1_ram_block1a2_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a2_PORT_A_read_enable_reg">CB1_ram_block1a2_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a2_clock_0">CB1_ram_block1a2_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a2">CB1_ram_block1a2</A> = <A HREF="#CB1_ram_block1a2_PORT_A_data_out">CB1_ram_block1a2_PORT_A_data_out</A>[0];


<P> --NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[3]_PORT_A_data_in">NB2_q_b[3]_PORT_A_data_in</A> = <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>;
<P><A NAME="NB2_q_b[3]_PORT_A_data_in_reg">NB2_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[3]_PORT_A_data_in">NB2_q_b[3]_PORT_A_data_in</A>, NB2_q_b[3]_clock_0, , , );
<P><A NAME="NB2_q_b[3]_PORT_A_address">NB2_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[3]_PORT_A_address_reg">NB2_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[3]_PORT_A_address">NB2_q_b[3]_PORT_A_address</A>, NB2_q_b[3]_clock_0, , , );
<P><A NAME="NB2_q_b[3]_PORT_B_address">NB2_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[3]_PORT_B_address_reg">NB2_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[3]_PORT_B_address">NB2_q_b[3]_PORT_B_address</A>, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
<P><A NAME="NB2_q_b[3]_PORT_A_write_enable">NB2_q_b[3]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[3]_PORT_A_write_enable_reg">NB2_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[3]_PORT_A_write_enable">NB2_q_b[3]_PORT_A_write_enable</A>, NB2_q_b[3]_clock_0, , , );
<P><A NAME="NB2_q_b[3]_PORT_B_read_enable">NB2_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[3]_PORT_B_read_enable_reg">NB2_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[3]_PORT_B_read_enable">NB2_q_b[3]_PORT_B_read_enable</A>, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
<P><A NAME="NB2_q_b[3]_clock_0">NB2_q_b[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[3]_clock_1">NB2_q_b[3]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[3]_clock_enable_0">NB2_q_b[3]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[3]_clock_enable_1">NB2_q_b[3]_clock_enable_1</A> = <A HREF="#T1L73">T1L73</A>;
<P><A NAME="NB2_q_b[3]_PORT_B_data_out">NB2_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[3]_PORT_A_data_in_reg">NB2_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[3]_PORT_A_address_reg">NB2_q_b[3]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[3]_PORT_B_address_reg">NB2_q_b[3]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[3]_PORT_A_write_enable_reg">NB2_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[3]_PORT_B_read_enable_reg">NB2_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[3]_clock_0">NB2_q_b[3]_clock_0</A>, <A HREF="#NB2_q_b[3]_clock_1">NB2_q_b[3]_clock_1</A>, <A HREF="#NB2_q_b[3]_clock_enable_0">NB2_q_b[3]_clock_enable_0</A>, <A HREF="#NB2_q_b[3]_clock_enable_1">NB2_q_b[3]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[3]">NB2_q_b[3]</A> = <A HREF="#NB2_q_b[3]_PORT_B_data_out">NB2_q_b[3]_PORT_B_data_out</A>[0];


<P> --CB1_ram_block1a3 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a3
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a3_PORT_A_data_in">CB1_ram_block1a3_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>;
<P><A NAME="CB1_ram_block1a3_PORT_A_data_in_reg">CB1_ram_block1a3_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a3_PORT_A_data_in">CB1_ram_block1a3_PORT_A_data_in</A>, CB1_ram_block1a3_clock_0, , , );
<P><A NAME="CB1_ram_block1a3_PORT_A_address">CB1_ram_block1a3_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a3_PORT_A_address_reg">CB1_ram_block1a3_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a3_PORT_A_address">CB1_ram_block1a3_PORT_A_address</A>, CB1_ram_block1a3_clock_0, , , );
<P><A NAME="CB1_ram_block1a3_PORT_A_write_enable">CB1_ram_block1a3_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a3_PORT_A_write_enable_reg">CB1_ram_block1a3_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a3_PORT_A_write_enable">CB1_ram_block1a3_PORT_A_write_enable</A>, CB1_ram_block1a3_clock_0, , , );
<P><A NAME="CB1_ram_block1a3_PORT_A_read_enable">CB1_ram_block1a3_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a3_PORT_A_read_enable_reg">CB1_ram_block1a3_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a3_PORT_A_read_enable">CB1_ram_block1a3_PORT_A_read_enable</A>, CB1_ram_block1a3_clock_0, , , );
<P><A NAME="CB1_ram_block1a3_clock_0">CB1_ram_block1a3_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a3_PORT_A_data_out">CB1_ram_block1a3_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a3_PORT_A_data_in_reg">CB1_ram_block1a3_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a3_PORT_A_address_reg">CB1_ram_block1a3_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a3_PORT_A_write_enable_reg">CB1_ram_block1a3_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a3_PORT_A_read_enable_reg">CB1_ram_block1a3_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a3_clock_0">CB1_ram_block1a3_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a3">CB1_ram_block1a3</A> = <A HREF="#CB1_ram_block1a3_PORT_A_data_out">CB1_ram_block1a3_PORT_A_data_out</A>[0];


<P> --NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[4]_PORT_A_data_in">NB2_q_b[4]_PORT_A_data_in</A> = <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>;
<P><A NAME="NB2_q_b[4]_PORT_A_data_in_reg">NB2_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[4]_PORT_A_data_in">NB2_q_b[4]_PORT_A_data_in</A>, NB2_q_b[4]_clock_0, , , );
<P><A NAME="NB2_q_b[4]_PORT_A_address">NB2_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[4]_PORT_A_address_reg">NB2_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[4]_PORT_A_address">NB2_q_b[4]_PORT_A_address</A>, NB2_q_b[4]_clock_0, , , );
<P><A NAME="NB2_q_b[4]_PORT_B_address">NB2_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[4]_PORT_B_address_reg">NB2_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[4]_PORT_B_address">NB2_q_b[4]_PORT_B_address</A>, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
<P><A NAME="NB2_q_b[4]_PORT_A_write_enable">NB2_q_b[4]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[4]_PORT_A_write_enable_reg">NB2_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[4]_PORT_A_write_enable">NB2_q_b[4]_PORT_A_write_enable</A>, NB2_q_b[4]_clock_0, , , );
<P><A NAME="NB2_q_b[4]_PORT_B_read_enable">NB2_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[4]_PORT_B_read_enable_reg">NB2_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[4]_PORT_B_read_enable">NB2_q_b[4]_PORT_B_read_enable</A>, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
<P><A NAME="NB2_q_b[4]_clock_0">NB2_q_b[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[4]_clock_1">NB2_q_b[4]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[4]_clock_enable_0">NB2_q_b[4]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[4]_clock_enable_1">NB2_q_b[4]_clock_enable_1</A> = <A HREF="#T1L73">T1L73</A>;
<P><A NAME="NB2_q_b[4]_PORT_B_data_out">NB2_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[4]_PORT_A_data_in_reg">NB2_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[4]_PORT_A_address_reg">NB2_q_b[4]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[4]_PORT_B_address_reg">NB2_q_b[4]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[4]_PORT_A_write_enable_reg">NB2_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[4]_PORT_B_read_enable_reg">NB2_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[4]_clock_0">NB2_q_b[4]_clock_0</A>, <A HREF="#NB2_q_b[4]_clock_1">NB2_q_b[4]_clock_1</A>, <A HREF="#NB2_q_b[4]_clock_enable_0">NB2_q_b[4]_clock_enable_0</A>, <A HREF="#NB2_q_b[4]_clock_enable_1">NB2_q_b[4]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[4]">NB2_q_b[4]</A> = <A HREF="#NB2_q_b[4]_PORT_B_data_out">NB2_q_b[4]_PORT_B_data_out</A>[0];


<P> --CB1_ram_block1a4 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a4
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a4_PORT_A_data_in">CB1_ram_block1a4_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>;
<P><A NAME="CB1_ram_block1a4_PORT_A_data_in_reg">CB1_ram_block1a4_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a4_PORT_A_data_in">CB1_ram_block1a4_PORT_A_data_in</A>, CB1_ram_block1a4_clock_0, , , );
<P><A NAME="CB1_ram_block1a4_PORT_A_address">CB1_ram_block1a4_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a4_PORT_A_address_reg">CB1_ram_block1a4_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a4_PORT_A_address">CB1_ram_block1a4_PORT_A_address</A>, CB1_ram_block1a4_clock_0, , , );
<P><A NAME="CB1_ram_block1a4_PORT_A_write_enable">CB1_ram_block1a4_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a4_PORT_A_write_enable_reg">CB1_ram_block1a4_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a4_PORT_A_write_enable">CB1_ram_block1a4_PORT_A_write_enable</A>, CB1_ram_block1a4_clock_0, , , );
<P><A NAME="CB1_ram_block1a4_PORT_A_read_enable">CB1_ram_block1a4_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a4_PORT_A_read_enable_reg">CB1_ram_block1a4_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a4_PORT_A_read_enable">CB1_ram_block1a4_PORT_A_read_enable</A>, CB1_ram_block1a4_clock_0, , , );
<P><A NAME="CB1_ram_block1a4_clock_0">CB1_ram_block1a4_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a4_PORT_A_data_out">CB1_ram_block1a4_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a4_PORT_A_data_in_reg">CB1_ram_block1a4_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a4_PORT_A_address_reg">CB1_ram_block1a4_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a4_PORT_A_write_enable_reg">CB1_ram_block1a4_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a4_PORT_A_read_enable_reg">CB1_ram_block1a4_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a4_clock_0">CB1_ram_block1a4_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a4">CB1_ram_block1a4</A> = <A HREF="#CB1_ram_block1a4_PORT_A_data_out">CB1_ram_block1a4_PORT_A_data_out</A>[0];


<P> --NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[5]_PORT_A_data_in">NB2_q_b[5]_PORT_A_data_in</A> = <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>;
<P><A NAME="NB2_q_b[5]_PORT_A_data_in_reg">NB2_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[5]_PORT_A_data_in">NB2_q_b[5]_PORT_A_data_in</A>, NB2_q_b[5]_clock_0, , , );
<P><A NAME="NB2_q_b[5]_PORT_A_address">NB2_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[5]_PORT_A_address_reg">NB2_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[5]_PORT_A_address">NB2_q_b[5]_PORT_A_address</A>, NB2_q_b[5]_clock_0, , , );
<P><A NAME="NB2_q_b[5]_PORT_B_address">NB2_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[5]_PORT_B_address_reg">NB2_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[5]_PORT_B_address">NB2_q_b[5]_PORT_B_address</A>, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
<P><A NAME="NB2_q_b[5]_PORT_A_write_enable">NB2_q_b[5]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[5]_PORT_A_write_enable_reg">NB2_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[5]_PORT_A_write_enable">NB2_q_b[5]_PORT_A_write_enable</A>, NB2_q_b[5]_clock_0, , , );
<P><A NAME="NB2_q_b[5]_PORT_B_read_enable">NB2_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[5]_PORT_B_read_enable_reg">NB2_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[5]_PORT_B_read_enable">NB2_q_b[5]_PORT_B_read_enable</A>, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
<P><A NAME="NB2_q_b[5]_clock_0">NB2_q_b[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[5]_clock_1">NB2_q_b[5]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[5]_clock_enable_0">NB2_q_b[5]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[5]_clock_enable_1">NB2_q_b[5]_clock_enable_1</A> = <A HREF="#T1L73">T1L73</A>;
<P><A NAME="NB2_q_b[5]_PORT_B_data_out">NB2_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[5]_PORT_A_data_in_reg">NB2_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[5]_PORT_A_address_reg">NB2_q_b[5]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[5]_PORT_B_address_reg">NB2_q_b[5]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[5]_PORT_A_write_enable_reg">NB2_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[5]_PORT_B_read_enable_reg">NB2_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[5]_clock_0">NB2_q_b[5]_clock_0</A>, <A HREF="#NB2_q_b[5]_clock_1">NB2_q_b[5]_clock_1</A>, <A HREF="#NB2_q_b[5]_clock_enable_0">NB2_q_b[5]_clock_enable_0</A>, <A HREF="#NB2_q_b[5]_clock_enable_1">NB2_q_b[5]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[5]">NB2_q_b[5]</A> = <A HREF="#NB2_q_b[5]_PORT_B_data_out">NB2_q_b[5]_PORT_B_data_out</A>[0];


<P> --CB1_ram_block1a5 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a5
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a5_PORT_A_data_in">CB1_ram_block1a5_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>;
<P><A NAME="CB1_ram_block1a5_PORT_A_data_in_reg">CB1_ram_block1a5_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a5_PORT_A_data_in">CB1_ram_block1a5_PORT_A_data_in</A>, CB1_ram_block1a5_clock_0, , , );
<P><A NAME="CB1_ram_block1a5_PORT_A_address">CB1_ram_block1a5_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a5_PORT_A_address_reg">CB1_ram_block1a5_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a5_PORT_A_address">CB1_ram_block1a5_PORT_A_address</A>, CB1_ram_block1a5_clock_0, , , );
<P><A NAME="CB1_ram_block1a5_PORT_A_write_enable">CB1_ram_block1a5_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a5_PORT_A_write_enable_reg">CB1_ram_block1a5_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a5_PORT_A_write_enable">CB1_ram_block1a5_PORT_A_write_enable</A>, CB1_ram_block1a5_clock_0, , , );
<P><A NAME="CB1_ram_block1a5_PORT_A_read_enable">CB1_ram_block1a5_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a5_PORT_A_read_enable_reg">CB1_ram_block1a5_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a5_PORT_A_read_enable">CB1_ram_block1a5_PORT_A_read_enable</A>, CB1_ram_block1a5_clock_0, , , );
<P><A NAME="CB1_ram_block1a5_clock_0">CB1_ram_block1a5_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a5_PORT_A_data_out">CB1_ram_block1a5_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a5_PORT_A_data_in_reg">CB1_ram_block1a5_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a5_PORT_A_address_reg">CB1_ram_block1a5_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a5_PORT_A_write_enable_reg">CB1_ram_block1a5_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a5_PORT_A_read_enable_reg">CB1_ram_block1a5_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a5_clock_0">CB1_ram_block1a5_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a5">CB1_ram_block1a5</A> = <A HREF="#CB1_ram_block1a5_PORT_A_data_out">CB1_ram_block1a5_PORT_A_data_out</A>[0];


<P> --NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[6]_PORT_A_data_in">NB2_q_b[6]_PORT_A_data_in</A> = <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>;
<P><A NAME="NB2_q_b[6]_PORT_A_data_in_reg">NB2_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[6]_PORT_A_data_in">NB2_q_b[6]_PORT_A_data_in</A>, NB2_q_b[6]_clock_0, , , );
<P><A NAME="NB2_q_b[6]_PORT_A_address">NB2_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[6]_PORT_A_address_reg">NB2_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[6]_PORT_A_address">NB2_q_b[6]_PORT_A_address</A>, NB2_q_b[6]_clock_0, , , );
<P><A NAME="NB2_q_b[6]_PORT_B_address">NB2_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[6]_PORT_B_address_reg">NB2_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[6]_PORT_B_address">NB2_q_b[6]_PORT_B_address</A>, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
<P><A NAME="NB2_q_b[6]_PORT_A_write_enable">NB2_q_b[6]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[6]_PORT_A_write_enable_reg">NB2_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[6]_PORT_A_write_enable">NB2_q_b[6]_PORT_A_write_enable</A>, NB2_q_b[6]_clock_0, , , );
<P><A NAME="NB2_q_b[6]_PORT_B_read_enable">NB2_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[6]_PORT_B_read_enable_reg">NB2_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[6]_PORT_B_read_enable">NB2_q_b[6]_PORT_B_read_enable</A>, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
<P><A NAME="NB2_q_b[6]_clock_0">NB2_q_b[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[6]_clock_1">NB2_q_b[6]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[6]_clock_enable_0">NB2_q_b[6]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[6]_clock_enable_1">NB2_q_b[6]_clock_enable_1</A> = <A HREF="#T1L73">T1L73</A>;
<P><A NAME="NB2_q_b[6]_PORT_B_data_out">NB2_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[6]_PORT_A_data_in_reg">NB2_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[6]_PORT_A_address_reg">NB2_q_b[6]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[6]_PORT_B_address_reg">NB2_q_b[6]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[6]_PORT_A_write_enable_reg">NB2_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[6]_PORT_B_read_enable_reg">NB2_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[6]_clock_0">NB2_q_b[6]_clock_0</A>, <A HREF="#NB2_q_b[6]_clock_1">NB2_q_b[6]_clock_1</A>, <A HREF="#NB2_q_b[6]_clock_enable_0">NB2_q_b[6]_clock_enable_0</A>, <A HREF="#NB2_q_b[6]_clock_enable_1">NB2_q_b[6]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[6]">NB2_q_b[6]</A> = <A HREF="#NB2_q_b[6]_PORT_B_data_out">NB2_q_b[6]_PORT_B_data_out</A>[0];


<P> --CB1_ram_block1a6 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a6
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a6_PORT_A_data_in">CB1_ram_block1a6_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>;
<P><A NAME="CB1_ram_block1a6_PORT_A_data_in_reg">CB1_ram_block1a6_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a6_PORT_A_data_in">CB1_ram_block1a6_PORT_A_data_in</A>, CB1_ram_block1a6_clock_0, , , );
<P><A NAME="CB1_ram_block1a6_PORT_A_address">CB1_ram_block1a6_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a6_PORT_A_address_reg">CB1_ram_block1a6_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a6_PORT_A_address">CB1_ram_block1a6_PORT_A_address</A>, CB1_ram_block1a6_clock_0, , , );
<P><A NAME="CB1_ram_block1a6_PORT_A_write_enable">CB1_ram_block1a6_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a6_PORT_A_write_enable_reg">CB1_ram_block1a6_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a6_PORT_A_write_enable">CB1_ram_block1a6_PORT_A_write_enable</A>, CB1_ram_block1a6_clock_0, , , );
<P><A NAME="CB1_ram_block1a6_PORT_A_read_enable">CB1_ram_block1a6_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a6_PORT_A_read_enable_reg">CB1_ram_block1a6_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a6_PORT_A_read_enable">CB1_ram_block1a6_PORT_A_read_enable</A>, CB1_ram_block1a6_clock_0, , , );
<P><A NAME="CB1_ram_block1a6_clock_0">CB1_ram_block1a6_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a6_PORT_A_data_out">CB1_ram_block1a6_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a6_PORT_A_data_in_reg">CB1_ram_block1a6_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a6_PORT_A_address_reg">CB1_ram_block1a6_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a6_PORT_A_write_enable_reg">CB1_ram_block1a6_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a6_PORT_A_read_enable_reg">CB1_ram_block1a6_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a6_clock_0">CB1_ram_block1a6_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a6">CB1_ram_block1a6</A> = <A HREF="#CB1_ram_block1a6_PORT_A_data_out">CB1_ram_block1a6_PORT_A_data_out</A>[0];


<P> --NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[7]_PORT_A_data_in">NB2_q_b[7]_PORT_A_data_in</A> = <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>;
<P><A NAME="NB2_q_b[7]_PORT_A_data_in_reg">NB2_q_b[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[7]_PORT_A_data_in">NB2_q_b[7]_PORT_A_data_in</A>, NB2_q_b[7]_clock_0, , , );
<P><A NAME="NB2_q_b[7]_PORT_A_address">NB2_q_b[7]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[7]_PORT_A_address_reg">NB2_q_b[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[7]_PORT_A_address">NB2_q_b[7]_PORT_A_address</A>, NB2_q_b[7]_clock_0, , , );
<P><A NAME="NB2_q_b[7]_PORT_B_address">NB2_q_b[7]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[7]_PORT_B_address_reg">NB2_q_b[7]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[7]_PORT_B_address">NB2_q_b[7]_PORT_B_address</A>, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
<P><A NAME="NB2_q_b[7]_PORT_A_write_enable">NB2_q_b[7]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[7]_PORT_A_write_enable_reg">NB2_q_b[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[7]_PORT_A_write_enable">NB2_q_b[7]_PORT_A_write_enable</A>, NB2_q_b[7]_clock_0, , , );
<P><A NAME="NB2_q_b[7]_PORT_B_read_enable">NB2_q_b[7]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[7]_PORT_B_read_enable_reg">NB2_q_b[7]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[7]_PORT_B_read_enable">NB2_q_b[7]_PORT_B_read_enable</A>, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
<P><A NAME="NB2_q_b[7]_clock_0">NB2_q_b[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[7]_clock_1">NB2_q_b[7]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB2_q_b[7]_clock_enable_0">NB2_q_b[7]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[7]_clock_enable_1">NB2_q_b[7]_clock_enable_1</A> = <A HREF="#T1L73">T1L73</A>;
<P><A NAME="NB2_q_b[7]_PORT_B_data_out">NB2_q_b[7]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[7]_PORT_A_data_in_reg">NB2_q_b[7]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[7]_PORT_A_address_reg">NB2_q_b[7]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[7]_PORT_B_address_reg">NB2_q_b[7]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[7]_PORT_A_write_enable_reg">NB2_q_b[7]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[7]_PORT_B_read_enable_reg">NB2_q_b[7]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[7]_clock_0">NB2_q_b[7]_clock_0</A>, <A HREF="#NB2_q_b[7]_clock_1">NB2_q_b[7]_clock_1</A>, <A HREF="#NB2_q_b[7]_clock_enable_0">NB2_q_b[7]_clock_enable_0</A>, <A HREF="#NB2_q_b[7]_clock_enable_1">NB2_q_b[7]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[7]">NB2_q_b[7]</A> = <A HREF="#NB2_q_b[7]_PORT_B_data_out">NB2_q_b[7]_PORT_B_data_out</A>[0];


<P> --CB1_ram_block1a7 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a7
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a7_PORT_A_data_in">CB1_ram_block1a7_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>;
<P><A NAME="CB1_ram_block1a7_PORT_A_data_in_reg">CB1_ram_block1a7_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a7_PORT_A_data_in">CB1_ram_block1a7_PORT_A_data_in</A>, CB1_ram_block1a7_clock_0, , , );
<P><A NAME="CB1_ram_block1a7_PORT_A_address">CB1_ram_block1a7_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a7_PORT_A_address_reg">CB1_ram_block1a7_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a7_PORT_A_address">CB1_ram_block1a7_PORT_A_address</A>, CB1_ram_block1a7_clock_0, , , );
<P><A NAME="CB1_ram_block1a7_PORT_A_write_enable">CB1_ram_block1a7_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a7_PORT_A_write_enable_reg">CB1_ram_block1a7_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a7_PORT_A_write_enable">CB1_ram_block1a7_PORT_A_write_enable</A>, CB1_ram_block1a7_clock_0, , , );
<P><A NAME="CB1_ram_block1a7_PORT_A_read_enable">CB1_ram_block1a7_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a7_PORT_A_read_enable_reg">CB1_ram_block1a7_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a7_PORT_A_read_enable">CB1_ram_block1a7_PORT_A_read_enable</A>, CB1_ram_block1a7_clock_0, , , );
<P><A NAME="CB1_ram_block1a7_clock_0">CB1_ram_block1a7_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a7_PORT_A_data_out">CB1_ram_block1a7_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a7_PORT_A_data_in_reg">CB1_ram_block1a7_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a7_PORT_A_address_reg">CB1_ram_block1a7_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a7_PORT_A_write_enable_reg">CB1_ram_block1a7_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a7_PORT_A_read_enable_reg">CB1_ram_block1a7_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a7_clock_0">CB1_ram_block1a7_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a7">CB1_ram_block1a7</A> = <A HREF="#CB1_ram_block1a7_PORT_A_data_out">CB1_ram_block1a7_PORT_A_data_out</A>[0];


<P> --NB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB1_q_b[0]_PORT_A_data_in">NB1_q_b[0]_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>;
<P><A NAME="NB1_q_b[0]_PORT_A_data_in_reg">NB1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB1_q_b[0]_PORT_A_data_in">NB1_q_b[0]_PORT_A_data_in</A>, NB1_q_b[0]_clock_0, , , );
<P><A NAME="NB1_q_b[0]_PORT_A_address">NB1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[0]_PORT_A_address_reg">NB1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB1_q_b[0]_PORT_A_address">NB1_q_b[0]_PORT_A_address</A>, NB1_q_b[0]_clock_0, , , );
<P><A NAME="NB1_q_b[0]_PORT_B_address">NB1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[0]_PORT_B_address_reg">NB1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB1_q_b[0]_PORT_B_address">NB1_q_b[0]_PORT_B_address</A>, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
<P><A NAME="NB1_q_b[0]_PORT_A_write_enable">NB1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[0]_PORT_A_write_enable_reg">NB1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[0]_PORT_A_write_enable">NB1_q_b[0]_PORT_A_write_enable</A>, NB1_q_b[0]_clock_0, , , );
<P><A NAME="NB1_q_b[0]_PORT_B_read_enable">NB1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB1_q_b[0]_PORT_B_read_enable_reg">NB1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[0]_PORT_B_read_enable">NB1_q_b[0]_PORT_B_read_enable</A>, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
<P><A NAME="NB1_q_b[0]_clock_0">NB1_q_b[0]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[0]_clock_1">NB1_q_b[0]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[0]_clock_enable_0">NB1_q_b[0]_clock_enable_0</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[0]_clock_enable_1">NB1_q_b[0]_clock_enable_1</A> = <A HREF="#T1L83">T1L83</A>;
<P><A NAME="NB1_q_b[0]_PORT_B_data_out">NB1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB1_q_b[0]_PORT_A_data_in_reg">NB1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB1_q_b[0]_PORT_A_address_reg">NB1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB1_q_b[0]_PORT_B_address_reg">NB1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB1_q_b[0]_PORT_A_write_enable_reg">NB1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB1_q_b[0]_PORT_B_read_enable_reg">NB1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB1_q_b[0]_clock_0">NB1_q_b[0]_clock_0</A>, <A HREF="#NB1_q_b[0]_clock_1">NB1_q_b[0]_clock_1</A>, <A HREF="#NB1_q_b[0]_clock_enable_0">NB1_q_b[0]_clock_enable_0</A>, <A HREF="#NB1_q_b[0]_clock_enable_1">NB1_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB1_q_b[0]">NB1_q_b[0]</A> = <A HREF="#NB1_q_b[0]_PORT_B_data_out">NB1_q_b[0]_PORT_B_data_out</A>[0];


<P> --DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
<P> --register power-up is low

<P><A NAME="DB1_count[6]">DB1_count[6]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_count[5]">DB1_count[5]</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --ND1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
<P> --register power-up is low

<P><A NAME="ND1_sr[25]">ND1_sr[25]</A> = DFFEAS(<A HREF="#ND1L66">ND1L66</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --ND1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
<P> --register power-up is low

<P><A NAME="ND1_sr[5]">ND1_sr[5]</A> = DFFEAS(<A HREF="#ND1L67">ND1L67</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --AD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[3]">AD1_break_readreg[3]</A> = DFFEAS(<A HREF="#MD1_jdo[3]">MD1_jdo[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[3]">KD1_MonDReg[3]</A> = DFFEAS(<A HREF="#MD1_jdo[6]">MD1_jdo[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[3]">WD1_q_a[3]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --WD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[2]_PORT_A_data_in">WD1_q_a[2]_PORT_A_data_in</A> = <A HREF="#KD1L130">KD1L130</A>;
<P><A NAME="WD1_q_a[2]_PORT_A_data_in_reg">WD1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[2]_PORT_A_data_in">WD1_q_a[2]_PORT_A_data_in</A>, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
<P><A NAME="WD1_q_a[2]_PORT_A_address">WD1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[2]_PORT_A_address_reg">WD1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[2]_PORT_A_address">WD1_q_a[2]_PORT_A_address</A>, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
<P><A NAME="WD1_q_a[2]_PORT_A_write_enable">WD1_q_a[2]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[2]_PORT_A_write_enable_reg">WD1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[2]_PORT_A_write_enable">WD1_q_a[2]_PORT_A_write_enable</A>, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
<P><A NAME="WD1_q_a[2]_PORT_A_read_enable">WD1_q_a[2]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[2]_PORT_A_read_enable_reg">WD1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[2]_PORT_A_read_enable">WD1_q_a[2]_PORT_A_read_enable</A>, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
<P><A NAME="WD1_q_a[2]_PORT_A_byte_mask">WD1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#KD1L123">KD1L123</A>;
<P><A NAME="WD1_q_a[2]_PORT_A_byte_mask_reg">WD1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[2]_PORT_A_byte_mask">WD1_q_a[2]_PORT_A_byte_mask</A>, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
<P><A NAME="WD1_q_a[2]_clock_0">WD1_q_a[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[2]_clock_enable_0">WD1_q_a[2]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[2]_PORT_A_data_out">WD1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[2]_PORT_A_data_in_reg">WD1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[2]_PORT_A_address_reg">WD1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[2]_PORT_A_write_enable_reg">WD1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[2]_PORT_A_read_enable_reg">WD1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[2]_PORT_A_byte_mask_reg">WD1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[2]_clock_0">WD1_q_a[2]_clock_0</A>, , <A HREF="#WD1_q_a[2]_clock_enable_0">WD1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[2]">WD1_q_a[2]</A> = <A HREF="#WD1_q_a[2]_PORT_A_data_out">WD1_q_a[2]_PORT_A_data_out</A>[0];


<P> --KD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
<P><A NAME="KD1L11_adder_eqn">KD1L11_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KD1L11">KD1L11</A> = SUM(<A HREF="#KD1L11_adder_eqn">KD1L11_adder_eqn</A>);

<P> --KD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
<P><A NAME="KD1L12_adder_eqn">KD1L12_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="KD1L12">KD1L12</A> = CARRY(<A HREF="#KD1L12_adder_eqn">KD1L12_adder_eqn</A>);


<P> --KD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
<P><A NAME="KD1L15_adder_eqn">KD1L15_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#KD1L12">KD1L12</A> );
<P><A NAME="KD1L15">KD1L15</A> = SUM(<A HREF="#KD1L15_adder_eqn">KD1L15_adder_eqn</A>);

<P> --KD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
<P><A NAME="KD1L16_adder_eqn">KD1L16_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#KD1L12">KD1L12</A> );
<P><A NAME="KD1L16">KD1L16</A> = CARRY(<A HREF="#KD1L16_adder_eqn">KD1L16_adder_eqn</A>);


<P> --KD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
<P><A NAME="KD1L19_adder_eqn">KD1L19_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#KD1L16">KD1L16</A> );
<P><A NAME="KD1L19">KD1L19</A> = SUM(<A HREF="#KD1L19_adder_eqn">KD1L19_adder_eqn</A>);

<P> --KD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
<P><A NAME="KD1L20_adder_eqn">KD1L20_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#KD1L16">KD1L16</A> );
<P><A NAME="KD1L20">KD1L20</A> = CARRY(<A HREF="#KD1L20_adder_eqn">KD1L20_adder_eqn</A>);


<P> --KD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
<P><A NAME="KD1L23_adder_eqn">KD1L23_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[5]">KD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#KD1L20">KD1L20</A> );
<P><A NAME="KD1L23">KD1L23</A> = SUM(<A HREF="#KD1L23_adder_eqn">KD1L23_adder_eqn</A>);

<P> --KD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
<P><A NAME="KD1L24_adder_eqn">KD1L24_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[5]">KD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#KD1L20">KD1L20</A> );
<P><A NAME="KD1L24">KD1L24</A> = CARRY(<A HREF="#KD1L24_adder_eqn">KD1L24_adder_eqn</A>);


<P> --KD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
<P><A NAME="KD1L27_adder_eqn">KD1L27_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[6]">KD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#KD1L24">KD1L24</A> );
<P><A NAME="KD1L27">KD1L27</A> = SUM(<A HREF="#KD1L27_adder_eqn">KD1L27_adder_eqn</A>);

<P> --KD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
<P><A NAME="KD1L28_adder_eqn">KD1L28_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[6]">KD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#KD1L24">KD1L24</A> );
<P><A NAME="KD1L28">KD1L28</A> = CARRY(<A HREF="#KD1L28_adder_eqn">KD1L28_adder_eqn</A>);


<P> --KD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
<P><A NAME="KD1L31_adder_eqn">KD1L31_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[7]">KD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#KD1L28">KD1L28</A> );
<P><A NAME="KD1L31">KD1L31</A> = SUM(<A HREF="#KD1L31_adder_eqn">KD1L31_adder_eqn</A>);

<P> --KD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
<P><A NAME="KD1L32_adder_eqn">KD1L32_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[7]">KD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#KD1L28">KD1L28</A> );
<P><A NAME="KD1L32">KD1L32</A> = CARRY(<A HREF="#KD1L32_adder_eqn">KD1L32_adder_eqn</A>);


<P> --KD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
<P><A NAME="KD1L35_adder_eqn">KD1L35_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[8]">KD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#KD1L32">KD1L32</A> );
<P><A NAME="KD1L35">KD1L35</A> = SUM(<A HREF="#KD1L35_adder_eqn">KD1L35_adder_eqn</A>);

<P> --KD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
<P><A NAME="KD1L36_adder_eqn">KD1L36_adder_eqn</A> = ( <A HREF="#KD1_MonAReg[8]">KD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#KD1L32">KD1L32</A> );
<P><A NAME="KD1L36">KD1L36</A> = CARRY(<A HREF="#KD1L36_adder_eqn">KD1L36_adder_eqn</A>);


<P> --CB1_ram_block1a8 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a8
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a8_PORT_A_data_in">CB1_ram_block1a8_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[8]">SC1_d_writedata[8]</A>;
<P><A NAME="CB1_ram_block1a8_PORT_A_data_in_reg">CB1_ram_block1a8_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a8_PORT_A_data_in">CB1_ram_block1a8_PORT_A_data_in</A>, CB1_ram_block1a8_clock_0, , , );
<P><A NAME="CB1_ram_block1a8_PORT_A_address">CB1_ram_block1a8_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a8_PORT_A_address_reg">CB1_ram_block1a8_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a8_PORT_A_address">CB1_ram_block1a8_PORT_A_address</A>, CB1_ram_block1a8_clock_0, , , );
<P><A NAME="CB1_ram_block1a8_PORT_A_write_enable">CB1_ram_block1a8_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a8_PORT_A_write_enable_reg">CB1_ram_block1a8_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a8_PORT_A_write_enable">CB1_ram_block1a8_PORT_A_write_enable</A>, CB1_ram_block1a8_clock_0, , , );
<P><A NAME="CB1_ram_block1a8_PORT_A_read_enable">CB1_ram_block1a8_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a8_PORT_A_read_enable_reg">CB1_ram_block1a8_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a8_PORT_A_read_enable">CB1_ram_block1a8_PORT_A_read_enable</A>, CB1_ram_block1a8_clock_0, , , );
<P><A NAME="CB1_ram_block1a8_clock_0">CB1_ram_block1a8_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a8_PORT_A_data_out">CB1_ram_block1a8_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a8_PORT_A_data_in_reg">CB1_ram_block1a8_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a8_PORT_A_address_reg">CB1_ram_block1a8_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a8_PORT_A_write_enable_reg">CB1_ram_block1a8_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a8_PORT_A_read_enable_reg">CB1_ram_block1a8_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a8_clock_0">CB1_ram_block1a8_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a8">CB1_ram_block1a8</A> = <A HREF="#CB1_ram_block1a8_PORT_A_data_out">CB1_ram_block1a8_PORT_A_data_out</A>[0];


<P> --YB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[16]">YB1_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#T1L30">T1L30</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --SC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A> = DFFEAS(<A HREF="#GC1_src_data[24]">GC1_src_data[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , !<A HREF="#SC1L944">SC1L944</A>, <A HREF="#SC1L829">SC1L829</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
<P><A NAME="SC1L134_adder_eqn">SC1L134_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A>) ) + ( <A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A> ) + ( <A HREF="#SC1L139">SC1L139</A> );
<P><A NAME="SC1L134">SC1L134</A> = SUM(<A HREF="#SC1L134_adder_eqn">SC1L134_adder_eqn</A>);

<P> --SC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
<P><A NAME="SC1L135_adder_eqn">SC1L135_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A>) ) + ( <A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A> ) + ( <A HREF="#SC1L139">SC1L139</A> );
<P><A NAME="SC1L135">SC1L135</A> = CARRY(<A HREF="#SC1L135_adder_eqn">SC1L135_adder_eqn</A>);


<P> --SC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[16]">SC1_W_alu_result[16]</A> = DFFEAS(<A HREF="#SC1L321">SC1L321</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[22]">SC1_W_alu_result[22]</A> = DFFEAS(<A HREF="#SC1L327">SC1L327</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[21]">SC1_W_alu_result[21]</A> = DFFEAS(<A HREF="#SC1L326">SC1L326</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[20]">SC1_W_alu_result[20]</A> = DFFEAS(<A HREF="#SC1L325">SC1L325</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[19]">SC1_W_alu_result[19]</A> = DFFEAS(<A HREF="#SC1L324">SC1L324</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[18]">SC1_W_alu_result[18]</A> = DFFEAS(<A HREF="#SC1L323">SC1L323</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[17]">SC1_W_alu_result[17]</A> = DFFEAS(<A HREF="#SC1L322">SC1L322</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[24]">SC1_W_alu_result[24]</A> = DFFEAS(<A HREF="#SC1L329">SC1L329</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[23]">SC1_W_alu_result[23]</A> = DFFEAS(<A HREF="#SC1L328">SC1L328</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A> = DFFEAS(<A HREF="#GC1_src_data[26]">GC1_src_data[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , !<A HREF="#SC1L944">SC1L944</A>, <A HREF="#SC1L829">SC1L829</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[26]">SC1_W_alu_result[26]</A> = DFFEAS(<A HREF="#SC1L331">SC1L331</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[1]">SC1_av_ld_byte3_data[1]</A> = DFFEAS(<A HREF="#GC1_src_data[25]">GC1_src_data[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , !<A HREF="#SC1L944">SC1L944</A>, <A HREF="#SC1L829">SC1L829</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[25]">SC1_W_alu_result[25]</A> = DFFEAS(<A HREF="#SC1L330">SC1L330</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[4]">SC1_av_ld_byte3_data[4]</A> = DFFEAS(<A HREF="#GC1_src_data[28]">GC1_src_data[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , !<A HREF="#SC1L944">SC1L944</A>, <A HREF="#SC1L829">SC1L829</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[28]">SC1_W_alu_result[28]</A> = DFFEAS(<A HREF="#SC1L333">SC1L333</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[3]">SC1_av_ld_byte3_data[3]</A> = DFFEAS(<A HREF="#GC1_src_data[27]">GC1_src_data[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , !<A HREF="#SC1L944">SC1L944</A>, <A HREF="#SC1L829">SC1L829</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[27]">SC1_W_alu_result[27]</A> = DFFEAS(<A HREF="#SC1L332">SC1L332</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[7]">SC1_av_ld_byte3_data[7]</A> = DFFEAS(<A HREF="#GC1_src_data[31]">GC1_src_data[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , !<A HREF="#SC1L944">SC1L944</A>, <A HREF="#SC1L829">SC1L829</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[31]">SC1_W_alu_result[31]</A> = DFFEAS(<A HREF="#SC1L336">SC1L336</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A> = DFFEAS(<A HREF="#GC1_src_data[30]">GC1_src_data[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , !<A HREF="#SC1L944">SC1L944</A>, <A HREF="#SC1L829">SC1L829</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[30]">SC1_W_alu_result[30]</A> = DFFEAS(<A HREF="#SC1L335">SC1L335</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --SC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A> = DFFEAS(<A HREF="#GC1_src_data[29]">GC1_src_data[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , !<A HREF="#SC1L944">SC1L944</A>, <A HREF="#SC1L829">SC1L829</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[29]">SC1_W_alu_result[29]</A> = DFFEAS(<A HREF="#SC1L334">SC1L334</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L337">SC1L337</A>,  );


<P> --T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
<P><A NAME="T1L2_adder_eqn">T1L2_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#T1L19">T1L19</A> );
<P><A NAME="T1L2">T1L2</A> = SUM(<A HREF="#T1L2_adder_eqn">T1L2_adder_eqn</A>);

<P> --T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
<P><A NAME="T1L3_adder_eqn">T1L3_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#T1L19">T1L19</A> );
<P><A NAME="T1L3">T1L3</A> = CARRY(<A HREF="#T1L3_adder_eqn">T1L3_adder_eqn</A>);


<P> --T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
<P><A NAME="T1L6_adder_eqn">T1L6_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#T1L3">T1L3</A> );
<P><A NAME="T1L6">T1L6</A> = SUM(<A HREF="#T1L6_adder_eqn">T1L6_adder_eqn</A>);

<P> --T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
<P><A NAME="T1L7_adder_eqn">T1L7_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#T1L3">T1L3</A> );
<P><A NAME="T1L7">T1L7</A> = CARRY(<A HREF="#T1L7_adder_eqn">T1L7_adder_eqn</A>);


<P> --T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
<P><A NAME="T1L10_adder_eqn">T1L10_adder_eqn</A> = ( !<A HREF="#MB2_b_full">MB2_b_full</A> ) + ( VCC ) + ( <A HREF="#T1L7">T1L7</A> );
<P><A NAME="T1L10">T1L10</A> = SUM(<A HREF="#T1L10_adder_eqn">T1L10_adder_eqn</A>);

<P> --T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
<P><A NAME="T1L11_adder_eqn">T1L11_adder_eqn</A> = ( !<A HREF="#MB2_b_full">MB2_b_full</A> ) + ( VCC ) + ( <A HREF="#T1L7">T1L7</A> );
<P><A NAME="T1L11">T1L11</A> = CARRY(<A HREF="#T1L11_adder_eqn">T1L11_adder_eqn</A>);


<P> --T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
<P><A NAME="T1L14_adder_eqn">T1L14_adder_eqn</A> = ( VCC ) + ( GND ) + ( <A HREF="#T1L11">T1L11</A> );
<P><A NAME="T1L14">T1L14</A> = SUM(<A HREF="#T1L14_adder_eqn">T1L14_adder_eqn</A>);


<P> --T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
<P><A NAME="T1L18_adder_eqn">T1L18_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#T1L27">T1L27</A> );
<P><A NAME="T1L18">T1L18</A> = SUM(<A HREF="#T1L18_adder_eqn">T1L18_adder_eqn</A>);

<P> --T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
<P><A NAME="T1L19_adder_eqn">T1L19_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#T1L27">T1L27</A> );
<P><A NAME="T1L19">T1L19</A> = CARRY(<A HREF="#T1L19_adder_eqn">T1L19_adder_eqn</A>);


<P> --T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
<P><A NAME="T1L22_adder_eqn">T1L22_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( !<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="T1L22">T1L22</A> = SUM(<A HREF="#T1L22_adder_eqn">T1L22_adder_eqn</A>);

<P> --T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
<P><A NAME="T1L23_adder_eqn">T1L23_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( !<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="T1L23">T1L23</A> = CARRY(<A HREF="#T1L23_adder_eqn">T1L23_adder_eqn</A>);


<P> --T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
<P><A NAME="T1L26_adder_eqn">T1L26_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#T1L23">T1L23</A> );
<P><A NAME="T1L26">T1L26</A> = SUM(<A HREF="#T1L26_adder_eqn">T1L26_adder_eqn</A>);

<P> --T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
<P><A NAME="T1L27_adder_eqn">T1L27_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#T1L23">T1L23</A> );
<P><A NAME="T1L27">T1L27</A> = CARRY(<A HREF="#T1L27_adder_eqn">T1L27_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[30]">SC1_E_shift_rot_result[30]</A> = DFFEAS(<A HREF="#SC1L455">SC1L455</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --WD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[22]_PORT_A_data_in">WD1_q_a[22]_PORT_A_data_in</A> = <A HREF="#KD1L150">KD1L150</A>;
<P><A NAME="WD1_q_a[22]_PORT_A_data_in_reg">WD1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[22]_PORT_A_data_in">WD1_q_a[22]_PORT_A_data_in</A>, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
<P><A NAME="WD1_q_a[22]_PORT_A_address">WD1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[22]_PORT_A_address_reg">WD1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[22]_PORT_A_address">WD1_q_a[22]_PORT_A_address</A>, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
<P><A NAME="WD1_q_a[22]_PORT_A_write_enable">WD1_q_a[22]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[22]_PORT_A_write_enable_reg">WD1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[22]_PORT_A_write_enable">WD1_q_a[22]_PORT_A_write_enable</A>, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
<P><A NAME="WD1_q_a[22]_PORT_A_read_enable">WD1_q_a[22]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[22]_PORT_A_read_enable_reg">WD1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[22]_PORT_A_read_enable">WD1_q_a[22]_PORT_A_read_enable</A>, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
<P><A NAME="WD1_q_a[22]_PORT_A_byte_mask">WD1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#KD1L125">KD1L125</A>;
<P><A NAME="WD1_q_a[22]_PORT_A_byte_mask_reg">WD1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[22]_PORT_A_byte_mask">WD1_q_a[22]_PORT_A_byte_mask</A>, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
<P><A NAME="WD1_q_a[22]_clock_0">WD1_q_a[22]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[22]_clock_enable_0">WD1_q_a[22]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[22]_PORT_A_data_out">WD1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[22]_PORT_A_data_in_reg">WD1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[22]_PORT_A_address_reg">WD1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[22]_PORT_A_write_enable_reg">WD1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[22]_PORT_A_read_enable_reg">WD1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[22]_PORT_A_byte_mask_reg">WD1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[22]_clock_0">WD1_q_a[22]_clock_0</A>, , <A HREF="#WD1_q_a[22]_clock_enable_0">WD1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[22]">WD1_q_a[22]</A> = <A HREF="#WD1_q_a[22]_PORT_A_data_out">WD1_q_a[22]_PORT_A_data_out</A>[0];


<P> --ND1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
<P> --register power-up is low

<P><A NAME="ND1_sr[21]">ND1_sr[21]</A> = DFFEAS(<A HREF="#ND1L68">ND1L68</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --ND1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
<P> --register power-up is low

<P><A NAME="ND1_sr[20]">ND1_sr[20]</A> = DFFEAS(<A HREF="#ND1L69">ND1L69</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --WD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[23]_PORT_A_data_in">WD1_q_a[23]_PORT_A_data_in</A> = <A HREF="#KD1L151">KD1L151</A>;
<P><A NAME="WD1_q_a[23]_PORT_A_data_in_reg">WD1_q_a[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[23]_PORT_A_data_in">WD1_q_a[23]_PORT_A_data_in</A>, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
<P><A NAME="WD1_q_a[23]_PORT_A_address">WD1_q_a[23]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[23]_PORT_A_address_reg">WD1_q_a[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[23]_PORT_A_address">WD1_q_a[23]_PORT_A_address</A>, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
<P><A NAME="WD1_q_a[23]_PORT_A_write_enable">WD1_q_a[23]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[23]_PORT_A_write_enable_reg">WD1_q_a[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[23]_PORT_A_write_enable">WD1_q_a[23]_PORT_A_write_enable</A>, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
<P><A NAME="WD1_q_a[23]_PORT_A_read_enable">WD1_q_a[23]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[23]_PORT_A_read_enable_reg">WD1_q_a[23]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[23]_PORT_A_read_enable">WD1_q_a[23]_PORT_A_read_enable</A>, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
<P><A NAME="WD1_q_a[23]_PORT_A_byte_mask">WD1_q_a[23]_PORT_A_byte_mask</A> = <A HREF="#KD1L125">KD1L125</A>;
<P><A NAME="WD1_q_a[23]_PORT_A_byte_mask_reg">WD1_q_a[23]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[23]_PORT_A_byte_mask">WD1_q_a[23]_PORT_A_byte_mask</A>, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
<P><A NAME="WD1_q_a[23]_clock_0">WD1_q_a[23]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[23]_clock_enable_0">WD1_q_a[23]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[23]_PORT_A_data_out">WD1_q_a[23]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[23]_PORT_A_data_in_reg">WD1_q_a[23]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[23]_PORT_A_address_reg">WD1_q_a[23]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[23]_PORT_A_write_enable_reg">WD1_q_a[23]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[23]_PORT_A_read_enable_reg">WD1_q_a[23]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[23]_PORT_A_byte_mask_reg">WD1_q_a[23]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[23]_clock_0">WD1_q_a[23]_clock_0</A>, , <A HREF="#WD1_q_a[23]_clock_enable_0">WD1_q_a[23]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[23]">WD1_q_a[23]</A> = <A HREF="#WD1_q_a[23]_PORT_A_data_out">WD1_q_a[23]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[24]_PORT_A_data_in">WD1_q_a[24]_PORT_A_data_in</A> = <A HREF="#KD1L152">KD1L152</A>;
<P><A NAME="WD1_q_a[24]_PORT_A_data_in_reg">WD1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[24]_PORT_A_data_in">WD1_q_a[24]_PORT_A_data_in</A>, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
<P><A NAME="WD1_q_a[24]_PORT_A_address">WD1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[24]_PORT_A_address_reg">WD1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[24]_PORT_A_address">WD1_q_a[24]_PORT_A_address</A>, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
<P><A NAME="WD1_q_a[24]_PORT_A_write_enable">WD1_q_a[24]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[24]_PORT_A_write_enable_reg">WD1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[24]_PORT_A_write_enable">WD1_q_a[24]_PORT_A_write_enable</A>, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
<P><A NAME="WD1_q_a[24]_PORT_A_read_enable">WD1_q_a[24]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[24]_PORT_A_read_enable_reg">WD1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[24]_PORT_A_read_enable">WD1_q_a[24]_PORT_A_read_enable</A>, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
<P><A NAME="WD1_q_a[24]_PORT_A_byte_mask">WD1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#KD1L126">KD1L126</A>;
<P><A NAME="WD1_q_a[24]_PORT_A_byte_mask_reg">WD1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[24]_PORT_A_byte_mask">WD1_q_a[24]_PORT_A_byte_mask</A>, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
<P><A NAME="WD1_q_a[24]_clock_0">WD1_q_a[24]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[24]_clock_enable_0">WD1_q_a[24]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[24]_PORT_A_data_out">WD1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[24]_PORT_A_data_in_reg">WD1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[24]_PORT_A_address_reg">WD1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[24]_PORT_A_write_enable_reg">WD1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[24]_PORT_A_read_enable_reg">WD1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[24]_PORT_A_byte_mask_reg">WD1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[24]_clock_0">WD1_q_a[24]_clock_0</A>, , <A HREF="#WD1_q_a[24]_clock_enable_0">WD1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[24]">WD1_q_a[24]</A> = <A HREF="#WD1_q_a[24]_PORT_A_data_out">WD1_q_a[24]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[25]_PORT_A_data_in">WD1_q_a[25]_PORT_A_data_in</A> = <A HREF="#KD1L153">KD1L153</A>;
<P><A NAME="WD1_q_a[25]_PORT_A_data_in_reg">WD1_q_a[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[25]_PORT_A_data_in">WD1_q_a[25]_PORT_A_data_in</A>, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
<P><A NAME="WD1_q_a[25]_PORT_A_address">WD1_q_a[25]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[25]_PORT_A_address_reg">WD1_q_a[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[25]_PORT_A_address">WD1_q_a[25]_PORT_A_address</A>, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
<P><A NAME="WD1_q_a[25]_PORT_A_write_enable">WD1_q_a[25]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[25]_PORT_A_write_enable_reg">WD1_q_a[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[25]_PORT_A_write_enable">WD1_q_a[25]_PORT_A_write_enable</A>, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
<P><A NAME="WD1_q_a[25]_PORT_A_read_enable">WD1_q_a[25]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[25]_PORT_A_read_enable_reg">WD1_q_a[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[25]_PORT_A_read_enable">WD1_q_a[25]_PORT_A_read_enable</A>, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
<P><A NAME="WD1_q_a[25]_PORT_A_byte_mask">WD1_q_a[25]_PORT_A_byte_mask</A> = <A HREF="#KD1L126">KD1L126</A>;
<P><A NAME="WD1_q_a[25]_PORT_A_byte_mask_reg">WD1_q_a[25]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[25]_PORT_A_byte_mask">WD1_q_a[25]_PORT_A_byte_mask</A>, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
<P><A NAME="WD1_q_a[25]_clock_0">WD1_q_a[25]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[25]_clock_enable_0">WD1_q_a[25]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[25]_PORT_A_data_out">WD1_q_a[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[25]_PORT_A_data_in_reg">WD1_q_a[25]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[25]_PORT_A_address_reg">WD1_q_a[25]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[25]_PORT_A_write_enable_reg">WD1_q_a[25]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[25]_PORT_A_read_enable_reg">WD1_q_a[25]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[25]_PORT_A_byte_mask_reg">WD1_q_a[25]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[25]_clock_0">WD1_q_a[25]_clock_0</A>, , <A HREF="#WD1_q_a[25]_clock_enable_0">WD1_q_a[25]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[25]">WD1_q_a[25]</A> = <A HREF="#WD1_q_a[25]_PORT_A_data_out">WD1_q_a[25]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[26]_PORT_A_data_in">WD1_q_a[26]_PORT_A_data_in</A> = <A HREF="#KD1L154">KD1L154</A>;
<P><A NAME="WD1_q_a[26]_PORT_A_data_in_reg">WD1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[26]_PORT_A_data_in">WD1_q_a[26]_PORT_A_data_in</A>, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
<P><A NAME="WD1_q_a[26]_PORT_A_address">WD1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[26]_PORT_A_address_reg">WD1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[26]_PORT_A_address">WD1_q_a[26]_PORT_A_address</A>, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
<P><A NAME="WD1_q_a[26]_PORT_A_write_enable">WD1_q_a[26]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[26]_PORT_A_write_enable_reg">WD1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[26]_PORT_A_write_enable">WD1_q_a[26]_PORT_A_write_enable</A>, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
<P><A NAME="WD1_q_a[26]_PORT_A_read_enable">WD1_q_a[26]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[26]_PORT_A_read_enable_reg">WD1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[26]_PORT_A_read_enable">WD1_q_a[26]_PORT_A_read_enable</A>, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
<P><A NAME="WD1_q_a[26]_PORT_A_byte_mask">WD1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#KD1L126">KD1L126</A>;
<P><A NAME="WD1_q_a[26]_PORT_A_byte_mask_reg">WD1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[26]_PORT_A_byte_mask">WD1_q_a[26]_PORT_A_byte_mask</A>, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
<P><A NAME="WD1_q_a[26]_clock_0">WD1_q_a[26]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[26]_clock_enable_0">WD1_q_a[26]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[26]_PORT_A_data_out">WD1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[26]_PORT_A_data_in_reg">WD1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[26]_PORT_A_address_reg">WD1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[26]_PORT_A_write_enable_reg">WD1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[26]_PORT_A_read_enable_reg">WD1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[26]_PORT_A_byte_mask_reg">WD1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[26]_clock_0">WD1_q_a[26]_clock_0</A>, , <A HREF="#WD1_q_a[26]_clock_enable_0">WD1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[26]">WD1_q_a[26]</A> = <A HREF="#WD1_q_a[26]_PORT_A_data_out">WD1_q_a[26]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[11]_PORT_A_data_in">WD1_q_a[11]_PORT_A_data_in</A> = <A HREF="#KD1L139">KD1L139</A>;
<P><A NAME="WD1_q_a[11]_PORT_A_data_in_reg">WD1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[11]_PORT_A_data_in">WD1_q_a[11]_PORT_A_data_in</A>, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
<P><A NAME="WD1_q_a[11]_PORT_A_address">WD1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[11]_PORT_A_address_reg">WD1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[11]_PORT_A_address">WD1_q_a[11]_PORT_A_address</A>, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
<P><A NAME="WD1_q_a[11]_PORT_A_write_enable">WD1_q_a[11]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[11]_PORT_A_write_enable_reg">WD1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[11]_PORT_A_write_enable">WD1_q_a[11]_PORT_A_write_enable</A>, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
<P><A NAME="WD1_q_a[11]_PORT_A_read_enable">WD1_q_a[11]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[11]_PORT_A_read_enable_reg">WD1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[11]_PORT_A_read_enable">WD1_q_a[11]_PORT_A_read_enable</A>, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
<P><A NAME="WD1_q_a[11]_PORT_A_byte_mask">WD1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#KD1L124">KD1L124</A>;
<P><A NAME="WD1_q_a[11]_PORT_A_byte_mask_reg">WD1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[11]_PORT_A_byte_mask">WD1_q_a[11]_PORT_A_byte_mask</A>, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
<P><A NAME="WD1_q_a[11]_clock_0">WD1_q_a[11]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[11]_clock_enable_0">WD1_q_a[11]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[11]_PORT_A_data_out">WD1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[11]_PORT_A_data_in_reg">WD1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[11]_PORT_A_address_reg">WD1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[11]_PORT_A_write_enable_reg">WD1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[11]_PORT_A_read_enable_reg">WD1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[11]_PORT_A_byte_mask_reg">WD1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[11]_clock_0">WD1_q_a[11]_clock_0</A>, , <A HREF="#WD1_q_a[11]_clock_enable_0">WD1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[11]">WD1_q_a[11]</A> = <A HREF="#WD1_q_a[11]_PORT_A_data_out">WD1_q_a[11]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[12]_PORT_A_data_in">WD1_q_a[12]_PORT_A_data_in</A> = <A HREF="#KD1L140">KD1L140</A>;
<P><A NAME="WD1_q_a[12]_PORT_A_data_in_reg">WD1_q_a[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[12]_PORT_A_data_in">WD1_q_a[12]_PORT_A_data_in</A>, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
<P><A NAME="WD1_q_a[12]_PORT_A_address">WD1_q_a[12]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[12]_PORT_A_address_reg">WD1_q_a[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[12]_PORT_A_address">WD1_q_a[12]_PORT_A_address</A>, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
<P><A NAME="WD1_q_a[12]_PORT_A_write_enable">WD1_q_a[12]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[12]_PORT_A_write_enable_reg">WD1_q_a[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[12]_PORT_A_write_enable">WD1_q_a[12]_PORT_A_write_enable</A>, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
<P><A NAME="WD1_q_a[12]_PORT_A_read_enable">WD1_q_a[12]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[12]_PORT_A_read_enable_reg">WD1_q_a[12]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[12]_PORT_A_read_enable">WD1_q_a[12]_PORT_A_read_enable</A>, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
<P><A NAME="WD1_q_a[12]_PORT_A_byte_mask">WD1_q_a[12]_PORT_A_byte_mask</A> = <A HREF="#KD1L124">KD1L124</A>;
<P><A NAME="WD1_q_a[12]_PORT_A_byte_mask_reg">WD1_q_a[12]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[12]_PORT_A_byte_mask">WD1_q_a[12]_PORT_A_byte_mask</A>, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
<P><A NAME="WD1_q_a[12]_clock_0">WD1_q_a[12]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[12]_clock_enable_0">WD1_q_a[12]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[12]_PORT_A_data_out">WD1_q_a[12]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[12]_PORT_A_data_in_reg">WD1_q_a[12]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[12]_PORT_A_address_reg">WD1_q_a[12]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[12]_PORT_A_write_enable_reg">WD1_q_a[12]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[12]_PORT_A_read_enable_reg">WD1_q_a[12]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[12]_PORT_A_byte_mask_reg">WD1_q_a[12]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[12]_clock_0">WD1_q_a[12]_clock_0</A>, , <A HREF="#WD1_q_a[12]_clock_enable_0">WD1_q_a[12]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[12]">WD1_q_a[12]</A> = <A HREF="#WD1_q_a[12]_PORT_A_data_out">WD1_q_a[12]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[13]_PORT_A_data_in">WD1_q_a[13]_PORT_A_data_in</A> = <A HREF="#KD1L141">KD1L141</A>;
<P><A NAME="WD1_q_a[13]_PORT_A_data_in_reg">WD1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[13]_PORT_A_data_in">WD1_q_a[13]_PORT_A_data_in</A>, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
<P><A NAME="WD1_q_a[13]_PORT_A_address">WD1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[13]_PORT_A_address_reg">WD1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[13]_PORT_A_address">WD1_q_a[13]_PORT_A_address</A>, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
<P><A NAME="WD1_q_a[13]_PORT_A_write_enable">WD1_q_a[13]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[13]_PORT_A_write_enable_reg">WD1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[13]_PORT_A_write_enable">WD1_q_a[13]_PORT_A_write_enable</A>, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
<P><A NAME="WD1_q_a[13]_PORT_A_read_enable">WD1_q_a[13]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[13]_PORT_A_read_enable_reg">WD1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[13]_PORT_A_read_enable">WD1_q_a[13]_PORT_A_read_enable</A>, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
<P><A NAME="WD1_q_a[13]_PORT_A_byte_mask">WD1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#KD1L124">KD1L124</A>;
<P><A NAME="WD1_q_a[13]_PORT_A_byte_mask_reg">WD1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[13]_PORT_A_byte_mask">WD1_q_a[13]_PORT_A_byte_mask</A>, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
<P><A NAME="WD1_q_a[13]_clock_0">WD1_q_a[13]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[13]_clock_enable_0">WD1_q_a[13]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[13]_PORT_A_data_out">WD1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[13]_PORT_A_data_in_reg">WD1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[13]_PORT_A_address_reg">WD1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[13]_PORT_A_write_enable_reg">WD1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[13]_PORT_A_read_enable_reg">WD1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[13]_PORT_A_byte_mask_reg">WD1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[13]_clock_0">WD1_q_a[13]_clock_0</A>, , <A HREF="#WD1_q_a[13]_clock_enable_0">WD1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[13]">WD1_q_a[13]</A> = <A HREF="#WD1_q_a[13]_PORT_A_data_out">WD1_q_a[13]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[14]_PORT_A_data_in">WD1_q_a[14]_PORT_A_data_in</A> = <A HREF="#KD1L142">KD1L142</A>;
<P><A NAME="WD1_q_a[14]_PORT_A_data_in_reg">WD1_q_a[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[14]_PORT_A_data_in">WD1_q_a[14]_PORT_A_data_in</A>, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
<P><A NAME="WD1_q_a[14]_PORT_A_address">WD1_q_a[14]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[14]_PORT_A_address_reg">WD1_q_a[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[14]_PORT_A_address">WD1_q_a[14]_PORT_A_address</A>, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
<P><A NAME="WD1_q_a[14]_PORT_A_write_enable">WD1_q_a[14]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[14]_PORT_A_write_enable_reg">WD1_q_a[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[14]_PORT_A_write_enable">WD1_q_a[14]_PORT_A_write_enable</A>, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
<P><A NAME="WD1_q_a[14]_PORT_A_read_enable">WD1_q_a[14]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[14]_PORT_A_read_enable_reg">WD1_q_a[14]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[14]_PORT_A_read_enable">WD1_q_a[14]_PORT_A_read_enable</A>, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
<P><A NAME="WD1_q_a[14]_PORT_A_byte_mask">WD1_q_a[14]_PORT_A_byte_mask</A> = <A HREF="#KD1L124">KD1L124</A>;
<P><A NAME="WD1_q_a[14]_PORT_A_byte_mask_reg">WD1_q_a[14]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[14]_PORT_A_byte_mask">WD1_q_a[14]_PORT_A_byte_mask</A>, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
<P><A NAME="WD1_q_a[14]_clock_0">WD1_q_a[14]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[14]_clock_enable_0">WD1_q_a[14]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[14]_PORT_A_data_out">WD1_q_a[14]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[14]_PORT_A_data_in_reg">WD1_q_a[14]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[14]_PORT_A_address_reg">WD1_q_a[14]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[14]_PORT_A_write_enable_reg">WD1_q_a[14]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[14]_PORT_A_read_enable_reg">WD1_q_a[14]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[14]_PORT_A_byte_mask_reg">WD1_q_a[14]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[14]_clock_0">WD1_q_a[14]_clock_0</A>, , <A HREF="#WD1_q_a[14]_clock_enable_0">WD1_q_a[14]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[14]">WD1_q_a[14]</A> = <A HREF="#WD1_q_a[14]_PORT_A_data_out">WD1_q_a[14]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[15]_PORT_A_data_in">WD1_q_a[15]_PORT_A_data_in</A> = <A HREF="#KD1L143">KD1L143</A>;
<P><A NAME="WD1_q_a[15]_PORT_A_data_in_reg">WD1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[15]_PORT_A_data_in">WD1_q_a[15]_PORT_A_data_in</A>, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
<P><A NAME="WD1_q_a[15]_PORT_A_address">WD1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[15]_PORT_A_address_reg">WD1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[15]_PORT_A_address">WD1_q_a[15]_PORT_A_address</A>, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
<P><A NAME="WD1_q_a[15]_PORT_A_write_enable">WD1_q_a[15]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[15]_PORT_A_write_enable_reg">WD1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[15]_PORT_A_write_enable">WD1_q_a[15]_PORT_A_write_enable</A>, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
<P><A NAME="WD1_q_a[15]_PORT_A_read_enable">WD1_q_a[15]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[15]_PORT_A_read_enable_reg">WD1_q_a[15]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[15]_PORT_A_read_enable">WD1_q_a[15]_PORT_A_read_enable</A>, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
<P><A NAME="WD1_q_a[15]_PORT_A_byte_mask">WD1_q_a[15]_PORT_A_byte_mask</A> = <A HREF="#KD1L124">KD1L124</A>;
<P><A NAME="WD1_q_a[15]_PORT_A_byte_mask_reg">WD1_q_a[15]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[15]_PORT_A_byte_mask">WD1_q_a[15]_PORT_A_byte_mask</A>, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
<P><A NAME="WD1_q_a[15]_clock_0">WD1_q_a[15]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[15]_clock_enable_0">WD1_q_a[15]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[15]_PORT_A_data_out">WD1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[15]_PORT_A_data_in_reg">WD1_q_a[15]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[15]_PORT_A_address_reg">WD1_q_a[15]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[15]_PORT_A_write_enable_reg">WD1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[15]_PORT_A_read_enable_reg">WD1_q_a[15]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[15]_PORT_A_byte_mask_reg">WD1_q_a[15]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[15]_clock_0">WD1_q_a[15]_clock_0</A>, , <A HREF="#WD1_q_a[15]_clock_enable_0">WD1_q_a[15]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[15]">WD1_q_a[15]</A> = <A HREF="#WD1_q_a[15]_PORT_A_data_out">WD1_q_a[15]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[16]_PORT_A_data_in">WD1_q_a[16]_PORT_A_data_in</A> = <A HREF="#KD1L144">KD1L144</A>;
<P><A NAME="WD1_q_a[16]_PORT_A_data_in_reg">WD1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[16]_PORT_A_data_in">WD1_q_a[16]_PORT_A_data_in</A>, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
<P><A NAME="WD1_q_a[16]_PORT_A_address">WD1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[16]_PORT_A_address_reg">WD1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[16]_PORT_A_address">WD1_q_a[16]_PORT_A_address</A>, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
<P><A NAME="WD1_q_a[16]_PORT_A_write_enable">WD1_q_a[16]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[16]_PORT_A_write_enable_reg">WD1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[16]_PORT_A_write_enable">WD1_q_a[16]_PORT_A_write_enable</A>, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
<P><A NAME="WD1_q_a[16]_PORT_A_read_enable">WD1_q_a[16]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[16]_PORT_A_read_enable_reg">WD1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[16]_PORT_A_read_enable">WD1_q_a[16]_PORT_A_read_enable</A>, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
<P><A NAME="WD1_q_a[16]_PORT_A_byte_mask">WD1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#KD1L125">KD1L125</A>;
<P><A NAME="WD1_q_a[16]_PORT_A_byte_mask_reg">WD1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[16]_PORT_A_byte_mask">WD1_q_a[16]_PORT_A_byte_mask</A>, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
<P><A NAME="WD1_q_a[16]_clock_0">WD1_q_a[16]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[16]_clock_enable_0">WD1_q_a[16]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[16]_PORT_A_data_out">WD1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[16]_PORT_A_data_in_reg">WD1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[16]_PORT_A_address_reg">WD1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[16]_PORT_A_write_enable_reg">WD1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[16]_PORT_A_read_enable_reg">WD1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[16]_PORT_A_byte_mask_reg">WD1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[16]_clock_0">WD1_q_a[16]_clock_0</A>, , <A HREF="#WD1_q_a[16]_clock_enable_0">WD1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[16]">WD1_q_a[16]</A> = <A HREF="#WD1_q_a[16]_PORT_A_data_out">WD1_q_a[16]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[3]_PORT_A_data_in">WD1_q_a[3]_PORT_A_data_in</A> = <A HREF="#KD1L131">KD1L131</A>;
<P><A NAME="WD1_q_a[3]_PORT_A_data_in_reg">WD1_q_a[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[3]_PORT_A_data_in">WD1_q_a[3]_PORT_A_data_in</A>, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
<P><A NAME="WD1_q_a[3]_PORT_A_address">WD1_q_a[3]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[3]_PORT_A_address_reg">WD1_q_a[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[3]_PORT_A_address">WD1_q_a[3]_PORT_A_address</A>, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
<P><A NAME="WD1_q_a[3]_PORT_A_write_enable">WD1_q_a[3]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[3]_PORT_A_write_enable_reg">WD1_q_a[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[3]_PORT_A_write_enable">WD1_q_a[3]_PORT_A_write_enable</A>, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
<P><A NAME="WD1_q_a[3]_PORT_A_read_enable">WD1_q_a[3]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[3]_PORT_A_read_enable_reg">WD1_q_a[3]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[3]_PORT_A_read_enable">WD1_q_a[3]_PORT_A_read_enable</A>, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
<P><A NAME="WD1_q_a[3]_PORT_A_byte_mask">WD1_q_a[3]_PORT_A_byte_mask</A> = <A HREF="#KD1L123">KD1L123</A>;
<P><A NAME="WD1_q_a[3]_PORT_A_byte_mask_reg">WD1_q_a[3]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[3]_PORT_A_byte_mask">WD1_q_a[3]_PORT_A_byte_mask</A>, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
<P><A NAME="WD1_q_a[3]_clock_0">WD1_q_a[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[3]_clock_enable_0">WD1_q_a[3]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[3]_PORT_A_data_out">WD1_q_a[3]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[3]_PORT_A_data_in_reg">WD1_q_a[3]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[3]_PORT_A_address_reg">WD1_q_a[3]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[3]_PORT_A_write_enable_reg">WD1_q_a[3]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[3]_PORT_A_read_enable_reg">WD1_q_a[3]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[3]_PORT_A_byte_mask_reg">WD1_q_a[3]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[3]_clock_0">WD1_q_a[3]_clock_0</A>, , <A HREF="#WD1_q_a[3]_clock_enable_0">WD1_q_a[3]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[3]">WD1_q_a[3]</A> = <A HREF="#WD1_q_a[3]_PORT_A_data_out">WD1_q_a[3]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[4]_PORT_A_data_in">WD1_q_a[4]_PORT_A_data_in</A> = <A HREF="#KD1L132">KD1L132</A>;
<P><A NAME="WD1_q_a[4]_PORT_A_data_in_reg">WD1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[4]_PORT_A_data_in">WD1_q_a[4]_PORT_A_data_in</A>, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
<P><A NAME="WD1_q_a[4]_PORT_A_address">WD1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[4]_PORT_A_address_reg">WD1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[4]_PORT_A_address">WD1_q_a[4]_PORT_A_address</A>, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
<P><A NAME="WD1_q_a[4]_PORT_A_write_enable">WD1_q_a[4]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[4]_PORT_A_write_enable_reg">WD1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[4]_PORT_A_write_enable">WD1_q_a[4]_PORT_A_write_enable</A>, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
<P><A NAME="WD1_q_a[4]_PORT_A_read_enable">WD1_q_a[4]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[4]_PORT_A_read_enable_reg">WD1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[4]_PORT_A_read_enable">WD1_q_a[4]_PORT_A_read_enable</A>, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
<P><A NAME="WD1_q_a[4]_PORT_A_byte_mask">WD1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#KD1L123">KD1L123</A>;
<P><A NAME="WD1_q_a[4]_PORT_A_byte_mask_reg">WD1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[4]_PORT_A_byte_mask">WD1_q_a[4]_PORT_A_byte_mask</A>, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
<P><A NAME="WD1_q_a[4]_clock_0">WD1_q_a[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[4]_clock_enable_0">WD1_q_a[4]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[4]_PORT_A_data_out">WD1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[4]_PORT_A_data_in_reg">WD1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[4]_PORT_A_address_reg">WD1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[4]_PORT_A_write_enable_reg">WD1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[4]_PORT_A_read_enable_reg">WD1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[4]_PORT_A_byte_mask_reg">WD1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[4]_clock_0">WD1_q_a[4]_clock_0</A>, , <A HREF="#WD1_q_a[4]_clock_enable_0">WD1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[4]">WD1_q_a[4]</A> = <A HREF="#WD1_q_a[4]_PORT_A_data_out">WD1_q_a[4]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[5]_PORT_A_data_in">WD1_q_a[5]_PORT_A_data_in</A> = <A HREF="#KD1L133">KD1L133</A>;
<P><A NAME="WD1_q_a[5]_PORT_A_data_in_reg">WD1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[5]_PORT_A_data_in">WD1_q_a[5]_PORT_A_data_in</A>, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
<P><A NAME="WD1_q_a[5]_PORT_A_address">WD1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[5]_PORT_A_address_reg">WD1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[5]_PORT_A_address">WD1_q_a[5]_PORT_A_address</A>, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
<P><A NAME="WD1_q_a[5]_PORT_A_write_enable">WD1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[5]_PORT_A_write_enable_reg">WD1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[5]_PORT_A_write_enable">WD1_q_a[5]_PORT_A_write_enable</A>, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
<P><A NAME="WD1_q_a[5]_PORT_A_read_enable">WD1_q_a[5]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[5]_PORT_A_read_enable_reg">WD1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[5]_PORT_A_read_enable">WD1_q_a[5]_PORT_A_read_enable</A>, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
<P><A NAME="WD1_q_a[5]_PORT_A_byte_mask">WD1_q_a[5]_PORT_A_byte_mask</A> = <A HREF="#KD1L123">KD1L123</A>;
<P><A NAME="WD1_q_a[5]_PORT_A_byte_mask_reg">WD1_q_a[5]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[5]_PORT_A_byte_mask">WD1_q_a[5]_PORT_A_byte_mask</A>, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
<P><A NAME="WD1_q_a[5]_clock_0">WD1_q_a[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[5]_clock_enable_0">WD1_q_a[5]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[5]_PORT_A_data_out">WD1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[5]_PORT_A_data_in_reg">WD1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[5]_PORT_A_address_reg">WD1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[5]_PORT_A_write_enable_reg">WD1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[5]_PORT_A_read_enable_reg">WD1_q_a[5]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[5]_PORT_A_byte_mask_reg">WD1_q_a[5]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[5]_clock_0">WD1_q_a[5]_clock_0</A>, , <A HREF="#WD1_q_a[5]_clock_enable_0">WD1_q_a[5]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[5]">WD1_q_a[5]</A> = <A HREF="#WD1_q_a[5]_PORT_A_data_out">WD1_q_a[5]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[7]_PORT_A_data_in">WD1_q_a[7]_PORT_A_data_in</A> = <A HREF="#KD1L135">KD1L135</A>;
<P><A NAME="WD1_q_a[7]_PORT_A_data_in_reg">WD1_q_a[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[7]_PORT_A_data_in">WD1_q_a[7]_PORT_A_data_in</A>, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
<P><A NAME="WD1_q_a[7]_PORT_A_address">WD1_q_a[7]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[7]_PORT_A_address_reg">WD1_q_a[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[7]_PORT_A_address">WD1_q_a[7]_PORT_A_address</A>, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
<P><A NAME="WD1_q_a[7]_PORT_A_write_enable">WD1_q_a[7]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[7]_PORT_A_write_enable_reg">WD1_q_a[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[7]_PORT_A_write_enable">WD1_q_a[7]_PORT_A_write_enable</A>, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
<P><A NAME="WD1_q_a[7]_PORT_A_read_enable">WD1_q_a[7]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[7]_PORT_A_read_enable_reg">WD1_q_a[7]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[7]_PORT_A_read_enable">WD1_q_a[7]_PORT_A_read_enable</A>, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
<P><A NAME="WD1_q_a[7]_PORT_A_byte_mask">WD1_q_a[7]_PORT_A_byte_mask</A> = <A HREF="#KD1L123">KD1L123</A>;
<P><A NAME="WD1_q_a[7]_PORT_A_byte_mask_reg">WD1_q_a[7]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[7]_PORT_A_byte_mask">WD1_q_a[7]_PORT_A_byte_mask</A>, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
<P><A NAME="WD1_q_a[7]_clock_0">WD1_q_a[7]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[7]_clock_enable_0">WD1_q_a[7]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[7]_PORT_A_data_out">WD1_q_a[7]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[7]_PORT_A_data_in_reg">WD1_q_a[7]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[7]_PORT_A_address_reg">WD1_q_a[7]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[7]_PORT_A_write_enable_reg">WD1_q_a[7]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[7]_PORT_A_read_enable_reg">WD1_q_a[7]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[7]_PORT_A_byte_mask_reg">WD1_q_a[7]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[7]_clock_0">WD1_q_a[7]_clock_0</A>, , <A HREF="#WD1_q_a[7]_clock_enable_0">WD1_q_a[7]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[7]">WD1_q_a[7]</A> = <A HREF="#WD1_q_a[7]_PORT_A_data_out">WD1_q_a[7]_PORT_A_data_out</A>[0];


<P> --VC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
<P> --register power-up is low

<P><A NAME="VC1_readdata[27]">VC1_readdata[27]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[27]">WD1_q_a[27]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
<P> --register power-up is low

<P><A NAME="VC1_readdata[28]">VC1_readdata[28]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[28]">WD1_q_a[28]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
<P> --register power-up is low

<P><A NAME="VC1_readdata[29]">VC1_readdata[29]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[29]">WD1_q_a[29]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
<P> --register power-up is low

<P><A NAME="VC1_readdata[30]">VC1_readdata[30]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[30]">WD1_q_a[30]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
<P> --register power-up is low

<P><A NAME="VC1_readdata[31]">VC1_readdata[31]</A> = DFFEAS(<A HREF="#ZC1L8">ZC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  , <A HREF="#WD1_q_a[31]">WD1_q_a[31]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --WD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[9]_PORT_A_data_in">WD1_q_a[9]_PORT_A_data_in</A> = <A HREF="#KD1L137">KD1L137</A>;
<P><A NAME="WD1_q_a[9]_PORT_A_data_in_reg">WD1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[9]_PORT_A_data_in">WD1_q_a[9]_PORT_A_data_in</A>, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
<P><A NAME="WD1_q_a[9]_PORT_A_address">WD1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[9]_PORT_A_address_reg">WD1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[9]_PORT_A_address">WD1_q_a[9]_PORT_A_address</A>, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
<P><A NAME="WD1_q_a[9]_PORT_A_write_enable">WD1_q_a[9]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[9]_PORT_A_write_enable_reg">WD1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[9]_PORT_A_write_enable">WD1_q_a[9]_PORT_A_write_enable</A>, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
<P><A NAME="WD1_q_a[9]_PORT_A_read_enable">WD1_q_a[9]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[9]_PORT_A_read_enable_reg">WD1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[9]_PORT_A_read_enable">WD1_q_a[9]_PORT_A_read_enable</A>, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
<P><A NAME="WD1_q_a[9]_PORT_A_byte_mask">WD1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#KD1L124">KD1L124</A>;
<P><A NAME="WD1_q_a[9]_PORT_A_byte_mask_reg">WD1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[9]_PORT_A_byte_mask">WD1_q_a[9]_PORT_A_byte_mask</A>, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
<P><A NAME="WD1_q_a[9]_clock_0">WD1_q_a[9]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[9]_clock_enable_0">WD1_q_a[9]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[9]_PORT_A_data_out">WD1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[9]_PORT_A_data_in_reg">WD1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[9]_PORT_A_address_reg">WD1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[9]_PORT_A_write_enable_reg">WD1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[9]_PORT_A_read_enable_reg">WD1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[9]_PORT_A_byte_mask_reg">WD1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[9]_clock_0">WD1_q_a[9]_clock_0</A>, , <A HREF="#WD1_q_a[9]_clock_enable_0">WD1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[9]">WD1_q_a[9]</A> = <A HREF="#WD1_q_a[9]_PORT_A_data_out">WD1_q_a[9]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[8]_PORT_A_data_in">WD1_q_a[8]_PORT_A_data_in</A> = <A HREF="#KD1L136">KD1L136</A>;
<P><A NAME="WD1_q_a[8]_PORT_A_data_in_reg">WD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[8]_PORT_A_data_in">WD1_q_a[8]_PORT_A_data_in</A>, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
<P><A NAME="WD1_q_a[8]_PORT_A_address">WD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[8]_PORT_A_address_reg">WD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[8]_PORT_A_address">WD1_q_a[8]_PORT_A_address</A>, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
<P><A NAME="WD1_q_a[8]_PORT_A_write_enable">WD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[8]_PORT_A_write_enable_reg">WD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[8]_PORT_A_write_enable">WD1_q_a[8]_PORT_A_write_enable</A>, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
<P><A NAME="WD1_q_a[8]_PORT_A_read_enable">WD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[8]_PORT_A_read_enable_reg">WD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[8]_PORT_A_read_enable">WD1_q_a[8]_PORT_A_read_enable</A>, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
<P><A NAME="WD1_q_a[8]_PORT_A_byte_mask">WD1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#KD1L124">KD1L124</A>;
<P><A NAME="WD1_q_a[8]_PORT_A_byte_mask_reg">WD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[8]_PORT_A_byte_mask">WD1_q_a[8]_PORT_A_byte_mask</A>, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
<P><A NAME="WD1_q_a[8]_clock_0">WD1_q_a[8]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[8]_clock_enable_0">WD1_q_a[8]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[8]_PORT_A_data_out">WD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[8]_PORT_A_data_in_reg">WD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[8]_PORT_A_address_reg">WD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[8]_PORT_A_write_enable_reg">WD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[8]_PORT_A_read_enable_reg">WD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[8]_PORT_A_byte_mask_reg">WD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[8]_clock_0">WD1_q_a[8]_clock_0</A>, , <A HREF="#WD1_q_a[8]_clock_enable_0">WD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[8]">WD1_q_a[8]</A> = <A HREF="#WD1_q_a[8]_PORT_A_data_out">WD1_q_a[8]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[6]_PORT_A_data_in">WD1_q_a[6]_PORT_A_data_in</A> = <A HREF="#KD1L134">KD1L134</A>;
<P><A NAME="WD1_q_a[6]_PORT_A_data_in_reg">WD1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[6]_PORT_A_data_in">WD1_q_a[6]_PORT_A_data_in</A>, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
<P><A NAME="WD1_q_a[6]_PORT_A_address">WD1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[6]_PORT_A_address_reg">WD1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[6]_PORT_A_address">WD1_q_a[6]_PORT_A_address</A>, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
<P><A NAME="WD1_q_a[6]_PORT_A_write_enable">WD1_q_a[6]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[6]_PORT_A_write_enable_reg">WD1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[6]_PORT_A_write_enable">WD1_q_a[6]_PORT_A_write_enable</A>, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
<P><A NAME="WD1_q_a[6]_PORT_A_read_enable">WD1_q_a[6]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[6]_PORT_A_read_enable_reg">WD1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[6]_PORT_A_read_enable">WD1_q_a[6]_PORT_A_read_enable</A>, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
<P><A NAME="WD1_q_a[6]_PORT_A_byte_mask">WD1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#KD1L123">KD1L123</A>;
<P><A NAME="WD1_q_a[6]_PORT_A_byte_mask_reg">WD1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[6]_PORT_A_byte_mask">WD1_q_a[6]_PORT_A_byte_mask</A>, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
<P><A NAME="WD1_q_a[6]_clock_0">WD1_q_a[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[6]_clock_enable_0">WD1_q_a[6]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[6]_PORT_A_data_out">WD1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[6]_PORT_A_data_in_reg">WD1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[6]_PORT_A_address_reg">WD1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[6]_PORT_A_write_enable_reg">WD1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[6]_PORT_A_read_enable_reg">WD1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[6]_PORT_A_byte_mask_reg">WD1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[6]_clock_0">WD1_q_a[6]_clock_0</A>, , <A HREF="#WD1_q_a[6]_clock_enable_0">WD1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[6]">WD1_q_a[6]</A> = <A HREF="#WD1_q_a[6]_PORT_A_data_out">WD1_q_a[6]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[10]_PORT_A_data_in">WD1_q_a[10]_PORT_A_data_in</A> = <A HREF="#KD1L138">KD1L138</A>;
<P><A NAME="WD1_q_a[10]_PORT_A_data_in_reg">WD1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[10]_PORT_A_data_in">WD1_q_a[10]_PORT_A_data_in</A>, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
<P><A NAME="WD1_q_a[10]_PORT_A_address">WD1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[10]_PORT_A_address_reg">WD1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[10]_PORT_A_address">WD1_q_a[10]_PORT_A_address</A>, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
<P><A NAME="WD1_q_a[10]_PORT_A_write_enable">WD1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[10]_PORT_A_write_enable_reg">WD1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[10]_PORT_A_write_enable">WD1_q_a[10]_PORT_A_write_enable</A>, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
<P><A NAME="WD1_q_a[10]_PORT_A_read_enable">WD1_q_a[10]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[10]_PORT_A_read_enable_reg">WD1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[10]_PORT_A_read_enable">WD1_q_a[10]_PORT_A_read_enable</A>, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
<P><A NAME="WD1_q_a[10]_PORT_A_byte_mask">WD1_q_a[10]_PORT_A_byte_mask</A> = <A HREF="#KD1L124">KD1L124</A>;
<P><A NAME="WD1_q_a[10]_PORT_A_byte_mask_reg">WD1_q_a[10]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[10]_PORT_A_byte_mask">WD1_q_a[10]_PORT_A_byte_mask</A>, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
<P><A NAME="WD1_q_a[10]_clock_0">WD1_q_a[10]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[10]_clock_enable_0">WD1_q_a[10]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[10]_PORT_A_data_out">WD1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[10]_PORT_A_data_in_reg">WD1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[10]_PORT_A_address_reg">WD1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[10]_PORT_A_write_enable_reg">WD1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[10]_PORT_A_read_enable_reg">WD1_q_a[10]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[10]_PORT_A_byte_mask_reg">WD1_q_a[10]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[10]_clock_0">WD1_q_a[10]_clock_0</A>, , <A HREF="#WD1_q_a[10]_clock_enable_0">WD1_q_a[10]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[10]">WD1_q_a[10]</A> = <A HREF="#WD1_q_a[10]_PORT_A_data_out">WD1_q_a[10]_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a11 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a11
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a11_PORT_A_data_in">CB1_ram_block1a11_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[11]">SC1_d_writedata[11]</A>;
<P><A NAME="CB1_ram_block1a11_PORT_A_data_in_reg">CB1_ram_block1a11_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a11_PORT_A_data_in">CB1_ram_block1a11_PORT_A_data_in</A>, CB1_ram_block1a11_clock_0, , , );
<P><A NAME="CB1_ram_block1a11_PORT_A_address">CB1_ram_block1a11_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a11_PORT_A_address_reg">CB1_ram_block1a11_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a11_PORT_A_address">CB1_ram_block1a11_PORT_A_address</A>, CB1_ram_block1a11_clock_0, , , );
<P><A NAME="CB1_ram_block1a11_PORT_A_write_enable">CB1_ram_block1a11_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a11_PORT_A_write_enable_reg">CB1_ram_block1a11_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a11_PORT_A_write_enable">CB1_ram_block1a11_PORT_A_write_enable</A>, CB1_ram_block1a11_clock_0, , , );
<P><A NAME="CB1_ram_block1a11_PORT_A_read_enable">CB1_ram_block1a11_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a11_PORT_A_read_enable_reg">CB1_ram_block1a11_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a11_PORT_A_read_enable">CB1_ram_block1a11_PORT_A_read_enable</A>, CB1_ram_block1a11_clock_0, , , );
<P><A NAME="CB1_ram_block1a11_clock_0">CB1_ram_block1a11_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a11_PORT_A_data_out">CB1_ram_block1a11_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a11_PORT_A_data_in_reg">CB1_ram_block1a11_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a11_PORT_A_address_reg">CB1_ram_block1a11_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a11_PORT_A_write_enable_reg">CB1_ram_block1a11_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a11_PORT_A_read_enable_reg">CB1_ram_block1a11_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a11_clock_0">CB1_ram_block1a11_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a11">CB1_ram_block1a11</A> = <A HREF="#CB1_ram_block1a11_PORT_A_data_out">CB1_ram_block1a11_PORT_A_data_out</A>[0];


<P> --YB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[19]">YB1_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#T1L34">T1L34</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --WD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[17]_PORT_A_data_in">WD1_q_a[17]_PORT_A_data_in</A> = <A HREF="#KD1L145">KD1L145</A>;
<P><A NAME="WD1_q_a[17]_PORT_A_data_in_reg">WD1_q_a[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[17]_PORT_A_data_in">WD1_q_a[17]_PORT_A_data_in</A>, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
<P><A NAME="WD1_q_a[17]_PORT_A_address">WD1_q_a[17]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[17]_PORT_A_address_reg">WD1_q_a[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[17]_PORT_A_address">WD1_q_a[17]_PORT_A_address</A>, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
<P><A NAME="WD1_q_a[17]_PORT_A_write_enable">WD1_q_a[17]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[17]_PORT_A_write_enable_reg">WD1_q_a[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[17]_PORT_A_write_enable">WD1_q_a[17]_PORT_A_write_enable</A>, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
<P><A NAME="WD1_q_a[17]_PORT_A_read_enable">WD1_q_a[17]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[17]_PORT_A_read_enable_reg">WD1_q_a[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[17]_PORT_A_read_enable">WD1_q_a[17]_PORT_A_read_enable</A>, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
<P><A NAME="WD1_q_a[17]_PORT_A_byte_mask">WD1_q_a[17]_PORT_A_byte_mask</A> = <A HREF="#KD1L125">KD1L125</A>;
<P><A NAME="WD1_q_a[17]_PORT_A_byte_mask_reg">WD1_q_a[17]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[17]_PORT_A_byte_mask">WD1_q_a[17]_PORT_A_byte_mask</A>, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
<P><A NAME="WD1_q_a[17]_clock_0">WD1_q_a[17]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[17]_clock_enable_0">WD1_q_a[17]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[17]_PORT_A_data_out">WD1_q_a[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[17]_PORT_A_data_in_reg">WD1_q_a[17]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[17]_PORT_A_address_reg">WD1_q_a[17]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[17]_PORT_A_write_enable_reg">WD1_q_a[17]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[17]_PORT_A_read_enable_reg">WD1_q_a[17]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[17]_PORT_A_byte_mask_reg">WD1_q_a[17]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[17]_clock_0">WD1_q_a[17]_clock_0</A>, , <A HREF="#WD1_q_a[17]_clock_enable_0">WD1_q_a[17]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[17]">WD1_q_a[17]</A> = <A HREF="#WD1_q_a[17]_PORT_A_data_out">WD1_q_a[17]_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a12 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a12
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a12_PORT_A_data_in">CB1_ram_block1a12_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[12]">SC1_d_writedata[12]</A>;
<P><A NAME="CB1_ram_block1a12_PORT_A_data_in_reg">CB1_ram_block1a12_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a12_PORT_A_data_in">CB1_ram_block1a12_PORT_A_data_in</A>, CB1_ram_block1a12_clock_0, , , );
<P><A NAME="CB1_ram_block1a12_PORT_A_address">CB1_ram_block1a12_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a12_PORT_A_address_reg">CB1_ram_block1a12_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a12_PORT_A_address">CB1_ram_block1a12_PORT_A_address</A>, CB1_ram_block1a12_clock_0, , , );
<P><A NAME="CB1_ram_block1a12_PORT_A_write_enable">CB1_ram_block1a12_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a12_PORT_A_write_enable_reg">CB1_ram_block1a12_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a12_PORT_A_write_enable">CB1_ram_block1a12_PORT_A_write_enable</A>, CB1_ram_block1a12_clock_0, , , );
<P><A NAME="CB1_ram_block1a12_PORT_A_read_enable">CB1_ram_block1a12_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a12_PORT_A_read_enable_reg">CB1_ram_block1a12_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a12_PORT_A_read_enable">CB1_ram_block1a12_PORT_A_read_enable</A>, CB1_ram_block1a12_clock_0, , , );
<P><A NAME="CB1_ram_block1a12_clock_0">CB1_ram_block1a12_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a12_PORT_A_data_out">CB1_ram_block1a12_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a12_PORT_A_data_in_reg">CB1_ram_block1a12_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a12_PORT_A_address_reg">CB1_ram_block1a12_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a12_PORT_A_write_enable_reg">CB1_ram_block1a12_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a12_PORT_A_read_enable_reg">CB1_ram_block1a12_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a12_clock_0">CB1_ram_block1a12_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a12">CB1_ram_block1a12</A> = <A HREF="#CB1_ram_block1a12_PORT_A_data_out">CB1_ram_block1a12_PORT_A_data_out</A>[0];


<P> --YB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#T1L38">T1L38</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --WD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[18]_PORT_A_data_in">WD1_q_a[18]_PORT_A_data_in</A> = <A HREF="#KD1L146">KD1L146</A>;
<P><A NAME="WD1_q_a[18]_PORT_A_data_in_reg">WD1_q_a[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[18]_PORT_A_data_in">WD1_q_a[18]_PORT_A_data_in</A>, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
<P><A NAME="WD1_q_a[18]_PORT_A_address">WD1_q_a[18]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[18]_PORT_A_address_reg">WD1_q_a[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[18]_PORT_A_address">WD1_q_a[18]_PORT_A_address</A>, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
<P><A NAME="WD1_q_a[18]_PORT_A_write_enable">WD1_q_a[18]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[18]_PORT_A_write_enable_reg">WD1_q_a[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[18]_PORT_A_write_enable">WD1_q_a[18]_PORT_A_write_enable</A>, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
<P><A NAME="WD1_q_a[18]_PORT_A_read_enable">WD1_q_a[18]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[18]_PORT_A_read_enable_reg">WD1_q_a[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[18]_PORT_A_read_enable">WD1_q_a[18]_PORT_A_read_enable</A>, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
<P><A NAME="WD1_q_a[18]_PORT_A_byte_mask">WD1_q_a[18]_PORT_A_byte_mask</A> = <A HREF="#KD1L125">KD1L125</A>;
<P><A NAME="WD1_q_a[18]_PORT_A_byte_mask_reg">WD1_q_a[18]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[18]_PORT_A_byte_mask">WD1_q_a[18]_PORT_A_byte_mask</A>, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
<P><A NAME="WD1_q_a[18]_clock_0">WD1_q_a[18]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[18]_clock_enable_0">WD1_q_a[18]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[18]_PORT_A_data_out">WD1_q_a[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[18]_PORT_A_data_in_reg">WD1_q_a[18]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[18]_PORT_A_address_reg">WD1_q_a[18]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[18]_PORT_A_write_enable_reg">WD1_q_a[18]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[18]_PORT_A_read_enable_reg">WD1_q_a[18]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[18]_PORT_A_byte_mask_reg">WD1_q_a[18]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[18]_clock_0">WD1_q_a[18]_clock_0</A>, , <A HREF="#WD1_q_a[18]_clock_enable_0">WD1_q_a[18]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[18]">WD1_q_a[18]</A> = <A HREF="#WD1_q_a[18]_PORT_A_data_out">WD1_q_a[18]_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a9 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a9
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a9_PORT_A_data_in">CB1_ram_block1a9_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[9]">SC1_d_writedata[9]</A>;
<P><A NAME="CB1_ram_block1a9_PORT_A_data_in_reg">CB1_ram_block1a9_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a9_PORT_A_data_in">CB1_ram_block1a9_PORT_A_data_in</A>, CB1_ram_block1a9_clock_0, , , );
<P><A NAME="CB1_ram_block1a9_PORT_A_address">CB1_ram_block1a9_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a9_PORT_A_address_reg">CB1_ram_block1a9_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a9_PORT_A_address">CB1_ram_block1a9_PORT_A_address</A>, CB1_ram_block1a9_clock_0, , , );
<P><A NAME="CB1_ram_block1a9_PORT_A_write_enable">CB1_ram_block1a9_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a9_PORT_A_write_enable_reg">CB1_ram_block1a9_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a9_PORT_A_write_enable">CB1_ram_block1a9_PORT_A_write_enable</A>, CB1_ram_block1a9_clock_0, , , );
<P><A NAME="CB1_ram_block1a9_PORT_A_read_enable">CB1_ram_block1a9_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a9_PORT_A_read_enable_reg">CB1_ram_block1a9_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a9_PORT_A_read_enable">CB1_ram_block1a9_PORT_A_read_enable</A>, CB1_ram_block1a9_clock_0, , , );
<P><A NAME="CB1_ram_block1a9_clock_0">CB1_ram_block1a9_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a9_PORT_A_data_out">CB1_ram_block1a9_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a9_PORT_A_data_in_reg">CB1_ram_block1a9_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a9_PORT_A_address_reg">CB1_ram_block1a9_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a9_PORT_A_write_enable_reg">CB1_ram_block1a9_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a9_PORT_A_read_enable_reg">CB1_ram_block1a9_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a9_clock_0">CB1_ram_block1a9_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a9">CB1_ram_block1a9</A> = <A HREF="#CB1_ram_block1a9_PORT_A_data_out">CB1_ram_block1a9_PORT_A_data_out</A>[0];


<P> --YB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[17]">YB1_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#T1L42">T1L42</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --CB1_ram_block1a10 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a10
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a10_PORT_A_data_in">CB1_ram_block1a10_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[10]">SC1_d_writedata[10]</A>;
<P><A NAME="CB1_ram_block1a10_PORT_A_data_in_reg">CB1_ram_block1a10_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a10_PORT_A_data_in">CB1_ram_block1a10_PORT_A_data_in</A>, CB1_ram_block1a10_clock_0, , , );
<P><A NAME="CB1_ram_block1a10_PORT_A_address">CB1_ram_block1a10_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a10_PORT_A_address_reg">CB1_ram_block1a10_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a10_PORT_A_address">CB1_ram_block1a10_PORT_A_address</A>, CB1_ram_block1a10_clock_0, , , );
<P><A NAME="CB1_ram_block1a10_PORT_A_write_enable">CB1_ram_block1a10_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a10_PORT_A_write_enable_reg">CB1_ram_block1a10_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a10_PORT_A_write_enable">CB1_ram_block1a10_PORT_A_write_enable</A>, CB1_ram_block1a10_clock_0, , , );
<P><A NAME="CB1_ram_block1a10_PORT_A_read_enable">CB1_ram_block1a10_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a10_PORT_A_read_enable_reg">CB1_ram_block1a10_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a10_PORT_A_read_enable">CB1_ram_block1a10_PORT_A_read_enable</A>, CB1_ram_block1a10_clock_0, , , );
<P><A NAME="CB1_ram_block1a10_clock_0">CB1_ram_block1a10_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a10_PORT_A_data_out">CB1_ram_block1a10_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a10_PORT_A_data_in_reg">CB1_ram_block1a10_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a10_PORT_A_address_reg">CB1_ram_block1a10_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a10_PORT_A_write_enable_reg">CB1_ram_block1a10_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a10_PORT_A_read_enable_reg">CB1_ram_block1a10_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a10_clock_0">CB1_ram_block1a10_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a10">CB1_ram_block1a10</A> = <A HREF="#CB1_ram_block1a10_PORT_A_data_out">CB1_ram_block1a10_PORT_A_data_out</A>[0];


<P> --YB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[18]">YB1_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#T1L46">T1L46</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --SC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A> = DFFEAS(<A HREF="#SC1L444">SC1L444</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[19]">SC1_E_src1[19]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --WD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[19]_PORT_A_data_in">WD1_q_a[19]_PORT_A_data_in</A> = <A HREF="#KD1L147">KD1L147</A>;
<P><A NAME="WD1_q_a[19]_PORT_A_data_in_reg">WD1_q_a[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[19]_PORT_A_data_in">WD1_q_a[19]_PORT_A_data_in</A>, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
<P><A NAME="WD1_q_a[19]_PORT_A_address">WD1_q_a[19]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[19]_PORT_A_address_reg">WD1_q_a[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[19]_PORT_A_address">WD1_q_a[19]_PORT_A_address</A>, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
<P><A NAME="WD1_q_a[19]_PORT_A_write_enable">WD1_q_a[19]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[19]_PORT_A_write_enable_reg">WD1_q_a[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[19]_PORT_A_write_enable">WD1_q_a[19]_PORT_A_write_enable</A>, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
<P><A NAME="WD1_q_a[19]_PORT_A_read_enable">WD1_q_a[19]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[19]_PORT_A_read_enable_reg">WD1_q_a[19]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[19]_PORT_A_read_enable">WD1_q_a[19]_PORT_A_read_enable</A>, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
<P><A NAME="WD1_q_a[19]_PORT_A_byte_mask">WD1_q_a[19]_PORT_A_byte_mask</A> = <A HREF="#KD1L125">KD1L125</A>;
<P><A NAME="WD1_q_a[19]_PORT_A_byte_mask_reg">WD1_q_a[19]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[19]_PORT_A_byte_mask">WD1_q_a[19]_PORT_A_byte_mask</A>, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
<P><A NAME="WD1_q_a[19]_clock_0">WD1_q_a[19]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[19]_clock_enable_0">WD1_q_a[19]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[19]_PORT_A_data_out">WD1_q_a[19]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[19]_PORT_A_data_in_reg">WD1_q_a[19]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[19]_PORT_A_address_reg">WD1_q_a[19]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[19]_PORT_A_write_enable_reg">WD1_q_a[19]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[19]_PORT_A_read_enable_reg">WD1_q_a[19]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[19]_PORT_A_byte_mask_reg">WD1_q_a[19]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[19]_clock_0">WD1_q_a[19]_clock_0</A>, , <A HREF="#WD1_q_a[19]_clock_enable_0">WD1_q_a[19]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[19]">WD1_q_a[19]</A> = <A HREF="#WD1_q_a[19]_PORT_A_data_out">WD1_q_a[19]_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a15 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a15
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a15_PORT_A_data_in">CB1_ram_block1a15_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[15]">SC1_d_writedata[15]</A>;
<P><A NAME="CB1_ram_block1a15_PORT_A_data_in_reg">CB1_ram_block1a15_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a15_PORT_A_data_in">CB1_ram_block1a15_PORT_A_data_in</A>, CB1_ram_block1a15_clock_0, , , );
<P><A NAME="CB1_ram_block1a15_PORT_A_address">CB1_ram_block1a15_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a15_PORT_A_address_reg">CB1_ram_block1a15_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a15_PORT_A_address">CB1_ram_block1a15_PORT_A_address</A>, CB1_ram_block1a15_clock_0, , , );
<P><A NAME="CB1_ram_block1a15_PORT_A_write_enable">CB1_ram_block1a15_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a15_PORT_A_write_enable_reg">CB1_ram_block1a15_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a15_PORT_A_write_enable">CB1_ram_block1a15_PORT_A_write_enable</A>, CB1_ram_block1a15_clock_0, , , );
<P><A NAME="CB1_ram_block1a15_PORT_A_read_enable">CB1_ram_block1a15_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a15_PORT_A_read_enable_reg">CB1_ram_block1a15_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a15_PORT_A_read_enable">CB1_ram_block1a15_PORT_A_read_enable</A>, CB1_ram_block1a15_clock_0, , , );
<P><A NAME="CB1_ram_block1a15_clock_0">CB1_ram_block1a15_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a15_PORT_A_data_out">CB1_ram_block1a15_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a15_PORT_A_data_in_reg">CB1_ram_block1a15_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a15_PORT_A_address_reg">CB1_ram_block1a15_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a15_PORT_A_write_enable_reg">CB1_ram_block1a15_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a15_PORT_A_read_enable_reg">CB1_ram_block1a15_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a15_clock_0">CB1_ram_block1a15_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a15">CB1_ram_block1a15</A> = <A HREF="#CB1_ram_block1a15_PORT_A_data_out">CB1_ram_block1a15_PORT_A_data_out</A>[0];


<P> --WD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[21]_PORT_A_data_in">WD1_q_a[21]_PORT_A_data_in</A> = <A HREF="#KD1L149">KD1L149</A>;
<P><A NAME="WD1_q_a[21]_PORT_A_data_in_reg">WD1_q_a[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[21]_PORT_A_data_in">WD1_q_a[21]_PORT_A_data_in</A>, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
<P><A NAME="WD1_q_a[21]_PORT_A_address">WD1_q_a[21]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[21]_PORT_A_address_reg">WD1_q_a[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[21]_PORT_A_address">WD1_q_a[21]_PORT_A_address</A>, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
<P><A NAME="WD1_q_a[21]_PORT_A_write_enable">WD1_q_a[21]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[21]_PORT_A_write_enable_reg">WD1_q_a[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[21]_PORT_A_write_enable">WD1_q_a[21]_PORT_A_write_enable</A>, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
<P><A NAME="WD1_q_a[21]_PORT_A_read_enable">WD1_q_a[21]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[21]_PORT_A_read_enable_reg">WD1_q_a[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[21]_PORT_A_read_enable">WD1_q_a[21]_PORT_A_read_enable</A>, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
<P><A NAME="WD1_q_a[21]_PORT_A_byte_mask">WD1_q_a[21]_PORT_A_byte_mask</A> = <A HREF="#KD1L125">KD1L125</A>;
<P><A NAME="WD1_q_a[21]_PORT_A_byte_mask_reg">WD1_q_a[21]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[21]_PORT_A_byte_mask">WD1_q_a[21]_PORT_A_byte_mask</A>, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
<P><A NAME="WD1_q_a[21]_clock_0">WD1_q_a[21]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[21]_clock_enable_0">WD1_q_a[21]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[21]_PORT_A_data_out">WD1_q_a[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[21]_PORT_A_data_in_reg">WD1_q_a[21]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[21]_PORT_A_address_reg">WD1_q_a[21]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[21]_PORT_A_write_enable_reg">WD1_q_a[21]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[21]_PORT_A_read_enable_reg">WD1_q_a[21]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[21]_PORT_A_byte_mask_reg">WD1_q_a[21]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[21]_clock_0">WD1_q_a[21]_clock_0</A>, , <A HREF="#WD1_q_a[21]_clock_enable_0">WD1_q_a[21]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[21]">WD1_q_a[21]</A> = <A HREF="#WD1_q_a[21]_PORT_A_data_out">WD1_q_a[21]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[20]_PORT_A_data_in">WD1_q_a[20]_PORT_A_data_in</A> = <A HREF="#KD1L148">KD1L148</A>;
<P><A NAME="WD1_q_a[20]_PORT_A_data_in_reg">WD1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[20]_PORT_A_data_in">WD1_q_a[20]_PORT_A_data_in</A>, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
<P><A NAME="WD1_q_a[20]_PORT_A_address">WD1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[20]_PORT_A_address_reg">WD1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[20]_PORT_A_address">WD1_q_a[20]_PORT_A_address</A>, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
<P><A NAME="WD1_q_a[20]_PORT_A_write_enable">WD1_q_a[20]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[20]_PORT_A_write_enable_reg">WD1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[20]_PORT_A_write_enable">WD1_q_a[20]_PORT_A_write_enable</A>, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
<P><A NAME="WD1_q_a[20]_PORT_A_read_enable">WD1_q_a[20]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[20]_PORT_A_read_enable_reg">WD1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[20]_PORT_A_read_enable">WD1_q_a[20]_PORT_A_read_enable</A>, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
<P><A NAME="WD1_q_a[20]_PORT_A_byte_mask">WD1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#KD1L125">KD1L125</A>;
<P><A NAME="WD1_q_a[20]_PORT_A_byte_mask_reg">WD1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[20]_PORT_A_byte_mask">WD1_q_a[20]_PORT_A_byte_mask</A>, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
<P><A NAME="WD1_q_a[20]_clock_0">WD1_q_a[20]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[20]_clock_enable_0">WD1_q_a[20]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[20]_PORT_A_data_out">WD1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[20]_PORT_A_data_in_reg">WD1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[20]_PORT_A_address_reg">WD1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[20]_PORT_A_write_enable_reg">WD1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[20]_PORT_A_read_enable_reg">WD1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[20]_PORT_A_byte_mask_reg">WD1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[20]_clock_0">WD1_q_a[20]_clock_0</A>, , <A HREF="#WD1_q_a[20]_clock_enable_0">WD1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[20]">WD1_q_a[20]</A> = <A HREF="#WD1_q_a[20]_PORT_A_data_out">WD1_q_a[20]_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a14 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a14
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a14_PORT_A_data_in">CB1_ram_block1a14_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[14]">SC1_d_writedata[14]</A>;
<P><A NAME="CB1_ram_block1a14_PORT_A_data_in_reg">CB1_ram_block1a14_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a14_PORT_A_data_in">CB1_ram_block1a14_PORT_A_data_in</A>, CB1_ram_block1a14_clock_0, , , );
<P><A NAME="CB1_ram_block1a14_PORT_A_address">CB1_ram_block1a14_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a14_PORT_A_address_reg">CB1_ram_block1a14_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a14_PORT_A_address">CB1_ram_block1a14_PORT_A_address</A>, CB1_ram_block1a14_clock_0, , , );
<P><A NAME="CB1_ram_block1a14_PORT_A_write_enable">CB1_ram_block1a14_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a14_PORT_A_write_enable_reg">CB1_ram_block1a14_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a14_PORT_A_write_enable">CB1_ram_block1a14_PORT_A_write_enable</A>, CB1_ram_block1a14_clock_0, , , );
<P><A NAME="CB1_ram_block1a14_PORT_A_read_enable">CB1_ram_block1a14_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a14_PORT_A_read_enable_reg">CB1_ram_block1a14_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a14_PORT_A_read_enable">CB1_ram_block1a14_PORT_A_read_enable</A>, CB1_ram_block1a14_clock_0, , , );
<P><A NAME="CB1_ram_block1a14_clock_0">CB1_ram_block1a14_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a14_PORT_A_data_out">CB1_ram_block1a14_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a14_PORT_A_data_in_reg">CB1_ram_block1a14_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a14_PORT_A_address_reg">CB1_ram_block1a14_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a14_PORT_A_write_enable_reg">CB1_ram_block1a14_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a14_PORT_A_read_enable_reg">CB1_ram_block1a14_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a14_clock_0">CB1_ram_block1a14_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a14">CB1_ram_block1a14</A> = <A HREF="#CB1_ram_block1a14_PORT_A_data_out">CB1_ram_block1a14_PORT_A_data_out</A>[0];


<P> --YB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[22]">YB1_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#T1L50">T1L50</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#MB2_b_full">MB2_b_full</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --CB1_ram_block1a13 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a13
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a13_PORT_A_data_in">CB1_ram_block1a13_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[13]">SC1_d_writedata[13]</A>;
<P><A NAME="CB1_ram_block1a13_PORT_A_data_in_reg">CB1_ram_block1a13_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a13_PORT_A_data_in">CB1_ram_block1a13_PORT_A_data_in</A>, CB1_ram_block1a13_clock_0, , , );
<P><A NAME="CB1_ram_block1a13_PORT_A_address">CB1_ram_block1a13_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a13_PORT_A_address_reg">CB1_ram_block1a13_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a13_PORT_A_address">CB1_ram_block1a13_PORT_A_address</A>, CB1_ram_block1a13_clock_0, , , );
<P><A NAME="CB1_ram_block1a13_PORT_A_write_enable">CB1_ram_block1a13_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a13_PORT_A_write_enable_reg">CB1_ram_block1a13_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a13_PORT_A_write_enable">CB1_ram_block1a13_PORT_A_write_enable</A>, CB1_ram_block1a13_clock_0, , , );
<P><A NAME="CB1_ram_block1a13_PORT_A_read_enable">CB1_ram_block1a13_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a13_PORT_A_read_enable_reg">CB1_ram_block1a13_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a13_PORT_A_read_enable">CB1_ram_block1a13_PORT_A_read_enable</A>, CB1_ram_block1a13_clock_0, , , );
<P><A NAME="CB1_ram_block1a13_clock_0">CB1_ram_block1a13_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a13_PORT_A_data_out">CB1_ram_block1a13_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a13_PORT_A_data_in_reg">CB1_ram_block1a13_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a13_PORT_A_address_reg">CB1_ram_block1a13_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a13_PORT_A_write_enable_reg">CB1_ram_block1a13_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a13_PORT_A_read_enable_reg">CB1_ram_block1a13_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a13_clock_0">CB1_ram_block1a13_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a13">CB1_ram_block1a13</A> = <A HREF="#CB1_ram_block1a13_PORT_A_data_out">CB1_ram_block1a13_PORT_A_data_out</A>[0];


<P> --YB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[21]">YB1_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#T1L54">T1L54</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --ND1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
<P> --register power-up is low

<P><A NAME="ND1_sr[18]">ND1_sr[18]</A> = DFFEAS(<A HREF="#ND1L70">ND1L70</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --AD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[16]">AD1_break_readreg[16]</A> = DFFEAS(<A HREF="#MD1_jdo[16]">MD1_jdo[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[16]">KD1_MonDReg[16]</A> = DFFEAS(<A HREF="#MD1_jdo[19]">MD1_jdo[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[16]">WD1_q_a[16]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
<P><A NAME="PB2_counter_comb_bita0_adder_eqn">PB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB2_counter_comb_bita0">PB2_counter_comb_bita0</A> = SUM(<A HREF="#PB2_counter_comb_bita0_adder_eqn">PB2_counter_comb_bita0_adder_eqn</A>);

<P> --PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="PB2L3_adder_eqn">PB2L3_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB2L3">PB2L3</A> = CARRY(<A HREF="#PB2L3_adder_eqn">PB2L3_adder_eqn</A>);


<P> --PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
<P><A NAME="PB2_counter_comb_bita1_adder_eqn">PB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB2L3">PB2L3</A> );
<P><A NAME="PB2_counter_comb_bita1">PB2_counter_comb_bita1</A> = SUM(<A HREF="#PB2_counter_comb_bita1_adder_eqn">PB2_counter_comb_bita1_adder_eqn</A>);

<P> --PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="PB2L7_adder_eqn">PB2L7_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB2L3">PB2L3</A> );
<P><A NAME="PB2L7">PB2L7</A> = CARRY(<A HREF="#PB2L7_adder_eqn">PB2L7_adder_eqn</A>);


<P> --PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
<P><A NAME="PB2_counter_comb_bita2_adder_eqn">PB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB2L7">PB2L7</A> );
<P><A NAME="PB2_counter_comb_bita2">PB2_counter_comb_bita2</A> = SUM(<A HREF="#PB2_counter_comb_bita2_adder_eqn">PB2_counter_comb_bita2_adder_eqn</A>);

<P> --PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="PB2L11_adder_eqn">PB2L11_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB2L7">PB2L7</A> );
<P><A NAME="PB2L11">PB2L11</A> = CARRY(<A HREF="#PB2L11_adder_eqn">PB2L11_adder_eqn</A>);


<P> --PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
<P><A NAME="PB2_counter_comb_bita3_adder_eqn">PB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB2L11">PB2L11</A> );
<P><A NAME="PB2_counter_comb_bita3">PB2_counter_comb_bita3</A> = SUM(<A HREF="#PB2_counter_comb_bita3_adder_eqn">PB2_counter_comb_bita3_adder_eqn</A>);

<P> --PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="PB2L15_adder_eqn">PB2L15_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB2L11">PB2L11</A> );
<P><A NAME="PB2L15">PB2L15</A> = CARRY(<A HREF="#PB2L15_adder_eqn">PB2L15_adder_eqn</A>);


<P> --PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
<P><A NAME="PB2_counter_comb_bita4_adder_eqn">PB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB2L15">PB2L15</A> );
<P><A NAME="PB2_counter_comb_bita4">PB2_counter_comb_bita4</A> = SUM(<A HREF="#PB2_counter_comb_bita4_adder_eqn">PB2_counter_comb_bita4_adder_eqn</A>);

<P> --PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="PB2L19_adder_eqn">PB2L19_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB2L15">PB2L15</A> );
<P><A NAME="PB2L19">PB2L19</A> = CARRY(<A HREF="#PB2L19_adder_eqn">PB2L19_adder_eqn</A>);


<P> --PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
<P><A NAME="PB2_counter_comb_bita5_adder_eqn">PB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB2L19">PB2L19</A> );
<P><A NAME="PB2_counter_comb_bita5">PB2_counter_comb_bita5</A> = SUM(<A HREF="#PB2_counter_comb_bita5_adder_eqn">PB2_counter_comb_bita5_adder_eqn</A>);


<P> --PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
<P><A NAME="PB1_counter_comb_bita0_adder_eqn">PB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB1_counter_comb_bita0">PB1_counter_comb_bita0</A> = SUM(<A HREF="#PB1_counter_comb_bita0_adder_eqn">PB1_counter_comb_bita0_adder_eqn</A>);

<P> --PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
<P><A NAME="PB1L3_adder_eqn">PB1L3_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB1L3">PB1L3</A> = CARRY(<A HREF="#PB1L3_adder_eqn">PB1L3_adder_eqn</A>);


<P> --PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
<P><A NAME="PB1_counter_comb_bita1_adder_eqn">PB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB1L3">PB1L3</A> );
<P><A NAME="PB1_counter_comb_bita1">PB1_counter_comb_bita1</A> = SUM(<A HREF="#PB1_counter_comb_bita1_adder_eqn">PB1_counter_comb_bita1_adder_eqn</A>);

<P> --PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
<P><A NAME="PB1L7_adder_eqn">PB1L7_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB1L3">PB1L3</A> );
<P><A NAME="PB1L7">PB1L7</A> = CARRY(<A HREF="#PB1L7_adder_eqn">PB1L7_adder_eqn</A>);


<P> --PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
<P><A NAME="PB1_counter_comb_bita2_adder_eqn">PB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB1L7">PB1L7</A> );
<P><A NAME="PB1_counter_comb_bita2">PB1_counter_comb_bita2</A> = SUM(<A HREF="#PB1_counter_comb_bita2_adder_eqn">PB1_counter_comb_bita2_adder_eqn</A>);

<P> --PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
<P><A NAME="PB1L11_adder_eqn">PB1L11_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB1L7">PB1L7</A> );
<P><A NAME="PB1L11">PB1L11</A> = CARRY(<A HREF="#PB1L11_adder_eqn">PB1L11_adder_eqn</A>);


<P> --PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
<P><A NAME="PB1_counter_comb_bita3_adder_eqn">PB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB1L11">PB1L11</A> );
<P><A NAME="PB1_counter_comb_bita3">PB1_counter_comb_bita3</A> = SUM(<A HREF="#PB1_counter_comb_bita3_adder_eqn">PB1_counter_comb_bita3_adder_eqn</A>);

<P> --PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
<P><A NAME="PB1L15_adder_eqn">PB1L15_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB1L11">PB1L11</A> );
<P><A NAME="PB1L15">PB1L15</A> = CARRY(<A HREF="#PB1L15_adder_eqn">PB1L15_adder_eqn</A>);


<P> --PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
<P><A NAME="PB1_counter_comb_bita4_adder_eqn">PB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB1L15">PB1L15</A> );
<P><A NAME="PB1_counter_comb_bita4">PB1_counter_comb_bita4</A> = SUM(<A HREF="#PB1_counter_comb_bita4_adder_eqn">PB1_counter_comb_bita4_adder_eqn</A>);

<P> --PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
<P><A NAME="PB1L19_adder_eqn">PB1L19_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB1L15">PB1L15</A> );
<P><A NAME="PB1L19">PB1L19</A> = CARRY(<A HREF="#PB1L19_adder_eqn">PB1L19_adder_eqn</A>);


<P> --PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
<P><A NAME="PB1_counter_comb_bita5_adder_eqn">PB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB1L19">PB1L19</A> );
<P><A NAME="PB1_counter_comb_bita5">PB1_counter_comb_bita5</A> = SUM(<A HREF="#PB1_counter_comb_bita5_adder_eqn">PB1_counter_comb_bita5_adder_eqn</A>);


<P> --QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
<P><A NAME="QB2_counter_comb_bita1_adder_eqn">QB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L3">QB2L3</A> );
<P><A NAME="QB2_counter_comb_bita1">QB2_counter_comb_bita1</A> = SUM(<A HREF="#QB2_counter_comb_bita1_adder_eqn">QB2_counter_comb_bita1_adder_eqn</A>);

<P> --QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
<P><A NAME="QB2L7_adder_eqn">QB2L7_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L3">QB2L3</A> );
<P><A NAME="QB2L7">QB2L7</A> = CARRY(<A HREF="#QB2L7_adder_eqn">QB2L7_adder_eqn</A>);


<P> --QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
<P><A NAME="QB2_counter_comb_bita0_adder_eqn">QB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB2_counter_comb_bita0">QB2_counter_comb_bita0</A> = SUM(<A HREF="#QB2_counter_comb_bita0_adder_eqn">QB2_counter_comb_bita0_adder_eqn</A>);

<P> --QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
<P><A NAME="QB2L3_adder_eqn">QB2L3_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB2L3">QB2L3</A> = CARRY(<A HREF="#QB2L3_adder_eqn">QB2L3_adder_eqn</A>);


<P> --QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
<P><A NAME="QB2_counter_comb_bita5_adder_eqn">QB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L19">QB2L19</A> );
<P><A NAME="QB2_counter_comb_bita5">QB2_counter_comb_bita5</A> = SUM(<A HREF="#QB2_counter_comb_bita5_adder_eqn">QB2_counter_comb_bita5_adder_eqn</A>);


<P> --QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
<P><A NAME="QB2_counter_comb_bita4_adder_eqn">QB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L15">QB2L15</A> );
<P><A NAME="QB2_counter_comb_bita4">QB2_counter_comb_bita4</A> = SUM(<A HREF="#QB2_counter_comb_bita4_adder_eqn">QB2_counter_comb_bita4_adder_eqn</A>);

<P> --QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
<P><A NAME="QB2L19_adder_eqn">QB2L19_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L15">QB2L15</A> );
<P><A NAME="QB2L19">QB2L19</A> = CARRY(<A HREF="#QB2L19_adder_eqn">QB2L19_adder_eqn</A>);


<P> --QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
<P><A NAME="QB2_counter_comb_bita3_adder_eqn">QB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L11">QB2L11</A> );
<P><A NAME="QB2_counter_comb_bita3">QB2_counter_comb_bita3</A> = SUM(<A HREF="#QB2_counter_comb_bita3_adder_eqn">QB2_counter_comb_bita3_adder_eqn</A>);

<P> --QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
<P><A NAME="QB2L15_adder_eqn">QB2L15_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L11">QB2L11</A> );
<P><A NAME="QB2L15">QB2L15</A> = CARRY(<A HREF="#QB2L15_adder_eqn">QB2L15_adder_eqn</A>);


<P> --QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
<P><A NAME="QB2_counter_comb_bita2_adder_eqn">QB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L7">QB2L7</A> );
<P><A NAME="QB2_counter_comb_bita2">QB2_counter_comb_bita2</A> = SUM(<A HREF="#QB2_counter_comb_bita2_adder_eqn">QB2_counter_comb_bita2_adder_eqn</A>);

<P> --QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
<P><A NAME="QB2L11_adder_eqn">QB2L11_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L7">QB2L7</A> );
<P><A NAME="QB2L11">QB2L11</A> = CARRY(<A HREF="#QB2L11_adder_eqn">QB2L11_adder_eqn</A>);


<P> --NB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB1_q_b[1]_PORT_A_data_in">NB1_q_b[1]_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>;
<P><A NAME="NB1_q_b[1]_PORT_A_data_in_reg">NB1_q_b[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB1_q_b[1]_PORT_A_data_in">NB1_q_b[1]_PORT_A_data_in</A>, NB1_q_b[1]_clock_0, , , );
<P><A NAME="NB1_q_b[1]_PORT_A_address">NB1_q_b[1]_PORT_A_address</A> = BUS(<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[1]_PORT_A_address_reg">NB1_q_b[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB1_q_b[1]_PORT_A_address">NB1_q_b[1]_PORT_A_address</A>, NB1_q_b[1]_clock_0, , , );
<P><A NAME="NB1_q_b[1]_PORT_B_address">NB1_q_b[1]_PORT_B_address</A> = BUS(<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[1]_PORT_B_address_reg">NB1_q_b[1]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB1_q_b[1]_PORT_B_address">NB1_q_b[1]_PORT_B_address</A>, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
<P><A NAME="NB1_q_b[1]_PORT_A_write_enable">NB1_q_b[1]_PORT_A_write_enable</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[1]_PORT_A_write_enable_reg">NB1_q_b[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[1]_PORT_A_write_enable">NB1_q_b[1]_PORT_A_write_enable</A>, NB1_q_b[1]_clock_0, , , );
<P><A NAME="NB1_q_b[1]_PORT_B_read_enable">NB1_q_b[1]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB1_q_b[1]_PORT_B_read_enable_reg">NB1_q_b[1]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[1]_PORT_B_read_enable">NB1_q_b[1]_PORT_B_read_enable</A>, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
<P><A NAME="NB1_q_b[1]_clock_0">NB1_q_b[1]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[1]_clock_1">NB1_q_b[1]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[1]_clock_enable_0">NB1_q_b[1]_clock_enable_0</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[1]_clock_enable_1">NB1_q_b[1]_clock_enable_1</A> = <A HREF="#T1L83">T1L83</A>;
<P><A NAME="NB1_q_b[1]_PORT_B_data_out">NB1_q_b[1]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB1_q_b[1]_PORT_A_data_in_reg">NB1_q_b[1]_PORT_A_data_in_reg</A>, , <A HREF="#NB1_q_b[1]_PORT_A_address_reg">NB1_q_b[1]_PORT_A_address_reg</A>, <A HREF="#NB1_q_b[1]_PORT_B_address_reg">NB1_q_b[1]_PORT_B_address_reg</A>, <A HREF="#NB1_q_b[1]_PORT_A_write_enable_reg">NB1_q_b[1]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB1_q_b[1]_PORT_B_read_enable_reg">NB1_q_b[1]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB1_q_b[1]_clock_0">NB1_q_b[1]_clock_0</A>, <A HREF="#NB1_q_b[1]_clock_1">NB1_q_b[1]_clock_1</A>, <A HREF="#NB1_q_b[1]_clock_enable_0">NB1_q_b[1]_clock_enable_0</A>, <A HREF="#NB1_q_b[1]_clock_enable_1">NB1_q_b[1]_clock_enable_1</A>, , , , );
<P><A NAME="NB1_q_b[1]">NB1_q_b[1]</A> = <A HREF="#NB1_q_b[1]_PORT_B_data_out">NB1_q_b[1]_PORT_B_data_out</A>[0];


<P> --DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
<P> --register power-up is low

<P><A NAME="DB1_count[5]">DB1_count[5]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_count[4]">DB1_count[4]</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --ND1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
<P> --register power-up is low

<P><A NAME="ND1_sr[26]">ND1_sr[26]</A> = DFFEAS(<A HREF="#ND1L71">ND1L71</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --AD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[24]">AD1_break_readreg[24]</A> = DFFEAS(<A HREF="#MD1_jdo[24]">MD1_jdo[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[24]">KD1_MonDReg[24]</A> = DFFEAS(<A HREF="#MD1_jdo[27]">MD1_jdo[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[24]">WD1_q_a[24]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --ND1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
<P> --register power-up is low

<P><A NAME="ND1_sr[6]">ND1_sr[6]</A> = DFFEAS(<A HREF="#ND1L72">ND1L72</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --AD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[4]">AD1_break_readreg[4]</A> = DFFEAS(<A HREF="#MD1_jdo[4]">MD1_jdo[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --ND1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
<P> --register power-up is low

<P><A NAME="ND1_sr[27]">ND1_sr[27]</A> = DFFEAS(<A HREF="#ND1L73">ND1L73</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --ND1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
<P> --register power-up is low

<P><A NAME="ND1_sr[28]">ND1_sr[28]</A> = DFFEAS(<A HREF="#ND1L74">ND1L74</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --ND1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
<P> --register power-up is low

<P><A NAME="ND1_sr[29]">ND1_sr[29]</A> = DFFEAS(<A HREF="#ND1L75">ND1L75</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --ND1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
<P> --register power-up is low

<P><A NAME="ND1_sr[30]">ND1_sr[30]</A> = DFFEAS(<A HREF="#ND1L76">ND1L76</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --ND1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
<P> --register power-up is low

<P><A NAME="ND1_sr[32]">ND1_sr[32]</A> = DFFEAS(<A HREF="#ND1L80">ND1L80</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
<P><A NAME="PB4_counter_comb_bita0_adder_eqn">PB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB4_counter_comb_bita0">PB4_counter_comb_bita0</A> = SUM(<A HREF="#PB4_counter_comb_bita0_adder_eqn">PB4_counter_comb_bita0_adder_eqn</A>);

<P> --PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
<P><A NAME="PB4L3_adder_eqn">PB4L3_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB4L3">PB4L3</A> = CARRY(<A HREF="#PB4L3_adder_eqn">PB4L3_adder_eqn</A>);


<P> --PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
<P><A NAME="PB4_counter_comb_bita1_adder_eqn">PB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB4L3">PB4L3</A> );
<P><A NAME="PB4_counter_comb_bita1">PB4_counter_comb_bita1</A> = SUM(<A HREF="#PB4_counter_comb_bita1_adder_eqn">PB4_counter_comb_bita1_adder_eqn</A>);

<P> --PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
<P><A NAME="PB4L7_adder_eqn">PB4L7_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB4L3">PB4L3</A> );
<P><A NAME="PB4L7">PB4L7</A> = CARRY(<A HREF="#PB4L7_adder_eqn">PB4L7_adder_eqn</A>);


<P> --PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
<P><A NAME="PB4_counter_comb_bita2_adder_eqn">PB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB4L7">PB4L7</A> );
<P><A NAME="PB4_counter_comb_bita2">PB4_counter_comb_bita2</A> = SUM(<A HREF="#PB4_counter_comb_bita2_adder_eqn">PB4_counter_comb_bita2_adder_eqn</A>);

<P> --PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
<P><A NAME="PB4L11_adder_eqn">PB4L11_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB4L7">PB4L7</A> );
<P><A NAME="PB4L11">PB4L11</A> = CARRY(<A HREF="#PB4L11_adder_eqn">PB4L11_adder_eqn</A>);


<P> --PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
<P><A NAME="PB4_counter_comb_bita3_adder_eqn">PB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB4L11">PB4L11</A> );
<P><A NAME="PB4_counter_comb_bita3">PB4_counter_comb_bita3</A> = SUM(<A HREF="#PB4_counter_comb_bita3_adder_eqn">PB4_counter_comb_bita3_adder_eqn</A>);

<P> --PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
<P><A NAME="PB4L15_adder_eqn">PB4L15_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB4L11">PB4L11</A> );
<P><A NAME="PB4L15">PB4L15</A> = CARRY(<A HREF="#PB4L15_adder_eqn">PB4L15_adder_eqn</A>);


<P> --PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
<P><A NAME="PB4_counter_comb_bita4_adder_eqn">PB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB4L15">PB4L15</A> );
<P><A NAME="PB4_counter_comb_bita4">PB4_counter_comb_bita4</A> = SUM(<A HREF="#PB4_counter_comb_bita4_adder_eqn">PB4_counter_comb_bita4_adder_eqn</A>);

<P> --PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
<P><A NAME="PB4L19_adder_eqn">PB4L19_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB4L15">PB4L15</A> );
<P><A NAME="PB4L19">PB4L19</A> = CARRY(<A HREF="#PB4L19_adder_eqn">PB4L19_adder_eqn</A>);


<P> --PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
<P><A NAME="PB4_counter_comb_bita5_adder_eqn">PB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB4L19">PB4L19</A> );
<P><A NAME="PB4_counter_comb_bita5">PB4_counter_comb_bita5</A> = SUM(<A HREF="#PB4_counter_comb_bita5_adder_eqn">PB4_counter_comb_bita5_adder_eqn</A>);


<P> --PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
<P><A NAME="PB3_counter_comb_bita0_adder_eqn">PB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB3_counter_comb_bita0">PB3_counter_comb_bita0</A> = SUM(<A HREF="#PB3_counter_comb_bita0_adder_eqn">PB3_counter_comb_bita0_adder_eqn</A>);

<P> --PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
<P><A NAME="PB3L3_adder_eqn">PB3L3_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB3L3">PB3L3</A> = CARRY(<A HREF="#PB3L3_adder_eqn">PB3L3_adder_eqn</A>);


<P> --PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
<P><A NAME="PB3_counter_comb_bita1_adder_eqn">PB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB3L3">PB3L3</A> );
<P><A NAME="PB3_counter_comb_bita1">PB3_counter_comb_bita1</A> = SUM(<A HREF="#PB3_counter_comb_bita1_adder_eqn">PB3_counter_comb_bita1_adder_eqn</A>);

<P> --PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
<P><A NAME="PB3L7_adder_eqn">PB3L7_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB3L3">PB3L3</A> );
<P><A NAME="PB3L7">PB3L7</A> = CARRY(<A HREF="#PB3L7_adder_eqn">PB3L7_adder_eqn</A>);


<P> --PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
<P><A NAME="PB3_counter_comb_bita2_adder_eqn">PB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB3L7">PB3L7</A> );
<P><A NAME="PB3_counter_comb_bita2">PB3_counter_comb_bita2</A> = SUM(<A HREF="#PB3_counter_comb_bita2_adder_eqn">PB3_counter_comb_bita2_adder_eqn</A>);

<P> --PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
<P><A NAME="PB3L11_adder_eqn">PB3L11_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB3L7">PB3L7</A> );
<P><A NAME="PB3L11">PB3L11</A> = CARRY(<A HREF="#PB3L11_adder_eqn">PB3L11_adder_eqn</A>);


<P> --PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
<P><A NAME="PB3_counter_comb_bita3_adder_eqn">PB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB3L11">PB3L11</A> );
<P><A NAME="PB3_counter_comb_bita3">PB3_counter_comb_bita3</A> = SUM(<A HREF="#PB3_counter_comb_bita3_adder_eqn">PB3_counter_comb_bita3_adder_eqn</A>);

<P> --PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
<P><A NAME="PB3L15_adder_eqn">PB3L15_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB3L11">PB3L11</A> );
<P><A NAME="PB3L15">PB3L15</A> = CARRY(<A HREF="#PB3L15_adder_eqn">PB3L15_adder_eqn</A>);


<P> --PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
<P><A NAME="PB3_counter_comb_bita4_adder_eqn">PB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB3L15">PB3L15</A> );
<P><A NAME="PB3_counter_comb_bita4">PB3_counter_comb_bita4</A> = SUM(<A HREF="#PB3_counter_comb_bita4_adder_eqn">PB3_counter_comb_bita4_adder_eqn</A>);

<P> --PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
<P><A NAME="PB3L19_adder_eqn">PB3L19_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB3L15">PB3L15</A> );
<P><A NAME="PB3L19">PB3L19</A> = CARRY(<A HREF="#PB3L19_adder_eqn">PB3L19_adder_eqn</A>);


<P> --PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
<P><A NAME="PB3_counter_comb_bita5_adder_eqn">PB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB3L19">PB3L19</A> );
<P><A NAME="PB3_counter_comb_bita5">PB3_counter_comb_bita5</A> = SUM(<A HREF="#PB3_counter_comb_bita5_adder_eqn">PB3_counter_comb_bita5_adder_eqn</A>);


<P> --T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
<P><A NAME="T1L30_adder_eqn">T1L30_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="T1L30">T1L30</A> = SUM(<A HREF="#T1L30_adder_eqn">T1L30_adder_eqn</A>);

<P> --T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
<P><A NAME="T1L31_adder_eqn">T1L31_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="T1L31">T1L31</A> = CARRY(<A HREF="#T1L31_adder_eqn">T1L31_adder_eqn</A>);


<P> --CB1_ram_block1a16 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a16
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a16_PORT_A_data_in">CB1_ram_block1a16_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[16]">SC1_d_writedata[16]</A>;
<P><A NAME="CB1_ram_block1a16_PORT_A_data_in_reg">CB1_ram_block1a16_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a16_PORT_A_data_in">CB1_ram_block1a16_PORT_A_data_in</A>, CB1_ram_block1a16_clock_0, , , );
<P><A NAME="CB1_ram_block1a16_PORT_A_address">CB1_ram_block1a16_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a16_PORT_A_address_reg">CB1_ram_block1a16_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a16_PORT_A_address">CB1_ram_block1a16_PORT_A_address</A>, CB1_ram_block1a16_clock_0, , , );
<P><A NAME="CB1_ram_block1a16_PORT_A_write_enable">CB1_ram_block1a16_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a16_PORT_A_write_enable_reg">CB1_ram_block1a16_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a16_PORT_A_write_enable">CB1_ram_block1a16_PORT_A_write_enable</A>, CB1_ram_block1a16_clock_0, , , );
<P><A NAME="CB1_ram_block1a16_PORT_A_read_enable">CB1_ram_block1a16_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a16_PORT_A_read_enable_reg">CB1_ram_block1a16_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a16_PORT_A_read_enable">CB1_ram_block1a16_PORT_A_read_enable</A>, CB1_ram_block1a16_clock_0, , , );
<P><A NAME="CB1_ram_block1a16_clock_0">CB1_ram_block1a16_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a16_PORT_A_data_out">CB1_ram_block1a16_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a16_PORT_A_data_in_reg">CB1_ram_block1a16_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a16_PORT_A_address_reg">CB1_ram_block1a16_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a16_PORT_A_write_enable_reg">CB1_ram_block1a16_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a16_PORT_A_read_enable_reg">CB1_ram_block1a16_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a16_clock_0">CB1_ram_block1a16_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a16">CB1_ram_block1a16</A> = <A HREF="#CB1_ram_block1a16_PORT_A_data_out">CB1_ram_block1a16_PORT_A_data_out</A>[0];


<P> --SC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
<P><A NAME="SC1L138_adder_eqn">SC1L138_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A>) ) + ( <A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> ) + ( <A HREF="#SC1L187">SC1L187</A> );
<P><A NAME="SC1L138">SC1L138</A> = SUM(<A HREF="#SC1L138_adder_eqn">SC1L138_adder_eqn</A>);

<P> --SC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
<P><A NAME="SC1L139_adder_eqn">SC1L139_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A>) ) + ( <A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> ) + ( <A HREF="#SC1L187">SC1L187</A> );
<P><A NAME="SC1L139">SC1L139</A> = CARRY(<A HREF="#SC1L139_adder_eqn">SC1L139_adder_eqn</A>);


<P> --SC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
<P><A NAME="SC1L142_adder_eqn">SC1L142_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A>) ) + ( <A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A> ) + ( <A HREF="#SC1L103">SC1L103</A> );
<P><A NAME="SC1L142">SC1L142</A> = SUM(<A HREF="#SC1L142_adder_eqn">SC1L142_adder_eqn</A>);

<P> --SC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
<P><A NAME="SC1L143_adder_eqn">SC1L143_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A>) ) + ( <A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A> ) + ( <A HREF="#SC1L103">SC1L103</A> );
<P><A NAME="SC1L143">SC1L143</A> = CARRY(<A HREF="#SC1L143_adder_eqn">SC1L143_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A> = DFFEAS(<A HREF="#SC1L447">SC1L447</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
<P><A NAME="SC1L146_adder_eqn">SC1L146_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[22]">SC1_E_src2[22]</A>) ) + ( <A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A> ) + ( <A HREF="#SC1L151">SC1L151</A> );
<P><A NAME="SC1L146">SC1L146</A> = SUM(<A HREF="#SC1L146_adder_eqn">SC1L146_adder_eqn</A>);

<P> --SC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
<P><A NAME="SC1L147_adder_eqn">SC1L147_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[22]">SC1_E_src2[22]</A>) ) + ( <A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A> ) + ( <A HREF="#SC1L151">SC1L151</A> );
<P><A NAME="SC1L147">SC1L147</A> = CARRY(<A HREF="#SC1L147_adder_eqn">SC1L147_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A> = DFFEAS(<A HREF="#SC1L446">SC1L446</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
<P><A NAME="SC1L150_adder_eqn">SC1L150_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[21]">SC1_E_src2[21]</A>) ) + ( <A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A> ) + ( <A HREF="#SC1L155">SC1L155</A> );
<P><A NAME="SC1L150">SC1L150</A> = SUM(<A HREF="#SC1L150_adder_eqn">SC1L150_adder_eqn</A>);

<P> --SC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
<P><A NAME="SC1L151_adder_eqn">SC1L151_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[21]">SC1_E_src2[21]</A>) ) + ( <A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A> ) + ( <A HREF="#SC1L155">SC1L155</A> );
<P><A NAME="SC1L151">SC1L151</A> = CARRY(<A HREF="#SC1L151_adder_eqn">SC1L151_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A> = DFFEAS(<A HREF="#SC1L445">SC1L445</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
<P><A NAME="SC1L154_adder_eqn">SC1L154_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A>) ) + ( <A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A> ) + ( <A HREF="#SC1L159">SC1L159</A> );
<P><A NAME="SC1L154">SC1L154</A> = SUM(<A HREF="#SC1L154_adder_eqn">SC1L154_adder_eqn</A>);

<P> --SC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
<P><A NAME="SC1L155_adder_eqn">SC1L155_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A>) ) + ( <A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A> ) + ( <A HREF="#SC1L159">SC1L159</A> );
<P><A NAME="SC1L155">SC1L155</A> = CARRY(<A HREF="#SC1L155_adder_eqn">SC1L155_adder_eqn</A>);


<P> --SC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
<P><A NAME="SC1L158_adder_eqn">SC1L158_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[19]">SC1_E_src2[19]</A>) ) + ( <A HREF="#SC1_E_src1[19]">SC1_E_src1[19]</A> ) + ( <A HREF="#SC1L163">SC1L163</A> );
<P><A NAME="SC1L158">SC1L158</A> = SUM(<A HREF="#SC1L158_adder_eqn">SC1L158_adder_eqn</A>);

<P> --SC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
<P><A NAME="SC1L159_adder_eqn">SC1L159_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[19]">SC1_E_src2[19]</A>) ) + ( <A HREF="#SC1_E_src1[19]">SC1_E_src1[19]</A> ) + ( <A HREF="#SC1L163">SC1L163</A> );
<P><A NAME="SC1L159">SC1L159</A> = CARRY(<A HREF="#SC1L159_adder_eqn">SC1L159_adder_eqn</A>);


<P> --SC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
<P><A NAME="SC1L162_adder_eqn">SC1L162_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[18]">SC1_E_src2[18]</A>) ) + ( <A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A> ) + ( <A HREF="#SC1L167">SC1L167</A> );
<P><A NAME="SC1L162">SC1L162</A> = SUM(<A HREF="#SC1L162_adder_eqn">SC1L162_adder_eqn</A>);

<P> --SC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
<P><A NAME="SC1L163_adder_eqn">SC1L163_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[18]">SC1_E_src2[18]</A>) ) + ( <A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A> ) + ( <A HREF="#SC1L167">SC1L167</A> );
<P><A NAME="SC1L163">SC1L163</A> = CARRY(<A HREF="#SC1L163_adder_eqn">SC1L163_adder_eqn</A>);


<P> --SC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
<P><A NAME="SC1L166_adder_eqn">SC1L166_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[17]">SC1_E_src2[17]</A>) ) + ( <A HREF="#SC1_E_src1[17]">SC1_E_src1[17]</A> ) + ( <A HREF="#SC1L143">SC1L143</A> );
<P><A NAME="SC1L166">SC1L166</A> = SUM(<A HREF="#SC1L166_adder_eqn">SC1L166_adder_eqn</A>);

<P> --SC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
<P><A NAME="SC1L167_adder_eqn">SC1L167_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[17]">SC1_E_src2[17]</A>) ) + ( <A HREF="#SC1_E_src1[17]">SC1_E_src1[17]</A> ) + ( <A HREF="#SC1L143">SC1L143</A> );
<P><A NAME="SC1L167">SC1L167</A> = CARRY(<A HREF="#SC1L167_adder_eqn">SC1L167_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[24]">SC1_E_shift_rot_result[24]</A> = DFFEAS(<A HREF="#SC1L449">SC1L449</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
<P><A NAME="SC1L170_adder_eqn">SC1L170_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A>) ) + ( <A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A> ) + ( <A HREF="#SC1L175">SC1L175</A> );
<P><A NAME="SC1L170">SC1L170</A> = SUM(<A HREF="#SC1L170_adder_eqn">SC1L170_adder_eqn</A>);

<P> --SC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
<P><A NAME="SC1L171_adder_eqn">SC1L171_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A>) ) + ( <A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A> ) + ( <A HREF="#SC1L175">SC1L175</A> );
<P><A NAME="SC1L171">SC1L171</A> = CARRY(<A HREF="#SC1L171_adder_eqn">SC1L171_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[23]">SC1_E_shift_rot_result[23]</A> = DFFEAS(<A HREF="#SC1L448">SC1L448</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
<P><A NAME="SC1L174_adder_eqn">SC1L174_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A>) ) + ( <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> ) + ( <A HREF="#SC1L147">SC1L147</A> );
<P><A NAME="SC1L174">SC1L174</A> = SUM(<A HREF="#SC1L174_adder_eqn">SC1L174_adder_eqn</A>);

<P> --SC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
<P><A NAME="SC1L175_adder_eqn">SC1L175_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A>) ) + ( <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> ) + ( <A HREF="#SC1L147">SC1L147</A> );
<P><A NAME="SC1L175">SC1L175</A> = CARRY(<A HREF="#SC1L175_adder_eqn">SC1L175_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[26]">SC1_E_shift_rot_result[26]</A> = DFFEAS(<A HREF="#SC1L451">SC1L451</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
<P><A NAME="SC1L178_adder_eqn">SC1L178_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A>) ) + ( <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A> ) + ( <A HREF="#SC1L183">SC1L183</A> );
<P><A NAME="SC1L178">SC1L178</A> = SUM(<A HREF="#SC1L178_adder_eqn">SC1L178_adder_eqn</A>);

<P> --SC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
<P><A NAME="SC1L179_adder_eqn">SC1L179_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A>) ) + ( <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A> ) + ( <A HREF="#SC1L183">SC1L183</A> );
<P><A NAME="SC1L179">SC1L179</A> = CARRY(<A HREF="#SC1L179_adder_eqn">SC1L179_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A> = DFFEAS(<A HREF="#SC1L450">SC1L450</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
<P><A NAME="SC1L182_adder_eqn">SC1L182_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A>) ) + ( <A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> ) + ( <A HREF="#SC1L171">SC1L171</A> );
<P><A NAME="SC1L182">SC1L182</A> = SUM(<A HREF="#SC1L182_adder_eqn">SC1L182_adder_eqn</A>);

<P> --SC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
<P><A NAME="SC1L183_adder_eqn">SC1L183_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A>) ) + ( <A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> ) + ( <A HREF="#SC1L171">SC1L171</A> );
<P><A NAME="SC1L183">SC1L183</A> = CARRY(<A HREF="#SC1L183_adder_eqn">SC1L183_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> = DFFEAS(<A HREF="#SC1L453">SC1L453</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
<P><A NAME="SC1L186_adder_eqn">SC1L186_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>) ) + ( <A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> ) + ( <A HREF="#SC1L191">SC1L191</A> );
<P><A NAME="SC1L186">SC1L186</A> = SUM(<A HREF="#SC1L186_adder_eqn">SC1L186_adder_eqn</A>);

<P> --SC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
<P><A NAME="SC1L187_adder_eqn">SC1L187_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>) ) + ( <A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> ) + ( <A HREF="#SC1L191">SC1L191</A> );
<P><A NAME="SC1L187">SC1L187</A> = CARRY(<A HREF="#SC1L187_adder_eqn">SC1L187_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[27]">SC1_E_shift_rot_result[27]</A> = DFFEAS(<A HREF="#SC1L452">SC1L452</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
<P><A NAME="SC1L190_adder_eqn">SC1L190_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A>) ) + ( <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> ) + ( <A HREF="#SC1L179">SC1L179</A> );
<P><A NAME="SC1L190">SC1L190</A> = SUM(<A HREF="#SC1L190_adder_eqn">SC1L190_adder_eqn</A>);

<P> --SC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
<P><A NAME="SC1L191_adder_eqn">SC1L191_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A>) ) + ( <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> ) + ( <A HREF="#SC1L179">SC1L179</A> );
<P><A NAME="SC1L191">SC1L191</A> = CARRY(<A HREF="#SC1L191_adder_eqn">SC1L191_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A> = DFFEAS(<A HREF="#SC1L454">SC1L454</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
<P><A NAME="QB1_counter_comb_bita3_adder_eqn">QB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L11">QB1L11</A> );
<P><A NAME="QB1_counter_comb_bita3">QB1_counter_comb_bita3</A> = SUM(<A HREF="#QB1_counter_comb_bita3_adder_eqn">QB1_counter_comb_bita3_adder_eqn</A>);

<P> --QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
<P><A NAME="QB1L15_adder_eqn">QB1L15_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L11">QB1L11</A> );
<P><A NAME="QB1L15">QB1L15</A> = CARRY(<A HREF="#QB1L15_adder_eqn">QB1L15_adder_eqn</A>);


<P> --QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
<P><A NAME="QB1_counter_comb_bita0_adder_eqn">QB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB1_counter_comb_bita0">QB1_counter_comb_bita0</A> = SUM(<A HREF="#QB1_counter_comb_bita0_adder_eqn">QB1_counter_comb_bita0_adder_eqn</A>);

<P> --QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
<P><A NAME="QB1L3_adder_eqn">QB1L3_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB1L3">QB1L3</A> = CARRY(<A HREF="#QB1L3_adder_eqn">QB1L3_adder_eqn</A>);


<P> --QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
<P><A NAME="QB1_counter_comb_bita2_adder_eqn">QB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L7">QB1L7</A> );
<P><A NAME="QB1_counter_comb_bita2">QB1_counter_comb_bita2</A> = SUM(<A HREF="#QB1_counter_comb_bita2_adder_eqn">QB1_counter_comb_bita2_adder_eqn</A>);

<P> --QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
<P><A NAME="QB1L11_adder_eqn">QB1L11_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L7">QB1L7</A> );
<P><A NAME="QB1L11">QB1L11</A> = CARRY(<A HREF="#QB1L11_adder_eqn">QB1L11_adder_eqn</A>);


<P> --QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
<P><A NAME="QB1_counter_comb_bita1_adder_eqn">QB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L3">QB1L3</A> );
<P><A NAME="QB1_counter_comb_bita1">QB1_counter_comb_bita1</A> = SUM(<A HREF="#QB1_counter_comb_bita1_adder_eqn">QB1_counter_comb_bita1_adder_eqn</A>);

<P> --QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
<P><A NAME="QB1L7_adder_eqn">QB1L7_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L3">QB1L3</A> );
<P><A NAME="QB1L7">QB1L7</A> = CARRY(<A HREF="#QB1L7_adder_eqn">QB1L7_adder_eqn</A>);


<P> --QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
<P><A NAME="QB1_counter_comb_bita5_adder_eqn">QB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L19">QB1L19</A> );
<P><A NAME="QB1_counter_comb_bita5">QB1_counter_comb_bita5</A> = SUM(<A HREF="#QB1_counter_comb_bita5_adder_eqn">QB1_counter_comb_bita5_adder_eqn</A>);


<P> --QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
<P><A NAME="QB1_counter_comb_bita4_adder_eqn">QB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L15">QB1L15</A> );
<P><A NAME="QB1_counter_comb_bita4">QB1_counter_comb_bita4</A> = SUM(<A HREF="#QB1_counter_comb_bita4_adder_eqn">QB1_counter_comb_bita4_adder_eqn</A>);

<P> --QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
<P><A NAME="QB1L19_adder_eqn">QB1L19_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L15">QB1L15</A> );
<P><A NAME="QB1L19">QB1L19</A> = CARRY(<A HREF="#QB1L19_adder_eqn">QB1L19_adder_eqn</A>);


<P> --KD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[22]">KD1_MonDReg[22]</A> = DFFEAS(<A HREF="#MD1_jdo[25]">MD1_jdo[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[22]">WD1_q_a[22]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --ND1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
<P> --register power-up is low

<P><A NAME="ND1_sr[22]">ND1_sr[22]</A> = DFFEAS(<A HREF="#ND1L82">ND1L82</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --AD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[20]">AD1_break_readreg[20]</A> = DFFEAS(<A HREF="#MD1_jdo[20]">MD1_jdo[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[20]">KD1_MonDReg[20]</A> = DFFEAS(<A HREF="#MD1_jdo[23]">MD1_jdo[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[20]">WD1_q_a[20]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --AD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[19]">AD1_break_readreg[19]</A> = DFFEAS(<A HREF="#MD1_jdo[19]">MD1_jdo[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[19]">KD1_MonDReg[19]</A> = DFFEAS(<A HREF="#MD1_jdo[22]">MD1_jdo[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[19]">WD1_q_a[19]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --ND1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
<P> --register power-up is low

<P><A NAME="ND1_sr[19]">ND1_sr[19]</A> = DFFEAS(<A HREF="#ND1L83">ND1L83</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --KD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[23]">KD1_MonDReg[23]</A> = DFFEAS(<A HREF="#MD1_jdo[26]">MD1_jdo[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[23]">WD1_q_a[23]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --KD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[25]">KD1_MonDReg[25]</A> = DFFEAS(<A HREF="#MD1_jdo[28]">MD1_jdo[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[25]">WD1_q_a[25]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --KD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[26]">KD1_MonDReg[26]</A> = DFFEAS(<A HREF="#MD1_jdo[29]">MD1_jdo[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[26]">WD1_q_a[26]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --KD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[11]">KD1_MonDReg[11]</A> = DFFEAS(<A HREF="#MD1_jdo[14]">MD1_jdo[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[11]">WD1_q_a[11]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --KD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[13]">KD1_MonDReg[13]</A> = DFFEAS(<A HREF="#MD1_jdo[16]">MD1_jdo[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[13]">WD1_q_a[13]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --KD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[15]">KD1_MonDReg[15]</A> = DFFEAS(<A HREF="#MD1_jdo[18]">MD1_jdo[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[15]">WD1_q_a[15]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --KD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[7]">KD1_MonDReg[7]</A> = DFFEAS(<A HREF="#MD1_jdo[10]">MD1_jdo[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[7]">WD1_q_a[7]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --WD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[27]_PORT_A_data_in">WD1_q_a[27]_PORT_A_data_in</A> = <A HREF="#KD1L155">KD1L155</A>;
<P><A NAME="WD1_q_a[27]_PORT_A_data_in_reg">WD1_q_a[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[27]_PORT_A_data_in">WD1_q_a[27]_PORT_A_data_in</A>, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
<P><A NAME="WD1_q_a[27]_PORT_A_address">WD1_q_a[27]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[27]_PORT_A_address_reg">WD1_q_a[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[27]_PORT_A_address">WD1_q_a[27]_PORT_A_address</A>, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
<P><A NAME="WD1_q_a[27]_PORT_A_write_enable">WD1_q_a[27]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[27]_PORT_A_write_enable_reg">WD1_q_a[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[27]_PORT_A_write_enable">WD1_q_a[27]_PORT_A_write_enable</A>, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
<P><A NAME="WD1_q_a[27]_PORT_A_read_enable">WD1_q_a[27]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[27]_PORT_A_read_enable_reg">WD1_q_a[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[27]_PORT_A_read_enable">WD1_q_a[27]_PORT_A_read_enable</A>, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
<P><A NAME="WD1_q_a[27]_PORT_A_byte_mask">WD1_q_a[27]_PORT_A_byte_mask</A> = <A HREF="#KD1L126">KD1L126</A>;
<P><A NAME="WD1_q_a[27]_PORT_A_byte_mask_reg">WD1_q_a[27]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[27]_PORT_A_byte_mask">WD1_q_a[27]_PORT_A_byte_mask</A>, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
<P><A NAME="WD1_q_a[27]_clock_0">WD1_q_a[27]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[27]_clock_enable_0">WD1_q_a[27]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[27]_PORT_A_data_out">WD1_q_a[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[27]_PORT_A_data_in_reg">WD1_q_a[27]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[27]_PORT_A_address_reg">WD1_q_a[27]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[27]_PORT_A_write_enable_reg">WD1_q_a[27]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[27]_PORT_A_read_enable_reg">WD1_q_a[27]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[27]_PORT_A_byte_mask_reg">WD1_q_a[27]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[27]_clock_0">WD1_q_a[27]_clock_0</A>, , <A HREF="#WD1_q_a[27]_clock_enable_0">WD1_q_a[27]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[27]">WD1_q_a[27]</A> = <A HREF="#WD1_q_a[27]_PORT_A_data_out">WD1_q_a[27]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[28]_PORT_A_data_in">WD1_q_a[28]_PORT_A_data_in</A> = <A HREF="#KD1L156">KD1L156</A>;
<P><A NAME="WD1_q_a[28]_PORT_A_data_in_reg">WD1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[28]_PORT_A_data_in">WD1_q_a[28]_PORT_A_data_in</A>, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
<P><A NAME="WD1_q_a[28]_PORT_A_address">WD1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[28]_PORT_A_address_reg">WD1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[28]_PORT_A_address">WD1_q_a[28]_PORT_A_address</A>, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
<P><A NAME="WD1_q_a[28]_PORT_A_write_enable">WD1_q_a[28]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[28]_PORT_A_write_enable_reg">WD1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[28]_PORT_A_write_enable">WD1_q_a[28]_PORT_A_write_enable</A>, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
<P><A NAME="WD1_q_a[28]_PORT_A_read_enable">WD1_q_a[28]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[28]_PORT_A_read_enable_reg">WD1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[28]_PORT_A_read_enable">WD1_q_a[28]_PORT_A_read_enable</A>, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
<P><A NAME="WD1_q_a[28]_PORT_A_byte_mask">WD1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#KD1L126">KD1L126</A>;
<P><A NAME="WD1_q_a[28]_PORT_A_byte_mask_reg">WD1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[28]_PORT_A_byte_mask">WD1_q_a[28]_PORT_A_byte_mask</A>, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
<P><A NAME="WD1_q_a[28]_clock_0">WD1_q_a[28]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[28]_clock_enable_0">WD1_q_a[28]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[28]_PORT_A_data_out">WD1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[28]_PORT_A_data_in_reg">WD1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[28]_PORT_A_address_reg">WD1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[28]_PORT_A_write_enable_reg">WD1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[28]_PORT_A_read_enable_reg">WD1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[28]_PORT_A_byte_mask_reg">WD1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[28]_clock_0">WD1_q_a[28]_clock_0</A>, , <A HREF="#WD1_q_a[28]_clock_enable_0">WD1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[28]">WD1_q_a[28]</A> = <A HREF="#WD1_q_a[28]_PORT_A_data_out">WD1_q_a[28]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[29]_PORT_A_data_in">WD1_q_a[29]_PORT_A_data_in</A> = <A HREF="#KD1L157">KD1L157</A>;
<P><A NAME="WD1_q_a[29]_PORT_A_data_in_reg">WD1_q_a[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[29]_PORT_A_data_in">WD1_q_a[29]_PORT_A_data_in</A>, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
<P><A NAME="WD1_q_a[29]_PORT_A_address">WD1_q_a[29]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[29]_PORT_A_address_reg">WD1_q_a[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[29]_PORT_A_address">WD1_q_a[29]_PORT_A_address</A>, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
<P><A NAME="WD1_q_a[29]_PORT_A_write_enable">WD1_q_a[29]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[29]_PORT_A_write_enable_reg">WD1_q_a[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[29]_PORT_A_write_enable">WD1_q_a[29]_PORT_A_write_enable</A>, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
<P><A NAME="WD1_q_a[29]_PORT_A_read_enable">WD1_q_a[29]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[29]_PORT_A_read_enable_reg">WD1_q_a[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[29]_PORT_A_read_enable">WD1_q_a[29]_PORT_A_read_enable</A>, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
<P><A NAME="WD1_q_a[29]_PORT_A_byte_mask">WD1_q_a[29]_PORT_A_byte_mask</A> = <A HREF="#KD1L126">KD1L126</A>;
<P><A NAME="WD1_q_a[29]_PORT_A_byte_mask_reg">WD1_q_a[29]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[29]_PORT_A_byte_mask">WD1_q_a[29]_PORT_A_byte_mask</A>, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
<P><A NAME="WD1_q_a[29]_clock_0">WD1_q_a[29]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[29]_clock_enable_0">WD1_q_a[29]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[29]_PORT_A_data_out">WD1_q_a[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[29]_PORT_A_data_in_reg">WD1_q_a[29]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[29]_PORT_A_address_reg">WD1_q_a[29]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[29]_PORT_A_write_enable_reg">WD1_q_a[29]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[29]_PORT_A_read_enable_reg">WD1_q_a[29]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[29]_PORT_A_byte_mask_reg">WD1_q_a[29]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[29]_clock_0">WD1_q_a[29]_clock_0</A>, , <A HREF="#WD1_q_a[29]_clock_enable_0">WD1_q_a[29]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[29]">WD1_q_a[29]</A> = <A HREF="#WD1_q_a[29]_PORT_A_data_out">WD1_q_a[29]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[30]_PORT_A_data_in">WD1_q_a[30]_PORT_A_data_in</A> = <A HREF="#KD1L158">KD1L158</A>;
<P><A NAME="WD1_q_a[30]_PORT_A_data_in_reg">WD1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[30]_PORT_A_data_in">WD1_q_a[30]_PORT_A_data_in</A>, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
<P><A NAME="WD1_q_a[30]_PORT_A_address">WD1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[30]_PORT_A_address_reg">WD1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[30]_PORT_A_address">WD1_q_a[30]_PORT_A_address</A>, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
<P><A NAME="WD1_q_a[30]_PORT_A_write_enable">WD1_q_a[30]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[30]_PORT_A_write_enable_reg">WD1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[30]_PORT_A_write_enable">WD1_q_a[30]_PORT_A_write_enable</A>, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
<P><A NAME="WD1_q_a[30]_PORT_A_read_enable">WD1_q_a[30]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[30]_PORT_A_read_enable_reg">WD1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[30]_PORT_A_read_enable">WD1_q_a[30]_PORT_A_read_enable</A>, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
<P><A NAME="WD1_q_a[30]_PORT_A_byte_mask">WD1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#KD1L126">KD1L126</A>;
<P><A NAME="WD1_q_a[30]_PORT_A_byte_mask_reg">WD1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[30]_PORT_A_byte_mask">WD1_q_a[30]_PORT_A_byte_mask</A>, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
<P><A NAME="WD1_q_a[30]_clock_0">WD1_q_a[30]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[30]_clock_enable_0">WD1_q_a[30]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[30]_PORT_A_data_out">WD1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[30]_PORT_A_data_in_reg">WD1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[30]_PORT_A_address_reg">WD1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[30]_PORT_A_write_enable_reg">WD1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[30]_PORT_A_read_enable_reg">WD1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[30]_PORT_A_byte_mask_reg">WD1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[30]_clock_0">WD1_q_a[30]_clock_0</A>, , <A HREF="#WD1_q_a[30]_clock_enable_0">WD1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[30]">WD1_q_a[30]</A> = <A HREF="#WD1_q_a[30]_PORT_A_data_out">WD1_q_a[30]_PORT_A_data_out</A>[0];


<P> --WD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 1
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="WD1_q_a[31]_PORT_A_data_in">WD1_q_a[31]_PORT_A_data_in</A> = <A HREF="#KD1L159">KD1L159</A>;
<P><A NAME="WD1_q_a[31]_PORT_A_data_in_reg">WD1_q_a[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#WD1_q_a[31]_PORT_A_data_in">WD1_q_a[31]_PORT_A_data_in</A>, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
<P><A NAME="WD1_q_a[31]_PORT_A_address">WD1_q_a[31]_PORT_A_address</A> = BUS(<A HREF="#KD1L115">KD1L115</A>, <A HREF="#KD1L116">KD1L116</A>, <A HREF="#KD1L117">KD1L117</A>, <A HREF="#KD1L118">KD1L118</A>, <A HREF="#KD1L119">KD1L119</A>, <A HREF="#KD1L120">KD1L120</A>, <A HREF="#KD1L121">KD1L121</A>, <A HREF="#KD1L122">KD1L122</A>);
<P><A NAME="WD1_q_a[31]_PORT_A_address_reg">WD1_q_a[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#WD1_q_a[31]_PORT_A_address">WD1_q_a[31]_PORT_A_address</A>, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
<P><A NAME="WD1_q_a[31]_PORT_A_write_enable">WD1_q_a[31]_PORT_A_write_enable</A> = <A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[31]_PORT_A_write_enable_reg">WD1_q_a[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[31]_PORT_A_write_enable">WD1_q_a[31]_PORT_A_write_enable</A>, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
<P><A NAME="WD1_q_a[31]_PORT_A_read_enable">WD1_q_a[31]_PORT_A_read_enable</A> = !<A HREF="#KD1L160">KD1L160</A>;
<P><A NAME="WD1_q_a[31]_PORT_A_read_enable_reg">WD1_q_a[31]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#WD1_q_a[31]_PORT_A_read_enable">WD1_q_a[31]_PORT_A_read_enable</A>, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
<P><A NAME="WD1_q_a[31]_PORT_A_byte_mask">WD1_q_a[31]_PORT_A_byte_mask</A> = <A HREF="#KD1L126">KD1L126</A>;
<P><A NAME="WD1_q_a[31]_PORT_A_byte_mask_reg">WD1_q_a[31]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#WD1_q_a[31]_PORT_A_byte_mask">WD1_q_a[31]_PORT_A_byte_mask</A>, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
<P><A NAME="WD1_q_a[31]_clock_0">WD1_q_a[31]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="WD1_q_a[31]_clock_enable_0">WD1_q_a[31]_clock_enable_0</A> = <A HREF="#KD1_ociram_reset_req">KD1_ociram_reset_req</A>;
<P><A NAME="WD1_q_a[31]_PORT_A_data_out">WD1_q_a[31]_PORT_A_data_out</A> = MEMORY(<A HREF="#WD1_q_a[31]_PORT_A_data_in_reg">WD1_q_a[31]_PORT_A_data_in_reg</A>, , <A HREF="#WD1_q_a[31]_PORT_A_address_reg">WD1_q_a[31]_PORT_A_address_reg</A>, , <A HREF="#WD1_q_a[31]_PORT_A_write_enable_reg">WD1_q_a[31]_PORT_A_write_enable_reg</A>, <A HREF="#WD1_q_a[31]_PORT_A_read_enable_reg">WD1_q_a[31]_PORT_A_read_enable_reg</A>, , , <A HREF="#WD1_q_a[31]_PORT_A_byte_mask_reg">WD1_q_a[31]_PORT_A_byte_mask_reg</A>, , <A HREF="#WD1_q_a[31]_clock_0">WD1_q_a[31]_clock_0</A>, , <A HREF="#WD1_q_a[31]_clock_enable_0">WD1_q_a[31]_clock_enable_0</A>, , , , , );
<P><A NAME="WD1_q_a[31]">WD1_q_a[31]</A> = <A HREF="#WD1_q_a[31]_PORT_A_data_out">WD1_q_a[31]_PORT_A_data_out</A>[0];


<P> --KD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[9]">KD1_MonDReg[9]</A> = DFFEAS(<A HREF="#MD1_jdo[12]">MD1_jdo[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[9]">WD1_q_a[9]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --KD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[6]">KD1_MonDReg[6]</A> = DFFEAS(<A HREF="#MD1_jdo[9]">MD1_jdo[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[6]">WD1_q_a[6]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --KD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[10]">KD1_MonDReg[10]</A> = DFFEAS(<A HREF="#MD1_jdo[13]">MD1_jdo[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[10]">WD1_q_a[10]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
<P><A NAME="T1L34_adder_eqn">T1L34_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#T1L47">T1L47</A> );
<P><A NAME="T1L34">T1L34</A> = SUM(<A HREF="#T1L34_adder_eqn">T1L34_adder_eqn</A>);

<P> --T1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
<P><A NAME="T1L35_adder_eqn">T1L35_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#T1L47">T1L47</A> );
<P><A NAME="T1L35">T1L35</A> = CARRY(<A HREF="#T1L35_adder_eqn">T1L35_adder_eqn</A>);


<P> --CB1_ram_block1a19 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a19
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a19_PORT_A_data_in">CB1_ram_block1a19_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[19]">SC1_d_writedata[19]</A>;
<P><A NAME="CB1_ram_block1a19_PORT_A_data_in_reg">CB1_ram_block1a19_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a19_PORT_A_data_in">CB1_ram_block1a19_PORT_A_data_in</A>, CB1_ram_block1a19_clock_0, , , );
<P><A NAME="CB1_ram_block1a19_PORT_A_address">CB1_ram_block1a19_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a19_PORT_A_address_reg">CB1_ram_block1a19_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a19_PORT_A_address">CB1_ram_block1a19_PORT_A_address</A>, CB1_ram_block1a19_clock_0, , , );
<P><A NAME="CB1_ram_block1a19_PORT_A_write_enable">CB1_ram_block1a19_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a19_PORT_A_write_enable_reg">CB1_ram_block1a19_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a19_PORT_A_write_enable">CB1_ram_block1a19_PORT_A_write_enable</A>, CB1_ram_block1a19_clock_0, , , );
<P><A NAME="CB1_ram_block1a19_PORT_A_read_enable">CB1_ram_block1a19_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a19_PORT_A_read_enable_reg">CB1_ram_block1a19_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a19_PORT_A_read_enable">CB1_ram_block1a19_PORT_A_read_enable</A>, CB1_ram_block1a19_clock_0, , , );
<P><A NAME="CB1_ram_block1a19_clock_0">CB1_ram_block1a19_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a19_PORT_A_data_out">CB1_ram_block1a19_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a19_PORT_A_data_in_reg">CB1_ram_block1a19_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a19_PORT_A_address_reg">CB1_ram_block1a19_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a19_PORT_A_write_enable_reg">CB1_ram_block1a19_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a19_PORT_A_read_enable_reg">CB1_ram_block1a19_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a19_clock_0">CB1_ram_block1a19_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a19">CB1_ram_block1a19</A> = <A HREF="#CB1_ram_block1a19_PORT_A_data_out">CB1_ram_block1a19_PORT_A_data_out</A>[0];


<P> --KD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[17]">KD1_MonDReg[17]</A> = DFFEAS(<A HREF="#MD1_jdo[20]">MD1_jdo[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[17]">WD1_q_a[17]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
<P><A NAME="T1L38_adder_eqn">T1L38_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#T1L35">T1L35</A> );
<P><A NAME="T1L38">T1L38</A> = SUM(<A HREF="#T1L38_adder_eqn">T1L38_adder_eqn</A>);

<P> --T1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
<P><A NAME="T1L39_adder_eqn">T1L39_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#T1L35">T1L35</A> );
<P><A NAME="T1L39">T1L39</A> = CARRY(<A HREF="#T1L39_adder_eqn">T1L39_adder_eqn</A>);


<P> --CB1_ram_block1a20 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a20
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a20_PORT_A_data_in">CB1_ram_block1a20_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[20]">SC1_d_writedata[20]</A>;
<P><A NAME="CB1_ram_block1a20_PORT_A_data_in_reg">CB1_ram_block1a20_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a20_PORT_A_data_in">CB1_ram_block1a20_PORT_A_data_in</A>, CB1_ram_block1a20_clock_0, , , );
<P><A NAME="CB1_ram_block1a20_PORT_A_address">CB1_ram_block1a20_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a20_PORT_A_address_reg">CB1_ram_block1a20_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a20_PORT_A_address">CB1_ram_block1a20_PORT_A_address</A>, CB1_ram_block1a20_clock_0, , , );
<P><A NAME="CB1_ram_block1a20_PORT_A_write_enable">CB1_ram_block1a20_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a20_PORT_A_write_enable_reg">CB1_ram_block1a20_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a20_PORT_A_write_enable">CB1_ram_block1a20_PORT_A_write_enable</A>, CB1_ram_block1a20_clock_0, , , );
<P><A NAME="CB1_ram_block1a20_PORT_A_read_enable">CB1_ram_block1a20_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a20_PORT_A_read_enable_reg">CB1_ram_block1a20_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a20_PORT_A_read_enable">CB1_ram_block1a20_PORT_A_read_enable</A>, CB1_ram_block1a20_clock_0, , , );
<P><A NAME="CB1_ram_block1a20_clock_0">CB1_ram_block1a20_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a20_PORT_A_data_out">CB1_ram_block1a20_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a20_PORT_A_data_in_reg">CB1_ram_block1a20_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a20_PORT_A_address_reg">CB1_ram_block1a20_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a20_PORT_A_write_enable_reg">CB1_ram_block1a20_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a20_PORT_A_read_enable_reg">CB1_ram_block1a20_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a20_clock_0">CB1_ram_block1a20_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a20">CB1_ram_block1a20</A> = <A HREF="#CB1_ram_block1a20_PORT_A_data_out">CB1_ram_block1a20_PORT_A_data_out</A>[0];


<P> --T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
<P><A NAME="T1L42_adder_eqn">T1L42_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#T1L31">T1L31</A> );
<P><A NAME="T1L42">T1L42</A> = SUM(<A HREF="#T1L42_adder_eqn">T1L42_adder_eqn</A>);

<P> --T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
<P><A NAME="T1L43_adder_eqn">T1L43_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#T1L31">T1L31</A> );
<P><A NAME="T1L43">T1L43</A> = CARRY(<A HREF="#T1L43_adder_eqn">T1L43_adder_eqn</A>);


<P> --CB1_ram_block1a17 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a17
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a17_PORT_A_data_in">CB1_ram_block1a17_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[17]">SC1_d_writedata[17]</A>;
<P><A NAME="CB1_ram_block1a17_PORT_A_data_in_reg">CB1_ram_block1a17_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a17_PORT_A_data_in">CB1_ram_block1a17_PORT_A_data_in</A>, CB1_ram_block1a17_clock_0, , , );
<P><A NAME="CB1_ram_block1a17_PORT_A_address">CB1_ram_block1a17_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a17_PORT_A_address_reg">CB1_ram_block1a17_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a17_PORT_A_address">CB1_ram_block1a17_PORT_A_address</A>, CB1_ram_block1a17_clock_0, , , );
<P><A NAME="CB1_ram_block1a17_PORT_A_write_enable">CB1_ram_block1a17_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a17_PORT_A_write_enable_reg">CB1_ram_block1a17_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a17_PORT_A_write_enable">CB1_ram_block1a17_PORT_A_write_enable</A>, CB1_ram_block1a17_clock_0, , , );
<P><A NAME="CB1_ram_block1a17_PORT_A_read_enable">CB1_ram_block1a17_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a17_PORT_A_read_enable_reg">CB1_ram_block1a17_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a17_PORT_A_read_enable">CB1_ram_block1a17_PORT_A_read_enable</A>, CB1_ram_block1a17_clock_0, , , );
<P><A NAME="CB1_ram_block1a17_clock_0">CB1_ram_block1a17_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a17_PORT_A_data_out">CB1_ram_block1a17_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a17_PORT_A_data_in_reg">CB1_ram_block1a17_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a17_PORT_A_address_reg">CB1_ram_block1a17_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a17_PORT_A_write_enable_reg">CB1_ram_block1a17_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a17_PORT_A_read_enable_reg">CB1_ram_block1a17_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a17_clock_0">CB1_ram_block1a17_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a17">CB1_ram_block1a17</A> = <A HREF="#CB1_ram_block1a17_PORT_A_data_out">CB1_ram_block1a17_PORT_A_data_out</A>[0];


<P> --T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
<P><A NAME="T1L46_adder_eqn">T1L46_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#T1L43">T1L43</A> );
<P><A NAME="T1L46">T1L46</A> = SUM(<A HREF="#T1L46_adder_eqn">T1L46_adder_eqn</A>);

<P> --T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
<P><A NAME="T1L47_adder_eqn">T1L47_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#T1L43">T1L43</A> );
<P><A NAME="T1L47">T1L47</A> = CARRY(<A HREF="#T1L47_adder_eqn">T1L47_adder_eqn</A>);


<P> --CB1_ram_block1a18 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a18
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a18_PORT_A_data_in">CB1_ram_block1a18_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[18]">SC1_d_writedata[18]</A>;
<P><A NAME="CB1_ram_block1a18_PORT_A_data_in_reg">CB1_ram_block1a18_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a18_PORT_A_data_in">CB1_ram_block1a18_PORT_A_data_in</A>, CB1_ram_block1a18_clock_0, , , );
<P><A NAME="CB1_ram_block1a18_PORT_A_address">CB1_ram_block1a18_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a18_PORT_A_address_reg">CB1_ram_block1a18_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a18_PORT_A_address">CB1_ram_block1a18_PORT_A_address</A>, CB1_ram_block1a18_clock_0, , , );
<P><A NAME="CB1_ram_block1a18_PORT_A_write_enable">CB1_ram_block1a18_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a18_PORT_A_write_enable_reg">CB1_ram_block1a18_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a18_PORT_A_write_enable">CB1_ram_block1a18_PORT_A_write_enable</A>, CB1_ram_block1a18_clock_0, , , );
<P><A NAME="CB1_ram_block1a18_PORT_A_read_enable">CB1_ram_block1a18_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a18_PORT_A_read_enable_reg">CB1_ram_block1a18_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a18_PORT_A_read_enable">CB1_ram_block1a18_PORT_A_read_enable</A>, CB1_ram_block1a18_clock_0, , , );
<P><A NAME="CB1_ram_block1a18_clock_0">CB1_ram_block1a18_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a18_PORT_A_data_out">CB1_ram_block1a18_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a18_PORT_A_data_in_reg">CB1_ram_block1a18_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a18_PORT_A_address_reg">CB1_ram_block1a18_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a18_PORT_A_write_enable_reg">CB1_ram_block1a18_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a18_PORT_A_read_enable_reg">CB1_ram_block1a18_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a18_clock_0">CB1_ram_block1a18_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a18">CB1_ram_block1a18</A> = <A HREF="#CB1_ram_block1a18_PORT_A_data_out">CB1_ram_block1a18_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a23 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a23
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a23_PORT_A_data_in">CB1_ram_block1a23_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[23]">SC1_d_writedata[23]</A>;
<P><A NAME="CB1_ram_block1a23_PORT_A_data_in_reg">CB1_ram_block1a23_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a23_PORT_A_data_in">CB1_ram_block1a23_PORT_A_data_in</A>, CB1_ram_block1a23_clock_0, , , );
<P><A NAME="CB1_ram_block1a23_PORT_A_address">CB1_ram_block1a23_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a23_PORT_A_address_reg">CB1_ram_block1a23_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a23_PORT_A_address">CB1_ram_block1a23_PORT_A_address</A>, CB1_ram_block1a23_clock_0, , , );
<P><A NAME="CB1_ram_block1a23_PORT_A_write_enable">CB1_ram_block1a23_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a23_PORT_A_write_enable_reg">CB1_ram_block1a23_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a23_PORT_A_write_enable">CB1_ram_block1a23_PORT_A_write_enable</A>, CB1_ram_block1a23_clock_0, , , );
<P><A NAME="CB1_ram_block1a23_PORT_A_read_enable">CB1_ram_block1a23_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a23_PORT_A_read_enable_reg">CB1_ram_block1a23_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a23_PORT_A_read_enable">CB1_ram_block1a23_PORT_A_read_enable</A>, CB1_ram_block1a23_clock_0, , , );
<P><A NAME="CB1_ram_block1a23_clock_0">CB1_ram_block1a23_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a23_PORT_A_data_out">CB1_ram_block1a23_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a23_PORT_A_data_in_reg">CB1_ram_block1a23_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a23_PORT_A_address_reg">CB1_ram_block1a23_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a23_PORT_A_write_enable_reg">CB1_ram_block1a23_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a23_PORT_A_read_enable_reg">CB1_ram_block1a23_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a23_clock_0">CB1_ram_block1a23_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a23">CB1_ram_block1a23</A> = <A HREF="#CB1_ram_block1a23_PORT_A_data_out">CB1_ram_block1a23_PORT_A_data_out</A>[0];


<P> --KD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[21]">KD1_MonDReg[21]</A> = DFFEAS(<A HREF="#MD1_jdo[24]">MD1_jdo[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[21]">WD1_q_a[21]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
<P><A NAME="T1L50_adder_eqn">T1L50_adder_eqn</A> = ( !<A HREF="#MB1_b_full">MB1_b_full</A> ) + ( VCC ) + ( <A HREF="#T1L55">T1L55</A> );
<P><A NAME="T1L50">T1L50</A> = SUM(<A HREF="#T1L50_adder_eqn">T1L50_adder_eqn</A>);


<P> --CB1_ram_block1a22 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a22
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a22_PORT_A_data_in">CB1_ram_block1a22_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[22]">SC1_d_writedata[22]</A>;
<P><A NAME="CB1_ram_block1a22_PORT_A_data_in_reg">CB1_ram_block1a22_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a22_PORT_A_data_in">CB1_ram_block1a22_PORT_A_data_in</A>, CB1_ram_block1a22_clock_0, , , );
<P><A NAME="CB1_ram_block1a22_PORT_A_address">CB1_ram_block1a22_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a22_PORT_A_address_reg">CB1_ram_block1a22_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a22_PORT_A_address">CB1_ram_block1a22_PORT_A_address</A>, CB1_ram_block1a22_clock_0, , , );
<P><A NAME="CB1_ram_block1a22_PORT_A_write_enable">CB1_ram_block1a22_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a22_PORT_A_write_enable_reg">CB1_ram_block1a22_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a22_PORT_A_write_enable">CB1_ram_block1a22_PORT_A_write_enable</A>, CB1_ram_block1a22_clock_0, , , );
<P><A NAME="CB1_ram_block1a22_PORT_A_read_enable">CB1_ram_block1a22_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a22_PORT_A_read_enable_reg">CB1_ram_block1a22_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a22_PORT_A_read_enable">CB1_ram_block1a22_PORT_A_read_enable</A>, CB1_ram_block1a22_clock_0, , , );
<P><A NAME="CB1_ram_block1a22_clock_0">CB1_ram_block1a22_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a22_PORT_A_data_out">CB1_ram_block1a22_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a22_PORT_A_data_in_reg">CB1_ram_block1a22_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a22_PORT_A_address_reg">CB1_ram_block1a22_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a22_PORT_A_write_enable_reg">CB1_ram_block1a22_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a22_PORT_A_read_enable_reg">CB1_ram_block1a22_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a22_clock_0">CB1_ram_block1a22_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a22">CB1_ram_block1a22</A> = <A HREF="#CB1_ram_block1a22_PORT_A_data_out">CB1_ram_block1a22_PORT_A_data_out</A>[0];


<P> --T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
<P><A NAME="T1L54_adder_eqn">T1L54_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#T1L39">T1L39</A> );
<P><A NAME="T1L54">T1L54</A> = SUM(<A HREF="#T1L54_adder_eqn">T1L54_adder_eqn</A>);

<P> --T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
<P><A NAME="T1L55_adder_eqn">T1L55_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#T1L39">T1L39</A> );
<P><A NAME="T1L55">T1L55</A> = CARRY(<A HREF="#T1L55_adder_eqn">T1L55_adder_eqn</A>);


<P> --CB1_ram_block1a21 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a21
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a21_PORT_A_data_in">CB1_ram_block1a21_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[21]">SC1_d_writedata[21]</A>;
<P><A NAME="CB1_ram_block1a21_PORT_A_data_in_reg">CB1_ram_block1a21_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a21_PORT_A_data_in">CB1_ram_block1a21_PORT_A_data_in</A>, CB1_ram_block1a21_clock_0, , , );
<P><A NAME="CB1_ram_block1a21_PORT_A_address">CB1_ram_block1a21_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a21_PORT_A_address_reg">CB1_ram_block1a21_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a21_PORT_A_address">CB1_ram_block1a21_PORT_A_address</A>, CB1_ram_block1a21_clock_0, , , );
<P><A NAME="CB1_ram_block1a21_PORT_A_write_enable">CB1_ram_block1a21_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a21_PORT_A_write_enable_reg">CB1_ram_block1a21_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a21_PORT_A_write_enable">CB1_ram_block1a21_PORT_A_write_enable</A>, CB1_ram_block1a21_clock_0, , , );
<P><A NAME="CB1_ram_block1a21_PORT_A_read_enable">CB1_ram_block1a21_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a21_PORT_A_read_enable_reg">CB1_ram_block1a21_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a21_PORT_A_read_enable">CB1_ram_block1a21_PORT_A_read_enable</A>, CB1_ram_block1a21_clock_0, , , );
<P><A NAME="CB1_ram_block1a21_clock_0">CB1_ram_block1a21_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a21_PORT_A_data_out">CB1_ram_block1a21_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a21_PORT_A_data_in_reg">CB1_ram_block1a21_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a21_PORT_A_address_reg">CB1_ram_block1a21_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a21_PORT_A_write_enable_reg">CB1_ram_block1a21_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a21_PORT_A_read_enable_reg">CB1_ram_block1a21_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a21_clock_0">CB1_ram_block1a21_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a21">CB1_ram_block1a21</A> = <A HREF="#CB1_ram_block1a21_PORT_A_data_out">CB1_ram_block1a21_PORT_A_data_out</A>[0];


<P> --AD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[17]">AD1_break_readreg[17]</A> = DFFEAS(<A HREF="#MD1_jdo[17]">MD1_jdo[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[8]">DB1_td_shift[8]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L79">DB1L79</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --NB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB1_q_b[2]_PORT_A_data_in">NB1_q_b[2]_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>;
<P><A NAME="NB1_q_b[2]_PORT_A_data_in_reg">NB1_q_b[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB1_q_b[2]_PORT_A_data_in">NB1_q_b[2]_PORT_A_data_in</A>, NB1_q_b[2]_clock_0, , , );
<P><A NAME="NB1_q_b[2]_PORT_A_address">NB1_q_b[2]_PORT_A_address</A> = BUS(<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[2]_PORT_A_address_reg">NB1_q_b[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB1_q_b[2]_PORT_A_address">NB1_q_b[2]_PORT_A_address</A>, NB1_q_b[2]_clock_0, , , );
<P><A NAME="NB1_q_b[2]_PORT_B_address">NB1_q_b[2]_PORT_B_address</A> = BUS(<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[2]_PORT_B_address_reg">NB1_q_b[2]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB1_q_b[2]_PORT_B_address">NB1_q_b[2]_PORT_B_address</A>, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
<P><A NAME="NB1_q_b[2]_PORT_A_write_enable">NB1_q_b[2]_PORT_A_write_enable</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[2]_PORT_A_write_enable_reg">NB1_q_b[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[2]_PORT_A_write_enable">NB1_q_b[2]_PORT_A_write_enable</A>, NB1_q_b[2]_clock_0, , , );
<P><A NAME="NB1_q_b[2]_PORT_B_read_enable">NB1_q_b[2]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB1_q_b[2]_PORT_B_read_enable_reg">NB1_q_b[2]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[2]_PORT_B_read_enable">NB1_q_b[2]_PORT_B_read_enable</A>, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
<P><A NAME="NB1_q_b[2]_clock_0">NB1_q_b[2]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[2]_clock_1">NB1_q_b[2]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[2]_clock_enable_0">NB1_q_b[2]_clock_enable_0</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[2]_clock_enable_1">NB1_q_b[2]_clock_enable_1</A> = <A HREF="#T1L83">T1L83</A>;
<P><A NAME="NB1_q_b[2]_PORT_B_data_out">NB1_q_b[2]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB1_q_b[2]_PORT_A_data_in_reg">NB1_q_b[2]_PORT_A_data_in_reg</A>, , <A HREF="#NB1_q_b[2]_PORT_A_address_reg">NB1_q_b[2]_PORT_A_address_reg</A>, <A HREF="#NB1_q_b[2]_PORT_B_address_reg">NB1_q_b[2]_PORT_B_address_reg</A>, <A HREF="#NB1_q_b[2]_PORT_A_write_enable_reg">NB1_q_b[2]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB1_q_b[2]_PORT_B_read_enable_reg">NB1_q_b[2]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB1_q_b[2]_clock_0">NB1_q_b[2]_clock_0</A>, <A HREF="#NB1_q_b[2]_clock_1">NB1_q_b[2]_clock_1</A>, <A HREF="#NB1_q_b[2]_clock_enable_0">NB1_q_b[2]_clock_enable_0</A>, <A HREF="#NB1_q_b[2]_clock_enable_1">NB1_q_b[2]_clock_enable_1</A>, , , , );
<P><A NAME="NB1_q_b[2]">NB1_q_b[2]</A> = <A HREF="#NB1_q_b[2]_PORT_B_data_out">NB1_q_b[2]_PORT_B_data_out</A>[0];


<P> --DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
<P> --register power-up is low

<P><A NAME="DB1_count[4]">DB1_count[4]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_count[3]">DB1_count[3]</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --AD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[25]">AD1_break_readreg[25]</A> = DFFEAS(<A HREF="#MD1_jdo[25]">MD1_jdo[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[5]">AD1_break_readreg[5]</A> = DFFEAS(<A HREF="#MD1_jdo[5]">MD1_jdo[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[26]">AD1_break_readreg[26]</A> = DFFEAS(<A HREF="#MD1_jdo[26]">MD1_jdo[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[27]">AD1_break_readreg[27]</A> = DFFEAS(<A HREF="#MD1_jdo[27]">MD1_jdo[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[27]">KD1_MonDReg[27]</A> = DFFEAS(<A HREF="#MD1_jdo[30]">MD1_jdo[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[27]">WD1_q_a[27]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --AD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[28]">AD1_break_readreg[28]</A> = DFFEAS(<A HREF="#MD1_jdo[28]">MD1_jdo[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[28]">KD1_MonDReg[28]</A> = DFFEAS(<A HREF="#MD1_jdo[31]">MD1_jdo[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[28]">WD1_q_a[28]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --AD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[29]">AD1_break_readreg[29]</A> = DFFEAS(<A HREF="#MD1_jdo[29]">MD1_jdo[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[30]">KD1_MonDReg[30]</A> = DFFEAS(<A HREF="#MD1_jdo[33]">MD1_jdo[33]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[30]">WD1_q_a[30]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --AD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[30]">AD1_break_readreg[30]</A> = DFFEAS(<A HREF="#MD1_jdo[30]">MD1_jdo[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[31]">AD1_break_readreg[31]</A> = DFFEAS(<A HREF="#MD1_jdo[31]">MD1_jdo[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[31]">KD1_MonDReg[31]</A> = DFFEAS(<A HREF="#MD1_jdo[34]">MD1_jdo[34]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>, <A HREF="#WD1_q_a[31]">WD1_q_a[31]</A>,  , <A HREF="#KD1L50">KD1L50</A>, !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --CB1_ram_block1a24 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a24
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a24_PORT_A_data_in">CB1_ram_block1a24_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[24]">SC1_d_writedata[24]</A>;
<P><A NAME="CB1_ram_block1a24_PORT_A_data_in_reg">CB1_ram_block1a24_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a24_PORT_A_data_in">CB1_ram_block1a24_PORT_A_data_in</A>, CB1_ram_block1a24_clock_0, , , );
<P><A NAME="CB1_ram_block1a24_PORT_A_address">CB1_ram_block1a24_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a24_PORT_A_address_reg">CB1_ram_block1a24_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a24_PORT_A_address">CB1_ram_block1a24_PORT_A_address</A>, CB1_ram_block1a24_clock_0, , , );
<P><A NAME="CB1_ram_block1a24_PORT_A_write_enable">CB1_ram_block1a24_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a24_PORT_A_write_enable_reg">CB1_ram_block1a24_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a24_PORT_A_write_enable">CB1_ram_block1a24_PORT_A_write_enable</A>, CB1_ram_block1a24_clock_0, , , );
<P><A NAME="CB1_ram_block1a24_PORT_A_read_enable">CB1_ram_block1a24_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a24_PORT_A_read_enable_reg">CB1_ram_block1a24_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a24_PORT_A_read_enable">CB1_ram_block1a24_PORT_A_read_enable</A>, CB1_ram_block1a24_clock_0, , , );
<P><A NAME="CB1_ram_block1a24_clock_0">CB1_ram_block1a24_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a24_PORT_A_data_out">CB1_ram_block1a24_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a24_PORT_A_data_in_reg">CB1_ram_block1a24_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a24_PORT_A_address_reg">CB1_ram_block1a24_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a24_PORT_A_write_enable_reg">CB1_ram_block1a24_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a24_PORT_A_read_enable_reg">CB1_ram_block1a24_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a24_clock_0">CB1_ram_block1a24_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a24">CB1_ram_block1a24</A> = <A HREF="#CB1_ram_block1a24_PORT_A_data_out">CB1_ram_block1a24_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a26 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a26
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a26_PORT_A_data_in">CB1_ram_block1a26_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[26]">SC1_d_writedata[26]</A>;
<P><A NAME="CB1_ram_block1a26_PORT_A_data_in_reg">CB1_ram_block1a26_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a26_PORT_A_data_in">CB1_ram_block1a26_PORT_A_data_in</A>, CB1_ram_block1a26_clock_0, , , );
<P><A NAME="CB1_ram_block1a26_PORT_A_address">CB1_ram_block1a26_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a26_PORT_A_address_reg">CB1_ram_block1a26_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a26_PORT_A_address">CB1_ram_block1a26_PORT_A_address</A>, CB1_ram_block1a26_clock_0, , , );
<P><A NAME="CB1_ram_block1a26_PORT_A_write_enable">CB1_ram_block1a26_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a26_PORT_A_write_enable_reg">CB1_ram_block1a26_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a26_PORT_A_write_enable">CB1_ram_block1a26_PORT_A_write_enable</A>, CB1_ram_block1a26_clock_0, , , );
<P><A NAME="CB1_ram_block1a26_PORT_A_read_enable">CB1_ram_block1a26_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a26_PORT_A_read_enable_reg">CB1_ram_block1a26_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a26_PORT_A_read_enable">CB1_ram_block1a26_PORT_A_read_enable</A>, CB1_ram_block1a26_clock_0, , , );
<P><A NAME="CB1_ram_block1a26_clock_0">CB1_ram_block1a26_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a26_PORT_A_data_out">CB1_ram_block1a26_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a26_PORT_A_data_in_reg">CB1_ram_block1a26_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a26_PORT_A_address_reg">CB1_ram_block1a26_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a26_PORT_A_write_enable_reg">CB1_ram_block1a26_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a26_PORT_A_read_enable_reg">CB1_ram_block1a26_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a26_clock_0">CB1_ram_block1a26_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a26">CB1_ram_block1a26</A> = <A HREF="#CB1_ram_block1a26_PORT_A_data_out">CB1_ram_block1a26_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a25 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a25
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a25_PORT_A_data_in">CB1_ram_block1a25_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[25]">SC1_d_writedata[25]</A>;
<P><A NAME="CB1_ram_block1a25_PORT_A_data_in_reg">CB1_ram_block1a25_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a25_PORT_A_data_in">CB1_ram_block1a25_PORT_A_data_in</A>, CB1_ram_block1a25_clock_0, , , );
<P><A NAME="CB1_ram_block1a25_PORT_A_address">CB1_ram_block1a25_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a25_PORT_A_address_reg">CB1_ram_block1a25_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a25_PORT_A_address">CB1_ram_block1a25_PORT_A_address</A>, CB1_ram_block1a25_clock_0, , , );
<P><A NAME="CB1_ram_block1a25_PORT_A_write_enable">CB1_ram_block1a25_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a25_PORT_A_write_enable_reg">CB1_ram_block1a25_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a25_PORT_A_write_enable">CB1_ram_block1a25_PORT_A_write_enable</A>, CB1_ram_block1a25_clock_0, , , );
<P><A NAME="CB1_ram_block1a25_PORT_A_read_enable">CB1_ram_block1a25_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a25_PORT_A_read_enable_reg">CB1_ram_block1a25_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a25_PORT_A_read_enable">CB1_ram_block1a25_PORT_A_read_enable</A>, CB1_ram_block1a25_clock_0, , , );
<P><A NAME="CB1_ram_block1a25_clock_0">CB1_ram_block1a25_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a25_PORT_A_data_out">CB1_ram_block1a25_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a25_PORT_A_data_in_reg">CB1_ram_block1a25_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a25_PORT_A_address_reg">CB1_ram_block1a25_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a25_PORT_A_write_enable_reg">CB1_ram_block1a25_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a25_PORT_A_read_enable_reg">CB1_ram_block1a25_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a25_clock_0">CB1_ram_block1a25_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a25">CB1_ram_block1a25</A> = <A HREF="#CB1_ram_block1a25_PORT_A_data_out">CB1_ram_block1a25_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a28 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a28
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a28_PORT_A_data_in">CB1_ram_block1a28_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[28]">SC1_d_writedata[28]</A>;
<P><A NAME="CB1_ram_block1a28_PORT_A_data_in_reg">CB1_ram_block1a28_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a28_PORT_A_data_in">CB1_ram_block1a28_PORT_A_data_in</A>, CB1_ram_block1a28_clock_0, , , );
<P><A NAME="CB1_ram_block1a28_PORT_A_address">CB1_ram_block1a28_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a28_PORT_A_address_reg">CB1_ram_block1a28_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a28_PORT_A_address">CB1_ram_block1a28_PORT_A_address</A>, CB1_ram_block1a28_clock_0, , , );
<P><A NAME="CB1_ram_block1a28_PORT_A_write_enable">CB1_ram_block1a28_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a28_PORT_A_write_enable_reg">CB1_ram_block1a28_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a28_PORT_A_write_enable">CB1_ram_block1a28_PORT_A_write_enable</A>, CB1_ram_block1a28_clock_0, , , );
<P><A NAME="CB1_ram_block1a28_PORT_A_read_enable">CB1_ram_block1a28_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a28_PORT_A_read_enable_reg">CB1_ram_block1a28_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a28_PORT_A_read_enable">CB1_ram_block1a28_PORT_A_read_enable</A>, CB1_ram_block1a28_clock_0, , , );
<P><A NAME="CB1_ram_block1a28_clock_0">CB1_ram_block1a28_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a28_PORT_A_data_out">CB1_ram_block1a28_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a28_PORT_A_data_in_reg">CB1_ram_block1a28_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a28_PORT_A_address_reg">CB1_ram_block1a28_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a28_PORT_A_write_enable_reg">CB1_ram_block1a28_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a28_PORT_A_read_enable_reg">CB1_ram_block1a28_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a28_clock_0">CB1_ram_block1a28_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a28">CB1_ram_block1a28</A> = <A HREF="#CB1_ram_block1a28_PORT_A_data_out">CB1_ram_block1a28_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a27 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a27
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a27_PORT_A_data_in">CB1_ram_block1a27_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[27]">SC1_d_writedata[27]</A>;
<P><A NAME="CB1_ram_block1a27_PORT_A_data_in_reg">CB1_ram_block1a27_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a27_PORT_A_data_in">CB1_ram_block1a27_PORT_A_data_in</A>, CB1_ram_block1a27_clock_0, , , );
<P><A NAME="CB1_ram_block1a27_PORT_A_address">CB1_ram_block1a27_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a27_PORT_A_address_reg">CB1_ram_block1a27_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a27_PORT_A_address">CB1_ram_block1a27_PORT_A_address</A>, CB1_ram_block1a27_clock_0, , , );
<P><A NAME="CB1_ram_block1a27_PORT_A_write_enable">CB1_ram_block1a27_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a27_PORT_A_write_enable_reg">CB1_ram_block1a27_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a27_PORT_A_write_enable">CB1_ram_block1a27_PORT_A_write_enable</A>, CB1_ram_block1a27_clock_0, , , );
<P><A NAME="CB1_ram_block1a27_PORT_A_read_enable">CB1_ram_block1a27_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a27_PORT_A_read_enable_reg">CB1_ram_block1a27_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a27_PORT_A_read_enable">CB1_ram_block1a27_PORT_A_read_enable</A>, CB1_ram_block1a27_clock_0, , , );
<P><A NAME="CB1_ram_block1a27_clock_0">CB1_ram_block1a27_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a27_PORT_A_data_out">CB1_ram_block1a27_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a27_PORT_A_data_in_reg">CB1_ram_block1a27_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a27_PORT_A_address_reg">CB1_ram_block1a27_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a27_PORT_A_write_enable_reg">CB1_ram_block1a27_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a27_PORT_A_read_enable_reg">CB1_ram_block1a27_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a27_clock_0">CB1_ram_block1a27_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a27">CB1_ram_block1a27</A> = <A HREF="#CB1_ram_block1a27_PORT_A_data_out">CB1_ram_block1a27_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a31 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a31
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a31_PORT_A_data_in">CB1_ram_block1a31_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[31]">SC1_d_writedata[31]</A>;
<P><A NAME="CB1_ram_block1a31_PORT_A_data_in_reg">CB1_ram_block1a31_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a31_PORT_A_data_in">CB1_ram_block1a31_PORT_A_data_in</A>, CB1_ram_block1a31_clock_0, , , );
<P><A NAME="CB1_ram_block1a31_PORT_A_address">CB1_ram_block1a31_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a31_PORT_A_address_reg">CB1_ram_block1a31_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a31_PORT_A_address">CB1_ram_block1a31_PORT_A_address</A>, CB1_ram_block1a31_clock_0, , , );
<P><A NAME="CB1_ram_block1a31_PORT_A_write_enable">CB1_ram_block1a31_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a31_PORT_A_write_enable_reg">CB1_ram_block1a31_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a31_PORT_A_write_enable">CB1_ram_block1a31_PORT_A_write_enable</A>, CB1_ram_block1a31_clock_0, , , );
<P><A NAME="CB1_ram_block1a31_PORT_A_read_enable">CB1_ram_block1a31_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a31_PORT_A_read_enable_reg">CB1_ram_block1a31_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a31_PORT_A_read_enable">CB1_ram_block1a31_PORT_A_read_enable</A>, CB1_ram_block1a31_clock_0, , , );
<P><A NAME="CB1_ram_block1a31_clock_0">CB1_ram_block1a31_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a31_PORT_A_data_out">CB1_ram_block1a31_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a31_PORT_A_data_in_reg">CB1_ram_block1a31_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a31_PORT_A_address_reg">CB1_ram_block1a31_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a31_PORT_A_write_enable_reg">CB1_ram_block1a31_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a31_PORT_A_read_enable_reg">CB1_ram_block1a31_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a31_clock_0">CB1_ram_block1a31_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a31">CB1_ram_block1a31</A> = <A HREF="#CB1_ram_block1a31_PORT_A_data_out">CB1_ram_block1a31_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a30 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a30
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a30_PORT_A_data_in">CB1_ram_block1a30_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[30]">SC1_d_writedata[30]</A>;
<P><A NAME="CB1_ram_block1a30_PORT_A_data_in_reg">CB1_ram_block1a30_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a30_PORT_A_data_in">CB1_ram_block1a30_PORT_A_data_in</A>, CB1_ram_block1a30_clock_0, , , );
<P><A NAME="CB1_ram_block1a30_PORT_A_address">CB1_ram_block1a30_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a30_PORT_A_address_reg">CB1_ram_block1a30_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a30_PORT_A_address">CB1_ram_block1a30_PORT_A_address</A>, CB1_ram_block1a30_clock_0, , , );
<P><A NAME="CB1_ram_block1a30_PORT_A_write_enable">CB1_ram_block1a30_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a30_PORT_A_write_enable_reg">CB1_ram_block1a30_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a30_PORT_A_write_enable">CB1_ram_block1a30_PORT_A_write_enable</A>, CB1_ram_block1a30_clock_0, , , );
<P><A NAME="CB1_ram_block1a30_PORT_A_read_enable">CB1_ram_block1a30_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a30_PORT_A_read_enable_reg">CB1_ram_block1a30_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a30_PORT_A_read_enable">CB1_ram_block1a30_PORT_A_read_enable</A>, CB1_ram_block1a30_clock_0, , , );
<P><A NAME="CB1_ram_block1a30_clock_0">CB1_ram_block1a30_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a30_PORT_A_data_out">CB1_ram_block1a30_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a30_PORT_A_data_in_reg">CB1_ram_block1a30_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a30_PORT_A_address_reg">CB1_ram_block1a30_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a30_PORT_A_write_enable_reg">CB1_ram_block1a30_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a30_PORT_A_read_enable_reg">CB1_ram_block1a30_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a30_clock_0">CB1_ram_block1a30_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a30">CB1_ram_block1a30</A> = <A HREF="#CB1_ram_block1a30_PORT_A_data_out">CB1_ram_block1a30_PORT_A_data_out</A>[0];


<P> --CB1_ram_block1a29 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a29
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="CB1_ram_block1a29_PORT_A_data_in">CB1_ram_block1a29_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[29]">SC1_d_writedata[29]</A>;
<P><A NAME="CB1_ram_block1a29_PORT_A_data_in_reg">CB1_ram_block1a29_PORT_A_data_in_reg</A> = DFFE(<A HREF="#CB1_ram_block1a29_PORT_A_data_in">CB1_ram_block1a29_PORT_A_data_in</A>, CB1_ram_block1a29_clock_0, , , );
<P><A NAME="CB1_ram_block1a29_PORT_A_address">CB1_ram_block1a29_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="CB1_ram_block1a29_PORT_A_address_reg">CB1_ram_block1a29_PORT_A_address_reg</A> = DFFE(<A HREF="#CB1_ram_block1a29_PORT_A_address">CB1_ram_block1a29_PORT_A_address</A>, CB1_ram_block1a29_clock_0, , , );
<P><A NAME="CB1_ram_block1a29_PORT_A_write_enable">CB1_ram_block1a29_PORT_A_write_enable</A> = <A HREF="#R1L2">R1L2</A>;
<P><A NAME="CB1_ram_block1a29_PORT_A_write_enable_reg">CB1_ram_block1a29_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a29_PORT_A_write_enable">CB1_ram_block1a29_PORT_A_write_enable</A>, CB1_ram_block1a29_clock_0, , , );
<P><A NAME="CB1_ram_block1a29_PORT_A_read_enable">CB1_ram_block1a29_PORT_A_read_enable</A> = VCC;
<P><A NAME="CB1_ram_block1a29_PORT_A_read_enable_reg">CB1_ram_block1a29_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#CB1_ram_block1a29_PORT_A_read_enable">CB1_ram_block1a29_PORT_A_read_enable</A>, CB1_ram_block1a29_clock_0, , , );
<P><A NAME="CB1_ram_block1a29_clock_0">CB1_ram_block1a29_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="CB1_ram_block1a29_PORT_A_data_out">CB1_ram_block1a29_PORT_A_data_out</A> = MEMORY(<A HREF="#CB1_ram_block1a29_PORT_A_data_in_reg">CB1_ram_block1a29_PORT_A_data_in_reg</A>, , <A HREF="#CB1_ram_block1a29_PORT_A_address_reg">CB1_ram_block1a29_PORT_A_address_reg</A>, , <A HREF="#CB1_ram_block1a29_PORT_A_write_enable_reg">CB1_ram_block1a29_PORT_A_write_enable_reg</A>, <A HREF="#CB1_ram_block1a29_PORT_A_read_enable_reg">CB1_ram_block1a29_PORT_A_read_enable_reg</A>, , , , , <A HREF="#CB1_ram_block1a29_clock_0">CB1_ram_block1a29_clock_0</A>, , , , , , , );
<P><A NAME="CB1_ram_block1a29">CB1_ram_block1a29</A> = <A HREF="#CB1_ram_block1a29_PORT_A_data_out">CB1_ram_block1a29_PORT_A_data_out</A>[0];


<P> --ND1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
<P> --register power-up is low

<P><A NAME="ND1_sr[23]">ND1_sr[23]</A> = DFFEAS(<A HREF="#ND1L86">ND1L86</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --AD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[21]">AD1_break_readreg[21]</A> = DFFEAS(<A HREF="#MD1_jdo[21]">MD1_jdo[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[18]">AD1_break_readreg[18]</A> = DFFEAS(<A HREF="#MD1_jdo[18]">MD1_jdo[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --ND1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
<P> --register power-up is low

<P><A NAME="ND1_sr[16]">ND1_sr[16]</A> = DFFEAS(<A HREF="#ND1L87">ND1L87</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --NB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB1_q_b[3]_PORT_A_data_in">NB1_q_b[3]_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>;
<P><A NAME="NB1_q_b[3]_PORT_A_data_in_reg">NB1_q_b[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB1_q_b[3]_PORT_A_data_in">NB1_q_b[3]_PORT_A_data_in</A>, NB1_q_b[3]_clock_0, , , );
<P><A NAME="NB1_q_b[3]_PORT_A_address">NB1_q_b[3]_PORT_A_address</A> = BUS(<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[3]_PORT_A_address_reg">NB1_q_b[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB1_q_b[3]_PORT_A_address">NB1_q_b[3]_PORT_A_address</A>, NB1_q_b[3]_clock_0, , , );
<P><A NAME="NB1_q_b[3]_PORT_B_address">NB1_q_b[3]_PORT_B_address</A> = BUS(<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[3]_PORT_B_address_reg">NB1_q_b[3]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB1_q_b[3]_PORT_B_address">NB1_q_b[3]_PORT_B_address</A>, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
<P><A NAME="NB1_q_b[3]_PORT_A_write_enable">NB1_q_b[3]_PORT_A_write_enable</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[3]_PORT_A_write_enable_reg">NB1_q_b[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[3]_PORT_A_write_enable">NB1_q_b[3]_PORT_A_write_enable</A>, NB1_q_b[3]_clock_0, , , );
<P><A NAME="NB1_q_b[3]_PORT_B_read_enable">NB1_q_b[3]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB1_q_b[3]_PORT_B_read_enable_reg">NB1_q_b[3]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[3]_PORT_B_read_enable">NB1_q_b[3]_PORT_B_read_enable</A>, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
<P><A NAME="NB1_q_b[3]_clock_0">NB1_q_b[3]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[3]_clock_1">NB1_q_b[3]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[3]_clock_enable_0">NB1_q_b[3]_clock_enable_0</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[3]_clock_enable_1">NB1_q_b[3]_clock_enable_1</A> = <A HREF="#T1L83">T1L83</A>;
<P><A NAME="NB1_q_b[3]_PORT_B_data_out">NB1_q_b[3]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB1_q_b[3]_PORT_A_data_in_reg">NB1_q_b[3]_PORT_A_data_in_reg</A>, , <A HREF="#NB1_q_b[3]_PORT_A_address_reg">NB1_q_b[3]_PORT_A_address_reg</A>, <A HREF="#NB1_q_b[3]_PORT_B_address_reg">NB1_q_b[3]_PORT_B_address_reg</A>, <A HREF="#NB1_q_b[3]_PORT_A_write_enable_reg">NB1_q_b[3]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB1_q_b[3]_PORT_B_read_enable_reg">NB1_q_b[3]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB1_q_b[3]_clock_0">NB1_q_b[3]_clock_0</A>, <A HREF="#NB1_q_b[3]_clock_1">NB1_q_b[3]_clock_1</A>, <A HREF="#NB1_q_b[3]_clock_enable_0">NB1_q_b[3]_clock_enable_0</A>, <A HREF="#NB1_q_b[3]_clock_enable_1">NB1_q_b[3]_clock_enable_1</A>, , , , );
<P><A NAME="NB1_q_b[3]">NB1_q_b[3]</A> = <A HREF="#NB1_q_b[3]_PORT_B_data_out">NB1_q_b[3]_PORT_B_data_out</A>[0];


<P> --DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
<P> --register power-up is low

<P><A NAME="DB1_count[3]">DB1_count[3]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_count[2]">DB1_count[2]</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --ND1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
<P> --register power-up is low

<P><A NAME="ND1_sr[24]">ND1_sr[24]</A> = DFFEAS(<A HREF="#ND1L88">ND1L88</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  , <A HREF="#ND1L37">ND1L37</A>,  );


<P> --ND1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
<P> --register power-up is low

<P><A NAME="ND1_sr[8]">ND1_sr[8]</A> = DFFEAS(<A HREF="#ND1L89">ND1L89</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --AD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[6]">AD1_break_readreg[6]</A> = DFFEAS(<A HREF="#MD1_jdo[6]">MD1_jdo[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[22]">AD1_break_readreg[22]</A> = DFFEAS(<A HREF="#MD1_jdo[22]">MD1_jdo[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --ND1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
<P> --register power-up is low

<P><A NAME="ND1_sr[14]">ND1_sr[14]</A> = DFFEAS(<A HREF="#ND1L90">ND1L90</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --ND1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
<P> --register power-up is low

<P><A NAME="ND1_sr[10]">ND1_sr[10]</A> = DFFEAS(<A HREF="#ND1L93">ND1L93</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --ND1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
<P> --register power-up is low

<P><A NAME="ND1_sr[12]">ND1_sr[12]</A> = DFFEAS(<A HREF="#ND1L94">ND1L94</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --ND1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
<P> --register power-up is low

<P><A NAME="ND1_sr[11]">ND1_sr[11]</A> = DFFEAS(<A HREF="#ND1L95">ND1L95</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --ND1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
<P> --register power-up is low

<P><A NAME="ND1_sr[9]">ND1_sr[9]</A> = DFFEAS(<A HREF="#ND1L96">ND1L96</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --ND1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
<P> --register power-up is low

<P><A NAME="ND1_sr[13]">ND1_sr[13]</A> = DFFEAS(<A HREF="#ND1L97">ND1L97</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L15">ND1L15</A>,  ,  , <A HREF="#ND1L14">ND1L14</A>,  );


<P> --AD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[15]">AD1_break_readreg[15]</A> = DFFEAS(<A HREF="#MD1_jdo[15]">MD1_jdo[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --NB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB1_q_b[4]_PORT_A_data_in">NB1_q_b[4]_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>;
<P><A NAME="NB1_q_b[4]_PORT_A_data_in_reg">NB1_q_b[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB1_q_b[4]_PORT_A_data_in">NB1_q_b[4]_PORT_A_data_in</A>, NB1_q_b[4]_clock_0, , , );
<P><A NAME="NB1_q_b[4]_PORT_A_address">NB1_q_b[4]_PORT_A_address</A> = BUS(<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[4]_PORT_A_address_reg">NB1_q_b[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB1_q_b[4]_PORT_A_address">NB1_q_b[4]_PORT_A_address</A>, NB1_q_b[4]_clock_0, , , );
<P><A NAME="NB1_q_b[4]_PORT_B_address">NB1_q_b[4]_PORT_B_address</A> = BUS(<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[4]_PORT_B_address_reg">NB1_q_b[4]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB1_q_b[4]_PORT_B_address">NB1_q_b[4]_PORT_B_address</A>, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
<P><A NAME="NB1_q_b[4]_PORT_A_write_enable">NB1_q_b[4]_PORT_A_write_enable</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[4]_PORT_A_write_enable_reg">NB1_q_b[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[4]_PORT_A_write_enable">NB1_q_b[4]_PORT_A_write_enable</A>, NB1_q_b[4]_clock_0, , , );
<P><A NAME="NB1_q_b[4]_PORT_B_read_enable">NB1_q_b[4]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB1_q_b[4]_PORT_B_read_enable_reg">NB1_q_b[4]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[4]_PORT_B_read_enable">NB1_q_b[4]_PORT_B_read_enable</A>, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
<P><A NAME="NB1_q_b[4]_clock_0">NB1_q_b[4]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[4]_clock_1">NB1_q_b[4]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[4]_clock_enable_0">NB1_q_b[4]_clock_enable_0</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[4]_clock_enable_1">NB1_q_b[4]_clock_enable_1</A> = <A HREF="#T1L83">T1L83</A>;
<P><A NAME="NB1_q_b[4]_PORT_B_data_out">NB1_q_b[4]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB1_q_b[4]_PORT_A_data_in_reg">NB1_q_b[4]_PORT_A_data_in_reg</A>, , <A HREF="#NB1_q_b[4]_PORT_A_address_reg">NB1_q_b[4]_PORT_A_address_reg</A>, <A HREF="#NB1_q_b[4]_PORT_B_address_reg">NB1_q_b[4]_PORT_B_address_reg</A>, <A HREF="#NB1_q_b[4]_PORT_A_write_enable_reg">NB1_q_b[4]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB1_q_b[4]_PORT_B_read_enable_reg">NB1_q_b[4]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB1_q_b[4]_clock_0">NB1_q_b[4]_clock_0</A>, <A HREF="#NB1_q_b[4]_clock_1">NB1_q_b[4]_clock_1</A>, <A HREF="#NB1_q_b[4]_clock_enable_0">NB1_q_b[4]_clock_enable_0</A>, <A HREF="#NB1_q_b[4]_clock_enable_1">NB1_q_b[4]_clock_enable_1</A>, , , , );
<P><A NAME="NB1_q_b[4]">NB1_q_b[4]</A> = <A HREF="#NB1_q_b[4]_PORT_B_data_out">NB1_q_b[4]_PORT_B_data_out</A>[0];


<P> --NB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB1_q_b[5]_PORT_A_data_in">NB1_q_b[5]_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>;
<P><A NAME="NB1_q_b[5]_PORT_A_data_in_reg">NB1_q_b[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB1_q_b[5]_PORT_A_data_in">NB1_q_b[5]_PORT_A_data_in</A>, NB1_q_b[5]_clock_0, , , );
<P><A NAME="NB1_q_b[5]_PORT_A_address">NB1_q_b[5]_PORT_A_address</A> = BUS(<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[5]_PORT_A_address_reg">NB1_q_b[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB1_q_b[5]_PORT_A_address">NB1_q_b[5]_PORT_A_address</A>, NB1_q_b[5]_clock_0, , , );
<P><A NAME="NB1_q_b[5]_PORT_B_address">NB1_q_b[5]_PORT_B_address</A> = BUS(<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[5]_PORT_B_address_reg">NB1_q_b[5]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB1_q_b[5]_PORT_B_address">NB1_q_b[5]_PORT_B_address</A>, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
<P><A NAME="NB1_q_b[5]_PORT_A_write_enable">NB1_q_b[5]_PORT_A_write_enable</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[5]_PORT_A_write_enable_reg">NB1_q_b[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[5]_PORT_A_write_enable">NB1_q_b[5]_PORT_A_write_enable</A>, NB1_q_b[5]_clock_0, , , );
<P><A NAME="NB1_q_b[5]_PORT_B_read_enable">NB1_q_b[5]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB1_q_b[5]_PORT_B_read_enable_reg">NB1_q_b[5]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[5]_PORT_B_read_enable">NB1_q_b[5]_PORT_B_read_enable</A>, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
<P><A NAME="NB1_q_b[5]_clock_0">NB1_q_b[5]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[5]_clock_1">NB1_q_b[5]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[5]_clock_enable_0">NB1_q_b[5]_clock_enable_0</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[5]_clock_enable_1">NB1_q_b[5]_clock_enable_1</A> = <A HREF="#T1L83">T1L83</A>;
<P><A NAME="NB1_q_b[5]_PORT_B_data_out">NB1_q_b[5]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB1_q_b[5]_PORT_A_data_in_reg">NB1_q_b[5]_PORT_A_data_in_reg</A>, , <A HREF="#NB1_q_b[5]_PORT_A_address_reg">NB1_q_b[5]_PORT_A_address_reg</A>, <A HREF="#NB1_q_b[5]_PORT_B_address_reg">NB1_q_b[5]_PORT_B_address_reg</A>, <A HREF="#NB1_q_b[5]_PORT_A_write_enable_reg">NB1_q_b[5]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB1_q_b[5]_PORT_B_read_enable_reg">NB1_q_b[5]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB1_q_b[5]_clock_0">NB1_q_b[5]_clock_0</A>, <A HREF="#NB1_q_b[5]_clock_1">NB1_q_b[5]_clock_1</A>, <A HREF="#NB1_q_b[5]_clock_enable_0">NB1_q_b[5]_clock_enable_0</A>, <A HREF="#NB1_q_b[5]_clock_enable_1">NB1_q_b[5]_clock_enable_1</A>, , , , );
<P><A NAME="NB1_q_b[5]">NB1_q_b[5]</A> = <A HREF="#NB1_q_b[5]_PORT_B_data_out">NB1_q_b[5]_PORT_B_data_out</A>[0];


<P> --NB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB1_q_b[6]_PORT_A_data_in">NB1_q_b[6]_PORT_A_data_in</A> = <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>;
<P><A NAME="NB1_q_b[6]_PORT_A_data_in_reg">NB1_q_b[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB1_q_b[6]_PORT_A_data_in">NB1_q_b[6]_PORT_A_data_in</A>, NB1_q_b[6]_clock_0, , , );
<P><A NAME="NB1_q_b[6]_PORT_A_address">NB1_q_b[6]_PORT_A_address</A> = BUS(<A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[6]_PORT_A_address_reg">NB1_q_b[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB1_q_b[6]_PORT_A_address">NB1_q_b[6]_PORT_A_address</A>, NB1_q_b[6]_clock_0, , , );
<P><A NAME="NB1_q_b[6]_PORT_B_address">NB1_q_b[6]_PORT_B_address</A> = BUS(<A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>);
<P><A NAME="NB1_q_b[6]_PORT_B_address_reg">NB1_q_b[6]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB1_q_b[6]_PORT_B_address">NB1_q_b[6]_PORT_B_address</A>, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
<P><A NAME="NB1_q_b[6]_PORT_A_write_enable">NB1_q_b[6]_PORT_A_write_enable</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[6]_PORT_A_write_enable_reg">NB1_q_b[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[6]_PORT_A_write_enable">NB1_q_b[6]_PORT_A_write_enable</A>, NB1_q_b[6]_clock_0, , , );
<P><A NAME="NB1_q_b[6]_PORT_B_read_enable">NB1_q_b[6]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB1_q_b[6]_PORT_B_read_enable_reg">NB1_q_b[6]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB1_q_b[6]_PORT_B_read_enable">NB1_q_b[6]_PORT_B_read_enable</A>, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
<P><A NAME="NB1_q_b[6]_clock_0">NB1_q_b[6]_clock_0</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[6]_clock_1">NB1_q_b[6]_clock_1</A> = <A HREF="#CLOCK_50">CLOCK_50</A>;
<P><A NAME="NB1_q_b[6]_clock_enable_0">NB1_q_b[6]_clock_enable_0</A> = <A HREF="#T1_fifo_wr">T1_fifo_wr</A>;
<P><A NAME="NB1_q_b[6]_clock_enable_1">NB1_q_b[6]_clock_enable_1</A> = <A HREF="#T1L83">T1L83</A>;
<P><A NAME="NB1_q_b[6]_PORT_B_data_out">NB1_q_b[6]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB1_q_b[6]_PORT_A_data_in_reg">NB1_q_b[6]_PORT_A_data_in_reg</A>, , <A HREF="#NB1_q_b[6]_PORT_A_address_reg">NB1_q_b[6]_PORT_A_address_reg</A>, <A HREF="#NB1_q_b[6]_PORT_B_address_reg">NB1_q_b[6]_PORT_B_address_reg</A>, <A HREF="#NB1_q_b[6]_PORT_A_write_enable_reg">NB1_q_b[6]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB1_q_b[6]_PORT_B_read_enable_reg">NB1_q_b[6]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB1_q_b[6]_clock_0">NB1_q_b[6]_clock_0</A>, <A HREF="#NB1_q_b[6]_clock_1">NB1_q_b[6]_clock_1</A>, <A HREF="#NB1_q_b[6]_clock_enable_0">NB1_q_b[6]_clock_enable_0</A>, <A HREF="#NB1_q_b[6]_clock_enable_1">NB1_q_b[6]_clock_enable_1</A>, , , , );
<P><A NAME="NB1_q_b[6]">NB1_q_b[6]</A> = <A HREF="#NB1_q_b[6]_PORT_B_data_out">NB1_q_b[6]_PORT_B_data_out</A>[0];


<P> --DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
<P> --register power-up is low

<P><A NAME="DB1_count[2]">DB1_count[2]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#A1L3">A1L3</A>, !<A HREF="#A1L9">A1L9</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --AD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[23]">AD1_break_readreg[23]</A> = DFFEAS(<A HREF="#MD1_jdo[23]">MD1_jdo[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[7]">AD1_break_readreg[7]</A> = DFFEAS(<A HREF="#MD1_jdo[7]">MD1_jdo[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[13]">AD1_break_readreg[13]</A> = DFFEAS(<A HREF="#MD1_jdo[13]">MD1_jdo[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[14]">AD1_break_readreg[14]</A> = DFFEAS(<A HREF="#MD1_jdo[14]">MD1_jdo[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[9]">AD1_break_readreg[9]</A> = DFFEAS(<A HREF="#MD1_jdo[9]">MD1_jdo[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[11]">AD1_break_readreg[11]</A> = DFFEAS(<A HREF="#MD1_jdo[11]">MD1_jdo[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[10]">AD1_break_readreg[10]</A> = DFFEAS(<A HREF="#MD1_jdo[10]">MD1_jdo[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[8]">AD1_break_readreg[8]</A> = DFFEAS(<A HREF="#MD1_jdo[8]">MD1_jdo[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --AD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
<P> --register power-up is low

<P><A NAME="AD1_break_readreg[12]">AD1_break_readreg[12]</A> = DFFEAS(<A HREF="#MD1_jdo[12]">MD1_jdo[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#AD1L7">AD1L7</A>,  ,  , <A HREF="#AD1L8">AD1L8</A>,  );


<P> --KD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
<P><A NAME="KD1L88">KD1L88</A> = ( !<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (!<A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A> & (!<A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A> & (<A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A>)))) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & ((((<A HREF="#MD1_jdo[32]">MD1_jdo[32]</A>))))) ) ) # ( <A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (<A HREF="#WD1_q_a[29]">WD1_q_a[29]</A>)) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & ((<A HREF="#MD1_jdo[32]">MD1_jdo[32]</A>))))) ) );


<P> --KD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
<P><A NAME="KD1L92">KD1L92</A> = ( !<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (!<A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A> & (<A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A> & (!<A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A>)))) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & ((((<A HREF="#MD1_jdo[21]">MD1_jdo[21]</A>))))) ) ) # ( <A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (<A HREF="#WD1_q_a[18]">WD1_q_a[18]</A>)) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & ((<A HREF="#MD1_jdo[21]">MD1_jdo[21]</A>))))) ) );


<P> --KD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15
<P><A NAME="KD1L96">KD1L96</A> = ( !<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (<A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A> & (<A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A> & (!<A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A>)))) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & ((((<A HREF="#MD1_jdo[11]">MD1_jdo[11]</A>))))) ) ) # ( <A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (<A HREF="#WD1_q_a[8]">WD1_q_a[8]</A>)) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & ((<A HREF="#MD1_jdo[11]">MD1_jdo[11]</A>))))) ) );


<P> --KD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19
<P><A NAME="KD1L100">KD1L100</A> = ( !<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (!<A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A> & (!<A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A> & (!<A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A>)))) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & ((((<A HREF="#MD1_jdo[8]">MD1_jdo[8]</A>))))) ) ) # ( <A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (<A HREF="#WD1_q_a[5]">WD1_q_a[5]</A>)) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & ((<A HREF="#MD1_jdo[8]">MD1_jdo[8]</A>))))) ) );


<P> --SC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~16
<P><A NAME="SC1L931">SC1L931</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[23]">XD1_q_a[23]</A>)))) # (<A HREF="#SC1L930">SC1L930</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[23]">XD1_q_a[23]</A>)))) # (<A HREF="#SC1L930">SC1L930</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte3_data[7]">SC1_av_ld_byte3_data[7]</A>))))) ) );


<P> --SC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~20
<P><A NAME="SC1L910">SC1L910</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[18]">XD1_q_a[18]</A>)))) # (<A HREF="#SC1L909">SC1L909</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[18]">XD1_q_a[18]</A>)))) # (<A HREF="#SC1L909">SC1L909</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A>))))) ) );


<P> --SC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~24
<P><A NAME="SC1L920">SC1L920</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[20]">XD1_q_a[20]</A>)))) # (<A HREF="#SC1L919">SC1L919</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[20]">XD1_q_a[20]</A>)))) # (<A HREF="#SC1L919">SC1L919</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte3_data[4]">SC1_av_ld_byte3_data[4]</A>))))) ) );


<P> --SC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~28
<P><A NAME="SC1L915">SC1L915</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[19]">XD1_q_a[19]</A>)))) # (<A HREF="#SC1L914">SC1L914</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[19]">XD1_q_a[19]</A>)))) # (<A HREF="#SC1L914">SC1L914</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte3_data[3]">SC1_av_ld_byte3_data[3]</A>))))) ) );


<P> --SC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~12
<P><A NAME="SC1L890">SC1L890</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[15]">XD1_q_a[15]</A>)))) # (<A HREF="#SC1L889">SC1L889</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[15]">XD1_q_a[15]</A>)))) # (<A HREF="#SC1L889">SC1L889</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte2_data[7]">SC1_av_ld_byte2_data[7]</A>))))) ) );


<P> --SC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~16
<P><A NAME="SC1L869">SC1L869</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[10]">XD1_q_a[10]</A>)))) # (<A HREF="#SC1L868">SC1L868</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[10]">XD1_q_a[10]</A>)))) # (<A HREF="#SC1L868">SC1L868</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte2_data[2]">SC1_av_ld_byte2_data[2]</A>))))) ) );


<P> --SC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~20
<P><A NAME="SC1L864">SC1L864</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[9]">XD1_q_a[9]</A>)))) # (<A HREF="#SC1L863">SC1L863</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[9]">XD1_q_a[9]</A>)))) # (<A HREF="#SC1L863">SC1L863</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte2_data[1]">SC1_av_ld_byte2_data[1]</A>))))) ) );


<P> --SC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~24
<P><A NAME="SC1L879">SC1L879</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[12]">XD1_q_a[12]</A>)))) # (<A HREF="#SC1L878">SC1L878</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[12]">XD1_q_a[12]</A>)))) # (<A HREF="#SC1L878">SC1L878</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte2_data[4]">SC1_av_ld_byte2_data[4]</A>))))) ) );


<P> --SC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28
<P><A NAME="SC1L874">SC1L874</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[11]">XD1_q_a[11]</A>)))) # (<A HREF="#SC1L873">SC1L873</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[11]">XD1_q_a[11]</A>)))) # (<A HREF="#SC1L873">SC1L873</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A>))))) ) );


<P> --SC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
<P><A NAME="SC1L772">SC1L772</A> = ( !<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & ( (!<A HREF="#SC1L586">SC1L586</A> & (<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A>)) # (<A HREF="#SC1L586">SC1L586</A> & ((!<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & (<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A>)) # (<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & ((!<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & ((<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>))) # (<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & (<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A>)))))) ) ) # ( <A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & ( (((<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>))) ) );


<P> --SC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~32
<P><A NAME="SC1L859">SC1L859</A> = ( !<A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[8]">XD1_q_a[8]</A>)))) # (<A HREF="#SC1L858">SC1L858</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L829">SC1L829</A>))))) ) ) # ( <A HREF="#SC1L652">SC1L652</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[8]">XD1_q_a[8]</A>)))) # (<A HREF="#SC1L858">SC1L858</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte2_data[0]">SC1_av_ld_byte2_data[0]</A>))))) ) );


<P> --VC1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
<P><A NAME="VC1L89">VC1L89</A> = ( !<A HREF="#VC1_write">VC1_write</A> & ( (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & (!<A HREF="#AC1_write_accepted">AC1_write_accepted</A> & (<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & (<A HREF="#SC1_d_write">SC1_d_write</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)))) ) ) # ( <A HREF="#VC1_write">VC1_write</A> & ( (((<A HREF="#KD1_waitrequest">KD1_waitrequest</A>))) ) );


<P> --SC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
<P><A NAME="SC1L732">SC1L732</A> = ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & <A HREF="#SC1L540">SC1L540</A>)))) ) ) # ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & <A HREF="#SC1L540">SC1L540</A>)))) ) );


<P> --DB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
<P><A NAME="DB1L45">DB1L45</A> = AMPP_FUNCTION(!<A HREF="#A1L4">A1L4</A>, !<A HREF="#A1L14">A1L14</A>, !<A HREF="#A1L7">A1L7</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#A1L12">A1L12</A>, !<A HREF="#A1L5">A1L5</A>);


<P> --SC1L787 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
<P><A NAME="SC1L787">SC1L787</A> = ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ((<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A>))) # (<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_cmp_result">SC1_W_cmp_result</A>))))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte0_data[0]">SC1_av_ld_byte0_data[0]</A>)))) ) ) # ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ((<A HREF="#SC1_W_control_rd_data[0]">SC1_W_control_rd_data[0]</A>))) # (<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_cmp_result">SC1_W_cmp_result</A>))))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte0_data[0]">SC1_av_ld_byte0_data[0]</A>)))) ) );


<P> --KEY[2] is KEY[2]
<P><A NAME="KEY[2]">KEY[2]</A> = INPUT();


<P> --KEY[3] is KEY[3]
<P><A NAME="KEY[3]">KEY[3]</A> = INPUT();


<P> --SW[0] is SW[0]
<P><A NAME="SW[0]">SW[0]</A> = INPUT();


<P> --SW[1] is SW[1]
<P><A NAME="SW[1]">SW[1]</A> = INPUT();


<P> --SW[2] is SW[2]
<P><A NAME="SW[2]">SW[2]</A> = INPUT();


<P> --SW[3] is SW[3]
<P><A NAME="SW[3]">SW[3]</A> = INPUT();


<P> --SW[4] is SW[4]
<P><A NAME="SW[4]">SW[4]</A> = INPUT();


<P> --SW[5] is SW[5]
<P><A NAME="SW[5]">SW[5]</A> = INPUT();


<P> --SW[6] is SW[6]
<P><A NAME="SW[6]">SW[6]</A> = INPUT();


<P> --SW[7] is SW[7]
<P><A NAME="SW[7]">SW[7]</A> = INPUT();


<P> --SW[8] is SW[8]
<P><A NAME="SW[8]">SW[8]</A> = INPUT();


<P> --SW[9] is SW[9]
<P><A NAME="SW[9]">SW[9]</A> = INPUT();


<P> --LEDR[0] is LEDR[0]
<P><A NAME="LEDR[0]">LEDR[0]</A> = OUTPUT(<A HREF="#V1_data_out[0]">V1_data_out[0]</A>);


<P> --LEDR[1] is LEDR[1]
<P><A NAME="LEDR[1]">LEDR[1]</A> = OUTPUT(<A HREF="#V1_data_out[1]">V1_data_out[1]</A>);


<P> --LEDR[2] is LEDR[2]
<P><A NAME="LEDR[2]">LEDR[2]</A> = OUTPUT(<A HREF="#V1_data_out[2]">V1_data_out[2]</A>);


<P> --LEDR[3] is LEDR[3]
<P><A NAME="LEDR[3]">LEDR[3]</A> = OUTPUT(<A HREF="#V1_data_out[3]">V1_data_out[3]</A>);


<P> --LEDR[4] is LEDR[4]
<P><A NAME="LEDR[4]">LEDR[4]</A> = OUTPUT(<A HREF="#V1_data_out[4]">V1_data_out[4]</A>);


<P> --LEDR[5] is LEDR[5]
<P><A NAME="LEDR[5]">LEDR[5]</A> = OUTPUT(<A HREF="#V1_data_out[5]">V1_data_out[5]</A>);


<P> --LEDR[6] is LEDR[6]
<P><A NAME="LEDR[6]">LEDR[6]</A> = OUTPUT(<A HREF="#V1_data_out[6]">V1_data_out[6]</A>);


<P> --LEDR[7] is LEDR[7]
<P><A NAME="LEDR[7]">LEDR[7]</A> = OUTPUT(<A HREF="#V1_data_out[7]">V1_data_out[7]</A>);


<P> --GPIO0 is GPIO0
<P><A NAME="GPIO0">GPIO0</A> = OUTPUT(<A HREF="#A1L76">A1L76</A>);


<P> --A1L8 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
<P><A NAME="A1L8">A1L8</A> = INPUT();


<P> --A1L13 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
<P><A NAME="A1L13">A1L13</A> = OUTPUT(<A HREF="#DB1_adapted_tdo">DB1_adapted_tdo</A>);


<P> --A1L6 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
<P><A NAME="A1L6">A1L6</A> = OUTPUT(<A HREF="#A1L5">A1L5</A>);


<P> --A1L38 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
<P><A NAME="A1L38">A1L38</A> = INPUT();


<P> --A1L34 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
<P><A NAME="A1L34">A1L34</A> = INPUT();


<P> --A1L31 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
<P><A NAME="A1L31">A1L31</A> = INPUT();


<P> --A1L23 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
<P><A NAME="A1L23">A1L23</A> = INPUT();


<P> --A1L27 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
<P><A NAME="A1L27">A1L27</A> = INPUT();


<P> --A1L25 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
<P><A NAME="A1L25">A1L25</A> = INPUT();


<P> --A1L33 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
<P><A NAME="A1L33">A1L33</A> = INPUT();


<P> --A1L22 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
<P><A NAME="A1L22">A1L22</A> = INPUT();


<P> --A1L32 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
<P><A NAME="A1L32">A1L32</A> = INPUT();


<P> --A1L24 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
<P><A NAME="A1L24">A1L24</A> = INPUT();


<P> --A1L28 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
<P><A NAME="A1L28">A1L28</A> = INPUT();


<P> --A1L26 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
<P><A NAME="A1L26">A1L26</A> = INPUT();


<P> --A1L36 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
<P><A NAME="A1L36">A1L36</A> = INPUT();


<P> --A1L15 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
<P><A NAME="A1L15">A1L15</A> = INPUT();


<P> --A1L40 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
<P><A NAME="A1L40">A1L40</A> = OUTPUT(<A HREF="#ND1_sr[0]">ND1_sr[0]</A>);


<P> --A1L19 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
<P><A NAME="A1L19">A1L19</A> = OUTPUT(<A HREF="#ND1_ir_out[0]">ND1_ir_out[0]</A>);


<P> --A1L20 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
<P><A NAME="A1L20">A1L20</A> = OUTPUT(<A HREF="#ND1_ir_out[1]">ND1_ir_out[1]</A>);


<P> --V1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0]
<P> --register power-up is low

<P><A NAME="V1_data_out[0]">V1_data_out[0]</A> = DFFEAS(<A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1]
<P> --register power-up is low

<P><A NAME="V1_data_out[1]">V1_data_out[1]</A> = DFFEAS(<A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2]
<P> --register power-up is low

<P><A NAME="V1_data_out[2]">V1_data_out[2]</A> = DFFEAS(<A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3]
<P> --register power-up is low

<P><A NAME="V1_data_out[3]">V1_data_out[3]</A> = DFFEAS(<A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4]
<P> --register power-up is low

<P><A NAME="V1_data_out[4]">V1_data_out[4]</A> = DFFEAS(<A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5]
<P> --register power-up is low

<P><A NAME="V1_data_out[5]">V1_data_out[5]</A> = DFFEAS(<A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6]
<P> --register power-up is low

<P><A NAME="V1_data_out[6]">V1_data_out[6]</A> = DFFEAS(<A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7]
<P> --register power-up is low

<P><A NAME="V1_data_out[7]">V1_data_out[7]</A> = DFFEAS(<A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
<P> --register power-up is low

<P><A NAME="DB1_adapted_tdo">DB1_adapted_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_td_shift[0]">DB1_td_shift[0]</A>, !<A HREF="#A1L3">A1L3</A>);


<P> --A1L5 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
<P><A NAME="A1L5">A1L5</A> = INPUT();


<P> --ND1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
<P> --register power-up is low

<P><A NAME="ND1_sr[0]">ND1_sr[0]</A> = DFFEAS(<A HREF="#ND1L56">ND1L56</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
<P> --register power-up is low

<P><A NAME="ND1_ir_out[0]">ND1_ir_out[0]</A> = DFFEAS(<A HREF="#QD3_dreg[0]">QD3_dreg[0]</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
<P> --register power-up is low

<P><A NAME="ND1_ir_out[1]">ND1_ir_out[1]</A> = DFFEAS(<A HREF="#QD2_dreg[0]">QD2_dreg[0]</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[0]">SC1_d_writedata[0]</A> = DFFEAS(<A HREF="#XC2_q_b[0]">XC2_q_b[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CLOCK_50 is CLOCK_50
<P><A NAME="CLOCK_50">CLOCK_50</A> = INPUT();


<P> --YD3_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
<P> --register power-up is low

<P><A NAME="YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A> = DFFEAS(<A HREF="#YD3_altera_reset_synchronizer_int_chain[0]">YD3_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#key0_d3[0]">key0_d3[0]</A>,  ,  ,  ,  ,  ,  );


<P> --YB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#YB6L17">YB6L17</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --YB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#YB6L18">YB6L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --XB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="XB6_mem_used[1]">XB6_mem_used[1]</A> = DFFEAS(<A HREF="#XB6L5">XB6L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
<P><A NAME="BC1L3">BC1L3</A> = ( !<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> & ( !<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & ( (!<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & (!<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & (!<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>))) ) ) );


<P> --BC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1
<P><A NAME="BC1L4">BC1L4</A> = (!<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & (<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (!<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & !<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>)));


<P> --V1L1 is nios_system:u0|nios_system_leds:leds|always0~0
<P><A NAME="V1L1">V1L1</A> = ( <A HREF="#BC1L4">BC1L4</A> & ( (!<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & (!<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & (!<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & <A HREF="#BC1L3">BC1L3</A>))) ) );


<P> --DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
<P> --register power-up is low

<P><A NAME="DB1_rst1">DB1_rst1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, GND, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --SC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
<P> --register power-up is low

<P><A NAME="SC1_d_write">SC1_d_write</A> = DFFEAS(<A HREF="#SC1_E_st_stall">SC1_E_st_stall</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
<P> --register power-up is low

<P><A NAME="AC1_write_accepted">AC1_write_accepted</A> = DFFEAS(<A HREF="#AC1L11">AC1L11</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1L2 is nios_system:u0|nios_system_leds:leds|always0~1
<P><A NAME="V1L2">V1L2</A> = (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1_write_accepted">AC1_write_accepted</A>));


<P> --V1L3 is nios_system:u0|nios_system_leds:leds|always0~2
<P><A NAME="V1L3">V1L3</A> = ( <A HREF="#V1L1">V1L1</A> & ( <A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & (!<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>))) ) ) );


<P> --SC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[1]">SC1_d_writedata[1]</A> = DFFEAS(<A HREF="#XC2_q_b[1]">XC2_q_b[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[2]">SC1_d_writedata[2]</A> = DFFEAS(<A HREF="#XC2_q_b[2]">XC2_q_b[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[3]">SC1_d_writedata[3]</A> = DFFEAS(<A HREF="#XC2_q_b[3]">XC2_q_b[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[4]">SC1_d_writedata[4]</A> = DFFEAS(<A HREF="#XC2_q_b[4]">XC2_q_b[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[5]">SC1_d_writedata[5]</A> = DFFEAS(<A HREF="#XC2_q_b[5]">XC2_q_b[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[6]">SC1_d_writedata[6]</A> = DFFEAS(<A HREF="#XC2_q_b[6]">XC2_q_b[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[7]">SC1_d_writedata[7]</A> = DFFEAS(<A HREF="#XC2_q_b[7]">XC2_q_b[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --A1L11 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
<P><A NAME="A1L11">A1L11</A> = INPUT();


<P> --A1L3 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
<P><A NAME="A1L3">A1L3</A> = INPUT();


<P> --A1L30 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
<P><A NAME="A1L30">A1L30</A> = INPUT();


<P> --A1L41 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
<P><A NAME="A1L41">A1L41</A> = INPUT();


<P> --A1L16 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
<P><A NAME="A1L16">A1L16</A> = INPUT();


<P> --LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
<P><A NAME="LD1L2">LD1L2</A> = (<A HREF="#A1L30">A1L30</A> & (!<A HREF="#A1L41">A1L41</A> & <A HREF="#A1L16">A1L16</A>));


<P> --A1L21 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
<P><A NAME="A1L21">A1L21</A> = INPUT();


<P> --ND1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
<P><A NAME="ND1L54">ND1L54</A> = (<A HREF="#ND1_sr[0]">ND1_sr[0]</A> & (((!<A HREF="#A1L16">A1L16</A>) # (!<A HREF="#A1L21">A1L21</A>)) # (<A HREF="#A1L41">A1L41</A>)));


<P> --QD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
<P> --register power-up is low

<P><A NAME="QD3_dreg[0]">QD3_dreg[0]</A> = DFFEAS(<A HREF="#QD3_din_s1">QD3_din_s1</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --A1L17 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
<P><A NAME="A1L17">A1L17</A> = INPUT();


<P> --A1L18 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
<P><A NAME="A1L18">A1L18</A> = INPUT();


<P> --ND1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
<P><A NAME="ND1L55">ND1L55</A> = ( !<A HREF="#A1L17">A1L17</A> & ( !<A HREF="#A1L18">A1L18</A> & ( (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & (<A HREF="#A1L21">A1L21</A> & <A HREF="#QD3_dreg[0]">QD3_dreg[0]</A>))) ) ) );


<P> --ND1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
<P> --register power-up is low

<P><A NAME="ND1_DRsize.000">ND1_DRsize.000</A> = DFFEAS(VCC, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#LD1_virtual_state_uir">LD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --A1L39 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
<P><A NAME="A1L39">A1L39</A> = INPUT();


<P> --ND1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
<P><A NAME="ND1L56">ND1L56</A> = ( <A HREF="#ND1_DRsize.000">ND1_DRsize.000</A> & ( <A HREF="#A1L39">A1L39</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1L55">ND1L55</A>)) # (<A HREF="#ND1L54">ND1L54</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[1]">ND1_sr[1]</A>)))) ) ) ) # ( !<A HREF="#ND1_DRsize.000">ND1_DRsize.000</A> & ( <A HREF="#A1L39">A1L39</A> & ( ((<A HREF="#ND1L55">ND1L55</A>) # (<A HREF="#ND1L54">ND1L54</A>)) # (<A HREF="#LD1L2">LD1L2</A>) ) ) ) # ( <A HREF="#ND1_DRsize.000">ND1_DRsize.000</A> & ( !<A HREF="#A1L39">A1L39</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1L55">ND1L55</A>)) # (<A HREF="#ND1L54">ND1L54</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[1]">ND1_sr[1]</A>)))) ) ) ) # ( !<A HREF="#ND1_DRsize.000">ND1_DRsize.000</A> & ( !<A HREF="#A1L39">A1L39</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((<A HREF="#ND1L55">ND1L55</A>) # (<A HREF="#ND1L54">ND1L54</A>))) ) ) );


<P> --A1L37 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
<P><A NAME="A1L37">A1L37</A> = INPUT();


<P> --QD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
<P> --register power-up is low

<P><A NAME="QD2_dreg[0]">QD2_dreg[0]</A> = DFFEAS(<A HREF="#QD2_din_s1">QD2_din_s1</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Z1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
<P> --register power-up is low

<P><A NAME="Z1_r_sync_rst">Z1_r_sync_rst</A> = DFFEAS(<A HREF="#Z1L1">Z1L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YD3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="YD3_altera_reset_synchronizer_int_chain[0]">YD3_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#YD3_altera_reset_synchronizer_int_chain[1]">YD3_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#key0_d3[0]">key0_d3[0]</A>,  ,  ,  ,  ,  ,  );


<P> --key0_d3[0] is key0_d3[0]
<P> --register power-up is low

<P><A NAME="key0_d3[0]">key0_d3[0]</A> = DFFEAS(<A HREF="#key0_d2[0]">key0_d2[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YB6_waitrequest_reset_override is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override
<P> --register power-up is low

<P><A NAME="YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> = DFFEAS(VCC, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
<P> --register power-up is low

<P><A NAME="SC1_d_read">SC1_d_read</A> = DFFEAS(<A HREF="#SC1_d_read_nxt">SC1_d_read_nxt</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
<P> --register power-up is low

<P><A NAME="AC1_read_accepted">AC1_read_accepted</A> = DFFEAS(<A HREF="#AC1L8">AC1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
<P><A NAME="T1L68">T1L68</A> = ( <A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1_write_accepted">AC1_write_accepted</A>)) ) ) # ( !<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (((<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1_write_accepted">AC1_write_accepted</A>)) # (<A HREF="#SC1_d_read">SC1_d_read</A>))) ) );


<P> --YB6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~0
<P><A NAME="YB6L16">YB6L16</A> = ( <A HREF="#T1L68">T1L68</A> & ( <A HREF="#V1L2">V1L2</A> & ( (<A HREF="#V1L1">V1L1</A> & (<A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ((<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A>) # (<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A>)))) ) ) ) # ( <A HREF="#T1L68">T1L68</A> & ( !<A HREF="#V1L2">V1L2</A> & ( (<A HREF="#V1L1">V1L1</A> & (<A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ((!<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A>) # (<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A>)))) ) ) );


<P> --YB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1
<P><A NAME="YB6L17">YB6L17</A> = (<A HREF="#YB6L16">YB6L16</A> & (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> $ (!<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A>)));


<P> --YB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2
<P><A NAME="YB6L18">YB6L18</A> = (!<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & <A HREF="#YB6L16">YB6L16</A>);


<P> --SC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> = DFFEAS(<A HREF="#SC1L243">SC1L243</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> = DFFEAS(<A HREF="#SC1L227">SC1L227</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[3]">SC1_E_src1[3]</A> = DFFEAS(<A HREF="#SC1L692">SC1L692</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[3]">SC1_E_src2[3]</A> = DFFEAS(<A HREF="#SC1L727">SC1L727</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
<P> --register power-up is low

<P><A NAME="SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> = DFFEAS(<A HREF="#SC1L296">SC1L296</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
<P> --register power-up is low

<P><A NAME="SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> = DFFEAS(<A HREF="#SC1L295">SC1L295</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~0
<P><A NAME="SC1L350">SC1L350</A> = (!<A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A> & ((!<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A> & (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)))));


<P> --SC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~0
<P><A NAME="SC1L308">SC1L308</A> = ( <A HREF="#SC1L58">SC1L58</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # (<A HREF="#SC1L350">SC1L350</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_E_shift_rot_result[3]">SC1_E_shift_rot_result[3]</A>)) ) ) # ( !<A HREF="#SC1L58">SC1L58</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & <A HREF="#SC1L350">SC1L350</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_E_shift_rot_result[3]">SC1_E_shift_rot_result[3]</A>)) ) );


<P> --SC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> = DFFEAS(<A HREF="#SC1_D_op_rdctl">SC1_D_op_rdctl</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> = DFFEAS(<A HREF="#SC1L204">SC1L204</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
<P><A NAME="SC1L337">SC1L337</A> = (<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>) # (<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>);


<P> --SC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[2]">SC1_E_src2[2]</A> = DFFEAS(<A HREF="#SC1L726">SC1L726</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[2]">SC1_E_src1[2]</A> = DFFEAS(<A HREF="#SC1L691">SC1L691</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~1
<P><A NAME="SC1L349">SC1L349</A> = (!<A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[2]">SC1_E_src1[2]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[2]">SC1_E_src1[2]</A>))))) # (<A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[2]">SC1_E_src1[2]</A>)))));


<P> --SC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~2
<P><A NAME="SC1L307">SC1L307</A> = ( <A HREF="#SC1L62">SC1L62</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L349">SC1L349</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>)))) ) ) # ( !<A HREF="#SC1L62">SC1L62</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L349">SC1L349</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>)))) ) );


<P> --YB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB6L12">YB6L12</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --XB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="XB6_mem_used[0]">XB6_mem_used[0]</A> = DFFEAS(<A HREF="#XB6L3">XB6L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --YB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
<P><A NAME="YB1L27">YB1L27</A> = (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#SC1_d_read">SC1_d_read</A> & !<A HREF="#AC1_read_accepted">AC1_read_accepted</A>));


<P> --BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~2
<P><A NAME="BC1L5">BC1L5</A> = (!<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & (!<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & (<A HREF="#BC1L3">BC1L3</A> & <A HREF="#BC1L4">BC1L4</A>)));


<P> --SB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
<P><A NAME="SB1L3">SB1L3</A> = ( <A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ( <A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & (<A HREF="#BC1L5">BC1L5</A> & (!<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> $ (<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A>)))) ) ) ) # ( <A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ( !<A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & (<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & <A HREF="#BC1L5">BC1L5</A>)) ) ) );


<P> --XB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="XB6L5">XB6L5</A> = ( <A HREF="#SB1L3">SB1L3</A> & ( (!<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A> & (<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A>)) # (<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A> & (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ((<A HREF="#YB1L27">YB1L27</A>) # (<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A>)))) ) ) # ( !<A HREF="#SB1L3">SB1L3</A> & ( (<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & ((!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A>))) ) );


<P> --SC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[4]">SC1_E_src1[4]</A> = DFFEAS(<A HREF="#SC1L693">SC1L693</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[4]">SC1_E_src2[4]</A> = DFFEAS(<A HREF="#SC1L728">SC1L728</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~2
<P><A NAME="SC1L351">SC1L351</A> = (!<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>))))) # (<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>)))));


<P> --SC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~3
<P><A NAME="SC1L309">SC1L309</A> = ( <A HREF="#SC1L66">SC1L66</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L351">SC1L351</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A>)))) ) ) # ( !<A HREF="#SC1L66">SC1L66</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L351">SC1L351</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A>)))) ) );


<P> --SC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[5]">SC1_E_src1[5]</A> = DFFEAS(<A HREF="#SC1L694">SC1L694</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~3
<P><A NAME="SC1L352">SC1L352</A> = (!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>))))) # (<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>)))));


<P> --SC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~4
<P><A NAME="SC1L310">SC1L310</A> = ( <A HREF="#SC1L70">SC1L70</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L352">SC1L352</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[5]">SC1_E_shift_rot_result[5]</A>)))) ) ) # ( !<A HREF="#SC1L70">SC1L70</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L352">SC1L352</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[5]">SC1_E_shift_rot_result[5]</A>)))) ) );


<P> --SC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[7]">SC1_E_src1[7]</A> = DFFEAS(<A HREF="#SC1L696">SC1L696</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~4
<P><A NAME="SC1L354">SC1L354</A> = (!<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A>))))) # (<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A>)))));


<P> --SC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~5
<P><A NAME="SC1L312">SC1L312</A> = ( <A HREF="#SC1L74">SC1L74</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L354">SC1L354</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A>)))) ) ) # ( !<A HREF="#SC1L74">SC1L74</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L354">SC1L354</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A>)))) ) );


<P> --SC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[6]">SC1_E_src1[6]</A> = DFFEAS(<A HREF="#SC1L695">SC1L695</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~5
<P><A NAME="SC1L353">SC1L353</A> = (!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A>))))) # (<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A>)))));


<P> --SC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~6
<P><A NAME="SC1L311">SC1L311</A> = ( <A HREF="#SC1L78">SC1L78</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L353">SC1L353</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A>)))) ) ) # ( !<A HREF="#SC1L78">SC1L78</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L353">SC1L353</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A>)))) ) );


<P> --SC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[11]">SC1_E_src1[11]</A> = DFFEAS(<A HREF="#SC1L700">SC1L700</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~6
<P><A NAME="SC1L358">SC1L358</A> = (!<A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A>))))) # (<A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A>)))));


<P> --SC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~7
<P><A NAME="SC1L316">SC1L316</A> = ( <A HREF="#SC1L82">SC1L82</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L358">SC1L358</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[11]">SC1_E_shift_rot_result[11]</A>)))) ) ) # ( !<A HREF="#SC1L82">SC1L82</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L358">SC1L358</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[11]">SC1_E_shift_rot_result[11]</A>)))) ) );


<P> --SC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[12]">SC1_E_src1[12]</A> = DFFEAS(<A HREF="#SC1L701">SC1L701</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~7
<P><A NAME="SC1L359">SC1L359</A> = (!<A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A>))))) # (<A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A>)))));


<P> --SC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~8
<P><A NAME="SC1L317">SC1L317</A> = ( <A HREF="#SC1L86">SC1L86</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L359">SC1L359</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A>)))) ) ) # ( !<A HREF="#SC1L86">SC1L86</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L359">SC1L359</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A>)))) ) );


<P> --SC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[8]">SC1_E_src1[8]</A> = DFFEAS(<A HREF="#SC1L697">SC1L697</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~8
<P><A NAME="SC1L355">SC1L355</A> = (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>))))) # (<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>)))));


<P> --SC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~9
<P><A NAME="SC1L313">SC1L313</A> = ( <A HREF="#SC1L90">SC1L90</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L355">SC1L355</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[8]">SC1_E_shift_rot_result[8]</A>)))) ) ) # ( !<A HREF="#SC1L90">SC1L90</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L355">SC1L355</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[8]">SC1_E_shift_rot_result[8]</A>)))) ) );


<P> --SC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[9]">SC1_E_src1[9]</A> = DFFEAS(<A HREF="#SC1L698">SC1L698</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~9
<P><A NAME="SC1L356">SC1L356</A> = (!<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A>))))) # (<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A>)))));


<P> --SC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~10
<P><A NAME="SC1L314">SC1L314</A> = ( <A HREF="#SC1L94">SC1L94</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L356">SC1L356</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[9]">SC1_E_shift_rot_result[9]</A>)))) ) ) # ( !<A HREF="#SC1L94">SC1L94</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L356">SC1L356</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[9]">SC1_E_shift_rot_result[9]</A>)))) ) );


<P> --SC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[10]">SC1_E_src1[10]</A> = DFFEAS(<A HREF="#SC1L699">SC1L699</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~10
<P><A NAME="SC1L357">SC1L357</A> = (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>))))) # (<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>)))));


<P> --SC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~11
<P><A NAME="SC1L315">SC1L315</A> = ( <A HREF="#SC1L98">SC1L98</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L357">SC1L357</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[10]">SC1_E_shift_rot_result[10]</A>)))) ) ) # ( !<A HREF="#SC1L98">SC1L98</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L357">SC1L357</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[10]">SC1_E_shift_rot_result[10]</A>)))) ) );


<P> --SC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[15]">SC1_E_src1[15]</A> = DFFEAS(<A HREF="#SC1L704">SC1L704</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11
<P><A NAME="SC1L362">SC1L362</A> = (!<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>))))) # (<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>)))));


<P> --SC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12
<P><A NAME="SC1L320">SC1L320</A> = ( <A HREF="#SC1L102">SC1L102</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L362">SC1L362</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[15]">SC1_E_shift_rot_result[15]</A>)))) ) ) # ( !<A HREF="#SC1L102">SC1L102</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L362">SC1L362</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[15]">SC1_E_shift_rot_result[15]</A>)))) ) );


<P> --SC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[14]">SC1_E_src1[14]</A> = DFFEAS(<A HREF="#SC1L703">SC1L703</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~12
<P><A NAME="SC1L361">SC1L361</A> = (!<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>))))) # (<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>)))));


<P> --SC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~13
<P><A NAME="SC1L319">SC1L319</A> = ( <A HREF="#SC1L106">SC1L106</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L361">SC1L361</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A>)))) ) ) # ( !<A HREF="#SC1L106">SC1L106</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L361">SC1L361</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A>)))) ) );


<P> --SC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
<P> --register power-up is low

<P><A NAME="SC1_E_src1[13]">SC1_E_src1[13]</A> = DFFEAS(<A HREF="#SC1L702">SC1L702</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~13
<P><A NAME="SC1L360">SC1L360</A> = (!<A HREF="#SC1_E_src2[13]">SC1_E_src2[13]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A>))))) # (<A HREF="#SC1_E_src2[13]">SC1_E_src2[13]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A>)))));


<P> --SC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~14
<P><A NAME="SC1L318">SC1L318</A> = ( <A HREF="#SC1L110">SC1L110</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L360">SC1L360</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[13]">SC1_E_shift_rot_result[13]</A>)))) ) ) # ( !<A HREF="#SC1L110">SC1L110</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L360">SC1L360</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[13]">SC1_E_shift_rot_result[13]</A>)))) ) );


<P> --SC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
<P> --register power-up is low

<P><A NAME="SC1_E_new_inst">SC1_E_new_inst</A> = DFFEAS(<A HREF="#SC1_R_valid">SC1_R_valid</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
<P><A NAME="SC1L956">SC1L956</A> = (<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> & <A HREF="#SC1_R_ctrl_st">SC1_R_ctrl_st</A>);


<P> --AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
<P><A NAME="AC1L1">AC1L1</A> = (!<A HREF="#AC1_write_accepted">AC1_write_accepted</A> & !<A HREF="#SC1_d_read">SC1_d_read</A>);


<P> --XB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="XB2_mem_used[1]">XB2_mem_used[1]</A> = DFFEAS(<A HREF="#XB2L7">XB2L7</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#YB2L43">YB2L43</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#YB2L44">YB2L44</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
<P><A NAME="BC1L8">BC1L8</A> = ( <A HREF="#SC1_d_read">SC1_d_read</A> & ( !<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( (<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & (!<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & (<A HREF="#BC1L3">BC1L3</A> & <A HREF="#BC1L4">BC1L4</A>))) ) ) );


<P> --BC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0
<P><A NAME="BC1L10">BC1L10</A> = ( <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & ( (!<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & <A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A>) ) ) # ( !<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & ( (!<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (((<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A>)))) # (<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & (!<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & !<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A>))) ) );


<P> --BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0
<P><A NAME="BC1L6">BC1L6</A> = (!<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>);


<P> --BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1
<P><A NAME="BC1L11">BC1L11</A> = ( <A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( <A HREF="#BC1L6">BC1L6</A> & ( (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (<A HREF="#BC1L3">BC1L3</A> & <A HREF="#BC1L4">BC1L4</A>)) ) ) ) # ( !<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( <A HREF="#BC1L6">BC1L6</A> & ( (<A HREF="#BC1L3">BC1L3</A> & (<A HREF="#BC1L4">BC1L4</A> & ((<A HREF="#SC1_d_read">SC1_d_read</A>) # (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>)))) ) ) );


<P> --WB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_avalon_slave_0_agent|m0_write~0
<P><A NAME="WB2L1">WB2L1</A> = ( !<A HREF="#BC1L10">BC1L10</A> & ( !<A HREF="#BC1L11">BC1L11</A> & ( (!<A HREF="#BC1L5">BC1L5</A> & (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#BC1L8">BC1L8</A> & !<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A>))) ) ) );


<P> --YB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~0
<P><A NAME="YB2L37">YB2L37</A> = ( !<A HREF="#BC1L11">BC1L11</A> & ( (!<A HREF="#BC1L5">BC1L5</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#BC1L8">BC1L8</A> & !<A HREF="#BC1L10">BC1L10</A>))) ) );


<P> --YB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~1
<P><A NAME="YB2L38">YB2L38</A> = ( <A HREF="#YB2L37">YB2L37</A> & ( (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & (!<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> $ (!<A HREF="#WB2L1">WB2L1</A>)))) ) );


<P> --XB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="XB3_mem_used[1]">XB3_mem_used[1]</A> = DFFEAS(<A HREF="#XB3L5">XB3L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#YB3L9">YB3L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#YB3L10">YB3L10</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
<P><A NAME="BC1L9">BC1L9</A> = ( !<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( <A HREF="#BC1L6">BC1L6</A> & ( (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (<A HREF="#BC1L3">BC1L3</A> & (<A HREF="#BC1L4">BC1L4</A> & <A HREF="#SC1_d_read">SC1_d_read</A>))) ) ) );


<P> --SB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
<P><A NAME="SB1L4">SB1L4</A> = ( <A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#BC1L9">BC1L9</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & !<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>))) ) ) ) # ( !<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#BC1L9">BC1L9</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & !<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>))) ) ) );


<P> --XB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="XB5_mem_used[1]">XB5_mem_used[1]</A> = DFFEAS(<A HREF="#XB5L5">XB5L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]
<P> --register power-up is low

<P><A NAME="YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#YB5L9">YB5L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0]
<P> --register power-up is low

<P><A NAME="YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#YB5L10">YB5L10</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
<P><A NAME="SB1L5">SB1L5</A> = ( <A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#BC1L8">BC1L8</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & !<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A>))) ) ) ) # ( !<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#BC1L8">BC1L8</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & !<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A>))) ) ) );


<P> --SB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
<P><A NAME="SB1L6">SB1L6</A> = ( <A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ( <A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & (!<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & (!<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & <A HREF="#BC1L5">BC1L5</A>))) ) ) ) # ( <A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ( !<A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & (<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & (!<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & <A HREF="#BC1L5">BC1L5</A>))) ) ) );


<P> --XB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="XB1_mem_used[1]">XB1_mem_used[1]</A> = DFFEAS(<A HREF="#XB1L5">XB1L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
<P> --register power-up is low

<P><A NAME="T1_av_waitrequest">T1_av_waitrequest</A> = DFFEAS(<A HREF="#T1L69">T1L69</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~1
<P><A NAME="BC1L7">BC1L7</A> = (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (<A HREF="#BC1L3">BC1L3</A> & (<A HREF="#BC1L4">BC1L4</A> & <A HREF="#BC1L6">BC1L6</A>)));


<P> --VB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]
<P> --register power-up is low

<P><A NAME="VB1_saved_grant[0]">VB1_saved_grant[0]</A> = DFFEAS(<A HREF="#KC1L1">KC1L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#VB1L54">VB1L54</A>,  ,  ,  ,  );


<P> --KD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
<P> --register power-up is low

<P><A NAME="KD1_waitrequest">KD1_waitrequest</A> = DFFEAS(<A HREF="#KD1L163">KD1L163</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --XB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="XB4_mem_used[1]">XB4_mem_used[1]</A> = DFFEAS(<A HREF="#XB4L11">XB4L11</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
<P><A NAME="BC1L2">BC1L2</A> = ( !<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & ( (<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & (!<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & (<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & !<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A>))) ) );


<P> --SB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
<P><A NAME="SB1L7">SB1L7</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & (!<A HREF="#KD1_waitrequest">KD1_waitrequest</A> & (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & <A HREF="#BC1L2">BC1L2</A>)));


<P> --VB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[0]
<P> --register power-up is low

<P><A NAME="VB2_saved_grant[0]">VB2_saved_grant[0]</A> = DFFEAS(<A HREF="#KC2L1">KC2L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#VB2L57">VB2L57</A>,  ,  ,  ,  );


<P> --XB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
<P> --register power-up is low

<P><A NAME="XB7_mem_used[1]">XB7_mem_used[1]</A> = DFFEAS(<A HREF="#XB7L11">XB7L11</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5
<P><A NAME="SB1L8">SB1L8</A> = ( !<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & ( (!<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>))) ) );


<P> --SB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
<P><A NAME="SB1L1">SB1L1</A> = ( !<A HREF="#SB1L8">SB1L8</A> & ( (!<A HREF="#SB1L7">SB1L7</A> & (((!<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A>) # (!<A HREF="#BC1L7">BC1L7</A>)) # (<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A>))) ) );


<P> --SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
<P><A NAME="SB1L2">SB1L2</A> = (!<A HREF="#SB1L4">SB1L4</A> & (!<A HREF="#SB1L5">SB1L5</A> & (!<A HREF="#SB1L6">SB1L6</A> & <A HREF="#SB1L1">SB1L1</A>)));


<P> --YB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB4L36">YB4L36</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]
<P> --register power-up is low

<P><A NAME="XB4_mem[0][73]">XB4_mem[0][73]</A> = DFFEAS(<A HREF="#XB4L14">XB4L14</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#XB4L12">XB4L12</A>,  ,  ,  ,  );


<P> --XB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]
<P> --register power-up is low

<P><A NAME="XB4_mem[0][55]">XB4_mem[0][55]</A> = DFFEAS(<A HREF="#XB4L15">XB4L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#XB4L12">XB4L12</A>,  ,  ,  ,  );


<P> --TB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
<P><A NAME="TB2L1">TB2L1</A> = (<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A> & ((!<A HREF="#XB4_mem[0][73]">XB4_mem[0][73]</A>) # (!<A HREF="#XB4_mem[0][55]">XB4_mem[0][55]</A>)));


<P> --YB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB7L4">YB7L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB7_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]
<P> --register power-up is low

<P><A NAME="XB7_mem[0][73]">XB7_mem[0][73]</A> = DFFEAS(<A HREF="#XB7L14">XB7L14</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#XB7L12">XB7L12</A>,  ,  ,  ,  );


<P> --XB7_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]
<P> --register power-up is low

<P><A NAME="XB7_mem[0][55]">XB7_mem[0][55]</A> = DFFEAS(<A HREF="#XB7L15">XB7L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#XB7L12">XB7L12</A>,  ,  ,  ,  );


<P> --TB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src0_valid~0
<P><A NAME="TB3L1">TB3L1</A> = (<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & ((!<A HREF="#XB7_mem[0][73]">XB7_mem[0][73]</A>) # (!<A HREF="#XB7_mem[0][55]">XB7_mem[0][55]</A>)));


<P> --YB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB1L28">YB1L28</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB2L39">YB2L39</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#SB1L4">SB1L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|read_latency_shift_reg[0]
<P> --register power-up is low

<P><A NAME="YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#SB1L5">SB1L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
<P><A NAME="GC1L2">GC1L2</A> = ( !<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & !<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) );


<P> --AC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
<P> --register power-up is low

<P><A NAME="AC1_end_begintransfer">AC1_end_begintransfer</A> = DFFEAS(<A HREF="#AC1L6">AC1L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
<P><A NAME="AC1L2">AC1L2</A> = ( <A HREF="#AC1_end_begintransfer">AC1_end_begintransfer</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A> & ((!<A HREF="#SC1_d_write">SC1_d_write</A>) # ((!<A HREF="#DB1_rst1">DB1_rst1</A> & !<A HREF="#AC1_write_accepted">AC1_write_accepted</A>)))) ) ) # ( !<A HREF="#AC1_end_begintransfer">AC1_end_begintransfer</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A> & ((!<A HREF="#SC1_d_write">SC1_d_write</A>) # (!<A HREF="#AC1_write_accepted">AC1_write_accepted</A>))) ) );


<P> --AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
<P><A NAME="AC1L3">AC1L3</A> = ( !<A HREF="#AC1L2">AC1L2</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A>) # (((!<A HREF="#GC1L2">GC1L2</A>) # (<A HREF="#TB3L1">TB3L1</A>)) # (<A HREF="#TB2L1">TB2L1</A>)) ) );


<P> --SC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
<P><A NAME="SC1_E_st_stall">SC1_E_st_stall</A> = ( <A HREF="#SB1L2">SB1L2</A> & ( <A HREF="#AC1L3">AC1L3</A> & ( ((<A HREF="#SC1_d_write">SC1_d_write</A> & (<A HREF="#AC1L1">AC1L1</A> & !<A HREF="#YB2L38">YB2L38</A>))) # (<A HREF="#SC1L956">SC1L956</A>) ) ) ) # ( !<A HREF="#SB1L2">SB1L2</A> & ( <A HREF="#AC1L3">AC1L3</A> & ( <A HREF="#SC1L956">SC1L956</A> ) ) ) # ( <A HREF="#SB1L2">SB1L2</A> & ( !<A HREF="#AC1L3">AC1L3</A> & ( (<A HREF="#SC1L956">SC1L956</A>) # (<A HREF="#SC1_d_write">SC1_d_write</A>) ) ) ) # ( !<A HREF="#SB1L2">SB1L2</A> & ( !<A HREF="#AC1L3">AC1L3</A> & ( (<A HREF="#SC1L956">SC1L956</A>) # (<A HREF="#SC1_d_write">SC1_d_write</A>) ) ) );


<P> --DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
<P> --register power-up is low

<P><A NAME="DB1_state">DB1_state</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L45">DB1L45</A>, !<A HREF="#A1L3">A1L3</A>);


<P> --DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
<P> --register power-up is low

<P><A NAME="DB1_user_saw_rvalid">DB1_user_saw_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L81">DB1L81</A>, !<A HREF="#A1L3">A1L3</A>);


<P> --A1L12 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
<P><A NAME="A1L12">A1L12</A> = INPUT();


<P> --DB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
<P><A NAME="DB1L68">DB1L68</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#A1L12">A1L12</A>);


<P> --DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
<P> --register power-up is low

<P><A NAME="DB1_tck_t_dav">DB1_tck_t_dav</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L54">DB1L54</A>, !<A HREF="#A1L3">A1L3</A>);


<P> --DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[1]">DB1_td_shift[1]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L72">DB1L72</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
<P> --register power-up is low

<P><A NAME="DB1_count[9]">DB1_count[9]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L15">DB1L15</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
<P> --register power-up is low

<P><A NAME="DB1_rvalid">DB1_rvalid</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1_rvalid0">DB1_rvalid0</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --DB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
<P><A NAME="DB1L69">DB1L69</A> = AMPP_FUNCTION(!<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1L68">DB1L68</A>, !<A HREF="#DB1_tck_t_dav">DB1_tck_t_dav</A>, !<A HREF="#DB1_td_shift[1]">DB1_td_shift[1]</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_rvalid">DB1_rvalid</A>);


<P> --A1L9 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
<P><A NAME="A1L9">A1L9</A> = INPUT();


<P> --A1L14 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
<P><A NAME="A1L14">A1L14</A> = INPUT();


<P> --A1L4 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
<P><A NAME="A1L4">A1L4</A> = INPUT();


<P> --A1L7 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
<P><A NAME="A1L7">A1L7</A> = INPUT();


<P> --DB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
<P><A NAME="DB1L57">DB1L57</A> = AMPP_FUNCTION(!<A HREF="#A1L9">A1L9</A>, !<A HREF="#A1L14">A1L14</A>, !<A HREF="#A1L4">A1L4</A>, !<A HREF="#A1L7">A1L7</A>);


<P> --QD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
<P> --register power-up is low

<P><A NAME="QD3_din_s1">QD3_din_s1</A> = DFFEAS(<A HREF="#CD1_monitor_ready">CD1_monitor_ready</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
<P><A NAME="ND1L57">ND1L57</A> = ( <A HREF="#KD1_MonDReg[0]">KD1_MonDReg[0]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[0]">AD1_break_readreg[0]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[2]">ND1_sr[2]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[0]">KD1_MonDReg[0]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[0]">AD1_break_readreg[0]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[2]">ND1_sr[2]</A>)))) ) );


<P> --ND1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9
<P><A NAME="ND1L14">ND1L14</A> = (<A HREF="#A1L17">A1L17</A> & ((!<A HREF="#A1L30">A1L30</A>) # ((!<A HREF="#A1L16">A1L16</A>) # (<A HREF="#A1L41">A1L41</A>))));


<P> --ND1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10
<P><A NAME="ND1L15">ND1L15</A> = (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & ((<A HREF="#A1L21">A1L21</A>) # (<A HREF="#A1L30">A1L30</A>))));


<P> --A1L35 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
<P><A NAME="A1L35">A1L35</A> = INPUT();


<P> --LD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
<P><A NAME="LD1_virtual_state_uir">LD1_virtual_state_uir</A> = (<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & <A HREF="#A1L35">A1L35</A>));


<P> --QD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
<P> --register power-up is low

<P><A NAME="QD2_din_s1">QD2_din_s1</A> = DFFEAS(<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
<P> --register power-up is low

<P><A NAME="SC1_R_wr_dst_reg">SC1_R_wr_dst_reg</A> = DFFEAS(<A HREF="#SC1_D_wr_dst_reg">SC1_D_wr_dst_reg</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
<P> --register power-up is low

<P><A NAME="SC1_W_valid">SC1_W_valid</A> = DFFEAS(<A HREF="#SC1L828">SC1L828</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
<P><A NAME="SC1_W_rf_wren">SC1_W_rf_wren</A> = ((<A HREF="#SC1_R_wr_dst_reg">SC1_R_wr_dst_reg</A> & <A HREF="#SC1_W_valid">SC1_W_valid</A>)) # (<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --SC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> = DFFEAS(<A HREF="#SC1L225">SC1L225</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
<P> --register power-up is low

<P><A NAME="SC1_W_cmp_result">SC1_W_cmp_result</A> = DFFEAS(<A HREF="#SC1L340">SC1L340</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
<P> --register power-up is low

<P><A NAME="SC1_W_control_rd_data[0]">SC1_W_control_rd_data[0]</A> = DFFEAS(<A HREF="#SC1L343">SC1L343</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A> = DFFEAS(<A HREF="#SC1L252">SC1L252</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A> = DFFEAS(<A HREF="#SC1L254">SC1L254</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A> = DFFEAS(<A HREF="#SC1L256">SC1L256</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A> = DFFEAS(<A HREF="#SC1L258">SC1L258</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A> = DFFEAS(<A HREF="#SC1L260">SC1L260</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --Z1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
<P> --register power-up is low

<P><A NAME="Z1_altera_reset_synchronizer_int_chain[4]">Z1_altera_reset_synchronizer_int_chain[4]</A> = DFFEAS(<A HREF="#Z1L8">Z1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Z1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
<P> --register power-up is low

<P><A NAME="Z1_r_sync_rst_chain[1]">Z1_r_sync_rst_chain[1]</A> = DFFEAS(<A HREF="#Z1L17">Z1L17</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Z1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
<P><A NAME="Z1L1">Z1L1</A> = ((<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A> & !<A HREF="#Z1_r_sync_rst_chain[1]">Z1_r_sync_rst_chain[1]</A>)) # (<A HREF="#Z1_altera_reset_synchronizer_int_chain[4]">Z1_altera_reset_synchronizer_int_chain[4]</A>);


<P> --YD3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="YD3_altera_reset_synchronizer_int_chain[1]">YD3_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(VCC, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#key0_d3[0]">key0_d3[0]</A>,  ,  ,  ,  ,  ,  );


<P> --key0_d2[0] is key0_d2[0]
<P> --register power-up is low

<P><A NAME="key0_d2[0]">key0_d2[0]</A> = DFFEAS(<A HREF="#key0_d1[0]">key0_d1[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --GC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
<P><A NAME="GC1_WideOr1">GC1_WideOr1</A> = (!<A HREF="#TB2L1">TB2L1</A> & (!<A HREF="#TB3L1">TB3L1</A> & <A HREF="#GC1L2">GC1L2</A>));


<P> --SC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
<P><A NAME="SC1L946">SC1L946</A> = (<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>);


<P> --SC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
<P><A NAME="SC1_d_read_nxt">SC1_d_read_nxt</A> = ((<A HREF="#SC1_d_read">SC1_d_read</A> & <A HREF="#GC1_WideOr1">GC1_WideOr1</A>)) # (<A HREF="#SC1L946">SC1L946</A>);


<P> --AC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
<P><A NAME="AC1L8">AC1L8</A> = ( <A HREF="#SB1L2">SB1L2</A> & ( <A HREF="#GC1_WideOr1">GC1_WideOr1</A> & ( ((<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#SC1_d_read">SC1_d_read</A> & <A HREF="#YB2L38">YB2L38</A>))) # (<A HREF="#AC1_read_accepted">AC1_read_accepted</A>) ) ) ) # ( !<A HREF="#SB1L2">SB1L2</A> & ( <A HREF="#GC1_WideOr1">GC1_WideOr1</A> & ( ((<A HREF="#DB1_rst1">DB1_rst1</A> & <A HREF="#SC1_d_read">SC1_d_read</A>)) # (<A HREF="#AC1_read_accepted">AC1_read_accepted</A>) ) ) );


<P> --SC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[11]">SC1_D_iw[11]</A> = DFFEAS(<A HREF="#SC1L598">SC1L598</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[13]">SC1_D_iw[13]</A> = DFFEAS(<A HREF="#SC1L600">SC1L600</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[15]">SC1_D_iw[15]</A> = DFFEAS(<A HREF="#SC1L602">SC1L602</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[16]">SC1_D_iw[16]</A> = DFFEAS(<A HREF="#SC1L603">SC1L603</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
<P><A NAME="SC1L553">SC1L553</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[1]">SC1_D_iw[1]</A> = DFFEAS(<A HREF="#SC1L588">SC1L588</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[3]">SC1_D_iw[3]</A> = DFFEAS(<A HREF="#SC1L590">SC1L590</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[4]">SC1_D_iw[4]</A> = DFFEAS(<A HREF="#SC1L591">SC1L591</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[5]">SC1_D_iw[5]</A> = DFFEAS(<A HREF="#SC1L592">SC1L592</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
<P><A NAME="SC1L540">SC1L540</A> = ( <A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & <A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
<P><A NAME="SC1L554">SC1L554</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
<P><A NAME="SC1L555">SC1L555</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
<P><A NAME="SC1L238">SC1L238</A> = ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) ) );


<P> --SC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> = DFFEAS(<A HREF="#SC1L241">SC1L241</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L428 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~0
<P><A NAME="SC1L428">SC1L428</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A>)));


<P> --SC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
<P><A NAME="SC1L226">SC1L226</A> = ( <A HREF="#SC1L540">SC1L540</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>))) ) );


<P> --SC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
<P> --register power-up is low

<P><A NAME="SC1_E_valid_from_R">SC1_E_valid_from_R</A> = DFFEAS(<A HREF="#SC1L539">SC1L539</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_br">SC1_R_ctrl_br</A> = DFFEAS(<A HREF="#SC1L660">SC1L660</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
<P> --register power-up is low

<P><A NAME="SC1_R_valid">SC1_R_valid</A> = DFFEAS(<A HREF="#SC1_D_valid">SC1_D_valid</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_retaddr">SC1_R_ctrl_retaddr</A> = DFFEAS(<A HREF="#SC1L235">SC1L235</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
<P><A NAME="SC1L705">SC1L705</A> = (!<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & (((<A HREF="#SC1_R_valid">SC1_R_valid</A> & <A HREF="#SC1_R_ctrl_retaddr">SC1_R_ctrl_retaddr</A>)))) # (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & (((<A HREF="#SC1_R_valid">SC1_R_valid</A> & <A HREF="#SC1_R_ctrl_retaddr">SC1_R_ctrl_retaddr</A>)) # (<A HREF="#SC1_R_ctrl_br">SC1_R_ctrl_br</A>)));


<P> --SC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_jmp_direct">SC1_R_ctrl_jmp_direct</A> = DFFEAS(<A HREF="#SC1L223">SC1L223</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
<P><A NAME="SC1L706">SC1L706</A> = (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & <A HREF="#SC1_R_ctrl_jmp_direct">SC1_R_ctrl_jmp_direct</A>);


<P> --SC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~2
<P><A NAME="SC1L692">SC1L692</A> = ( <A HREF="#XC1_q_b[3]">XC1_q_b[3]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (((!<A HREF="#SC1L706">SC1L706</A>) # (<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1L2">SC1L2</A>)) ) ) # ( !<A HREF="#XC1_q_b[3]">XC1_q_b[3]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L706">SC1L706</A> & <A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1L2">SC1L2</A>)) ) );


<P> --SC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
<P> --register power-up is low

<P><A NAME="SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> = DFFEAS(<A HREF="#SC1L731">SC1L731</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_src_imm5_shift_rot">SC1_R_ctrl_src_imm5_shift_rot</A> = DFFEAS(<A HREF="#SC1L245">SC1L245</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
<P><A NAME="SC1L729">SC1L729</A> = (!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & !<A HREF="#SC1_R_ctrl_src_imm5_shift_rot">SC1_R_ctrl_src_imm5_shift_rot</A>);


<P> --SC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> = DFFEAS(<A HREF="#SC1L216">SC1L216</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> = DFFEAS(<A HREF="#SC1L215">SC1L215</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1
<P><A NAME="SC1L727">SC1L727</A> = ( !<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1L729">SC1L729</A> & ((<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A>))) # (<A HREF="#SC1L729">SC1L729</A> & (<A HREF="#XC2_q_b[3]">XC2_q_b[3]</A>)))) ) );


<P> --SC1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
<P><A NAME="SC1L298">SC1L298</A> = (!<A HREF="#SC1L540">SC1L540</A> & ((<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>))) # (<A HREF="#SC1L540">SC1L540</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>));


<P> --SC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
<P><A NAME="SC1L556">SC1L556</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
<P><A NAME="SC1L541">SC1L541</A> = ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & <A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
<P><A NAME="SC1L542">SC1L542</A> = ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & <A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
<P><A NAME="SC1L543">SC1L543</A> = ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
<P><A NAME="SC1L544">SC1L544</A> = ( <A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & <A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
<P><A NAME="SC1L545">SC1L545</A> = ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L296 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
<P><A NAME="SC1L296">SC1L296</A> = ( <A HREF="#SC1L197">SC1L197</A> ) # ( !<A HREF="#SC1L197">SC1L197</A> & ( (((<A HREF="#SC1L540">SC1L540</A> & <A HREF="#SC1L198">SC1L198</A>)) # (<A HREF="#SC1L201">SC1L201</A>)) # (<A HREF="#SC1L298">SC1L298</A>) ) );


<P> --SC1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
<P><A NAME="SC1L297">SC1L297</A> = (!<A HREF="#SC1L540">SC1L540</A> & ((<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) # (<A HREF="#SC1L540">SC1L540</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>));


<P> --SC1L295 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
<P><A NAME="SC1L295">SC1L295</A> = ( <A HREF="#SC1L297">SC1L297</A> ) # ( !<A HREF="#SC1L297">SC1L297</A> & ( (((<A HREF="#SC1L540">SC1L540</A> & <A HREF="#SC1L198">SC1L198</A>)) # (<A HREF="#SC1L197">SC1L197</A>)) # (<A HREF="#SC1L201">SC1L201</A>) ) );


<P> --SC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
<P> --register power-up is low

<P><A NAME="SC1_E_alu_sub">SC1_E_alu_sub</A> = DFFEAS(<A HREF="#SC1L339">SC1L339</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
<P><A NAME="SC1L557">SC1L557</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
<P><A NAME="SC1_D_op_rdctl">SC1_D_op_rdctl</A> = (<A HREF="#SC1L540">SC1L540</A> & <A HREF="#SC1L557">SC1L557</A>);


<P> --SC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
<P><A NAME="SC1L558">SC1L558</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
<P><A NAME="SC1L559">SC1L559</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
<P><A NAME="SC1L546">SC1L546</A> = ( <A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
<P><A NAME="SC1L658">SC1L658</A> = (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>) # ((!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A>) # (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))));


<P> --SC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1
<P><A NAME="SC1L659">SC1L659</A> = (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>);


<P> --SC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
<P><A NAME="SC1L203">SC1L203</A> = ( !<A HREF="#SC1L658">SC1L658</A> & ( <A HREF="#SC1L659">SC1L659</A> & ( (!<A HREF="#SC1L541">SC1L541</A> & (!<A HREF="#SC1L544">SC1L544</A> & (!<A HREF="#SC1L545">SC1L545</A> & !<A HREF="#SC1L546">SC1L546</A>))) ) ) ) # ( <A HREF="#SC1L658">SC1L658</A> & ( !<A HREF="#SC1L659">SC1L659</A> & ( (!<A HREF="#SC1L541">SC1L541</A> & (!<A HREF="#SC1L544">SC1L544</A> & (!<A HREF="#SC1L545">SC1L545</A> & !<A HREF="#SC1L546">SC1L546</A>))) ) ) ) # ( !<A HREF="#SC1L658">SC1L658</A> & ( !<A HREF="#SC1L659">SC1L659</A> & ( (!<A HREF="#SC1L541">SC1L541</A> & (!<A HREF="#SC1L544">SC1L544</A> & (!<A HREF="#SC1L545">SC1L545</A> & !<A HREF="#SC1L546">SC1L546</A>))) ) ) );


<P> --SC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
<P><A NAME="SC1L204">SC1L204</A> = ( <A HREF="#SC1L250">SC1L250</A> & ( <A HREF="#SC1L203">SC1L203</A> ) ) # ( !<A HREF="#SC1L250">SC1L250</A> & ( <A HREF="#SC1L203">SC1L203</A> & ( (<A HREF="#SC1L540">SC1L540</A> & (((<A HREF="#SC1L559">SC1L559</A>) # (<A HREF="#SC1L558">SC1L558</A>)) # (<A HREF="#SC1L198">SC1L198</A>))) ) ) ) # ( <A HREF="#SC1L250">SC1L250</A> & ( !<A HREF="#SC1L203">SC1L203</A> ) ) # ( !<A HREF="#SC1L250">SC1L250</A> & ( !<A HREF="#SC1L203">SC1L203</A> ) );


<P> --SC1L427 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~1
<P><A NAME="SC1L427">SC1L427</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[3]">SC1_E_shift_rot_result[3]</A>));


<P> --SC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2
<P><A NAME="SC1L726">SC1L726</A> = ( <A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (!<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#SC1L729">SC1L729</A>) # (<A HREF="#XC2_q_b[2]">XC2_q_b[2]</A>)))) ) ) # ( !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( (<A HREF="#XC2_q_b[2]">XC2_q_b[2]</A> & (<A HREF="#SC1L729">SC1L729</A> & (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & !<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A>))) ) );


<P> --SC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~3
<P><A NAME="SC1L691">SC1L691</A> = ( <A HREF="#XC1_q_b[2]">XC1_q_b[2]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & ((!<A HREF="#SC1L706">SC1L706</A>) # ((<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L6">SC1L6</A>)))) ) ) # ( !<A HREF="#XC1_q_b[2]">XC1_q_b[2]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1L706">SC1L706</A> & ((<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L6">SC1L6</A>)))) ) );


<P> --YB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0
<P><A NAME="YB6L12">YB6L12</A> = (<A HREF="#YB1L27">YB1L27</A> & <A HREF="#SB1L6">SB1L6</A>);


<P> --XB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="XB6L3">XB6L3</A> = ( <A HREF="#SB1L6">SB1L6</A> & ( ((<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A> & ((!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A>) # (<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A>)))) # (<A HREF="#YB1L27">YB1L27</A>) ) ) # ( !<A HREF="#SB1L6">SB1L6</A> & ( (<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A> & ((!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A>) # (<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A>))) ) );


<P> --SC1L429 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~2
<P><A NAME="SC1L429">SC1L429</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[3]">SC1_E_shift_rot_result[3]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[5]">SC1_E_shift_rot_result[5]</A>)));


<P> --SC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~4
<P><A NAME="SC1L693">SC1L693</A> = ( <A HREF="#XC1_q_b[4]">XC1_q_b[4]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & ((!<A HREF="#SC1L706">SC1L706</A>) # ((<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L10">SC1L10</A>)))) ) ) # ( !<A HREF="#XC1_q_b[4]">XC1_q_b[4]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1L706">SC1L706</A> & (<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L10">SC1L10</A>)))) ) );


<P> --SC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3
<P><A NAME="SC1L728">SC1L728</A> = ( <A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (!<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#SC1L729">SC1L729</A>) # (<A HREF="#XC2_q_b[4]">XC2_q_b[4]</A>)))) ) ) # ( !<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & ( (<A HREF="#XC2_q_b[4]">XC2_q_b[4]</A> & (<A HREF="#SC1L729">SC1L729</A> & (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & !<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A>))) ) );


<P> --SC1L430 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~3
<P><A NAME="SC1L430">SC1L430</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A>)));


<P> --SC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~5
<P><A NAME="SC1L694">SC1L694</A> = ( <A HREF="#XC1_q_b[5]">XC1_q_b[5]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & ((!<A HREF="#SC1L706">SC1L706</A>) # ((<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L14">SC1L14</A>)))) ) ) # ( !<A HREF="#XC1_q_b[5]">XC1_q_b[5]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1L706">SC1L706</A> & (<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L14">SC1L14</A>)))) ) );


<P> --SC1L508 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0
<P><A NAME="SC1L508">SC1L508</A> = ((<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A>) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>)) # (<A HREF="#SC1_R_ctrl_src_imm5_shift_rot">SC1_R_ctrl_src_imm5_shift_rot</A>);


<P> --SC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~4
<P><A NAME="SC1L432">SC1L432</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[8]">SC1_E_shift_rot_result[8]</A>)));


<P> --SC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~6
<P><A NAME="SC1L696">SC1L696</A> = ( <A HREF="#XC1_q_b[7]">XC1_q_b[7]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (((!<A HREF="#SC1L706">SC1L706</A>)) # (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L18">SC1L18</A>)))) ) ) # ( !<A HREF="#XC1_q_b[7]">XC1_q_b[7]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1L706">SC1L706</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L18">SC1L18</A>)))) ) );


<P> --SC1L431 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~5
<P><A NAME="SC1L431">SC1L431</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[5]">SC1_E_shift_rot_result[5]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A>)));


<P> --SC1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~7
<P><A NAME="SC1L695">SC1L695</A> = ( <A HREF="#XC1_q_b[6]">XC1_q_b[6]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & ((!<A HREF="#SC1L706">SC1L706</A>) # ((<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L22">SC1L22</A>)))) ) ) # ( !<A HREF="#XC1_q_b[6]">XC1_q_b[6]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1L706">SC1L706</A> & (<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L22">SC1L22</A>)))) ) );


<P> --SC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~6
<P><A NAME="SC1L436">SC1L436</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[10]">SC1_E_shift_rot_result[10]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A>));


<P> --SC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~8
<P><A NAME="SC1L700">SC1L700</A> = ( <A HREF="#XC1_q_b[11]">XC1_q_b[11]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (((!<A HREF="#SC1L706">SC1L706</A>)) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L26">SC1L26</A>)))) ) ) # ( !<A HREF="#XC1_q_b[11]">XC1_q_b[11]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1L706">SC1L706</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L26">SC1L26</A>)))) ) );


<P> --SC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~7
<P><A NAME="SC1L437">SC1L437</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[11]">SC1_E_shift_rot_result[11]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[13]">SC1_E_shift_rot_result[13]</A>)));


<P> --SC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~9
<P><A NAME="SC1L701">SC1L701</A> = ( <A HREF="#XC1_q_b[12]">XC1_q_b[12]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (((!<A HREF="#SC1L706">SC1L706</A>)) # (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L30">SC1L30</A>)))) ) ) # ( !<A HREF="#XC1_q_b[12]">XC1_q_b[12]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1L706">SC1L706</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L30">SC1L30</A>)))) ) );


<P> --SC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[18]">SC1_D_iw[18]</A> = DFFEAS(<A HREF="#SC1L605">SC1L605</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~8
<P><A NAME="SC1L433">SC1L433</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[9]">SC1_E_shift_rot_result[9]</A>)));


<P> --SC1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~10
<P><A NAME="SC1L697">SC1L697</A> = ( <A HREF="#XC1_q_b[8]">XC1_q_b[8]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (((!<A HREF="#SC1L706">SC1L706</A>)) # (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L34">SC1L34</A>)))) ) ) # ( !<A HREF="#XC1_q_b[8]">XC1_q_b[8]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1L706">SC1L706</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L34">SC1L34</A>)))) ) );


<P> --SC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~9
<P><A NAME="SC1L434">SC1L434</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[8]">SC1_E_shift_rot_result[8]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[10]">SC1_E_shift_rot_result[10]</A>)));


<P> --SC1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~11
<P><A NAME="SC1L698">SC1L698</A> = ( <A HREF="#XC1_q_b[9]">XC1_q_b[9]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (((!<A HREF="#SC1L706">SC1L706</A>)) # (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L38">SC1L38</A>)))) ) ) # ( !<A HREF="#XC1_q_b[9]">XC1_q_b[9]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1L706">SC1L706</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L38">SC1L38</A>)))) ) );


<P> --SC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~10
<P><A NAME="SC1L435">SC1L435</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[9]">SC1_E_shift_rot_result[9]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[11]">SC1_E_shift_rot_result[11]</A>));


<P> --SC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~12
<P><A NAME="SC1L699">SC1L699</A> = ( <A HREF="#XC1_q_b[10]">XC1_q_b[10]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (((!<A HREF="#SC1L706">SC1L706</A>)) # (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L42">SC1L42</A>)))) ) ) # ( !<A HREF="#XC1_q_b[10]">XC1_q_b[10]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1L706">SC1L706</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L42">SC1L42</A>)))) ) );


<P> --SC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11
<P><A NAME="SC1L440">SC1L440</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[16]">SC1_E_shift_rot_result[16]</A>)));


<P> --SC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[19]">SC1_D_iw[19]</A> = DFFEAS(<A HREF="#SC1L606">SC1L606</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13
<P><A NAME="SC1L704">SC1L704</A> = ( <A HREF="#XC1_q_b[15]">XC1_q_b[15]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & ((!<A HREF="#SC1L706">SC1L706</A>) # ((<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L46">SC1L46</A>)))) ) ) # ( !<A HREF="#XC1_q_b[15]">XC1_q_b[15]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1L706">SC1L706</A> & ((<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L46">SC1L46</A>)))) ) );


<P> --SC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[21]">SC1_D_iw[21]</A> = DFFEAS(<A HREF="#SC1L608">SC1L608</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~12
<P><A NAME="SC1L439">SC1L439</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[13]">SC1_E_shift_rot_result[13]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[15]">SC1_E_shift_rot_result[15]</A>));


<P> --SC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
<P> --register power-up is low

<P><A NAME="SC1_D_iw[20]">SC1_D_iw[20]</A> = DFFEAS(<A HREF="#SC1L607">SC1L607</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L651">SC1L651</A>,  ,  ,  ,  );


<P> --SC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~14
<P><A NAME="SC1L703">SC1L703</A> = ( <A HREF="#XC1_q_b[14]">XC1_q_b[14]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & ((!<A HREF="#SC1L706">SC1L706</A>) # ((<A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L50">SC1L50</A>)))) ) ) # ( !<A HREF="#XC1_q_b[14]">XC1_q_b[14]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1L706">SC1L706</A> & (<A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L50">SC1L50</A>)))) ) );


<P> --SC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~13
<P><A NAME="SC1L438">SC1L438</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A>)));


<P> --SC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~15
<P><A NAME="SC1L702">SC1L702</A> = ( <A HREF="#XC1_q_b[13]">XC1_q_b[13]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & ((!<A HREF="#SC1L706">SC1L706</A>) # ((<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>)))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L54">SC1L54</A>)))) ) ) # ( !<A HREF="#XC1_q_b[13]">XC1_q_b[13]</A> & ( (!<A HREF="#SC1L705">SC1L705</A> & (<A HREF="#SC1L706">SC1L706</A> & (<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>))) # (<A HREF="#SC1L705">SC1L705</A> & (((<A HREF="#SC1L54">SC1L54</A>)))) ) );


<P> --SC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
<P><A NAME="SC1L246">SC1L246</A> = (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ((!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>) # (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))));


<P> --XB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="XB2_mem_used[0]">XB2_mem_used[0]</A> = DFFEAS(<A HREF="#XB2L3">XB2L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="XB2L5">XB2L5</A> = (<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A>)));


<P> --AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
<P><A NAME="AC1L9">AC1L9</A> = (<A HREF="#SC1_d_read">SC1_d_read</A> & !<A HREF="#AC1_read_accepted">AC1_read_accepted</A>);


<P> --XB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="XB2L6">XB2L6</A> = (<A HREF="#AC1L9">AC1L9</A> & (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A>));


<P> --XB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2
<P><A NAME="XB2L7">XB2L7</A> = ( <A HREF="#XB2L5">XB2L5</A> & ( <A HREF="#XB2L6">XB2L6</A> ) ) # ( !<A HREF="#XB2L5">XB2L5</A> & ( <A HREF="#XB2L6">XB2L6</A> & ( (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & (<A HREF="#YB2L37">YB2L37</A> & (!<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> $ (!<A HREF="#WB2L1">WB2L1</A>)))) ) ) ) # ( <A HREF="#XB2L5">XB2L5</A> & ( !<A HREF="#XB2L6">XB2L6</A> ) );


<P> --BC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2
<P><A NAME="BC1L12">BC1L12</A> = (!<A HREF="#BC1L5">BC1L5</A> & (!<A HREF="#BC1L8">BC1L8</A> & (!<A HREF="#BC1L10">BC1L10</A> & !<A HREF="#BC1L11">BC1L11</A>)));


<P> --YB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~0
<P><A NAME="YB2L43">YB2L43</A> = ( <A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( <A HREF="#BC1L12">BC1L12</A> & ( (<A HREF="#T1L68">T1L68</A> & (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & !<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A>))) ) ) ) # ( !<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( <A HREF="#BC1L12">BC1L12</A> & ( (<A HREF="#T1L68">T1L68</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & <A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A>)) ) ) );


<P> --YB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~1
<P><A NAME="YB2L44">YB2L44</A> = ( !<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( <A HREF="#BC1L12">BC1L12</A> & ( (<A HREF="#T1L68">T1L68</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & ((!<A HREF="#V1L2">V1L2</A>) # (<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A>)))) ) ) );


<P> --SB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6
<P><A NAME="SB1L9">SB1L9</A> = ( <A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#BC1L9">BC1L9</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A> & ((!<A HREF="#V1L2">V1L2</A>) # (<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A>)))) ) ) ) # ( !<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#BC1L9">BC1L9</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & !<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>))) ) ) );


<P> --XB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="XB3_mem_used[0]">XB3_mem_used[0]</A> = DFFEAS(<A HREF="#XB3L3">XB3L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="XB3L5">XB3L5</A> = (!<A HREF="#XB3_mem_used[0]">XB3_mem_used[0]</A> & (<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A>)) # (<A HREF="#XB3_mem_used[0]">XB3_mem_used[0]</A> & (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((<A HREF="#SB1L9">SB1L9</A>) # (<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A>))));


<P> --YB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0
<P><A NAME="YB3L8">YB3L8</A> = ( <A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#BC1L9">BC1L9</A> & ( (<A HREF="#T1L68">T1L68</A> & (!<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & ((<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>) # (<A HREF="#V1L2">V1L2</A>)))) ) ) ) # ( !<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#BC1L9">BC1L9</A> & ( (<A HREF="#T1L68">T1L68</A> & (!<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & ((!<A HREF="#V1L2">V1L2</A>) # (<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>)))) ) ) );


<P> --YB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
<P><A NAME="YB3L9">YB3L9</A> = (<A HREF="#YB3L8">YB3L8</A> & (!<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A> $ (!<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A>)));


<P> --YB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
<P><A NAME="YB3L10">YB3L10</A> = (!<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & <A HREF="#YB3L8">YB3L8</A>);


<P> --SB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7
<P><A NAME="SB1L10">SB1L10</A> = ( <A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#BC1L8">BC1L8</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> & ((!<A HREF="#V1L2">V1L2</A>) # (<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A>)))) ) ) ) # ( !<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#BC1L8">BC1L8</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & !<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A>))) ) ) );


<P> --XB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="XB5_mem_used[0]">XB5_mem_used[0]</A> = DFFEAS(<A HREF="#XB5L3">XB5L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="XB5L5">XB5L5</A> = (!<A HREF="#XB5_mem_used[0]">XB5_mem_used[0]</A> & (<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A>)) # (<A HREF="#XB5_mem_used[0]">XB5_mem_used[0]</A> & (!<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> & ((<A HREF="#SB1L10">SB1L10</A>) # (<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A>))));


<P> --YB5L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]~0
<P><A NAME="YB5L8">YB5L8</A> = ( <A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#BC1L8">BC1L8</A> & ( (<A HREF="#T1L68">T1L68</A> & (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & ((<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A>) # (<A HREF="#V1L2">V1L2</A>)))) ) ) ) # ( !<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#BC1L8">BC1L8</A> & ( (<A HREF="#T1L68">T1L68</A> & (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & ((!<A HREF="#V1L2">V1L2</A>) # (<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A>)))) ) ) );


<P> --YB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~1
<P><A NAME="YB5L9">YB5L9</A> = (<A HREF="#YB5L8">YB5L8</A> & (!<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> $ (!<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A>)));


<P> --YB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~2
<P><A NAME="YB5L10">YB5L10</A> = (!<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & <A HREF="#YB5L8">YB5L8</A>);


<P> --XB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="XB1_mem_used[0]">XB1_mem_used[0]</A> = DFFEAS(<A HREF="#XB1L3">XB1L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="XB1L5">XB1L5</A> = ( !<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & ( <A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & ( ((<A HREF="#YB1L27">YB1L27</A> & (<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A> & <A HREF="#BC1L7">BC1L7</A>))) # (<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A>) ) ) ) # ( <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & ( !<A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & ( <A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> ) ) ) # ( !<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & ( !<A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & ( <A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> ) ) );


<P> --T1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
<P><A NAME="T1L69">T1L69</A> = (<A HREF="#T1L68">T1L68</A> & (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & (!<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A> & <A HREF="#BC1L7">BC1L7</A>)));


<P> --SB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
<P><A NAME="SB1L11">SB1L11</A> = ( <A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( <A HREF="#BC1L2">BC1L2</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1_write_accepted">AC1_write_accepted</A>)) ) ) ) # ( !<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( <A HREF="#BC1L2">BC1L2</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (((<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1_write_accepted">AC1_write_accepted</A>)) # (<A HREF="#SC1_d_read">SC1_d_read</A>))) ) ) );


<P> --KC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
<P> --register power-up is low

<P><A NAME="KC1_top_priority_reg[0]">KC1_top_priority_reg[0]</A> = DFFEAS(<A HREF="#KC1L6">KC1L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#KC1L5">KC1L5</A>,  ,  ,  ,  );


<P> --KC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
<P> --register power-up is low

<P><A NAME="KC1_top_priority_reg[1]">KC1_top_priority_reg[1]</A> = DFFEAS(<A HREF="#KC1L1">KC1L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#KC1L5">KC1L5</A>,  ,  ,  ,  );


<P> --SC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
<P> --register power-up is low

<P><A NAME="SC1_F_pc[12]">SC1_F_pc[12]</A> = DFFEAS(<A HREF="#SC1L645">SC1L645</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  ,  ,  );


<P> --SC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
<P> --register power-up is low

<P><A NAME="SC1_i_read">SC1_i_read</A> = DFFEAS(<A HREF="#SC1L996">SC1L996</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
<P> --register power-up is low

<P><A NAME="AC2_read_accepted">AC2_read_accepted</A> = DFFEAS(<A HREF="#AC2L3">AC2L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0
<P><A NAME="ZB2L1">ZB2L1</A> = (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#SC1_i_read">SC1_i_read</A> & !<A HREF="#AC2_read_accepted">AC2_read_accepted</A>));


<P> --TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
<P><A NAME="TB1L1">TB1L1</A> = ( !<A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> & ( <A HREF="#ZB2L1">ZB2L1</A> & ( (<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & (!<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> & (<A HREF="#SC1_F_pc[13]">SC1_F_pc[13]</A> & <A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A>))) ) ) );


<P> --KC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
<P><A NAME="KC1L1">KC1L1</A> = (<A HREF="#SB1L11">SB1L11</A> & ((!<A HREF="#KC1_top_priority_reg[0]">KC1_top_priority_reg[0]</A>) # ((<A HREF="#KC1_top_priority_reg[1]">KC1_top_priority_reg[1]</A> & !<A HREF="#TB1L1">TB1L1</A>))));


<P> --XB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
<P><A NAME="XB4L16">XB4L16</A> = (!<A HREF="#KD1_waitrequest">KD1_waitrequest</A> & !<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A>);


<P> --VB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress
<P> --register power-up is low

<P><A NAME="VB1_packet_in_progress">VB1_packet_in_progress</A> = DFFEAS(<A HREF="#VB1L3">VB1L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]
<P> --register power-up is low

<P><A NAME="VB1_saved_grant[1]">VB1_saved_grant[1]</A> = DFFEAS(<A HREF="#KC1L2">KC1L2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#VB1L54">VB1L54</A>,  ,  ,  ,  );


<P> --CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
<P><A NAME="CC1L1">CC1L1</A> = ( !<A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> & ( (<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & (!<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> & (<A HREF="#SC1_F_pc[13]">SC1_F_pc[13]</A> & <A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A>))) ) );


<P> --VB1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1
<P><A NAME="VB1_WideOr1">VB1_WideOr1</A> = ( <A HREF="#CC1L1">CC1L1</A> & ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( ((<A HREF="#T1L68">T1L68</A> & (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#BC1L2">BC1L2</A>))) # (<A HREF="#ZB2L1">ZB2L1</A>) ) ) ) # ( !<A HREF="#CC1L1">CC1L1</A> & ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#T1L68">T1L68</A> & (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#BC1L2">BC1L2</A>)) ) ) ) # ( <A HREF="#CC1L1">CC1L1</A> & ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#T1L68">T1L68</A> & (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#BC1L2">BC1L2</A>)) ) ) ) # ( !<A HREF="#CC1L1">CC1L1</A> & ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#T1L68">T1L68</A> & (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#BC1L2">BC1L2</A>)) ) ) );


<P> --VB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0
<P><A NAME="VB1L54">VB1L54</A> = ( <A HREF="#VB1_WideOr1">VB1_WideOr1</A> & ( (<A HREF="#XB4L16">XB4L16</A> & ((<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>))) ) ) # ( !<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & ( !<A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A> ) );


<P> --VC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
<P> --register power-up is low

<P><A NAME="VC1_write">VC1_write</A> = DFFEAS(<A HREF="#VC1L89">VC1L89</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
<P> --register power-up is low

<P><A NAME="VC1_address[8]">VC1_address[8]</A> = DFFEAS(<A HREF="#VB1_src_data[46]">VB1_src_data[46]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
<P> --register power-up is low

<P><A NAME="KD1_jtag_ram_access">KD1_jtag_ram_access</A> = DFFEAS(<A HREF="#KD1L107">KD1L107</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
<P><A NAME="KD1L162">KD1L162</A> = (!<A HREF="#VC1_address[8]">VC1_address[8]</A> & <A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A>);


<P> --VC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
<P> --register power-up is low

<P><A NAME="VC1_read">VC1_read</A> = DFFEAS(<A HREF="#VC1L54">VC1L54</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
<P> --register power-up is low

<P><A NAME="KD1_avalon_ociram_readdata_ready">KD1_avalon_ociram_readdata_ready</A> = DFFEAS(<A HREF="#KD1L105">KD1L105</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
<P><A NAME="KD1L163">KD1L163</A> = ( <A HREF="#KD1_avalon_ociram_readdata_ready">KD1_avalon_ociram_readdata_ready</A> & ( (!<A HREF="#KD1_waitrequest">KD1_waitrequest</A>) # ((!<A HREF="#VC1_write">VC1_write</A> & ((!<A HREF="#VC1_read">VC1_read</A>))) # (<A HREF="#VC1_write">VC1_write</A> & (<A HREF="#KD1L162">KD1L162</A>))) ) ) # ( !<A HREF="#KD1_avalon_ociram_readdata_ready">KD1_avalon_ociram_readdata_ready</A> & ( (!<A HREF="#KD1_waitrequest">KD1_waitrequest</A>) # ((!<A HREF="#VC1_write">VC1_write</A>) # (<A HREF="#KD1L162">KD1L162</A>)) ) );


<P> --XB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
<P><A NAME="XB4L13">XB4L13</A> = ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (!<A HREF="#AC1L9">AC1L9</A> & (((!<A HREF="#SC1_i_read">SC1_i_read</A> & !<A HREF="#AC2_read_accepted">AC2_read_accepted</A>)))) # (<A HREF="#AC1L9">AC1L9</A> & (((!<A HREF="#SC1_i_read">SC1_i_read</A> & !<A HREF="#AC2_read_accepted">AC2_read_accepted</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>))) ) ) # ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#AC1L9">AC1L9</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>) ) );


<P> --XB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="XB4_mem_used[0]">XB4_mem_used[0]</A> = DFFEAS(<A HREF="#XB4L9">XB4L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="XB4L11">XB4L11</A> = ( <A HREF="#XB4L13">XB4L13</A> & ( <A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( (!<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A> & (((!<A HREF="#KD1_waitrequest">KD1_waitrequest</A> & <A HREF="#VB1_WideOr1">VB1_WideOr1</A>)) # (<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A>))) ) ) ) # ( !<A HREF="#XB4L13">XB4L13</A> & ( <A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( (<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & !<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#XB4L13">XB4L13</A> & ( !<A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( <A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> ) ) ) # ( !<A HREF="#XB4L13">XB4L13</A> & ( !<A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( <A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> ) ) );


<P> --BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
<P><A NAME="BC1L1">BC1L1</A> = (!<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & <A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A>);


<P> --SB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src6_valid~0
<P><A NAME="SB1L12">SB1L12</A> = ( <A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( <A HREF="#BC1L1">BC1L1</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1_write_accepted">AC1_write_accepted</A>)) ) ) ) # ( !<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( <A HREF="#BC1L1">BC1L1</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (((<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1_write_accepted">AC1_write_accepted</A>)) # (<A HREF="#SC1_d_read">SC1_d_read</A>))) ) ) );


<P> --KC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]
<P> --register power-up is low

<P><A NAME="KC2_top_priority_reg[0]">KC2_top_priority_reg[0]</A> = DFFEAS(<A HREF="#KC2L6">KC2L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#KC2L5">KC2L5</A>,  ,  ,  ,  );


<P> --KC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]
<P> --register power-up is low

<P><A NAME="KC2_top_priority_reg[1]">KC2_top_priority_reg[1]</A> = DFFEAS(<A HREF="#KC2L1">KC2L1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#KC2L5">KC2L5</A>,  ,  ,  ,  );


<P> --TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
<P><A NAME="TB1L2">TB1L2</A> = ( <A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> & ( <A HREF="#ZB2L1">ZB2L1</A> ) ) # ( !<A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> & ( <A HREF="#ZB2L1">ZB2L1</A> & ( (!<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A>) # (((!<A HREF="#SC1_F_pc[13]">SC1_F_pc[13]</A>) # (!<A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A>)) # (<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A>)) ) ) );


<P> --KC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[0]~0
<P><A NAME="KC2L1">KC2L1</A> = (<A HREF="#SB1L12">SB1L12</A> & ((!<A HREF="#KC2_top_priority_reg[0]">KC2_top_priority_reg[0]</A>) # ((<A HREF="#KC2_top_priority_reg[1]">KC2_top_priority_reg[1]</A> & !<A HREF="#TB1L2">TB1L2</A>))));


<P> --YB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
<P><A NAME="YB7L3">YB7L3</A> = (<A HREF="#DB1_rst1">DB1_rst1</A> & !<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A>);


<P> --VB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress
<P> --register power-up is low

<P><A NAME="VB2_packet_in_progress">VB2_packet_in_progress</A> = DFFEAS(<A HREF="#VB2L3">VB2L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_valid~0
<P><A NAME="VB2L56">VB2L56</A> = (!<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & (<A HREF="#T1L68">T1L68</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[1]
<P> --register power-up is low

<P><A NAME="VB2_saved_grant[1]">VB2_saved_grant[1]</A> = DFFEAS(<A HREF="#KC2L2">KC2L2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#VB2L57">VB2L57</A>,  ,  ,  ,  );


<P> --VB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|update_grant~0
<P><A NAME="VB2L57">VB2L57</A> = ( <A HREF="#VB2L56">VB2L56</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( <A HREF="#YB7L3">YB7L3</A> ) ) ) # ( !<A HREF="#VB2L56">VB2L56</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (!<A HREF="#TB1L2">TB1L2</A> & ((!<A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A>))) # (<A HREF="#TB1L2">TB1L2</A> & (<A HREF="#YB7L3">YB7L3</A>)) ) ) ) # ( <A HREF="#VB2L56">VB2L56</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#YB7L3">YB7L3</A>) ) ) ) # ( !<A HREF="#VB2L56">VB2L56</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( !<A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A> ) ) );


<P> --VB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|WideOr1
<P><A NAME="VB2_WideOr1">VB2_WideOr1</A> = ( <A HREF="#CC1L1">CC1L1</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#T1L68">T1L68</A> & (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#BC1L1">BC1L1</A>)) ) ) ) # ( !<A HREF="#CC1L1">CC1L1</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( ((<A HREF="#T1L68">T1L68</A> & (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#BC1L1">BC1L1</A>))) # (<A HREF="#ZB2L1">ZB2L1</A>) ) ) ) # ( <A HREF="#CC1L1">CC1L1</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#T1L68">T1L68</A> & (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#BC1L1">BC1L1</A>)) ) ) ) # ( !<A HREF="#CC1L1">CC1L1</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#T1L68">T1L68</A> & (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#BC1L1">BC1L1</A>)) ) ) );


<P> --XB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
<P><A NAME="XB7L13">XB7L13</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (!<A HREF="#AC1L9">AC1L9</A> & (((!<A HREF="#SC1_i_read">SC1_i_read</A> & !<A HREF="#AC2_read_accepted">AC2_read_accepted</A>)))) # (<A HREF="#AC1L9">AC1L9</A> & (((!<A HREF="#SC1_i_read">SC1_i_read</A> & !<A HREF="#AC2_read_accepted">AC2_read_accepted</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>))) ) ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#AC1L9">AC1L9</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) );


<P> --XB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
<P> --register power-up is low

<P><A NAME="XB7_mem_used[0]">XB7_mem_used[0]</A> = DFFEAS(<A HREF="#XB7L9">XB7L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
<P><A NAME="XB7L11">XB7L11</A> = ( <A HREF="#XB7L13">XB7L13</A> & ( <A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( (!<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & (((<A HREF="#DB1_rst1">DB1_rst1</A> & <A HREF="#VB2_WideOr1">VB2_WideOr1</A>)) # (<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A>))) ) ) ) # ( !<A HREF="#XB7L13">XB7L13</A> & ( <A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( (<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & !<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#XB7L13">XB7L13</A> & ( !<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( <A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> ) ) ) # ( !<A HREF="#XB7L13">XB7L13</A> & ( !<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( <A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> ) ) );


<P> --YB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
<P><A NAME="YB4L36">YB4L36</A> = (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#XB4L16">XB4L16</A> & (<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & <A HREF="#XB4L13">XB4L13</A>)));


<P> --XB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]
<P> --register power-up is low

<P><A NAME="XB4_mem[1][73]">XB4_mem[1][73]</A> = DFFEAS(<A HREF="#XB4L14">XB4L14</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
<P><A NAME="XB4L14">XB4L14</A> = (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & ((<A HREF="#XB4_mem[1][73]">XB4_mem[1][73]</A>)));


<P> --XB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="XB4L12">XB4L12</A> = (!<A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A>) # (<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A>);


<P> --XB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]
<P> --register power-up is low

<P><A NAME="XB4_mem[1][55]">XB4_mem[1][55]</A> = DFFEAS(<A HREF="#XB4L15">XB4L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
<P><A NAME="XB4L15">XB4L15</A> = (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & (<A HREF="#XB4L13">XB4L13</A>)) # (<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & ((<A HREF="#XB4_mem[1][55]">XB4_mem[1][55]</A>)));


<P> --YB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
<P><A NAME="YB7L4">YB7L4</A> = (<A HREF="#YB7L3">YB7L3</A> & (<A HREF="#VB2_WideOr1">VB2_WideOr1</A> & <A HREF="#XB7L13">XB7L13</A>));


<P> --XB7_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]
<P> --register power-up is low

<P><A NAME="XB7_mem[1][73]">XB7_mem[1][73]</A> = DFFEAS(<A HREF="#XB7L14">XB7L14</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
<P><A NAME="XB7L14">XB7L14</A> = (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & ((<A HREF="#XB7_mem[1][73]">XB7_mem[1][73]</A>)));


<P> --XB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
<P><A NAME="XB7L12">XB7L12</A> = (!<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A>) # (<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A>);


<P> --XB7_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]
<P> --register power-up is low

<P><A NAME="XB7_mem[1][55]">XB7_mem[1][55]</A> = DFFEAS(<A HREF="#XB7L15">XB7L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB7L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
<P><A NAME="XB7L15">XB7L15</A> = (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & (<A HREF="#XB7L13">XB7L13</A>)) # (<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & ((<A HREF="#XB7_mem[1][55]">XB7_mem[1][55]</A>)));


<P> --YB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
<P><A NAME="YB1L28">YB1L28</A> = (<A HREF="#YB1L27">YB1L27</A> & (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & (<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A> & <A HREF="#BC1L7">BC1L7</A>)));


<P> --YB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~2
<P><A NAME="YB2L39">YB2L39</A> = ( <A HREF="#WB2L1">WB2L1</A> & ( <A HREF="#YB2L37">YB2L37</A> & ( (<A HREF="#AC1L9">AC1L9</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & !<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A>))) ) ) ) # ( !<A HREF="#WB2L1">WB2L1</A> & ( <A HREF="#YB2L37">YB2L37</A> & ( (<A HREF="#AC1L9">AC1L9</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & <A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A>))) ) ) );


<P> --AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
<P><A NAME="AC1L5">AC1L5</A> = (!<A HREF="#AC1L9">AC1L9</A> & (!<A HREF="#AC1_end_begintransfer">AC1_end_begintransfer</A> & ((!<A HREF="#SC1_d_write">SC1_d_write</A>) # (<A HREF="#AC1_write_accepted">AC1_write_accepted</A>))));


<P> --AC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
<P><A NAME="AC1L6">AC1L6</A> = (!<A HREF="#AC1L5">AC1L5</A> & ((!<A HREF="#DB1_rst1">DB1_rst1</A>) # ((!<A HREF="#YB2L38">YB2L38</A> & <A HREF="#SB1L2">SB1L2</A>))));


<P> --SC1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
<P><A NAME="SC1L791">SC1L791</A> = ( <A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte0_data[1]">SC1_av_ld_byte0_data[1]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte0_data[1]">SC1_av_ld_byte0_data[1]</A>) ) );


<P> --SC1L792 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
<P><A NAME="SC1L792">SC1L792</A> = ( <A HREF="#SC1_av_ld_byte0_data[2]">SC1_av_ld_byte0_data[2]</A> & ( ((<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte0_data[2]">SC1_av_ld_byte0_data[2]</A> & ( (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1L793 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
<P><A NAME="SC1L793">SC1L793</A> = ( <A HREF="#SC1_av_ld_byte0_data[3]">SC1_av_ld_byte0_data[3]</A> & ( ((<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte0_data[3]">SC1_av_ld_byte0_data[3]</A> & ( (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1L794 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
<P><A NAME="SC1L794">SC1L794</A> = ( <A HREF="#SC1_av_ld_byte0_data[4]">SC1_av_ld_byte0_data[4]</A> & ( ((<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte0_data[4]">SC1_av_ld_byte0_data[4]</A> & ( (<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1L795 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
<P><A NAME="SC1L795">SC1L795</A> = ( <A HREF="#SC1_av_ld_byte0_data[5]">SC1_av_ld_byte0_data[5]</A> & ( ((<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte0_data[5]">SC1_av_ld_byte0_data[5]</A> & ( (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1L796 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
<P><A NAME="SC1L796">SC1L796</A> = ( <A HREF="#SC1_av_ld_byte0_data[6]">SC1_av_ld_byte0_data[6]</A> & ( ((<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte0_data[6]">SC1_av_ld_byte0_data[6]</A> & ( (<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
<P><A NAME="SC1L797">SC1L797</A> = ( <A HREF="#SC1_av_ld_byte0_data[7]">SC1_av_ld_byte0_data[7]</A> & ( ((<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte0_data[7]">SC1_av_ld_byte0_data[7]</A> & ( (<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --DB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
<P><A NAME="DB1L44">DB1L44</A> = AMPP_FUNCTION(!<A HREF="#A1L9">A1L9</A>, !<A HREF="#A1L14">A1L14</A>, !<A HREF="#A1L4">A1L4</A>);


<P> --DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
<P><A NAME="DB1L81">DB1L81</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_td_shift[0]">DB1_td_shift[0]</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1L44">DB1L44</A>, !<A HREF="#DB1_count[0]">DB1_count[0]</A>);


<P> --DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
<P> --register power-up is low

<P><A NAME="DB1_rdata[7]">DB1_rdata[7]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#NB1_q_b[7]">NB1_q_b[7]</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>, <A HREF="#DB1L22">DB1L22</A>);


<P> --DB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
<P><A NAME="DB1L70">DB1L70</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>, !<A HREF="#DB1_rdata[7]">DB1_rdata[7]</A>);


<P> --T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
<P> --register power-up is low

<P><A NAME="T1_t_dav">T1_t_dav</A> = DFFEAS(<A HREF="#MB2_b_full">MB2_b_full</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
<P> --register power-up is low

<P><A NAME="DB1_write_stalled">DB1_write_stalled</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L96">DB1L96</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L97">DB1L97</A>);


<P> --DB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
<P><A NAME="DB1L71">DB1L71</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>);


<P> --DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[2]">DB1_td_shift[2]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L73">DB1L73</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
<P><A NAME="DB1L72">DB1L72</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#DB1L71">DB1L71</A>, !<A HREF="#DB1_td_shift[2]">DB1_td_shift[2]</A>);


<P> --DB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
<P><A NAME="DB1L15">DB1L15</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#A1L12">A1L12</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#DB1_count[8]">DB1_count[8]</A>);


<P> --DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
<P> --register power-up is low

<P><A NAME="DB1_rvalid0">DB1_rvalid0</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1L42">DB1L42</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --CD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
<P> --register power-up is low

<P><A NAME="CD1_monitor_ready">CD1_monitor_ready</A> = DFFEAS(<A HREF="#CD1L10">CD1L10</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
<P><A NAME="ND1L58">ND1L58</A> = ( <A HREF="#KD1_MonDReg[1]">KD1_MonDReg[1]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[1]">AD1_break_readreg[1]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[3]">ND1_sr[3]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[1]">KD1_MonDReg[1]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[1]">AD1_break_readreg[1]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[3]">ND1_sr[3]</A>)))) ) );


<P> --MD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
<P> --register power-up is low

<P><A NAME="MD1_jdo[0]">MD1_jdo[0]</A> = DFFEAS(<A HREF="#ND1_sr[0]">ND1_sr[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
<P> --register power-up is low

<P><A NAME="MD1_jdo[36]">MD1_jdo[36]</A> = DFFEAS(<A HREF="#ND1_sr[36]">ND1_sr[36]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
<P> --register power-up is low

<P><A NAME="MD1_jdo[37]">MD1_jdo[37]</A> = DFFEAS(<A HREF="#ND1_sr[37]">ND1_sr[37]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
<P> --register power-up is low

<P><A NAME="MD1_ir[1]">MD1_ir[1]</A> = DFFEAS(<A HREF="#A1L18">A1L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_jxuir">MD1_jxuir</A>,  ,  ,  ,  );


<P> --MD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
<P> --register power-up is low

<P><A NAME="MD1_ir[0]">MD1_ir[0]</A> = DFFEAS(<A HREF="#A1L17">A1L17</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_jxuir">MD1_jxuir</A>,  ,  ,  ,  );


<P> --MD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
<P> --register power-up is low

<P><A NAME="MD1_enable_action_strobe">MD1_enable_action_strobe</A> = DFFEAS(<A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~0
<P><A NAME="AD1L7">AD1L7</A> = (<A HREF="#MD1_ir[1]">MD1_ir[1]</A> & (!<A HREF="#MD1_ir[0]">MD1_ir[0]</A> & <A HREF="#MD1_enable_action_strobe">MD1_enable_action_strobe</A>));


<P> --AD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~1
<P><A NAME="AD1L8">AD1L8</A> = (!<A HREF="#MD1_jdo[36]">MD1_jdo[36]</A> & (!<A HREF="#MD1_jdo[37]">MD1_jdo[37]</A> & <A HREF="#AD1L7">AD1L7</A>));


<P> --MD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
<P> --register power-up is low

<P><A NAME="MD1_jdo[3]">MD1_jdo[3]</A> = DFFEAS(<A HREF="#ND1_sr[3]">ND1_sr[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --KD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
<P> --register power-up is low

<P><A NAME="KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> = DFFEAS(<A HREF="#KD1_jtag_ram_rd">KD1_jtag_ram_rd</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --MD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
<P> --register power-up is low

<P><A NAME="MD1_jdo[35]">MD1_jdo[35]</A> = DFFEAS(<A HREF="#ND1_sr[35]">ND1_sr[35]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
<P><A NAME="MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> = (!<A HREF="#MD1_ir[1]">MD1_ir[1]</A> & (!<A HREF="#MD1_ir[0]">MD1_ir[0]</A> & (<A HREF="#MD1_enable_action_strobe">MD1_enable_action_strobe</A> & <A HREF="#MD1_jdo[35]">MD1_jdo[35]</A>)));


<P> --KD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0
<P><A NAME="KD1L50">KD1L50</A> = (!<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>);


<P> --KD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
<P> --register power-up is low

<P><A NAME="KD1_jtag_rd_d1">KD1_jtag_rd_d1</A> = DFFEAS(<A HREF="#KD1_jtag_rd">KD1_jtag_rd</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1
<P><A NAME="KD1L51">KD1L51</A> = ( <A HREF="#KD1_jtag_rd_d1">KD1_jtag_rd_d1</A> & ( (((!<A HREF="#MD1_enable_action_strobe">MD1_enable_action_strobe</A>) # (<A HREF="#MD1_jdo[35]">MD1_jdo[35]</A>)) # (<A HREF="#MD1_ir[0]">MD1_ir[0]</A>)) # (<A HREF="#MD1_ir[1]">MD1_ir[1]</A>) ) ) # ( !<A HREF="#KD1_jtag_rd_d1">KD1_jtag_rd_d1</A> & ( (!<A HREF="#MD1_ir[1]">MD1_ir[1]</A> & (!<A HREF="#MD1_ir[0]">MD1_ir[0]</A> & (<A HREF="#MD1_enable_action_strobe">MD1_enable_action_strobe</A> & <A HREF="#MD1_jdo[35]">MD1_jdo[35]</A>))) ) );


<P> --SC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
<P> --register power-up is low

<P><A NAME="SC1_hbreak_enabled">SC1_hbreak_enabled</A> = DFFEAS(<A HREF="#SC1L991">SC1L991</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --SC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
<P><A NAME="SC1L547">SC1L547</A> = ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
<P><A NAME="SC1L560">SC1L560</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
<P><A NAME="SC1L561">SC1L561</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
<P><A NAME="SC1L548">SC1L548</A> = ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
<P><A NAME="SC1L549">SC1L549</A> = ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
<P><A NAME="SC1L550">SC1L550</A> = ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & <A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
<P><A NAME="SC1L206">SC1L206</A> = ( !<A HREF="#SC1L211">SC1L211</A> & ( !<A HREF="#SC1L210">SC1L210</A> & ( (!<A HREF="#SC1L548">SC1L548</A> & (!<A HREF="#SC1L549">SC1L549</A> & (!<A HREF="#SC1L550">SC1L550</A> & !<A HREF="#SC1L212">SC1L212</A>))) ) ) );


<P> --SC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
<P><A NAME="SC1L202">SC1L202</A> = ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( <A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>) # (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>)))) # (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>) # (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>)))) ) ) ) # ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( <A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (((!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>)))) # (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>) # (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>)))) ) ) ) # ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>) # (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>)))) # (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (((<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>)))) ) ) ) # ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ((!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>) # ((!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>)))) # (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (((<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>)))) ) ) );


<P> --SC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
<P><A NAME="SC1L253">SC1L253</A> = (!<A HREF="#SC1L202">SC1L202</A> & ((<A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A>))) # (<A HREF="#SC1L202">SC1L202</A> & (<A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>));


<P> --SC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
<P><A NAME="SC1L254">SC1L254</A> = ( <A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L253">SC1L253</A> & ( (!<A HREF="#SC1L540">SC1L540</A>) # (((!<A HREF="#SC1L219">SC1L219</A> & !<A HREF="#SC1L218">SC1L218</A>)) # (<A HREF="#SC1L547">SC1L547</A>)) ) ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L253">SC1L253</A> & ( <A HREF="#SC1L547">SC1L547</A> ) ) ) # ( <A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L253">SC1L253</A> & ( <A HREF="#SC1L547">SC1L547</A> ) ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L253">SC1L253</A> & ( <A HREF="#SC1L547">SC1L547</A> ) ) );


<P> --SC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~2
<P><A NAME="SC1L259">SC1L259</A> = (!<A HREF="#SC1L202">SC1L202</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1L202">SC1L202</A> & (<A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>));


<P> --SC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~3
<P><A NAME="SC1L260">SC1L260</A> = ( <A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L259">SC1L259</A> ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L259">SC1L259</A> ) ) # ( <A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L259">SC1L259</A> & ( ((<A HREF="#SC1L540">SC1L540</A> & ((<A HREF="#SC1L218">SC1L218</A>) # (<A HREF="#SC1L219">SC1L219</A>)))) # (<A HREF="#SC1L547">SC1L547</A>) ) ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L259">SC1L259</A> ) );


<P> --SC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4
<P><A NAME="SC1L255">SC1L255</A> = (!<A HREF="#SC1L202">SC1L202</A> & ((<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A>))) # (<A HREF="#SC1L202">SC1L202</A> & (<A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>));


<P> --SC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5
<P><A NAME="SC1L256">SC1L256</A> = ( <A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L255">SC1L255</A> ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L255">SC1L255</A> ) ) # ( <A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L255">SC1L255</A> & ( ((<A HREF="#SC1L540">SC1L540</A> & ((<A HREF="#SC1L218">SC1L218</A>) # (<A HREF="#SC1L219">SC1L219</A>)))) # (<A HREF="#SC1L547">SC1L547</A>) ) ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L255">SC1L255</A> ) );


<P> --SC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~6
<P><A NAME="SC1L251">SC1L251</A> = (!<A HREF="#SC1L202">SC1L202</A> & ((<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>))) # (<A HREF="#SC1L202">SC1L202</A> & (<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>));


<P> --SC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~7
<P><A NAME="SC1L252">SC1L252</A> = ( <A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L251">SC1L251</A> ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L251">SC1L251</A> ) ) # ( <A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L251">SC1L251</A> & ( ((<A HREF="#SC1L540">SC1L540</A> & ((<A HREF="#SC1L218">SC1L218</A>) # (<A HREF="#SC1L219">SC1L219</A>)))) # (<A HREF="#SC1L547">SC1L547</A>) ) ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L251">SC1L251</A> ) );


<P> --SC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8
<P><A NAME="SC1L257">SC1L257</A> = (!<A HREF="#SC1L202">SC1L202</A> & ((<A HREF="#SC1_D_iw[20]">SC1_D_iw[20]</A>))) # (<A HREF="#SC1L202">SC1L202</A> & (<A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>));


<P> --SC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9
<P><A NAME="SC1L258">SC1L258</A> = ( <A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L257">SC1L257</A> ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L257">SC1L257</A> ) ) # ( <A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L257">SC1L257</A> & ( ((<A HREF="#SC1L540">SC1L540</A> & ((<A HREF="#SC1L218">SC1L218</A>) # (<A HREF="#SC1L219">SC1L219</A>)))) # (<A HREF="#SC1L547">SC1L547</A>) ) ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L257">SC1L257</A> ) );


<P> --SC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
<P><A NAME="SC1L551">SC1L551</A> = ( !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2
<P><A NAME="SC1L660">SC1L660</A> = (<A HREF="#SC1L658">SC1L658</A> & <A HREF="#SC1L659">SC1L659</A>);


<P> --SC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
<P><A NAME="SC1L303">SC1L303</A> = (!<A HREF="#SC1L551">SC1L551</A> & (!<A HREF="#SC1L660">SC1L660</A> & !<A HREF="#SC1L304">SC1L304</A>));


<P> --SC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
<P><A NAME="SC1_D_wr_dst_reg">SC1_D_wr_dst_reg</A> = ( <A HREF="#SC1L258">SC1L258</A> & ( <A HREF="#SC1L303">SC1L303</A> ) ) # ( !<A HREF="#SC1L258">SC1L258</A> & ( <A HREF="#SC1L303">SC1L303</A> & ( (((<A HREF="#SC1L252">SC1L252</A>) # (<A HREF="#SC1L256">SC1L256</A>)) # (<A HREF="#SC1L260">SC1L260</A>)) # (<A HREF="#SC1L254">SC1L254</A>) ) ) );


<P> --SC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
<P> --register power-up is low

<P><A NAME="SC1_av_ld_waiting_for_data">SC1_av_ld_waiting_for_data</A> = DFFEAS(<A HREF="#SC1L947">SC1L947</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1
<P><A NAME="SC1L947">SC1L947</A> = ( <A HREF="#SC1L946">SC1L946</A> & ( <A HREF="#SC1_av_ld_waiting_for_data">SC1_av_ld_waiting_for_data</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A>) # ((!<A HREF="#TB2L1">TB2L1</A> & (!<A HREF="#TB3L1">TB3L1</A> & <A HREF="#GC1L2">GC1L2</A>))) ) ) ) # ( !<A HREF="#SC1L946">SC1L946</A> & ( <A HREF="#SC1_av_ld_waiting_for_data">SC1_av_ld_waiting_for_data</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A>) # ((!<A HREF="#TB2L1">TB2L1</A> & (!<A HREF="#TB3L1">TB3L1</A> & <A HREF="#GC1L2">GC1L2</A>))) ) ) ) # ( <A HREF="#SC1L946">SC1L946</A> & ( !<A HREF="#SC1_av_ld_waiting_for_data">SC1_av_ld_waiting_for_data</A> ) );


<P> --SC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
<P><A NAME="SC1L233">SC1L233</A> = (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & <A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>)));


<P> --SC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
<P> --register power-up is low

<P><A NAME="SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> = DFFEAS(<A HREF="#SC1L837">SC1L837</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> = DFFEAS(<A HREF="#SC1L834">SC1L834</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> = DFFEAS(<A HREF="#SC1L833">SC1L833</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
<P><A NAME="SC1L231">SC1L231</A> = (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & ((<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>) # (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A>))));


<P> --SC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
<P><A NAME="SC1L836">SC1L836</A> = (<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> & (!<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> $ (((!<A HREF="#SC1L231">SC1L231</A>) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>)))));


<P> --SC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
<P><A NAME="SC1L837">SC1L837</A> = ( <A HREF="#SC1L233">SC1L233</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1L836">SC1L836</A>) ) ) # ( !<A HREF="#SC1L233">SC1L233</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1_d_read">SC1_d_read</A> & (!<A HREF="#GC1_WideOr1">GC1_WideOr1</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#SC1L836">SC1L836</A>)))) ) );


<P> --SC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
<P><A NAME="SC1L535">SC1L535</A> = ( <A HREF="#SC1L233">SC1L233</A> & ( <A HREF="#SC1L837">SC1L837</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & <A HREF="#SC1L947">SC1L947</A>)) # (<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>))) ) ) ) # ( !<A HREF="#SC1L233">SC1L233</A> & ( <A HREF="#SC1L837">SC1L837</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ((<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>) # (<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>))) ) ) ) # ( <A HREF="#SC1L233">SC1L233</A> & ( !<A HREF="#SC1L837">SC1L837</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & <A HREF="#SC1L947">SC1L947</A>)) # (<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>))) ) ) ) # ( !<A HREF="#SC1L233">SC1L233</A> & ( !<A HREF="#SC1L837">SC1L837</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & <A HREF="#SC1L947">SC1L947</A>)) # (<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>))) ) ) );


<P> --SC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
<P><A NAME="SC1L536">SC1L536</A> = (!<A HREF="#SC1_E_shift_rot_cnt[3]">SC1_E_shift_rot_cnt[3]</A> & (!<A HREF="#SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> & (!<A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A> & !<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A>)));


<P> --SC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
<P><A NAME="SC1L537">SC1L537</A> = ( <A HREF="#SC1L536">SC1L536</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & ((<A HREF="#SC1_E_shift_rot_cnt[4]">SC1_E_shift_rot_cnt[4]</A>) # (<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>)))) ) ) # ( !<A HREF="#SC1L536">SC1L536</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>) ) );


<P> --SC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
<P><A NAME="SC1L828">SC1L828</A> = (!<A HREF="#SC1_E_st_stall">SC1_E_st_stall</A> & (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & (!<A HREF="#SC1L535">SC1L535</A> & !<A HREF="#SC1L537">SC1L537</A>)));


<P> --SC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
<P><A NAME="SC1L224">SC1L224</A> = ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ((!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>) # (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>)))) ) );


<P> --YB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
<P> --register power-up is low

<P><A NAME="YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> = DFFEAS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
<P><A NAME="GC1L39">GC1L39</A> = (<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>);


<P> --YB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#CB1_ram_block1a0">CB1_ram_block1a0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#VC1_readdata[0]">VC1_readdata[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="YB5_av_readdata_pre[0]">YB5_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#U1_readdata[0]">U1_readdata[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[0]">YB6_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#V1_readdata[0]">V1_readdata[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
<P><A NAME="GC1_src_data[0]">GC1_src_data[0]</A> = ( <A HREF="#GC1L6">GC1L6</A> ) # ( !<A HREF="#GC1L6">GC1L6</A> & ( ((!<A HREF="#GC1L5">GC1L5</A>) # ((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[0]">XD1_q_a[0]</A>))) # (<A HREF="#GC1L39">GC1L39</A>) ) );


<P> --SC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[0]">SC1_av_ld_byte1_data[0]</A> = DFFEAS(<A HREF="#SC1L859">SC1L859</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L857">SC1L857</A>,  ,  ,  ,  );


<P> --SC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
<P><A NAME="SC1L944">SC1L944</A> = ( <A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> & ( (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A>)) ) ) # ( !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((!<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & !<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A>)) # (<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & ((!<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A>) # (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A>))))) ) );


<P> --SC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0
<P><A NAME="SC1L842">SC1L842</A> = ( <A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & !<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A>)) ) ) # ( !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((!<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & !<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A>)) # (<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & ((!<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A>) # (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A>)))) ) );


<P> --SC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
<P> --register power-up is low

<P><A NAME="SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> = DFFEAS(<A HREF="#SC1L297">SC1L297</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~14
<P><A NAME="SC1L363">SC1L363</A> = (!<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>))))) # (<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>)))));


<P> --SC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[1]">SC1_E_src2[1]</A> = DFFEAS(<A HREF="#SC1L725">SC1L725</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15
<P><A NAME="SC1L348">SC1L348</A> = (!<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A>))))) # (<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A>)))));


<P> --SC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
<P><A NAME="SC1L571">SC1L571</A> = (!<A HREF="#SC1L363">SC1L363</A> & !<A HREF="#SC1L348">SC1L348</A>);


<P> --SC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~16
<P><A NAME="SC1L369">SC1L369</A> = (!<A HREF="#SC1_E_src2[22]">SC1_E_src2[22]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A>))))) # (<A HREF="#SC1_E_src2[22]">SC1_E_src2[22]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A>)))));


<P> --SC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~17
<P><A NAME="SC1L368">SC1L368</A> = (!<A HREF="#SC1_E_src2[21]">SC1_E_src2[21]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A>))))) # (<A HREF="#SC1_E_src2[21]">SC1_E_src2[21]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A>)))));


<P> --SC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~18
<P><A NAME="SC1L367">SC1L367</A> = (!<A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A>))))) # (<A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A>)))));


<P> --SC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~19
<P><A NAME="SC1L366">SC1L366</A> = (!<A HREF="#SC1_E_src2[19]">SC1_E_src2[19]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[19]">SC1_E_src1[19]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[19]">SC1_E_src1[19]</A>))))) # (<A HREF="#SC1_E_src2[19]">SC1_E_src2[19]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[19]">SC1_E_src1[19]</A>)))));


<P> --SC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~20
<P><A NAME="SC1L365">SC1L365</A> = (!<A HREF="#SC1_E_src2[18]">SC1_E_src2[18]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A>))))) # (<A HREF="#SC1_E_src2[18]">SC1_E_src2[18]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A>)))));


<P> --SC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~21
<P><A NAME="SC1L364">SC1L364</A> = (!<A HREF="#SC1_E_src2[17]">SC1_E_src2[17]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[17]">SC1_E_src1[17]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[17]">SC1_E_src1[17]</A>))))) # (<A HREF="#SC1_E_src2[17]">SC1_E_src2[17]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[17]">SC1_E_src1[17]</A>)))));


<P> --SC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
<P><A NAME="SC1L572">SC1L572</A> = ( !<A HREF="#SC1L365">SC1L365</A> & ( !<A HREF="#SC1L364">SC1L364</A> & ( (!<A HREF="#SC1L369">SC1L369</A> & (!<A HREF="#SC1L368">SC1L368</A> & (!<A HREF="#SC1L367">SC1L367</A> & !<A HREF="#SC1L366">SC1L366</A>))) ) ) );


<P> --SC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
<P><A NAME="SC1L573">SC1L573</A> = ( <A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & ( <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>) # (<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> $ (<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & ( <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>) # (<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>) # (!<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & ( !<A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>) # (<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>) # (!<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & ( !<A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>))))) # (<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>)))) ) ) );


<P> --SC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
<P><A NAME="SC1L574">SC1L574</A> = ( <A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> & ( <A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>) # (<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A> $ (<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> & ( <A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>) # (<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>) # (!<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> & ( !<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>) # (<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>) # (!<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> & ( !<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A> & ( (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>))))) # (<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>)))) ) ) );


<P> --SC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
<P><A NAME="SC1L575">SC1L575</A> = ( <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & ( <A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>) # (<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> $ (<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & ( <A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>) # (<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A>) # (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & ( !<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>) # (<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A>) # (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & ( !<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & ( (!<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>))))) # (<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>)))) ) ) );


<P> --SC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
<P><A NAME="SC1L576">SC1L576</A> = ( <A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & ( <A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>) # (<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> $ (<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & ( <A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>) # (<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>) # (!<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & ( !<A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>) # (<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>) # (!<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & ( !<A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A> & ( (!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>))))) # (<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>)))) ) ) );


<P> --SC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
<P><A NAME="SC1L577">SC1L577</A> = ( <A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & ( <A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>) # (<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A> $ (<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & ( <A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>) # (<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A>) # (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & ( !<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>) # (<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A>) # (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & ( !<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> & ( (!<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>))))) # (<A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>)))) ) ) );


<P> --SC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
<P><A NAME="SC1L578">SC1L578</A> = ( <A HREF="#SC1L576">SC1L576</A> & ( <A HREF="#SC1L577">SC1L577</A> & ( (!<A HREF="#SC1L354">SC1L354</A> & (!<A HREF="#SC1L360">SC1L360</A> & (<A HREF="#SC1L574">SC1L574</A> & <A HREF="#SC1L575">SC1L575</A>))) ) ) );


<P> --SC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
<P><A NAME="SC1L579">SC1L579</A> = ( <A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A> & ( <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>) # (<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A> $ (<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A> & ( <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>) # (<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A>) # (!<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A> & ( !<A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>) # (<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A>) # (!<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A> & ( !<A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> & ( (!<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>))))) # (<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>)))) ) ) );


<P> --SC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
<P><A NAME="SC1L580">SC1L580</A> = ( <A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ( <A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>) # (<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> $ (<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ( <A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>) # (<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A>) # (!<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ( !<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>) # (<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A>) # (!<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ( !<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & ( (!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>))))) # (<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)))) ) ) );


<P> --SC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
<P><A NAME="SC1L581">SC1L581</A> = ( <A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ( <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>) # (<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A> $ (<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ( <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>) # (<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>) # (!<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ( !<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>) # (<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>) # (!<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ( !<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> & ( (!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>))))) # (<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>)))) ) ) );


<P> --SC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[0]">SC1_E_src2[0]</A> = DFFEAS(<A HREF="#SC1L724">SC1L724</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~22
<P><A NAME="SC1L347">SC1L347</A> = (!<A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>))))) # (<A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>)))));


<P> --SC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
<P> --register power-up is low

<P><A NAME="SC1_E_src2[31]">SC1_E_src2[31]</A> = DFFEAS(<A HREF="#SC1L722">SC1L722</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~23
<P><A NAME="SC1L378">SC1L378</A> = (!<A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A>))))) # (<A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A>)))));


<P> --SC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~24
<P><A NAME="SC1L377">SC1L377</A> = (!<A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>))))) # (<A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>)))));


<P> --SC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25
<P><A NAME="SC1L376">SC1L376</A> = (!<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A>))))) # (<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A>)))));


<P> --SC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
<P><A NAME="SC1L582">SC1L582</A> = ( !<A HREF="#SC1L377">SC1L377</A> & ( !<A HREF="#SC1L376">SC1L376</A> & ( (!<A HREF="#SC1L350">SC1L350</A> & (!<A HREF="#SC1L349">SC1L349</A> & (!<A HREF="#SC1L347">SC1L347</A> & !<A HREF="#SC1L378">SC1L378</A>))) ) ) );


<P> --SC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
<P><A NAME="SC1L583">SC1L583</A> = ( <A HREF="#SC1L581">SC1L581</A> & ( <A HREF="#SC1L582">SC1L582</A> & ( (<A HREF="#SC1L573">SC1L573</A> & (<A HREF="#SC1L578">SC1L578</A> & (<A HREF="#SC1L579">SC1L579</A> & <A HREF="#SC1L580">SC1L580</A>))) ) ) );


<P> --SC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
<P> --register power-up is low

<P><A NAME="SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> = DFFEAS(<A HREF="#SC1L298">SC1L298</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
<P><A NAME="SC1L340">SC1L340</A> = ( <A HREF="#SC1L583">SC1L583</A> & ( <A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> & ( (!<A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> & (<A HREF="#SC1L118">SC1L118</A>)) # (<A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> & (((!<A HREF="#SC1L571">SC1L571</A>) # (!<A HREF="#SC1L572">SC1L572</A>)))) ) ) ) # ( !<A HREF="#SC1L583">SC1L583</A> & ( <A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> & ( (<A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A>) # (<A HREF="#SC1L118">SC1L118</A>) ) ) ) # ( <A HREF="#SC1L583">SC1L583</A> & ( !<A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> & ( (!<A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> & (((<A HREF="#SC1L571">SC1L571</A> & <A HREF="#SC1L572">SC1L572</A>)))) # (<A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> & (!<A HREF="#SC1L118">SC1L118</A>)) ) ) ) # ( !<A HREF="#SC1L583">SC1L583</A> & ( !<A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> & ( (!<A HREF="#SC1L118">SC1L118</A> & <A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A>) ) ) );


<P> --SC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
<P> --register power-up is low

<P><A NAME="SC1_W_status_reg_pie">SC1_W_status_reg_pie</A> = DFFEAS(<A HREF="#SC1L826">SC1L826</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --SC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
<P><A NAME="SC1L584">SC1L584</A> = ( !<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & ( (!<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & (!<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & (!<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A>))) ) );


<P> --SC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
<P><A NAME="SC1L585">SC1L585</A> = ( !<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & ( (!<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & (!<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & (<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A>))) ) );


<P> --SC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
<P> --register power-up is low

<P><A NAME="SC1_W_bstatus_reg">SC1_W_bstatus_reg</A> = DFFEAS(<A HREF="#SC1L772">SC1L772</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --SC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
<P><A NAME="SC1L586">SC1L586</A> = (<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & (!<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & (!<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & !<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A>)));


<P> --SC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
<P> --register power-up is low

<P><A NAME="SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A> = DFFEAS(<A HREF="#SC1L783">SC1L783</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
<P> --register power-up is low

<P><A NAME="SC1_W_ipending_reg[0]">SC1_W_ipending_reg[0]</A> = DFFEAS(<A HREF="#SC1L786">SC1L786</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
<P><A NAME="SC1L341">SC1L341</A> = ( !<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & ( <A HREF="#SC1_W_ipending_reg[0]">SC1_W_ipending_reg[0]</A> & ( (!<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & (!<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & (!<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & <A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A>))) ) ) );


<P> --SC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
<P><A NAME="SC1L342">SC1L342</A> = ( <A HREF="#SC1L341">SC1L341</A> & ( (!<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & (!<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A> & <A HREF="#SC1L586">SC1L586</A>)) ) ) # ( !<A HREF="#SC1L341">SC1L341</A> & ( (!<A HREF="#SC1L586">SC1L586</A>) # ((!<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & (!<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A>)) # (<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & ((!<A HREF="#SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A>)))) ) );


<P> --SC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
<P><A NAME="SC1L343">SC1L343</A> = ( <A HREF="#SC1L342">SC1L342</A> & ( (!<A HREF="#SC1L584">SC1L584</A> & (((<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A> & <A HREF="#SC1L585">SC1L585</A>)))) # (<A HREF="#SC1L584">SC1L584</A> & (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>)) ) ) # ( !<A HREF="#SC1L342">SC1L342</A> & ( (!<A HREF="#SC1L584">SC1L584</A> & (((!<A HREF="#SC1L585">SC1L585</A>) # (<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A>)))) # (<A HREF="#SC1L584">SC1L584</A> & (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>)) ) );


<P> --SC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15
<P><A NAME="SC1L305">SC1L305</A> = ( <A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L347">SC1L347</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[0]">SC1_E_shift_rot_result[0]</A>)))) ) ) # ( !<A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L347">SC1L347</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[0]">SC1_E_shift_rot_result[0]</A>)))) ) );


<P> --SC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req
<P><A NAME="SC1_intr_req">SC1_intr_req</A> = (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A> & <A HREF="#SC1_W_ipending_reg[0]">SC1_W_ipending_reg[0]</A>);


<P> --YB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#VC1_readdata[22]">VC1_readdata[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --TB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
<P><A NAME="TB2L2">TB2L2</A> = (<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A> & (<A HREF="#XB4_mem[0][73]">XB4_mem[0][73]</A> & <A HREF="#XB4_mem[0][55]">XB4_mem[0][55]</A>));


<P> --TB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src1_valid~0
<P><A NAME="TB3L2">TB3L2</A> = (<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & (<A HREF="#XB7_mem[0][73]">XB7_mem[0][73]</A> & <A HREF="#XB7_mem[0][55]">XB7_mem[0][55]</A>));


<P> --SC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
<P><A NAME="SC1L609">SC1L609</A> = ( <A HREF="#TB3L2">TB3L2</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A> & <A HREF="#TB2L2">TB2L2</A>)) # (<A HREF="#XD1_q_a[22]">XD1_q_a[22]</A>))) ) ) # ( !<A HREF="#TB3L2">TB3L2</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A> & <A HREF="#TB2L2">TB2L2</A>)) ) );


<P> --SC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
<P> --register power-up is low

<P><A NAME="SC1_hbreak_pending">SC1_hbreak_pending</A> = DFFEAS(<A HREF="#SC1L993">SC1L993</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
<P> --register power-up is low

<P><A NAME="CD1_jtag_break">CD1_jtag_break</A> = DFFEAS(<A HREF="#CD1L4">CD1L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
<P> --register power-up is low

<P><A NAME="SC1_wait_for_one_post_bret_inst">SC1_wait_for_one_post_bret_inst</A> = DFFEAS(<A HREF="#SC1L999">SC1L999</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
<P><A NAME="SC1L994">SC1L994</A> = ( <A HREF="#SC1_wait_for_one_post_bret_inst">SC1_wait_for_one_post_bret_inst</A> & ( (<A HREF="#SC1_W_valid">SC1_W_valid</A> & (!<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A> & ((<A HREF="#CD1_jtag_break">CD1_jtag_break</A>) # (<A HREF="#SC1_hbreak_pending">SC1_hbreak_pending</A>)))) ) ) # ( !<A HREF="#SC1_wait_for_one_post_bret_inst">SC1_wait_for_one_post_bret_inst</A> & ( (!<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A> & ((<A HREF="#CD1_jtag_break">CD1_jtag_break</A>) # (<A HREF="#SC1_hbreak_pending">SC1_hbreak_pending</A>))) ) );


<P> --SC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
<P><A NAME="SC1L651">SC1L651</A> = (!<A HREF="#SC1_i_read">SC1_i_read</A> & ((<A HREF="#TB3L2">TB3L2</A>) # (<A HREF="#TB2L2">TB2L2</A>)));


<P> --YB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A> = DFFEAS(<A HREF="#VC1_readdata[23]">VC1_readdata[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1
<P><A NAME="SC1L610">SC1L610</A> = ( <A HREF="#XD1_q_a[23]">XD1_q_a[23]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[23]">XD1_q_a[23]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A>)) ) );


<P> --YB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[24]">YB4_av_readdata_pre[24]</A> = DFFEAS(<A HREF="#VC1_readdata[24]">VC1_readdata[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2
<P><A NAME="SC1L611">SC1L611</A> = ( <A HREF="#XD1_q_a[24]">XD1_q_a[24]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[24]">YB4_av_readdata_pre[24]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[24]">XD1_q_a[24]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[24]">YB4_av_readdata_pre[24]</A>)) ) );


<P> --YB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[25]">YB4_av_readdata_pre[25]</A> = DFFEAS(<A HREF="#VC1_readdata[25]">VC1_readdata[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3
<P><A NAME="SC1L612">SC1L612</A> = ( <A HREF="#XD1_q_a[25]">XD1_q_a[25]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[25]">YB4_av_readdata_pre[25]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[25]">XD1_q_a[25]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[25]">YB4_av_readdata_pre[25]</A>)) ) );


<P> --YB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[26]">YB4_av_readdata_pre[26]</A> = DFFEAS(<A HREF="#VC1_readdata[26]">VC1_readdata[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4
<P><A NAME="SC1L613">SC1L613</A> = ( <A HREF="#XD1_q_a[26]">XD1_q_a[26]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[26]">YB4_av_readdata_pre[26]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[26]">XD1_q_a[26]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[26]">YB4_av_readdata_pre[26]</A>)) ) );


<P> --Z1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
<P> --register power-up is low

<P><A NAME="Z1_altera_reset_synchronizer_int_chain[3]">Z1_altera_reset_synchronizer_int_chain[3]</A> = DFFEAS(<A HREF="#Z1_altera_reset_synchronizer_int_chain[2]">Z1_altera_reset_synchronizer_int_chain[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Z1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
<P> --register power-up is low

<P><A NAME="Z1_altera_reset_synchronizer_int_chain[2]">Z1_altera_reset_synchronizer_int_chain[2]</A> = DFFEAS(<A HREF="#Z1_altera_reset_synchronizer_int_chain[1]">Z1_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Z1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
<P> --register power-up is low

<P><A NAME="Z1_r_sync_rst_chain[2]">Z1_r_sync_rst_chain[2]</A> = DFFEAS(<A HREF="#Z1L18">Z1L18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Z1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
<P><A NAME="Z1L17">Z1L17</A> = (<A HREF="#Z1_altera_reset_synchronizer_int_chain[2]">Z1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#Z1_r_sync_rst_chain[2]">Z1_r_sync_rst_chain[2]</A>);


<P> --key0_d1[0] is key0_d1[0]
<P> --register power-up is low

<P><A NAME="key0_d1[0]">key0_d1[0]</A> = DFFEAS(<A HREF="#KEY[0]">KEY[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A> = DFFEAS(<A HREF="#VC1_readdata[11]">VC1_readdata[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L279 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]~0
<P><A NAME="SC1L279">SC1L279</A> = (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & !<A HREF="#SC1L994">SC1L994</A>);


<P> --SC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
<P><A NAME="SC1L598">SC1L598</A> = ( <A HREF="#SC1L279">SC1L279</A> & ( (!<A HREF="#TB2L2">TB2L2</A> & (<A HREF="#TB3L2">TB3L2</A> & ((<A HREF="#XD1_q_a[11]">XD1_q_a[11]</A>)))) # (<A HREF="#TB2L2">TB2L2</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#XD1_q_a[11]">XD1_q_a[11]</A>)) # (<A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A>))) ) ) # ( !<A HREF="#SC1L279">SC1L279</A> );


<P> --YB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A> = DFFEAS(<A HREF="#VC1_readdata[12]">VC1_readdata[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
<P><A NAME="SC1L599">SC1L599</A> = ( <A HREF="#XD1_q_a[12]">XD1_q_a[12]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[12]">XD1_q_a[12]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A>)) ) );


<P> --YB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#VC1_readdata[13]">VC1_readdata[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
<P><A NAME="SC1L600">SC1L600</A> = ( <A HREF="#XD1_q_a[13]">XD1_q_a[13]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[13]">XD1_q_a[13]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A>)) ) );


<P> --YB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A> = DFFEAS(<A HREF="#VC1_readdata[14]">VC1_readdata[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
<P><A NAME="SC1L601">SC1L601</A> = ( <A HREF="#XD1_q_a[14]">XD1_q_a[14]</A> & ( (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A>)) # (<A HREF="#TB3L2">TB3L2</A>)) # (<A HREF="#SC1_intr_req">SC1_intr_req</A>) ) ) # ( !<A HREF="#XD1_q_a[14]">XD1_q_a[14]</A> & ( ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A>)) # (<A HREF="#SC1_intr_req">SC1_intr_req</A>) ) );


<P> --YB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A> = DFFEAS(<A HREF="#VC1_readdata[15]">VC1_readdata[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
<P><A NAME="SC1L602">SC1L602</A> = ( <A HREF="#XD1_q_a[15]">XD1_q_a[15]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[15]">XD1_q_a[15]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A>)) ) );


<P> --YB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#VC1_readdata[16]">VC1_readdata[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
<P><A NAME="SC1L603">SC1L603</A> = ( <A HREF="#XD1_q_a[16]">XD1_q_a[16]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[16]">XD1_q_a[16]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A>)) ) );


<P> --SC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
<P><A NAME="SC1L587">SC1L587</A> = ( <A HREF="#TB3L2">TB3L2</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A> & <A HREF="#TB2L2">TB2L2</A>)) # (<A HREF="#XD1_q_a[0]">XD1_q_a[0]</A>))) ) ) # ( !<A HREF="#TB3L2">TB3L2</A> & ( (<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A> & (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & <A HREF="#TB2L2">TB2L2</A>)) ) );


<P> --YB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#VC1_readdata[1]">VC1_readdata[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
<P><A NAME="SC1L588">SC1L588</A> = ( <A HREF="#XD1_q_a[1]">XD1_q_a[1]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[1]">XD1_q_a[1]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A>)) ) );


<P> --YB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#VC1_readdata[2]">VC1_readdata[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13
<P><A NAME="SC1L589">SC1L589</A> = ( <A HREF="#XD1_q_a[2]">XD1_q_a[2]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[2]">XD1_q_a[2]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A>)) ) );


<P> --YB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[3]">YB4_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#VC1_readdata[3]">VC1_readdata[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14
<P><A NAME="SC1L590">SC1L590</A> = ( <A HREF="#XD1_q_a[3]">XD1_q_a[3]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[3]">YB4_av_readdata_pre[3]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[3]">XD1_q_a[3]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[3]">YB4_av_readdata_pre[3]</A>)) ) );


<P> --YB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[4]">YB4_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#VC1_readdata[4]">VC1_readdata[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
<P><A NAME="SC1L591">SC1L591</A> = ( <A HREF="#XD1_q_a[4]">XD1_q_a[4]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[4]">YB4_av_readdata_pre[4]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[4]">XD1_q_a[4]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[4]">YB4_av_readdata_pre[4]</A>)) ) );


<P> --YB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#VC1_readdata[5]">VC1_readdata[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
<P><A NAME="SC1L592">SC1L592</A> = ( <A HREF="#XD1_q_a[5]">XD1_q_a[5]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[5]">XD1_q_a[5]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A>)) ) );


<P> --SC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
<P><A NAME="SC1L240">SC1L240</A> = (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (((<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)));


<P> --SC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
<P><A NAME="SC1L241">SC1L241</A> = (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1L540">SC1L540</A> & <A HREF="#SC1L240">SC1L240</A>)));


<P> --SC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
<P><A NAME="SC1L539">SC1L539</A> = (((<A HREF="#SC1L537">SC1L537</A>) # (<A HREF="#SC1L535">SC1L535</A>)) # (<A HREF="#SC1_R_valid">SC1_R_valid</A>)) # (<A HREF="#SC1_E_st_stall">SC1_E_st_stall</A>);


<P> --SC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
<P> --register power-up is low

<P><A NAME="SC1_D_valid">SC1_D_valid</A> = DFFEAS(<A HREF="#SC1L651">SC1L651</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
<P><A NAME="SC1L207">SC1L207</A> = (!<A HREF="#SC1L550">SC1L550</A> & (!<A HREF="#SC1L212">SC1L212</A> & (!<A HREF="#SC1L211">SC1L211</A> & !<A HREF="#SC1L210">SC1L210</A>)));


<P> --SC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
<P><A NAME="SC1L562">SC1L562</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
<P><A NAME="SC1L563">SC1L563</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
<P><A NAME="SC1L564">SC1L564</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
<P><A NAME="SC1L565">SC1L565</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
<P><A NAME="SC1L234">SC1L234</A> = (!<A HREF="#SC1L547">SC1L547</A> & (!<A HREF="#SC1L548">SC1L548</A> & ((!<A HREF="#SC1L540">SC1L540</A>) # (!<A HREF="#SC1L236">SC1L236</A>))));


<P> --SC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
<P><A NAME="SC1L235">SC1L235</A> = ( <A HREF="#SC1L237">SC1L237</A> & ( <A HREF="#SC1L234">SC1L234</A> & ( ((!<A HREF="#SC1L207">SC1L207</A>) # (<A HREF="#SC1L549">SC1L549</A>)) # (<A HREF="#SC1L540">SC1L540</A>) ) ) ) # ( !<A HREF="#SC1L237">SC1L237</A> & ( <A HREF="#SC1L234">SC1L234</A> & ( ((!<A HREF="#SC1L207">SC1L207</A>) # ((<A HREF="#SC1L540">SC1L540</A> & <A HREF="#SC1L219">SC1L219</A>))) # (<A HREF="#SC1L549">SC1L549</A>) ) ) ) # ( <A HREF="#SC1L237">SC1L237</A> & ( !<A HREF="#SC1L234">SC1L234</A> ) ) # ( !<A HREF="#SC1L237">SC1L237</A> & ( !<A HREF="#SC1L234">SC1L234</A> ) );


<P> --SC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
<P><A NAME="SC1L223">SC1L223</A> = ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & !<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>))) ) );


<P> --YB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[7]">YB4_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#VC1_readdata[7]">VC1_readdata[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~17
<P><A NAME="SC1L594">SC1L594</A> = ( <A HREF="#XD1_q_a[7]">XD1_q_a[7]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[7]">YB4_av_readdata_pre[7]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[7]">XD1_q_a[7]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[7]">YB4_av_readdata_pre[7]</A>)) ) );


<P> --SC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
<P><A NAME="SC1L731">SC1L731</A> = ( <A HREF="#SC1L304">SC1L304</A> ) # ( !<A HREF="#SC1L304">SC1L304</A> & ( (((<A HREF="#SC1_R_valid">SC1_R_valid</A> & <A HREF="#SC1L660">SC1L660</A>)) # (<A HREF="#SC1L732">SC1L732</A>)) # (<A HREF="#SC1L202">SC1L202</A>) ) );


<P> --SC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
<P><A NAME="SC1L244">SC1L244</A> = (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ((!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ((!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>))) # (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))));


<P> --SC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
<P><A NAME="SC1L245">SC1L245</A> = (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1L540">SC1L540</A> & <A HREF="#SC1L244">SC1L244</A>)));


<P> --YB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#VC1_readdata[9]">VC1_readdata[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~18
<P><A NAME="SC1L596">SC1L596</A> = ( <A HREF="#XD1_q_a[9]">XD1_q_a[9]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[9]">XD1_q_a[9]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A>)) ) );


<P> --SC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
<P><A NAME="SC1L216">SC1L216</A> = ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ((<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>)))) ) ) );


<P> --SC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
<P><A NAME="SC1L217">SC1L217</A> = ( !<A HREF="#SC1L220">SC1L220</A> & ( (!<A HREF="#SC1L560">SC1L560</A> & (!<A HREF="#SC1L561">SC1L561</A> & (!<A HREF="#SC1L222">SC1L222</A> & !<A HREF="#SC1L221">SC1L221</A>))) ) );


<P> --SC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
<P><A NAME="SC1L566">SC1L566</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
<P><A NAME="SC1L567">SC1L567</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
<P><A NAME="SC1L213">SC1L213</A> = ( !<A HREF="#SC1L567">SC1L567</A> & ( (!<A HREF="#SC1L562">SC1L562</A> & (!<A HREF="#SC1L563">SC1L563</A> & (!<A HREF="#SC1L564">SC1L564</A> & !<A HREF="#SC1L566">SC1L566</A>))) ) );


<P> --SC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
<P><A NAME="SC1L568">SC1L568</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
<P><A NAME="SC1L569">SC1L569</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
<P><A NAME="SC1L214">SC1L214</A> = (!<A HREF="#SC1L551">SC1L551</A> & ((!<A HREF="#SC1L540">SC1L540</A>) # ((!<A HREF="#SC1L568">SC1L568</A> & !<A HREF="#SC1L569">SC1L569</A>))));


<P> --SC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
<P><A NAME="SC1L215">SC1L215</A> = ( <A HREF="#SC1L234">SC1L234</A> & ( <A HREF="#SC1L214">SC1L214</A> & ( (!<A HREF="#SC1L207">SC1L207</A>) # ((<A HREF="#SC1L540">SC1L540</A> & ((!<A HREF="#SC1L217">SC1L217</A>) # (!<A HREF="#SC1L213">SC1L213</A>)))) ) ) ) # ( !<A HREF="#SC1L234">SC1L234</A> & ( <A HREF="#SC1L214">SC1L214</A> ) ) # ( <A HREF="#SC1L234">SC1L234</A> & ( !<A HREF="#SC1L214">SC1L214</A> ) ) # ( !<A HREF="#SC1L234">SC1L234</A> & ( !<A HREF="#SC1L214">SC1L214</A> ) );


<P> --SC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
<P><A NAME="SC1L552">SC1L552</A> = ( <A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) ) ) );


<P> --SC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
<P><A NAME="SC1L339">SC1L339</A> = ( <A HREF="#SC1L199">SC1L199</A> & ( <A HREF="#SC1_R_valid">SC1_R_valid</A> ) ) # ( !<A HREF="#SC1L199">SC1L199</A> & ( (<A HREF="#SC1_R_valid">SC1_R_valid</A> & (((<A HREF="#SC1L540">SC1L540</A> & <A HREF="#SC1L200">SC1L200</A>)) # (<A HREF="#SC1L201">SC1L201</A>))) ) );


<P> --SC1L426 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~14
<P><A NAME="SC1L426">SC1L426</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[0]">SC1_E_shift_rot_result[0]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>));


<P> --YB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#VC1_readdata[8]">VC1_readdata[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19
<P><A NAME="SC1L595">SC1L595</A> = ( <A HREF="#XD1_q_a[8]">XD1_q_a[8]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[8]">XD1_q_a[8]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A>)) ) );


<P> --YB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#VC1_readdata[6]">VC1_readdata[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~20
<P><A NAME="SC1L593">SC1L593</A> = ( <A HREF="#XD1_q_a[6]">XD1_q_a[6]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[6]">XD1_q_a[6]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A>)) ) );


<P> --YB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A> = DFFEAS(<A HREF="#VC1_readdata[10]">VC1_readdata[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~21
<P><A NAME="SC1L597">SC1L597</A> = ( <A HREF="#XD1_q_a[10]">XD1_q_a[10]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[10]">XD1_q_a[10]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A>)) ) );


<P> --SC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[3]">SC1_av_ld_byte1_data[3]</A> = DFFEAS(<A HREF="#SC1L874">SC1L874</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L857">SC1L857</A>,  ,  ,  ,  );


<P> --SC1L801 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~7
<P><A NAME="SC1L801">SC1L801</A> = ( <A HREF="#SC1_av_ld_byte1_data[3]">SC1_av_ld_byte1_data[3]</A> & ( ((<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[3]">SC1_av_ld_byte1_data[3]</A> & ( (<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --YB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#VC1_readdata[17]">VC1_readdata[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~22
<P><A NAME="SC1L604">SC1L604</A> = ( <A HREF="#XD1_q_a[17]">XD1_q_a[17]</A> & ( (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A>)) # (<A HREF="#TB3L2">TB3L2</A>)) # (<A HREF="#SC1_intr_req">SC1_intr_req</A>) ) ) # ( !<A HREF="#XD1_q_a[17]">XD1_q_a[17]</A> & ( ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A>)) # (<A HREF="#SC1_intr_req">SC1_intr_req</A>) ) );


<P> --SC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[4]">SC1_av_ld_byte1_data[4]</A> = DFFEAS(<A HREF="#SC1L879">SC1L879</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L857">SC1L857</A>,  ,  ,  ,  );


<P> --SC1L802 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~8
<P><A NAME="SC1L802">SC1L802</A> = ( <A HREF="#SC1_av_ld_byte1_data[4]">SC1_av_ld_byte1_data[4]</A> & ( ((<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[4]">SC1_av_ld_byte1_data[4]</A> & ( (<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --YB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#VC1_readdata[18]">VC1_readdata[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~23
<P><A NAME="SC1L605">SC1L605</A> = ( <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( <A HREF="#XD1_q_a[18]">XD1_q_a[18]</A> & ( ((!<A HREF="#SC1_intr_req">SC1_intr_req</A> & ((<A HREF="#TB3L2">TB3L2</A>) # (<A HREF="#TB2L2">TB2L2</A>)))) # (<A HREF="#SC1L994">SC1L994</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( <A HREF="#XD1_q_a[18]">XD1_q_a[18]</A> & ( ((!<A HREF="#SC1_intr_req">SC1_intr_req</A> & <A HREF="#TB3L2">TB3L2</A>)) # (<A HREF="#SC1L994">SC1L994</A>) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( !<A HREF="#XD1_q_a[18]">XD1_q_a[18]</A> & ( ((!<A HREF="#SC1_intr_req">SC1_intr_req</A> & <A HREF="#TB2L2">TB2L2</A>)) # (<A HREF="#SC1L994">SC1L994</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( !<A HREF="#XD1_q_a[18]">XD1_q_a[18]</A> & ( <A HREF="#SC1L994">SC1L994</A> ) ) );


<P> --SC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~9
<P><A NAME="SC1L798">SC1L798</A> = ( <A HREF="#SC1_av_ld_byte1_data[0]">SC1_av_ld_byte1_data[0]</A> & ( ((<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[0]">SC1_av_ld_byte1_data[0]</A> & ( (<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[1]">SC1_av_ld_byte1_data[1]</A> = DFFEAS(<A HREF="#SC1L864">SC1L864</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L857">SC1L857</A>,  ,  ,  ,  );


<P> --SC1L799 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~10
<P><A NAME="SC1L799">SC1L799</A> = ( <A HREF="#SC1_av_ld_byte1_data[1]">SC1_av_ld_byte1_data[1]</A> & ( ((<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[1]">SC1_av_ld_byte1_data[1]</A> & ( (<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[2]">SC1_av_ld_byte1_data[2]</A> = DFFEAS(<A HREF="#SC1L869">SC1L869</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L857">SC1L857</A>,  ,  ,  ,  );


<P> --SC1L800 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~11
<P><A NAME="SC1L800">SC1L800</A> = ( <A HREF="#SC1_av_ld_byte1_data[2]">SC1_av_ld_byte1_data[2]</A> & ( ((<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[2]">SC1_av_ld_byte1_data[2]</A> & ( (<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~15
<P><A NAME="SC1L441">SC1L441</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[15]">SC1_E_shift_rot_result[15]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A>)));


<P> --YB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#VC1_readdata[19]">VC1_readdata[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~24
<P><A NAME="SC1L606">SC1L606</A> = ( <A HREF="#XD1_q_a[19]">XD1_q_a[19]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[19]">XD1_q_a[19]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A>)) ) );


<P> --SC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A> = DFFEAS(<A HREF="#SC1L890">SC1L890</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L857">SC1L857</A>,  ,  ,  ,  );


<P> --SC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12
<P><A NAME="SC1L805">SC1L805</A> = ( <A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A> & ( ((<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A> & ( (<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --YB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#VC1_readdata[21]">VC1_readdata[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~25
<P><A NAME="SC1L608">SC1L608</A> = ( <A HREF="#XD1_q_a[21]">XD1_q_a[21]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[21]">XD1_q_a[21]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A>)) ) );


<P> --YB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#VC1_readdata[20]">VC1_readdata[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~26
<P><A NAME="SC1L607">SC1L607</A> = ( <A HREF="#XD1_q_a[20]">XD1_q_a[20]</A> & ( ((!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#XD1_q_a[20]">XD1_q_a[20]</A> & ( (!<A HREF="#SC1L279">SC1L279</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A>)) ) );


<P> --SC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[6]">SC1_av_ld_byte1_data[6]</A> = DFFEAS(<A HREF="#SC1L886">SC1L886</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L857">SC1L857</A>,  ,  ,  ,  );


<P> --SC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13
<P><A NAME="SC1L804">SC1L804</A> = ( <A HREF="#SC1_av_ld_byte1_data[6]">SC1_av_ld_byte1_data[6]</A> & ( ((<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[6]">SC1_av_ld_byte1_data[6]</A> & ( (<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[5]">SC1_av_ld_byte1_data[5]</A> = DFFEAS(<A HREF="#SC1L883">SC1L883</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#SC1L857">SC1L857</A>,  ,  ,  ,  );


<P> --SC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~14
<P><A NAME="SC1L803">SC1L803</A> = ( <A HREF="#SC1_av_ld_byte1_data[5]">SC1_av_ld_byte1_data[5]</A> & ( ((<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[5]">SC1_av_ld_byte1_data[5]</A> & ( (<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --BC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~3
<P><A NAME="BC1L13">BC1L13</A> = ( <A HREF="#AC1L9">AC1L9</A> & ( !<A HREF="#BC1L10">BC1L10</A> & ( ((!<A HREF="#BC1L3">BC1L3</A>) # (!<A HREF="#BC1L4">BC1L4</A>)) # (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>) ) ) ) # ( !<A HREF="#AC1L9">AC1L9</A> & ( !<A HREF="#BC1L10">BC1L10</A> & ( (((!<A HREF="#BC1L3">BC1L3</A>) # (!<A HREF="#BC1L4">BC1L4</A>)) # (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>)) # (<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>) ) ) );


<P> --YB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_waitrequest_generated~0
<P><A NAME="YB2L34">YB2L34</A> = ( <A HREF="#BC1L13">BC1L13</A> & ( <A HREF="#BC1L11">BC1L11</A> & ( (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & <A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A>) ) ) ) # ( !<A HREF="#BC1L13">BC1L13</A> & ( <A HREF="#BC1L11">BC1L11</A> & ( (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & <A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A>) ) ) ) # ( <A HREF="#BC1L13">BC1L13</A> & ( !<A HREF="#BC1L11">BC1L11</A> & ( (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & (!<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> $ (((!<A HREF="#V1L2">V1L2</A>) # (<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A>))))) ) ) ) # ( !<A HREF="#BC1L13">BC1L13</A> & ( !<A HREF="#BC1L11">BC1L11</A> & ( (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & <A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A>) ) ) );


<P> --XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3
<P><A NAME="XB2L3">XB2L3</A> = ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( <A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> & ( ((<A HREF="#AC1L9">AC1L9</A> & (<A HREF="#YB2L34">YB2L34</A> & <A HREF="#YB2L37">YB2L37</A>))) # (<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A>) ) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( <A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> ) ) # ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> & ( (<A HREF="#AC1L9">AC1L9</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & (<A HREF="#YB2L34">YB2L34</A> & <A HREF="#YB2L37">YB2L37</A>))) ) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> & ( (<A HREF="#AC1L9">AC1L9</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & (<A HREF="#YB2L34">YB2L34</A> & <A HREF="#YB2L37">YB2L37</A>))) ) ) );


<P> --XB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="XB3L3">XB3L3</A> = ((<A HREF="#XB3_mem_used[0]">XB3_mem_used[0]</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A>)))) # (<A HREF="#SB1L4">SB1L4</A>);


<P> --XB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="XB5L3">XB5L3</A> = ((<A HREF="#XB5_mem_used[0]">XB5_mem_used[0]</A> & ((!<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A>) # (<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A>)))) # (<A HREF="#SB1L5">SB1L5</A>);


<P> --XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
<P><A NAME="XB1L3">XB1L3</A> = ( <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & ( <A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & ( ((<A HREF="#YB1L27">YB1L27</A> & (<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A> & <A HREF="#BC1L7">BC1L7</A>))) # (<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A>) ) ) ) # ( !<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & ( <A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> ) ) # ( <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & ( !<A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & ( (<A HREF="#YB1L27">YB1L27</A> & (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & (<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A> & <A HREF="#BC1L7">BC1L7</A>))) ) ) ) # ( !<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & ( !<A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & ( (<A HREF="#YB1L27">YB1L27</A> & (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & (<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A> & <A HREF="#BC1L7">BC1L7</A>))) ) ) );


<P> --KC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
<P><A NAME="KC1L2">KC1L2</A> = (<A HREF="#TB1L1">TB1L1</A> & (((!<A HREF="#SB1L11">SB1L11</A> & !<A HREF="#KC1_top_priority_reg[0]">KC1_top_priority_reg[0]</A>)) # (<A HREF="#KC1_top_priority_reg[1]">KC1_top_priority_reg[1]</A>)));


<P> --KC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
<P><A NAME="KC1L5">KC1L5</A> = ( <A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A> & ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#XB4L16">XB4L16</A> & (((<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SB1L11">SB1L11</A>)) # (<A HREF="#TB1L1">TB1L1</A>))) ) ) ) # ( !<A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A> & ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (!<A HREF="#TB1L1">TB1L1</A> & (<A HREF="#SB1L11">SB1L11</A> & ((!<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>) # (<A HREF="#XB4L16">XB4L16</A>)))) # (<A HREF="#TB1L1">TB1L1</A> & (((<A HREF="#XB4L16">XB4L16</A>)))) ) ) ) # ( <A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A> & ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & (<A HREF="#XB4L16">XB4L16</A> & <A HREF="#SB1L11">SB1L11</A>)) ) ) ) # ( !<A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A> & ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (!<A HREF="#SB1L11">SB1L11</A> & (((<A HREF="#TB1L1">TB1L1</A>)))) # (<A HREF="#SB1L11">SB1L11</A> & ((!<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>) # ((<A HREF="#XB4L16">XB4L16</A>)))) ) ) );


<P> --SC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> = DFFEAS(<A HREF="#SC1L208">SC1L208</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_break">SC1_R_ctrl_break</A> = DFFEAS(<A HREF="#SC1L205">SC1L205</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
<P><A NAME="SC1L648">SC1L648</A> = (!<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> & <A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>);


<P> --SC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_uncond_cti_non_br">SC1_R_ctrl_uncond_cti_non_br</A> = DFFEAS(<A HREF="#SC1L248">SC1L248</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_br_uncond">SC1_R_ctrl_br_uncond</A> = DFFEAS(<A HREF="#SC1L543">SC1L543</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
<P><A NAME="SC1L650">SC1L650</A> = (!<A HREF="#SC1_R_ctrl_uncond_cti_non_br">SC1_R_ctrl_uncond_cti_non_br</A> & (!<A HREF="#SC1_R_ctrl_br_uncond">SC1_R_ctrl_br_uncond</A> & ((!<A HREF="#SC1_W_cmp_result">SC1_W_cmp_result</A>) # (!<A HREF="#SC1_R_ctrl_br">SC1_R_ctrl_br</A>))));


<P> --SC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
<P><A NAME="SC1L649">SC1L649</A> = (!<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> & (!<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & !<A HREF="#SC1L650">SC1L650</A>));


<P> --SC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~0
<P><A NAME="SC1L642">SC1L642</A> = ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L26">SC1L26</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L82">SC1L82</A>))) # (<A HREF="#SC1L648">SC1L648</A>);


<P> --SC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~1
<P><A NAME="SC1L643">SC1L643</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L30">SC1L30</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L86">SC1L86</A>))));


<P> --SC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~2
<P><A NAME="SC1L646">SC1L646</A> = ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L46">SC1L46</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L102">SC1L102</A>))) # (<A HREF="#SC1L648">SC1L648</A>);


<P> --SC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~3
<P><A NAME="SC1L645">SC1L645</A> = ( <A HREF="#SC1L650">SC1L650</A> & ( (!<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> & ((!<A HREF="#SC1L50">SC1L50</A>) # (<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>))) ) ) # ( !<A HREF="#SC1L650">SC1L650</A> & ( (!<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> & ((!<A HREF="#SC1L106">SC1L106</A>) # (<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>))) ) );


<P> --SC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~4
<P><A NAME="SC1L644">SC1L644</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L54">SC1L54</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L110">SC1L110</A>))));


<P> --SC1L996 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
<P><A NAME="SC1L996">SC1L996</A> = (!<A HREF="#SC1_W_valid">SC1_W_valid</A> & (((<A HREF="#TB3L2">TB3L2</A>) # (<A HREF="#TB2L2">TB2L2</A>)) # (<A HREF="#SC1_i_read">SC1_i_read</A>)));


<P> --AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
<P><A NAME="AC2L2">AC2L2</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (!<A HREF="#CC1L1">CC1L1</A> & (((!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A>)))) # (<A HREF="#CC1L1">CC1L1</A> & (<A HREF="#XB4L16">XB4L16</A> & ((<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) ) ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#XB4L16">XB4L16</A> & (<A HREF="#CC1L1">CC1L1</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) ) );


<P> --AC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
<P><A NAME="AC2L3">AC2L3</A> = ( !<A HREF="#TB3L2">TB3L2</A> & ( <A HREF="#AC2L2">AC2L2</A> & ( (!<A HREF="#TB2L2">TB2L2</A> & (((<A HREF="#DB1_rst1">DB1_rst1</A> & !<A HREF="#SC1_i_read">SC1_i_read</A>)) # (<A HREF="#AC2_read_accepted">AC2_read_accepted</A>))) ) ) ) # ( !<A HREF="#TB3L2">TB3L2</A> & ( !<A HREF="#AC2L2">AC2L2</A> & ( (<A HREF="#AC2_read_accepted">AC2_read_accepted</A> & !<A HREF="#TB2L2">TB2L2</A>) ) ) );


<P> --VB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]
<P><A NAME="VB1_src_data[46]">VB1_src_data[46]</A> = (!<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & (((<A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & (((<A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)));


<P> --MD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
<P><A NAME="MD1L49">MD1L49</A> = (!<A HREF="#MD1_ir[1]">MD1_ir[1]</A> & (!<A HREF="#MD1_ir[0]">MD1_ir[0]</A> & <A HREF="#MD1_enable_action_strobe">MD1_enable_action_strobe</A>));


<P> --MD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
<P> --register power-up is low

<P><A NAME="MD1_jdo[17]">MD1_jdo[17]</A> = DFFEAS(<A HREF="#ND1_sr[17]">ND1_sr[17]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
<P> --register power-up is low

<P><A NAME="MD1_jdo[34]">MD1_jdo[34]</A> = DFFEAS(<A HREF="#ND1_sr[34]">ND1_sr[34]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --KD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
<P><A NAME="KD1L107">KD1L107</A> = ( <A HREF="#KD1L2">KD1L2</A> & ( (<A HREF="#MD1L49">MD1L49</A> & (((!<A HREF="#MD1_jdo[17]">MD1_jdo[17]</A>) # (!<A HREF="#MD1_jdo[34]">MD1_jdo[34]</A>)) # (<A HREF="#MD1_jdo[35]">MD1_jdo[35]</A>))) ) ) # ( !<A HREF="#KD1L2">KD1L2</A> & ( (!<A HREF="#MD1_jdo[35]">MD1_jdo[35]</A> & (<A HREF="#MD1L49">MD1L49</A> & (!<A HREF="#MD1_jdo[17]">MD1_jdo[17]</A> & <A HREF="#MD1_jdo[34]">MD1_jdo[34]</A>))) ) );


<P> --VC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
<P><A NAME="VC1L54">VC1L54</A> = ( <A HREF="#XB4L13">XB4L13</A> & ( (!<A HREF="#VC1_read">VC1_read</A> & (((!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & <A HREF="#VB1_WideOr1">VB1_WideOr1</A>)))) # (<A HREF="#VC1_read">VC1_read</A> & (<A HREF="#KD1_waitrequest">KD1_waitrequest</A>)) ) ) # ( !<A HREF="#XB4L13">XB4L13</A> & ( (<A HREF="#KD1_waitrequest">KD1_waitrequest</A> & <A HREF="#VC1_read">VC1_read</A>) ) );


<P> --KD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
<P><A NAME="KD1L105">KD1L105</A> = ( <A HREF="#KD1_avalon_ociram_readdata_ready">KD1_avalon_ociram_readdata_ready</A> & ( (<A HREF="#KD1_waitrequest">KD1_waitrequest</A> & (((!<A HREF="#KD1L162">KD1L162</A> & <A HREF="#VC1_read">VC1_read</A>)) # (<A HREF="#VC1_write">VC1_write</A>))) ) ) # ( !<A HREF="#KD1_avalon_ociram_readdata_ready">KD1_avalon_ociram_readdata_ready</A> & ( (<A HREF="#KD1_waitrequest">KD1_waitrequest</A> & (!<A HREF="#VC1_write">VC1_write</A> & (!<A HREF="#KD1L162">KD1L162</A> & <A HREF="#VC1_read">VC1_read</A>))) ) );


<P> --XB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
<P><A NAME="XB4L9">XB4L9</A> = ( <A HREF="#XB4L13">XB4L13</A> & ( <A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( ((!<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A>) # ((!<A HREF="#KD1_waitrequest">KD1_waitrequest</A> & <A HREF="#VB1_WideOr1">VB1_WideOr1</A>))) # (<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A>) ) ) ) # ( !<A HREF="#XB4L13">XB4L13</A> & ( <A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( (!<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A>) # (<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A>) ) ) ) # ( <A HREF="#XB4L13">XB4L13</A> & ( !<A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( (!<A HREF="#KD1_waitrequest">KD1_waitrequest</A> & (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & <A HREF="#VB1_WideOr1">VB1_WideOr1</A>)) ) ) );


<P> --KC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[1]~1
<P><A NAME="KC2L2">KC2L2</A> = (<A HREF="#TB1L2">TB1L2</A> & (((!<A HREF="#SB1L12">SB1L12</A> & !<A HREF="#KC2_top_priority_reg[0]">KC2_top_priority_reg[0]</A>)) # (<A HREF="#KC2_top_priority_reg[1]">KC2_top_priority_reg[1]</A>)));


<P> --KC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
<P><A NAME="KC2L5">KC2L5</A> = ( <A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#YB7L3">YB7L3</A> & (((<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SB1L12">SB1L12</A>)) # (<A HREF="#TB1L2">TB1L2</A>))) ) ) ) # ( !<A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (!<A HREF="#TB1L2">TB1L2</A> & (<A HREF="#SB1L12">SB1L12</A> & ((!<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) # (<A HREF="#YB7L3">YB7L3</A>)))) # (<A HREF="#TB1L2">TB1L2</A> & (((<A HREF="#YB7L3">YB7L3</A>)))) ) ) ) # ( <A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & (<A HREF="#YB7L3">YB7L3</A> & <A HREF="#SB1L12">SB1L12</A>)) ) ) ) # ( !<A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (!<A HREF="#SB1L12">SB1L12</A> & (((<A HREF="#TB1L2">TB1L2</A>)))) # (<A HREF="#SB1L12">SB1L12</A> & ((!<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) # ((<A HREF="#YB7L3">YB7L3</A>)))) ) ) );


<P> --XB7L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2
<P><A NAME="XB7L9">XB7L9</A> = ( <A HREF="#XB7L13">XB7L13</A> & ( <A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( ((!<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A>) # ((<A HREF="#DB1_rst1">DB1_rst1</A> & <A HREF="#VB2_WideOr1">VB2_WideOr1</A>))) # (<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A>) ) ) ) # ( !<A HREF="#XB7L13">XB7L13</A> & ( <A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( (!<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A>) # (<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A>) ) ) ) # ( <A HREF="#XB7L13">XB7L13</A> & ( !<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & <A HREF="#VB2_WideOr1">VB2_WideOr1</A>)) ) ) );


<P> --YB2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[1]">YB2_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#CB1_ram_block1a1">CB1_ram_block1a1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~0
<P><A NAME="GC1L8">GC1L8</A> = (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((<A HREF="#YB2_av_readdata_pre[1]">YB2_av_readdata_pre[1]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[1]">YB2_av_readdata_pre[1]</A>)) # (<A HREF="#YB1_av_readdata_pre[1]">YB1_av_readdata_pre[1]</A>)));


<P> --YB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[1]">YB6_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#V1_readdata[1]">V1_readdata[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~1
<P><A NAME="GC1L9">GC1L9</A> = (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A>))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A>)) # (<A HREF="#YB6_av_readdata_pre[1]">YB6_av_readdata_pre[1]</A>)));


<P> --GC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]
<P><A NAME="GC1_src_data[1]">GC1_src_data[1]</A> = ( <A HREF="#GC1L9">GC1L9</A> ) # ( !<A HREF="#GC1L9">GC1L9</A> & ( (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[1]">XD1_q_a[1]</A>)) # (<A HREF="#GC1L8">GC1L8</A>)) # (<A HREF="#GC1L39">GC1L39</A>) ) );


<P> --SC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16
<P><A NAME="SC1L306">SC1L306</A> = ( <A HREF="#SC1L348">SC1L348</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1L114">SC1L114</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A>)))) ) ) # ( !<A HREF="#SC1L348">SC1L348</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L114">SC1L114</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A>)))) ) );


<P> --YB2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[2]">YB2_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#CB1_ram_block1a2">CB1_ram_block1a2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2
<P><A NAME="GC1L11">GC1L11</A> = (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((<A HREF="#YB2_av_readdata_pre[2]">YB2_av_readdata_pre[2]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[2]">YB2_av_readdata_pre[2]</A>)) # (<A HREF="#YB1_av_readdata_pre[2]">YB1_av_readdata_pre[2]</A>)));


<P> --YB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2]
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[2]">YB6_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#V1_readdata[2]">V1_readdata[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~3
<P><A NAME="GC1L12">GC1L12</A> = (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A>))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A>)) # (<A HREF="#YB6_av_readdata_pre[2]">YB6_av_readdata_pre[2]</A>)));


<P> --GC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]
<P><A NAME="GC1_src_data[2]">GC1_src_data[2]</A> = ( <A HREF="#GC1L12">GC1L12</A> ) # ( !<A HREF="#GC1L12">GC1L12</A> & ( (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[2]">XD1_q_a[2]</A>)) # (<A HREF="#GC1L11">GC1L11</A>)) # (<A HREF="#GC1L39">GC1L39</A>) ) );


<P> --YB2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[3]">YB2_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#CB1_ram_block1a3">CB1_ram_block1a3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3]
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[3]">YB6_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#V1_readdata[3]">V1_readdata[3]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~4
<P><A NAME="GC1L14">GC1L14</A> = ( <A HREF="#YB2_av_readdata_pre[3]">YB2_av_readdata_pre[3]</A> & ( <A HREF="#YB6_av_readdata_pre[3]">YB6_av_readdata_pre[3]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[3]">YB1_av_readdata_pre[3]</A>)))) ) ) ) # ( !<A HREF="#YB2_av_readdata_pre[3]">YB2_av_readdata_pre[3]</A> & ( <A HREF="#YB6_av_readdata_pre[3]">YB6_av_readdata_pre[3]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[3]">YB1_av_readdata_pre[3]</A>))) ) ) ) # ( <A HREF="#YB2_av_readdata_pre[3]">YB2_av_readdata_pre[3]</A> & ( !<A HREF="#YB6_av_readdata_pre[3]">YB6_av_readdata_pre[3]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[3]">YB1_av_readdata_pre[3]</A>))) ) ) ) # ( !<A HREF="#YB2_av_readdata_pre[3]">YB2_av_readdata_pre[3]</A> & ( !<A HREF="#YB6_av_readdata_pre[3]">YB6_av_readdata_pre[3]</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[3]">YB1_av_readdata_pre[3]</A>) ) ) );


<P> --GC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]
<P><A NAME="GC1_src_data[3]">GC1_src_data[3]</A> = ( <A HREF="#GC1L14">GC1L14</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[3]">XD1_q_a[3]</A>)))) # (<A HREF="#TB2L1">TB2L1</A> & (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[3]">XD1_q_a[3]</A>)) # (<A HREF="#YB4_av_readdata_pre[3]">YB4_av_readdata_pre[3]</A>))) ) ) # ( !<A HREF="#GC1L14">GC1L14</A> );


<P> --YB2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[4]">YB2_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#CB1_ram_block1a4">CB1_ram_block1a4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~5
<P><A NAME="GC1L16">GC1L16</A> = (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((<A HREF="#YB2_av_readdata_pre[4]">YB2_av_readdata_pre[4]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[4]">YB2_av_readdata_pre[4]</A>)) # (<A HREF="#YB1_av_readdata_pre[4]">YB1_av_readdata_pre[4]</A>)));


<P> --YB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[4]">YB6_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#V1_readdata[4]">V1_readdata[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~6
<P><A NAME="GC1L17">GC1L17</A> = (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#YB4_av_readdata_pre[4]">YB4_av_readdata_pre[4]</A>))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[4]">YB4_av_readdata_pre[4]</A>)) # (<A HREF="#YB6_av_readdata_pre[4]">YB6_av_readdata_pre[4]</A>)));


<P> --GC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]
<P><A NAME="GC1_src_data[4]">GC1_src_data[4]</A> = ( <A HREF="#GC1L17">GC1L17</A> ) # ( !<A HREF="#GC1L17">GC1L17</A> & ( (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[4]">XD1_q_a[4]</A>)) # (<A HREF="#GC1L16">GC1L16</A>)) # (<A HREF="#GC1L39">GC1L39</A>) ) );


<P> --YB2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[5]">YB2_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#CB1_ram_block1a5">CB1_ram_block1a5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~7
<P><A NAME="GC1L19">GC1L19</A> = (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((<A HREF="#YB2_av_readdata_pre[5]">YB2_av_readdata_pre[5]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[5]">YB2_av_readdata_pre[5]</A>)) # (<A HREF="#YB1_av_readdata_pre[5]">YB1_av_readdata_pre[5]</A>)));


<P> --YB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[5]">YB6_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#V1_readdata[5]">V1_readdata[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~8
<P><A NAME="GC1L20">GC1L20</A> = (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A>))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A>)) # (<A HREF="#YB6_av_readdata_pre[5]">YB6_av_readdata_pre[5]</A>)));


<P> --GC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]
<P><A NAME="GC1_src_data[5]">GC1_src_data[5]</A> = ( <A HREF="#GC1L20">GC1L20</A> ) # ( !<A HREF="#GC1L20">GC1L20</A> & ( (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[5]">XD1_q_a[5]</A>)) # (<A HREF="#GC1L19">GC1L19</A>)) # (<A HREF="#GC1L39">GC1L39</A>) ) );


<P> --YB2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[6]">YB2_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#CB1_ram_block1a6">CB1_ram_block1a6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~9
<P><A NAME="GC1L22">GC1L22</A> = (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((<A HREF="#YB2_av_readdata_pre[6]">YB2_av_readdata_pre[6]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[6]">YB2_av_readdata_pre[6]</A>)) # (<A HREF="#YB1_av_readdata_pre[6]">YB1_av_readdata_pre[6]</A>)));


<P> --YB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[6]">YB6_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#V1_readdata[6]">V1_readdata[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~10
<P><A NAME="GC1L23">GC1L23</A> = (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A>))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A>)) # (<A HREF="#YB6_av_readdata_pre[6]">YB6_av_readdata_pre[6]</A>)));


<P> --GC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]
<P><A NAME="GC1_src_data[6]">GC1_src_data[6]</A> = ( <A HREF="#GC1L23">GC1L23</A> ) # ( !<A HREF="#GC1L23">GC1L23</A> & ( (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[6]">XD1_q_a[6]</A>)) # (<A HREF="#GC1L22">GC1L22</A>)) # (<A HREF="#GC1L39">GC1L39</A>) ) );


<P> --YB2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[7]">YB2_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#CB1_ram_block1a7">CB1_ram_block1a7</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[7]">YB6_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#V1_readdata[7]">V1_readdata[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#YD3_altera_reset_synchronizer_int_chain_out">YD3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~11
<P><A NAME="GC1L25">GC1L25</A> = ( <A HREF="#YB2_av_readdata_pre[7]">YB2_av_readdata_pre[7]</A> & ( <A HREF="#YB6_av_readdata_pre[7]">YB6_av_readdata_pre[7]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[7]">YB1_av_readdata_pre[7]</A>)))) ) ) ) # ( !<A HREF="#YB2_av_readdata_pre[7]">YB2_av_readdata_pre[7]</A> & ( <A HREF="#YB6_av_readdata_pre[7]">YB6_av_readdata_pre[7]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[7]">YB1_av_readdata_pre[7]</A>))) ) ) ) # ( <A HREF="#YB2_av_readdata_pre[7]">YB2_av_readdata_pre[7]</A> & ( !<A HREF="#YB6_av_readdata_pre[7]">YB6_av_readdata_pre[7]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[7]">YB1_av_readdata_pre[7]</A>))) ) ) ) # ( !<A HREF="#YB2_av_readdata_pre[7]">YB2_av_readdata_pre[7]</A> & ( !<A HREF="#YB6_av_readdata_pre[7]">YB6_av_readdata_pre[7]</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[7]">YB1_av_readdata_pre[7]</A>) ) ) );


<P> --GC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]
<P><A NAME="GC1_src_data[7]">GC1_src_data[7]</A> = ( <A HREF="#GC1L25">GC1L25</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[7]">XD1_q_a[7]</A>)))) # (<A HREF="#TB2L1">TB2L1</A> & (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[7]">XD1_q_a[7]</A>)) # (<A HREF="#YB4_av_readdata_pre[7]">YB4_av_readdata_pre[7]</A>))) ) ) # ( !<A HREF="#GC1L25">GC1L25</A> );


<P> --T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
<P> --register power-up is low

<P><A NAME="T1_r_val">T1_r_val</A> = DFFEAS(<A HREF="#T1L83">T1L83</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
<P> --register power-up is low

<P><A NAME="DB1_r_ena1">DB1_r_ena1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1L41">DB1L41</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --DB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
<P><A NAME="DB1L22">DB1L22</A> = AMPP_FUNCTION(!<A HREF="#T1_r_val">T1_r_val</A>, !<A HREF="#DB1_r_ena1">DB1_r_ena1</A>);


<P> --MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
<P> --register power-up is low

<P><A NAME="MB2_b_full">MB2_b_full</A> = DFFEAS(<A HREF="#MB2L6">MB2L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
<P><A NAME="DB1L96">DB1L96</A> = AMPP_FUNCTION(!<A HREF="#A1L12">A1L12</A>, !<A HREF="#DB1_tck_t_dav">DB1_tck_t_dav</A>, !<A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>, !<A HREF="#DB1_write_stalled">DB1_write_stalled</A>);


<P> --DB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
<P><A NAME="DB1L97">DB1L97</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#A1L14">A1L14</A>, !<A HREF="#A1L4">A1L4</A>);


<P> --DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
<P> --register power-up is low

<P><A NAME="DB1_rdata[0]">DB1_rdata[0]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#NB1_q_b[0]">NB1_q_b[0]</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>, <A HREF="#DB1L22">DB1L22</A>);


<P> --DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[3]">DB1_td_shift[3]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L74">DB1L74</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
<P><A NAME="DB1L73">DB1L73</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#DB1L71">DB1L71</A>, !<A HREF="#DB1_rdata[0]">DB1_rdata[0]</A>, !<A HREF="#DB1_td_shift[3]">DB1_td_shift[3]</A>);


<P> --DB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
<P><A NAME="DB1L41">DB1L41</A> = AMPP_FUNCTION(!<A HREF="#DB1_rvalid0">DB1_rvalid0</A>, !<A HREF="#T1_r_val">T1_r_val</A>, !<A HREF="#DB1_r_ena1">DB1_r_ena1</A>);


<P> --DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
<P> --register power-up is low

<P><A NAME="DB1_read_req">DB1_read_req</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L97">DB1L97</A>);


<P> --DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
<P> --register power-up is low

<P><A NAME="DB1_read1">DB1_read1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1_read">DB1_read</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
<P> --register power-up is low

<P><A NAME="DB1_read2">DB1_read2</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1_read1">DB1_read1</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
<P> --register power-up is low

<P><A NAME="DB1_rst2">DB1_rst2</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1_rst1">DB1_rst1</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --DB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
<P><A NAME="DB1L42">DB1L42</A> = AMPP_FUNCTION(!<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1L41">DB1L41</A>, !<A HREF="#DB1_read_req">DB1_read_req</A>, !<A HREF="#DB1_read1">DB1_read1</A>, !<A HREF="#DB1_read2">DB1_read2</A>, !<A HREF="#DB1_rst2">DB1_rst2</A>);


<P> --MD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
<P><A NAME="MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> = ( <A HREF="#MD1_jdo[34]">MD1_jdo[34]</A> & ( (!<A HREF="#MD1_ir[1]">MD1_ir[1]</A> & (!<A HREF="#MD1_ir[0]">MD1_ir[0]</A> & (<A HREF="#MD1_enable_action_strobe">MD1_enable_action_strobe</A> & !<A HREF="#MD1_jdo[35]">MD1_jdo[35]</A>))) ) );


<P> --MD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
<P> --register power-up is low

<P><A NAME="MD1_jdo[25]">MD1_jdo[25]</A> = DFFEAS(<A HREF="#ND1_sr[25]">ND1_sr[25]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
<P> --register power-up is low

<P><A NAME="VC1_writedata[0]">VC1_writedata[0]</A> = DFFEAS(<A HREF="#VB1L21">VB1L21</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
<P> --register power-up is low

<P><A NAME="VC1_address[0]">VC1_address[0]</A> = DFFEAS(<A HREF="#VB1_src_data[38]">VB1_src_data[38]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
<P> --register power-up is low

<P><A NAME="VC1_address[2]">VC1_address[2]</A> = DFFEAS(<A HREF="#VB1_src_data[40]">VB1_src_data[40]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
<P> --register power-up is low

<P><A NAME="VC1_address[1]">VC1_address[1]</A> = DFFEAS(<A HREF="#VB1_src_data[39]">VB1_src_data[39]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
<P> --register power-up is low

<P><A NAME="VC1_address[7]">VC1_address[7]</A> = DFFEAS(<A HREF="#VB1_src_data[45]">VB1_src_data[45]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
<P> --register power-up is low

<P><A NAME="VC1_address[6]">VC1_address[6]</A> = DFFEAS(<A HREF="#VB1_src_data[44]">VB1_src_data[44]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
<P> --register power-up is low

<P><A NAME="VC1_address[5]">VC1_address[5]</A> = DFFEAS(<A HREF="#VB1_src_data[43]">VB1_src_data[43]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
<P> --register power-up is low

<P><A NAME="VC1_address[4]">VC1_address[4]</A> = DFFEAS(<A HREF="#VB1_src_data[42]">VB1_src_data[42]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
<P> --register power-up is low

<P><A NAME="VC1_address[3]">VC1_address[3]</A> = DFFEAS(<A HREF="#VB1_src_data[41]">VB1_src_data[41]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ZC1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
<P><A NAME="ZC1L1">ZC1L1</A> = ( !<A HREF="#VC1_address[4]">VC1_address[4]</A> & ( !<A HREF="#VC1_address[3]">VC1_address[3]</A> & ( (<A HREF="#VC1_address[8]">VC1_address[8]</A> & (!<A HREF="#VC1_address[7]">VC1_address[7]</A> & (!<A HREF="#VC1_address[6]">VC1_address[6]</A> & !<A HREF="#VC1_address[5]">VC1_address[5]</A>))) ) ) );


<P> --VC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
<P> --register power-up is low

<P><A NAME="VC1_debugaccess">VC1_debugaccess</A> = DFFEAS(<A HREF="#VB1L22">VB1L22</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ZC1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
<P><A NAME="ZC1L12">ZC1L12</A> = ( <A HREF="#ZC1L1">ZC1L1</A> & ( <A HREF="#VC1_debugaccess">VC1_debugaccess</A> & ( (<A HREF="#VC1_write">VC1_write</A> & (!<A HREF="#VC1_address[0]">VC1_address[0]</A> & (!<A HREF="#VC1_address[2]">VC1_address[2]</A> & !<A HREF="#VC1_address[1]">VC1_address[1]</A>))) ) ) );


<P> --CD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
<P><A NAME="CD1L10">CD1L10</A> = ( <A HREF="#ZC1L12">ZC1L12</A> & ( (!<A HREF="#CD1_monitor_ready">CD1_monitor_ready</A> & (<A HREF="#VC1_writedata[0]">VC1_writedata[0]</A> & ((!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>) # (!<A HREF="#MD1_jdo[25]">MD1_jdo[25]</A>)))) # (<A HREF="#CD1_monitor_ready">CD1_monitor_ready</A> & ((!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>) # ((!<A HREF="#MD1_jdo[25]">MD1_jdo[25]</A>)))) ) ) # ( !<A HREF="#ZC1L12">ZC1L12</A> & ( (<A HREF="#CD1_monitor_ready">CD1_monitor_ready</A> & ((!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>) # (!<A HREF="#MD1_jdo[25]">MD1_jdo[25]</A>))) ) );


<P> --ND1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
<P><A NAME="ND1L59">ND1L59</A> = ( <A HREF="#KD1_MonDReg[2]">KD1_MonDReg[2]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[2]">AD1_break_readreg[2]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[4]">ND1_sr[4]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[2]">KD1_MonDReg[2]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[2]">AD1_break_readreg[2]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[4]">ND1_sr[4]</A>)))) ) );


<P> --MD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
<P> --register power-up is low

<P><A NAME="MD1_jdo[1]">MD1_jdo[1]</A> = DFFEAS(<A HREF="#ND1_sr[1]">ND1_sr[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
<P> --register power-up is low

<P><A NAME="MD1_jdo[4]">MD1_jdo[4]</A> = DFFEAS(<A HREF="#ND1_sr[4]">ND1_sr[4]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
<P> --register power-up is low

<P><A NAME="MD1_update_jdo_strobe">MD1_update_jdo_strobe</A> = DFFEAS(<A HREF="#MD1L53">MD1L53</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
<P> --register power-up is low

<P><A NAME="ND1_sr[36]">ND1_sr[36]</A> = DFFEAS(<A HREF="#ND1L61">ND1L61</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L53">ND1L53</A>,  ,  ,  ,  );


<P> --ND1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
<P> --register power-up is low

<P><A NAME="ND1_sr[37]">ND1_sr[37]</A> = DFFEAS(<A HREF="#ND1L62">ND1L62</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L53">ND1L53</A>,  ,  ,  ,  );


<P> --MD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
<P> --register power-up is low

<P><A NAME="MD1_jxuir">MD1_jxuir</A> = DFFEAS(<A HREF="#MD1L45">MD1L45</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
<P> --register power-up is low

<P><A NAME="KD1_jtag_ram_wr">KD1_jtag_ram_wr</A> = DFFEAS(<A HREF="#KD1L112">KD1L112</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , !<A HREF="#MD1L50">MD1L50</A>,  ,  ,  ,  );


<P> --KD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
<P><A NAME="KD1L160">KD1L160</A> = ( <A HREF="#KD1_jtag_ram_wr">KD1_jtag_ram_wr</A> & ( ((<A HREF="#VC1_write">VC1_write</A> & (!<A HREF="#VC1_address[8]">VC1_address[8]</A> & <A HREF="#VC1_debugaccess">VC1_debugaccess</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#KD1_jtag_ram_wr">KD1_jtag_ram_wr</A> & ( (<A HREF="#VC1_write">VC1_write</A> & (!<A HREF="#VC1_address[8]">VC1_address[8]</A> & (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & <A HREF="#VC1_debugaccess">VC1_debugaccess</A>))) ) );


<P> --Z1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
<P> --register power-up is low

<P><A NAME="Z1_r_early_rst">Z1_r_early_rst</A> = DFFEAS(<A HREF="#Z1L9">Z1L9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
<P><A NAME="KD1_ociram_reset_req">KD1_ociram_reset_req</A> = (!<A HREF="#Z1_r_early_rst">Z1_r_early_rst</A>) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A>);


<P> --KD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
<P><A NAME="KD1L128">KD1L128</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[0]">VC1_writedata[0]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[0]">KD1_MonDReg[0]</A>));


<P> --KD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
<P><A NAME="KD1L115">KD1L115</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_address[0]">VC1_address[0]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A>));


<P> --KD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
<P><A NAME="KD1L116">KD1L116</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_address[1]">VC1_address[1]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A>));


<P> --KD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
<P><A NAME="KD1L117">KD1L117</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_address[2]">VC1_address[2]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A>));


<P> --KD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
<P><A NAME="KD1L118">KD1L118</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_address[3]">VC1_address[3]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonAReg[5]">KD1_MonAReg[5]</A>));


<P> --KD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
<P><A NAME="KD1L119">KD1L119</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_address[4]">VC1_address[4]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonAReg[6]">KD1_MonAReg[6]</A>));


<P> --KD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
<P><A NAME="KD1L120">KD1L120</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_address[5]">VC1_address[5]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonAReg[7]">KD1_MonAReg[7]</A>));


<P> --KD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
<P><A NAME="KD1L121">KD1L121</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_address[6]">VC1_address[6]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonAReg[8]">KD1_MonAReg[8]</A>));


<P> --KD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
<P><A NAME="KD1L122">KD1L122</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_address[7]">VC1_address[7]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonAReg[9]">KD1_MonAReg[9]</A>));


<P> --VC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
<P> --register power-up is low

<P><A NAME="VC1_byteenable[0]">VC1_byteenable[0]</A> = DFFEAS(<A HREF="#VB1_src_data[32]">VB1_src_data[32]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
<P><A NAME="KD1L123">KD1L123</A> = (<A HREF="#VC1_byteenable[0]">VC1_byteenable[0]</A>) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A>);


<P> --KD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
<P> --register power-up is low

<P><A NAME="KD1_jtag_ram_rd">KD1_jtag_ram_rd</A> = DFFEAS(<A HREF="#KD1L110">KD1L110</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --ND1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
<P> --register power-up is low

<P><A NAME="ND1_sr[35]">ND1_sr[35]</A> = DFFEAS(<A HREF="#ND1L63">ND1L63</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
<P> --register power-up is low

<P><A NAME="KD1_jtag_rd">KD1_jtag_rd</A> = DFFEAS(<A HREF="#MD1L50">MD1L50</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , !<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --SC1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
<P><A NAME="SC1L991">SC1L991</A> = ((<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A> & ((!<A HREF="#SC1L540">SC1L540</A>) # (!<A HREF="#SC1L569">SC1L569</A>)))) # (<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>);


<P> --SC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
<P><A NAME="SC1L834">SC1L834</A> = (!<A HREF="#SC1_d_read">SC1_d_read</A> & ((!<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> $ (!<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>)))) # (<A HREF="#SC1_d_read">SC1_d_read</A> & (<A HREF="#GC1_WideOr1">GC1_WideOr1</A> & (!<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> $ (!<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>))));


<P> --SC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
<P><A NAME="SC1L833">SC1L833</A> = (!<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> & ((!<A HREF="#SC1_d_read">SC1_d_read</A>) # (<A HREF="#GC1_WideOr1">GC1_WideOr1</A>)));


<P> --SC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
<P><A NAME="SC1L193">SC1L193</A> = !<A HREF="#SC1_E_shift_rot_cnt[4]">SC1_E_shift_rot_cnt[4]</A> $ (!<A HREF="#SC1L536">SC1L536</A>);


<P> --SC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
<P><A NAME="SC1L194">SC1L194</A> = !<A HREF="#SC1_E_shift_rot_cnt[3]">SC1_E_shift_rot_cnt[3]</A> $ ((((<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A>) # (<A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A>)) # (<A HREF="#SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A>)));


<P> --SC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
<P><A NAME="SC1L195">SC1L195</A> = !<A HREF="#SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> $ (((<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A>) # (<A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A>)));


<P> --SC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
<P><A NAME="SC1L196">SC1L196</A> = !<A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A> $ (<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A>);


<P> --T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
<P> --register power-up is low

<P><A NAME="T1_ien_AF">T1_ien_AF</A> = DFFEAS(<A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L78">T1L78</A>,  ,  ,  ,  );


<P> --T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
<P> --register power-up is low

<P><A NAME="T1_read_0">T1_read_0</A> = DFFEAS(<A HREF="#T1L74">T1L74</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_readdata[0] is nios_system:u0|nios_system_key1:key1|readdata[0]
<P> --register power-up is low

<P><A NAME="U1_readdata[0]">U1_readdata[0]</A> = DFFEAS(<A HREF="#U1_read_mux_out">U1_read_mux_out</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0]
<P><A NAME="V1_readdata[0]">V1_readdata[0]</A> = (<A HREF="#V1_data_out[0]">V1_data_out[0]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>));


<P> --Y1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
<P><A NAME="Y1L1">Y1L1</A> = (<A HREF="#SC1_d_write">SC1_d_write</A> & (!<A HREF="#AC1_write_accepted">AC1_write_accepted</A> & (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & !<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A>)));


<P> --Y1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1
<P><A NAME="Y1L2">Y1L2</A> = (!<A HREF="#Y1L1">Y1L1</A>) # ((!<A HREF="#VB2L56">VB2L56</A> & ((!<A HREF="#TB1L2">TB1L2</A>) # (!<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>))));


<P> --VB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~0
<P><A NAME="VB2L24">VB2L24</A> = (<A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>);


<P> --VB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[38]
<P><A NAME="VB2_src_data[38]">VB2_src_data[38]</A> = (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (((<A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (((<A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[39]
<P><A NAME="VB2_src_data[39]">VB2_src_data[39]</A> = (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (((<A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (((<A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[40]
<P><A NAME="VB2_src_data[40]">VB2_src_data[40]</A> = (!<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & (((<A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & (((<A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[41]
<P><A NAME="VB2_src_data[41]">VB2_src_data[41]</A> = (!<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & (((<A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & (((<A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[42]
<P><A NAME="VB2_src_data[42]">VB2_src_data[42]</A> = (!<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & (((<A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & (((<A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[43]
<P><A NAME="VB2_src_data[43]">VB2_src_data[43]</A> = (!<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & (((<A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & (((<A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[44]
<P><A NAME="VB2_src_data[44]">VB2_src_data[44]</A> = (!<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> & (((<A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> & (((<A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[45]
<P><A NAME="VB2_src_data[45]">VB2_src_data[45]</A> = (!<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & (((<A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & (((<A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[46]
<P><A NAME="VB2_src_data[46]">VB2_src_data[46]</A> = (!<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & (((<A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & (((<A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[47]
<P><A NAME="VB2_src_data[47]">VB2_src_data[47]</A> = (!<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & (((<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & (((<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[48]
<P><A NAME="VB2_src_data[48]">VB2_src_data[48]</A> = (!<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & (((<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & (((<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --VB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[49]
<P><A NAME="VB2_src_data[49]">VB2_src_data[49]</A> = (!<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & (((<A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & (((<A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)));


<P> --SC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
<P> --register power-up is low

<P><A NAME="SC1_d_byteenable[0]">SC1_d_byteenable[0]</A> = DFFEAS(<A HREF="#SC1L382">SC1L382</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[32]
<P><A NAME="VB2_src_data[32]">VB2_src_data[32]</A> = ((<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[0]">SC1_d_byteenable[0]</A>)) # (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>);


<P> --SC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
<P><A NAME="SC1L652">SC1L652</A> = (!<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & (<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & (!<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> & !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>))) # (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & ((!<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A>) # ((<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>))));


<P> --YB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[8]">YB1_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#T1L65">T1L65</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[8]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#CB1_ram_block1a8">CB1_ram_block1a8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_ld_signed">SC1_R_ctrl_ld_signed</A> = DFFEAS(<A HREF="#SC1L224">SC1L224</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
<P><A NAME="SC1L829">SC1L829</A> = ( <A HREF="#SC1_R_ctrl_ld_signed">SC1_R_ctrl_ld_signed</A> & ( (!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ((!<A HREF="#SC1L231">SC1L231</A> & (<A HREF="#SC1_av_ld_byte0_data[7]">SC1_av_ld_byte0_data[7]</A>)) # (<A HREF="#SC1L231">SC1L231</A> & ((<A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A>))))) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (<A HREF="#SC1_av_ld_byte0_data[7]">SC1_av_ld_byte0_data[7]</A>)) ) );


<P> --SC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[0]">SC1_av_ld_byte2_data[0]</A> = DFFEAS(<A HREF="#SC1L903">SC1L903</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
<P><A NAME="SC1L857">SC1L857</A> = ((!<A HREF="#SC1L231">SC1L231</A>) # (<A HREF="#SC1L842">SC1L842</A>)) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>);


<P> --SC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
<P><A NAME="SC1L707">SC1L707</A> = ( <A HREF="#XC2_q_b[16]">XC2_q_b[16]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>)))) ) ) # ( !<A HREF="#XC2_q_b[16]">XC2_q_b[16]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>)))) ) );


<P> --SC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_unsigned_lo_imm16">SC1_R_ctrl_unsigned_lo_imm16</A> = DFFEAS(<A HREF="#SC1L249">SC1L249</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
<P><A NAME="SC1L723">SC1L723</A> = (<A HREF="#SC1_R_ctrl_unsigned_lo_imm16">SC1_R_ctrl_unsigned_lo_imm16</A>) # (<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A>);


<P> --SC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~0
<P><A NAME="SC1L460">SC1L460</A> = (<A HREF="#SC1L706">SC1L706</A>) # (<A HREF="#SC1L705">SC1L705</A>);


<P> --SC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
<P><A NAME="SC1L725">SC1L725</A> = ( !<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1L729">SC1L729</A> & ((<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>))) # (<A HREF="#SC1L729">SC1L729</A> & (<A HREF="#XC2_q_b[1]">XC2_q_b[1]</A>)))) ) );


<P> --SC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~2
<P><A NAME="SC1L713">SC1L713</A> = ( <A HREF="#XC2_q_b[22]">XC2_q_b[22]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>)) ) ) # ( !<A HREF="#XC2_q_b[22]">XC2_q_b[22]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>)) ) );


<P> --SC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3
<P><A NAME="SC1L712">SC1L712</A> = ( <A HREF="#XC2_q_b[21]">XC2_q_b[21]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>)) ) ) # ( !<A HREF="#XC2_q_b[21]">XC2_q_b[21]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>)) ) );


<P> --SC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~4
<P><A NAME="SC1L711">SC1L711</A> = ( <A HREF="#XC2_q_b[20]">XC2_q_b[20]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A>)))) ) ) # ( !<A HREF="#XC2_q_b[20]">XC2_q_b[20]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A>)))) ) );


<P> --SC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5
<P><A NAME="SC1L710">SC1L710</A> = ( <A HREF="#XC2_q_b[19]">XC2_q_b[19]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A>)))) ) ) # ( !<A HREF="#XC2_q_b[19]">XC2_q_b[19]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A>)))) ) );


<P> --SC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6
<P><A NAME="SC1L709">SC1L709</A> = ( <A HREF="#XC2_q_b[18]">XC2_q_b[18]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A>)))) ) ) # ( !<A HREF="#XC2_q_b[18]">XC2_q_b[18]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A>)))) ) );


<P> --SC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~7
<P><A NAME="SC1L708">SC1L708</A> = ( <A HREF="#XC2_q_b[17]">XC2_q_b[17]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>)) ) ) # ( !<A HREF="#XC2_q_b[17]">XC2_q_b[17]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>)) ) );


<P> --SC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~8
<P><A NAME="SC1L715">SC1L715</A> = ( <A HREF="#XC2_q_b[24]">XC2_q_b[24]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) ) ) # ( !<A HREF="#XC2_q_b[24]">XC2_q_b[24]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) ) );


<P> --SC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~9
<P><A NAME="SC1L714">SC1L714</A> = ( <A HREF="#XC2_q_b[23]">XC2_q_b[23]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)) ) ) # ( !<A HREF="#XC2_q_b[23]">XC2_q_b[23]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)) ) );


<P> --SC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~10
<P><A NAME="SC1L717">SC1L717</A> = ( <A HREF="#XC2_q_b[26]">XC2_q_b[26]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)) ) ) # ( !<A HREF="#XC2_q_b[26]">XC2_q_b[26]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)) ) );


<P> --SC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~11
<P><A NAME="SC1L716">SC1L716</A> = ( <A HREF="#XC2_q_b[25]">XC2_q_b[25]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)) ) ) # ( !<A HREF="#XC2_q_b[25]">XC2_q_b[25]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)) ) );


<P> --SC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~12
<P><A NAME="SC1L719">SC1L719</A> = ( <A HREF="#XC2_q_b[28]">XC2_q_b[28]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A>)))) ) ) # ( !<A HREF="#XC2_q_b[28]">XC2_q_b[28]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A>)))) ) );


<P> --SC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~13
<P><A NAME="SC1L718">SC1L718</A> = ( <A HREF="#XC2_q_b[27]">XC2_q_b[27]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>)))) ) ) # ( !<A HREF="#XC2_q_b[27]">XC2_q_b[27]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>)))) ) );


<P> --SC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
<P><A NAME="SC1L724">SC1L724</A> = ( <A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (!<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#SC1L729">SC1L729</A>) # (<A HREF="#XC2_q_b[0]">XC2_q_b[0]</A>)))) ) ) # ( !<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & ( (<A HREF="#XC2_q_b[0]">XC2_q_b[0]</A> & (<A HREF="#SC1L729">SC1L729</A> & (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & !<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A>))) ) );


<P> --SC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~14
<P><A NAME="SC1L722">SC1L722</A> = ( <A HREF="#XC2_q_b[31]">XC2_q_b[31]</A> & ( (!<A HREF="#SC1L723">SC1L723</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & !<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>)) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) ) ) # ( !<A HREF="#XC2_q_b[31]">XC2_q_b[31]</A> & ( (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & (!<A HREF="#SC1L723">SC1L723</A> & ((<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>)))) ) );


<P> --SC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~15
<P><A NAME="SC1L721">SC1L721</A> = ( <A HREF="#XC2_q_b[30]">XC2_q_b[30]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[20]">SC1_D_iw[20]</A>)))) ) ) # ( !<A HREF="#XC2_q_b[30]">XC2_q_b[30]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[20]">SC1_D_iw[20]</A>)))) ) );


<P> --SC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~16
<P><A NAME="SC1L720">SC1L720</A> = ( <A HREF="#XC2_q_b[29]">XC2_q_b[29]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>) # ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A>)))) ) ) # ( !<A HREF="#XC2_q_b[29]">XC2_q_b[29]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A>)))) ) );


<P> --SC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> = DFFEAS(<A HREF="#SC1_D_op_wrctl">SC1_D_op_wrctl</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
<P><A NAME="SC1L824">SC1L824</A> = (!<A HREF="#SC1L584">SC1L584</A> & (((<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>)))) # (<A HREF="#SC1L584">SC1L584</A> & ((!<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & ((<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>))) # (<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & (<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>))));


<P> --SC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
<P><A NAME="SC1L825">SC1L825</A> = ( <A HREF="#SC1L569">SC1L569</A> & ( <A HREF="#SC1L824">SC1L824</A> & ( (!<A HREF="#SC1L540">SC1L540</A>) # ((!<A HREF="#SC1L568">SC1L568</A> & ((<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A>))) # (<A HREF="#SC1L568">SC1L568</A> & (<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A>))) ) ) ) # ( !<A HREF="#SC1L569">SC1L569</A> & ( <A HREF="#SC1L824">SC1L824</A> & ( (!<A HREF="#SC1L540">SC1L540</A>) # ((!<A HREF="#SC1L568">SC1L568</A>) # (<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A>)) ) ) ) # ( <A HREF="#SC1L569">SC1L569</A> & ( !<A HREF="#SC1L824">SC1L824</A> & ( (<A HREF="#SC1L540">SC1L540</A> & ((!<A HREF="#SC1L568">SC1L568</A> & ((<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A>))) # (<A HREF="#SC1L568">SC1L568</A> & (<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A>)))) ) ) ) # ( !<A HREF="#SC1L569">SC1L569</A> & ( !<A HREF="#SC1L824">SC1L824</A> & ( (<A HREF="#SC1L540">SC1L540</A> & (<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A> & <A HREF="#SC1L568">SC1L568</A>)) ) ) );


<P> --SC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
<P><A NAME="SC1L826">SC1L826</A> = (!<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> & (!<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & <A HREF="#SC1L825">SC1L825</A>));


<P> --SC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
<P><A NAME="SC1L780">SC1L780</A> = (!<A HREF="#SC1L585">SC1L585</A> & (((<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A>)))) # (<A HREF="#SC1L585">SC1L585</A> & ((!<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & ((<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A>))) # (<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & (<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>))));


<P> --SC1L783 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0
<P><A NAME="SC1L783">SC1L783</A> = ( <A HREF="#SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A> & ( <A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & ( ((!<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>) # ((!<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>) # (!<A HREF="#SC1L586">SC1L586</A>))) # (<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>) ) ) ) # ( !<A HREF="#SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A> & ( <A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & ( (<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & (<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & <A HREF="#SC1L586">SC1L586</A>))) ) ) ) # ( <A HREF="#SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A> & ( !<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> ) );


<P> --ZC1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
<P> --register power-up is low

<P><A NAME="ZC1_oci_ienable[0]">ZC1_oci_ienable[0]</A> = DFFEAS(<A HREF="#ZC1L5">ZC1L5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#ZC1L11">ZC1L11</A>,  ,  ,  ,  );


<P> --T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
<P> --register power-up is low

<P><A NAME="T1_fifo_AE">T1_fifo_AE</A> = DFFEAS(<A HREF="#T1L58">T1L58</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
<P> --register power-up is low

<P><A NAME="T1_ien_AE">T1_ien_AE</A> = DFFEAS(<A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L78">T1L78</A>,  ,  ,  ,  );


<P> --T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
<P><A NAME="T1_av_readdata[9]">T1_av_readdata[9]</A> = (<A HREF="#T1_fifo_AE">T1_fifo_AE</A> & <A HREF="#T1_ien_AE">T1_ien_AE</A>);


<P> --T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
<P> --register power-up is low

<P><A NAME="T1_pause_irq">T1_pause_irq</A> = DFFEAS(<A HREF="#T1L81">T1L81</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
<P> --register power-up is low

<P><A NAME="T1_fifo_AF">T1_fifo_AF</A> = DFFEAS(<A HREF="#T1L60">T1L60</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
<P><A NAME="T1L65">T1L65</A> = (<A HREF="#T1_ien_AF">T1_ien_AF</A> & ((<A HREF="#T1_fifo_AF">T1_fifo_AF</A>) # (<A HREF="#T1_pause_irq">T1_pause_irq</A>)));


<P> --SC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
<P><A NAME="SC1L786">SC1L786</A> = (<A HREF="#SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A> & (!<A HREF="#ZC1_oci_ienable[0]">ZC1_oci_ienable[0]</A> & ((<A HREF="#T1L65">T1L65</A>) # (<A HREF="#T1_av_readdata[9]">T1_av_readdata[9]</A>))));


<P> --SC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_shift_logical">SC1_R_ctrl_shift_logical</A> = DFFEAS(<A HREF="#SC1L239">SC1L239</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_rot_right">SC1_R_ctrl_rot_right</A> = DFFEAS(<A HREF="#SC1_R_ctrl_rot_right_nxt">SC1_R_ctrl_rot_right_nxt</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
<P><A NAME="SC1L391">SC1L391</A> = (!<A HREF="#SC1_R_ctrl_shift_logical">SC1_R_ctrl_shift_logical</A> & ((!<A HREF="#SC1_R_ctrl_rot_right">SC1_R_ctrl_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A>))) # (<A HREF="#SC1_R_ctrl_rot_right">SC1_R_ctrl_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[0]">SC1_E_shift_rot_result[0]</A>))));


<P> --SC1L425 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16
<P><A NAME="SC1L425">SC1L425</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1L391">SC1L391</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A>));


<P> --VB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~1
<P><A NAME="VB2L25">VB2L25</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[22]">SC1_d_writedata[22]</A>);


<P> --SC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
<P> --register power-up is low

<P><A NAME="SC1_d_byteenable[2]">SC1_d_byteenable[2]</A> = DFFEAS(<A HREF="#SC1L380">SC1L380</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[34]
<P><A NAME="VB2_src_data[34]">VB2_src_data[34]</A> = ((<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[2]">SC1_d_byteenable[2]</A>)) # (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>);


<P> --SC1L993 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
<P><A NAME="SC1L993">SC1L993</A> = (!<A HREF="#SC1_hbreak_pending">SC1_hbreak_pending</A> & ((<A HREF="#SC1L994">SC1L994</A>))) # (<A HREF="#SC1_hbreak_pending">SC1_hbreak_pending</A> & (!<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A>));


<P> --MD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
<P> --register power-up is low

<P><A NAME="MD1_jdo[21]">MD1_jdo[21]</A> = DFFEAS(<A HREF="#ND1_sr[21]">ND1_sr[21]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
<P> --register power-up is low

<P><A NAME="MD1_jdo[20]">MD1_jdo[20]</A> = DFFEAS(<A HREF="#ND1_sr[20]">ND1_sr[20]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --CD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
<P> --register power-up is low

<P><A NAME="CD1_break_on_reset">CD1_break_on_reset</A> = DFFEAS(<A HREF="#CD1L2">CD1L2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --QD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
<P> --register power-up is low

<P><A NAME="QD1_dreg[0]">QD1_dreg[0]</A> = DFFEAS(<A HREF="#QD1_din_s1">QD1_din_s1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --CD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
<P><A NAME="CD1L4">CD1L4</A> = ( <A HREF="#CD1_break_on_reset">CD1_break_on_reset</A> & ( <A HREF="#QD1_dreg[0]">QD1_dreg[0]</A> & ( (!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>) # (((<A HREF="#CD1_jtag_break">CD1_jtag_break</A> & !<A HREF="#MD1_jdo[20]">MD1_jdo[20]</A>)) # (<A HREF="#MD1_jdo[21]">MD1_jdo[21]</A>)) ) ) ) # ( !<A HREF="#CD1_break_on_reset">CD1_break_on_reset</A> & ( <A HREF="#QD1_dreg[0]">QD1_dreg[0]</A> & ( (<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> & (((<A HREF="#CD1_jtag_break">CD1_jtag_break</A> & !<A HREF="#MD1_jdo[20]">MD1_jdo[20]</A>)) # (<A HREF="#MD1_jdo[21]">MD1_jdo[21]</A>))) ) ) ) # ( <A HREF="#CD1_break_on_reset">CD1_break_on_reset</A> & ( !<A HREF="#QD1_dreg[0]">QD1_dreg[0]</A> & ( (!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> & (<A HREF="#CD1_jtag_break">CD1_jtag_break</A>)) # (<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> & (((<A HREF="#CD1_jtag_break">CD1_jtag_break</A> & !<A HREF="#MD1_jdo[20]">MD1_jdo[20]</A>)) # (<A HREF="#MD1_jdo[21]">MD1_jdo[21]</A>))) ) ) ) # ( !<A HREF="#CD1_break_on_reset">CD1_break_on_reset</A> & ( !<A HREF="#QD1_dreg[0]">QD1_dreg[0]</A> & ( (!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> & (<A HREF="#CD1_jtag_break">CD1_jtag_break</A>)) # (<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> & (((<A HREF="#CD1_jtag_break">CD1_jtag_break</A> & !<A HREF="#MD1_jdo[20]">MD1_jdo[20]</A>)) # (<A HREF="#MD1_jdo[21]">MD1_jdo[21]</A>))) ) ) );


<P> --ZC1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
<P> --register power-up is low

<P><A NAME="ZC1_oci_single_step_mode">ZC1_oci_single_step_mode</A> = DFFEAS(<A HREF="#ZC1L10">ZC1L10</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L999 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
<P><A NAME="SC1L999">SC1L999</A> = (<A HREF="#ZC1_oci_single_step_mode">ZC1_oci_single_step_mode</A> & (((<A HREF="#SC1_wait_for_one_post_bret_inst">SC1_wait_for_one_post_bret_inst</A> & !<A HREF="#SC1L651">SC1L651</A>)) # (<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A>)));


<P> --VB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~2
<P><A NAME="VB2L26">VB2L26</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[23]">SC1_d_writedata[23]</A>);


<P> --SC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[24]">SC1_d_writedata[24]</A> = DFFEAS(<A HREF="#SC1L526">SC1L526</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~3
<P><A NAME="VB2L27">VB2L27</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[24]">SC1_d_writedata[24]</A>);


<P> --SC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
<P> --register power-up is low

<P><A NAME="SC1_d_byteenable[3]">SC1_d_byteenable[3]</A> = DFFEAS(<A HREF="#SC1L381">SC1L381</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[35]
<P><A NAME="VB2_src_data[35]">VB2_src_data[35]</A> = ((<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[3]">SC1_d_byteenable[3]</A>)) # (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>);


<P> --SC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[25]">SC1_d_writedata[25]</A> = DFFEAS(<A HREF="#SC1L527">SC1L527</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~4
<P><A NAME="VB2L28">VB2L28</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[25]">SC1_d_writedata[25]</A>);


<P> --SC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[26]">SC1_d_writedata[26]</A> = DFFEAS(<A HREF="#SC1L528">SC1L528</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~5
<P><A NAME="VB2L29">VB2L29</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[26]">SC1_d_writedata[26]</A>);


<P> --Z1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="Z1_altera_reset_synchronizer_int_chain[1]">Z1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#Z1_altera_reset_synchronizer_int_chain[0]">Z1_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Z1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
<P> --register power-up is low

<P><A NAME="Z1_r_sync_rst_chain[3]">Z1_r_sync_rst_chain[3]</A> = DFFEAS(<A HREF="#Z1_altera_reset_synchronizer_int_chain[2]">Z1_altera_reset_synchronizer_int_chain[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Z1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
<P><A NAME="Z1L18">Z1L18</A> = (<A HREF="#Z1_altera_reset_synchronizer_int_chain[2]">Z1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#Z1_r_sync_rst_chain[3]">Z1_r_sync_rst_chain[3]</A>);


<P> --KEY[0] is KEY[0]
<P><A NAME="KEY[0]">KEY[0]</A> = INPUT();


<P> --VB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~6
<P><A NAME="VB2L30">VB2L30</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[11]">SC1_d_writedata[11]</A>);


<P> --SC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
<P> --register power-up is low

<P><A NAME="SC1_d_byteenable[1]">SC1_d_byteenable[1]</A> = DFFEAS(<A HREF="#SC1L379">SC1L379</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[33]
<P><A NAME="VB2_src_data[33]">VB2_src_data[33]</A> = ((<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[1]">SC1_d_byteenable[1]</A>)) # (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>);


<P> --VB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~7
<P><A NAME="VB2L31">VB2L31</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[12]">SC1_d_writedata[12]</A>);


<P> --VB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~8
<P><A NAME="VB2L32">VB2L32</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[13]">SC1_d_writedata[13]</A>);


<P> --VB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~9
<P><A NAME="VB2L33">VB2L33</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[14]">SC1_d_writedata[14]</A>);


<P> --VB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~10
<P><A NAME="VB2L34">VB2L34</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[15]">SC1_d_writedata[15]</A>);


<P> --VB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~11
<P><A NAME="VB2L35">VB2L35</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[16]">SC1_d_writedata[16]</A>);


<P> --VB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~12
<P><A NAME="VB2L36">VB2L36</A> = (<A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>);


<P> --VB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~13
<P><A NAME="VB2L37">VB2L37</A> = (<A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>);


<P> --VB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~14
<P><A NAME="VB2L38">VB2L38</A> = (<A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>);


<P> --VB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~15
<P><A NAME="VB2L39">VB2L39</A> = (<A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>);


<P> --VB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~16
<P><A NAME="VB2L40">VB2L40</A> = (<A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>);


<P> --SC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~5
<P><A NAME="SC1L635">SC1L635</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L2">SC1L2</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L58">SC1L58</A>))));


<P> --VB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~17
<P><A NAME="VB2L41">VB2L41</A> = (<A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>);


<P> --YB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A> = DFFEAS(<A HREF="#VC1_readdata[27]">VC1_readdata[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
<P><A NAME="SC1L614">SC1L614</A> = ( <A HREF="#XD1_q_a[27]">XD1_q_a[27]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[27]">XD1_q_a[27]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A>)) ) );


<P> --YB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A> = DFFEAS(<A HREF="#VC1_readdata[28]">VC1_readdata[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
<P><A NAME="SC1L615">SC1L615</A> = ( <A HREF="#XD1_q_a[28]">XD1_q_a[28]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[28]">XD1_q_a[28]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A>)) ) );


<P> --YB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[29]">YB4_av_readdata_pre[29]</A> = DFFEAS(<A HREF="#VC1_readdata[29]">VC1_readdata[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
<P><A NAME="SC1L616">SC1L616</A> = ( <A HREF="#XD1_q_a[29]">XD1_q_a[29]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[29]">YB4_av_readdata_pre[29]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[29]">XD1_q_a[29]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[29]">YB4_av_readdata_pre[29]</A>)) ) );


<P> --YB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[30]">YB4_av_readdata_pre[30]</A> = DFFEAS(<A HREF="#VC1_readdata[30]">VC1_readdata[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
<P><A NAME="SC1L617">SC1L617</A> = ( <A HREF="#XD1_q_a[30]">XD1_q_a[30]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[30]">YB4_av_readdata_pre[30]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[30]">XD1_q_a[30]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[30]">YB4_av_readdata_pre[30]</A>)) ) );


<P> --YB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A> = DFFEAS(<A HREF="#VC1_readdata[31]">VC1_readdata[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
<P><A NAME="SC1L618">SC1L618</A> = ( <A HREF="#XD1_q_a[31]">XD1_q_a[31]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#XD1_q_a[31]">XD1_q_a[31]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A>)) ) );


<P> --VB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~18
<P><A NAME="VB2L42">VB2L42</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[9]">SC1_d_writedata[9]</A>);


<P> --VB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~19
<P><A NAME="VB2L43">VB2L43</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[8]">SC1_d_writedata[8]</A>);


<P> --SC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~6
<P><A NAME="SC1L634">SC1L634</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L6">SC1L6</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L62">SC1L62</A>))));


<P> --VB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~20
<P><A NAME="VB2L44">VB2L44</A> = (<A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>);


<P> --SC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~7
<P><A NAME="SC1L636">SC1L636</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L10">SC1L10</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L66">SC1L66</A>))));


<P> --VB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~21
<P><A NAME="VB2L45">VB2L45</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[10]">SC1_d_writedata[10]</A>);


<P> --SC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~8
<P><A NAME="SC1L647">SC1L647</A> = ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L14">SC1L14</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L70">SC1L70</A>))) # (<A HREF="#SC1L648">SC1L648</A>);


<P> --SC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~9
<P><A NAME="SC1L638">SC1L638</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L18">SC1L18</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L74">SC1L74</A>))));


<P> --SC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~10
<P><A NAME="SC1L637">SC1L637</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L22">SC1L22</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L78">SC1L78</A>))));


<P> --YB2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[11]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> = DFFEAS(<A HREF="#CB1_ram_block1a11">CB1_ram_block1a11</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A> = DFFEAS(<A HREF="#SC1L915">SC1L915</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~22
<P><A NAME="VB2L46">VB2L46</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[17]">SC1_d_writedata[17]</A>);


<P> --YB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[12]">YB1_av_readdata_pre[12]</A> = DFFEAS(<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[12]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> = DFFEAS(<A HREF="#CB1_ram_block1a12">CB1_ram_block1a12</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[4]">SC1_av_ld_byte2_data[4]</A> = DFFEAS(<A HREF="#SC1L920">SC1L920</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~23
<P><A NAME="VB2L47">VB2L47</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[18]">SC1_d_writedata[18]</A>);


<P> --SC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11
<P><A NAME="SC1L639">SC1L639</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L34">SC1L34</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L90">SC1L90</A>))));


<P> --YB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[9]">YB1_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#T1_av_readdata[9]">T1_av_readdata[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[9]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#CB1_ram_block1a9">CB1_ram_block1a9</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[1]">SC1_av_ld_byte2_data[1]</A> = DFFEAS(<A HREF="#SC1L906">SC1L906</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~12
<P><A NAME="SC1L640">SC1L640</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L38">SC1L38</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L94">SC1L94</A>))));


<P> --YB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> = DFFEAS(<A HREF="#T1_ac">T1_ac</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[10]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> = DFFEAS(<A HREF="#CB1_ram_block1a10">CB1_ram_block1a10</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[2]">SC1_av_ld_byte2_data[2]</A> = DFFEAS(<A HREF="#SC1L910">SC1L910</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~13
<P><A NAME="SC1L641">SC1L641</A> = (!<A HREF="#SC1L648">SC1L648</A> & ((!<A HREF="#SC1L649">SC1L649</A> & ((<A HREF="#SC1L42">SC1L42</A>))) # (<A HREF="#SC1L649">SC1L649</A> & (<A HREF="#SC1L98">SC1L98</A>))));


<P> --SC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17
<P><A NAME="SC1L442">SC1L442</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[16]">SC1_E_shift_rot_result[16]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A>)));


<P> --VB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~24
<P><A NAME="VB2L48">VB2L48</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[19]">SC1_d_writedata[19]</A>);


<P> --YB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[15]">YB1_av_readdata_pre[15]</A> = DFFEAS(<A HREF="#T1_rvalid">T1_rvalid</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[15]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> = DFFEAS(<A HREF="#CB1_ram_block1a15">CB1_ram_block1a15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[7]">SC1_av_ld_byte2_data[7]</A> = DFFEAS(<A HREF="#SC1L931">SC1L931</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~25
<P><A NAME="VB2L49">VB2L49</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[21]">SC1_d_writedata[21]</A>);


<P> --VB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~26
<P><A NAME="VB2L50">VB2L50</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[20]">SC1_d_writedata[20]</A>);


<P> --YB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[14]">YB1_av_readdata_pre[14]</A> = DFFEAS(<A HREF="#T1_woverflow">T1_woverflow</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[14]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> = DFFEAS(<A HREF="#CB1_ram_block1a14">CB1_ram_block1a14</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A> = DFFEAS(<A HREF="#SC1L927">SC1L927</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~0
<P><A NAME="SC1L886">SC1L886</A> = ( <A HREF="#XD1_q_a[14]">XD1_q_a[14]</A> & ( <A HREF="#SC1L888">SC1L888</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & (<A HREF="#SC1L829">SC1L829</A>))) ) ) ) # ( !<A HREF="#XD1_q_a[14]">XD1_q_a[14]</A> & ( <A HREF="#SC1L888">SC1L888</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & <A HREF="#SC1L829">SC1L829</A>)) ) ) ) # ( <A HREF="#XD1_q_a[14]">XD1_q_a[14]</A> & ( !<A HREF="#SC1L888">SC1L888</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) ) # ( !<A HREF="#XD1_q_a[14]">XD1_q_a[14]</A> & ( !<A HREF="#SC1L888">SC1L888</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) );


<P> --YB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[13]">YB1_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#YB1L15">YB1L15</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[13]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#CB1_ram_block1a13">CB1_ram_block1a13</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A> = DFFEAS(<A HREF="#SC1L924">SC1L924</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~1
<P><A NAME="SC1L883">SC1L883</A> = ( <A HREF="#XD1_q_a[13]">XD1_q_a[13]</A> & ( <A HREF="#SC1L885">SC1L885</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & (<A HREF="#SC1L829">SC1L829</A>))) ) ) ) # ( !<A HREF="#XD1_q_a[13]">XD1_q_a[13]</A> & ( <A HREF="#SC1L885">SC1L885</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & <A HREF="#SC1L829">SC1L829</A>)) ) ) ) # ( <A HREF="#XD1_q_a[13]">XD1_q_a[13]</A> & ( !<A HREF="#SC1L885">SC1L885</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) ) # ( !<A HREF="#XD1_q_a[13]">XD1_q_a[13]</A> & ( !<A HREF="#SC1L885">SC1L885</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) );


<P> --SC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
<P><A NAME="SC1L208">SC1L208</A> = (!<A HREF="#SC1L206">SC1L206</A>) # ((<A HREF="#SC1L540">SC1L540</A> & ((<A HREF="#SC1L209">SC1L209</A>) # (<A HREF="#SC1L219">SC1L219</A>))));


<P> --SC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
<P><A NAME="SC1L205">SC1L205</A> = ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( <A HREF="#SC1L540">SC1L540</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) ) ) );


<P> --SC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
<P><A NAME="SC1L247">SC1L247</A> = (!<A HREF="#SC1L565">SC1L565</A> & (!<A HREF="#SC1L566">SC1L566</A> & !<A HREF="#SC1L567">SC1L567</A>));


<P> --SC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
<P><A NAME="SC1L248">SC1L248</A> = ( <A HREF="#SC1L223">SC1L223</A> ) # ( !<A HREF="#SC1L223">SC1L223</A> & ( (<A HREF="#SC1L540">SC1L540</A> & (((!<A HREF="#SC1L247">SC1L247</A>) # (<A HREF="#SC1L569">SC1L569</A>)) # (<A HREF="#SC1L568">SC1L568</A>))) ) );


<P> --ND1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
<P> --register power-up is low

<P><A NAME="ND1_sr[34]">ND1_sr[34]</A> = DFFEAS(<A HREF="#ND1L65">ND1L65</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  ,  ,  );


<P> --V1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1]
<P><A NAME="V1_readdata[1]">V1_readdata[1]</A> = (<A HREF="#V1_data_out[1]">V1_data_out[1]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>));


<P> --V1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2]
<P><A NAME="V1_readdata[2]">V1_readdata[2]</A> = (<A HREF="#V1_data_out[2]">V1_data_out[2]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>));


<P> --V1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3]
<P><A NAME="V1_readdata[3]">V1_readdata[3]</A> = (<A HREF="#V1_data_out[3]">V1_data_out[3]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>));


<P> --V1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4]
<P><A NAME="V1_readdata[4]">V1_readdata[4]</A> = (<A HREF="#V1_data_out[4]">V1_data_out[4]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>));


<P> --V1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5]
<P><A NAME="V1_readdata[5]">V1_readdata[5]</A> = (<A HREF="#V1_data_out[5]">V1_data_out[5]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>));


<P> --V1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6]
<P><A NAME="V1_readdata[6]">V1_readdata[6]</A> = (<A HREF="#V1_data_out[6]">V1_data_out[6]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>));


<P> --V1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7]
<P><A NAME="V1_readdata[7]">V1_readdata[7]</A> = (<A HREF="#V1_data_out[7]">V1_data_out[7]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>));


<P> --T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
<P> --register power-up is low

<P><A NAME="T1_fifo_wr">T1_fifo_wr</A> = DFFEAS(<A HREF="#T1L76">T1L76</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
<P> --register power-up is low

<P><A NAME="MB1_b_non_empty">MB1_b_non_empty</A> = DFFEAS(<A HREF="#MB1L8">MB1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
<P><A NAME="T1L83">T1L83</A> = (!<A HREF="#DB1_rvalid0">DB1_rvalid0</A> & (<A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & ((!<A HREF="#T1_r_val">T1_r_val</A>) # (!<A HREF="#DB1_r_ena1">DB1_r_ena1</A>))));


<P> --PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita0">PB2_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita1">PB2_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita2">PB2_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita3">PB2_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita4">PB2_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita5">PB2_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita0">PB1_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L83">T1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita1">PB1_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L83">T1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita2">PB1_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L83">T1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita3">PB1_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L83">T1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita4">PB1_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L83">T1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita5">PB1_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L83">T1L83</A>,  ,  ,  ,  );


<P> --MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
<P> --register power-up is low

<P><A NAME="MB2_b_non_empty">MB2_b_non_empty</A> = DFFEAS(<A HREF="#MB2L8">MB2L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
<P><A NAME="T1L72">T1L72</A> = (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & !<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A>);


<P> --T1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
<P><A NAME="T1L73">T1L73</A> = ( <A HREF="#T1L72">T1L72</A> & ( (<A HREF="#YB1L27">YB1L27</A> & (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & (<A HREF="#BC1L7">BC1L7</A> & <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>))) ) );


<P> --QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita1">QB2_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita0">QB2_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --DB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
<P> --register power-up is low

<P><A NAME="DB1L50Q">DB1L50Q</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1L49">DB1L49</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita5">QB2_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita4">QB2_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita3">QB2_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita2">QB2_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
<P><A NAME="MB2L5">MB2L5</A> = ( <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> & ( (<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & (<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> & (<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> & <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>))) ) );


<P> --MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
<P><A NAME="MB2L6">MB2L6</A> = ( <A HREF="#DB1L50Q">DB1L50Q</A> & ( <A HREF="#MB2L5">MB2L5</A> & ( (!<A HREF="#T1L73">T1L73</A> & (((<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> & <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>)) # (<A HREF="#MB2_b_full">MB2_b_full</A>))) ) ) ) # ( !<A HREF="#DB1L50Q">DB1L50Q</A> & ( <A HREF="#MB2L5">MB2L5</A> & ( (<A HREF="#MB2_b_full">MB2_b_full</A> & !<A HREF="#T1L73">T1L73</A>) ) ) ) # ( <A HREF="#DB1L50Q">DB1L50Q</A> & ( !<A HREF="#MB2L5">MB2L5</A> & ( (<A HREF="#MB2_b_full">MB2_b_full</A> & !<A HREF="#T1L73">T1L73</A>) ) ) ) # ( !<A HREF="#DB1L50Q">DB1L50Q</A> & ( !<A HREF="#MB2L5">MB2L5</A> & ( (<A HREF="#MB2_b_full">MB2_b_full</A> & !<A HREF="#T1L73">T1L73</A>) ) ) );


<P> --DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[4]">DB1_td_shift[4]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L75">DB1L75</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
<P> --register power-up is low

<P><A NAME="DB1_rdata[1]">DB1_rdata[1]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#NB1_q_b[1]">NB1_q_b[1]</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>, <A HREF="#DB1L22">DB1L22</A>);


<P> --DB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
<P><A NAME="DB1L74">DB1L74</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#DB1L71">DB1L71</A>, !<A HREF="#DB1_td_shift[4]">DB1_td_shift[4]</A>, !<A HREF="#DB1_rdata[1]">DB1_rdata[1]</A>);


<P> --DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
<P> --register power-up is low

<P><A NAME="DB1_read">DB1_read</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L36">DB1L36</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L97">DB1L97</A>);


<P> --VB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0
<P><A NAME="VB1L21">VB1L21</A> = (<A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --VB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]
<P><A NAME="VB1_src_data[38]">VB1_src_data[38]</A> = (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (((<A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (((<A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)));


<P> --VB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]
<P><A NAME="VB1_src_data[40]">VB1_src_data[40]</A> = (!<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & (((<A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & (((<A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)));


<P> --VB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]
<P><A NAME="VB1_src_data[39]">VB1_src_data[39]</A> = (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (((<A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (((<A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)));


<P> --VB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]
<P><A NAME="VB1_src_data[45]">VB1_src_data[45]</A> = (!<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & (((<A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & (((<A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)));


<P> --VB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]
<P><A NAME="VB1_src_data[44]">VB1_src_data[44]</A> = (!<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> & (((<A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> & (((<A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)));


<P> --VB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]
<P><A NAME="VB1_src_data[43]">VB1_src_data[43]</A> = (!<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & (((<A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & (((<A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)));


<P> --VB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]
<P><A NAME="VB1_src_data[42]">VB1_src_data[42]</A> = (!<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & (((<A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & (((<A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)));


<P> --VB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]
<P><A NAME="VB1_src_data[41]">VB1_src_data[41]</A> = (!<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & (((<A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) # (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & (((<A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)));


<P> --VB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1
<P><A NAME="VB1L22">VB1L22</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A>);


<P> --ND1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
<P><A NAME="ND1L60">ND1L60</A> = ( <A HREF="#KD1_MonDReg[3]">KD1_MonDReg[3]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[3]">AD1_break_readreg[3]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[5]">ND1_sr[5]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[3]">KD1_MonDReg[3]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[3]">AD1_break_readreg[3]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[5]">ND1_sr[5]</A>)))) ) );


<P> --MD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
<P> --register power-up is low

<P><A NAME="MD1_jdo[2]">MD1_jdo[2]</A> = DFFEAS(<A HREF="#ND1_sr[2]">ND1_sr[2]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
<P> --register power-up is low

<P><A NAME="MD1_jdo[5]">MD1_jdo[5]</A> = DFFEAS(<A HREF="#ND1_sr[5]">ND1_sr[5]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
<P> --register power-up is low

<P><A NAME="VC1_writedata[1]">VC1_writedata[1]</A> = DFFEAS(<A HREF="#VB1L23">VB1L23</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
<P><A NAME="KD1L129">KD1L129</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[1]">VC1_writedata[1]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[1]">KD1_MonDReg[1]</A>));


<P> --MD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
<P> --register power-up is low

<P><A NAME="MD1_sync2_udr">MD1_sync2_udr</A> = DFFEAS(<A HREF="#QD4_dreg[0]">QD4_dreg[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --QD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
<P> --register power-up is low

<P><A NAME="QD4_dreg[0]">QD4_dreg[0]</A> = DFFEAS(<A HREF="#QD4_din_s1">QD4_din_s1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --MD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
<P><A NAME="MD1L53">MD1L53</A> = (!<A HREF="#MD1_sync2_udr">MD1_sync2_udr</A> & <A HREF="#QD4_dreg[0]">QD4_dreg[0]</A>);


<P> --ND1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
<P><A NAME="ND1L61">ND1L61</A> = (<A HREF="#A1L30">A1L30</A> & (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & <A HREF="#ND1_sr[37]">ND1_sr[37]</A>)));


<P> --ND1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
<P><A NAME="ND1L53">ND1L53</A> = ( <A HREF="#A1L17">A1L17</A> & ( <A HREF="#A1L18">A1L18</A> & ( (<A HREF="#A1L30">A1L30</A> & (!<A HREF="#A1L41">A1L41</A> & <A HREF="#A1L16">A1L16</A>)) ) ) ) # ( !<A HREF="#A1L17">A1L17</A> & ( <A HREF="#A1L18">A1L18</A> & ( (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & ((<A HREF="#A1L21">A1L21</A>) # (<A HREF="#A1L30">A1L30</A>)))) ) ) ) # ( <A HREF="#A1L17">A1L17</A> & ( !<A HREF="#A1L18">A1L18</A> & ( (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & ((<A HREF="#A1L21">A1L21</A>) # (<A HREF="#A1L30">A1L30</A>)))) ) ) ) # ( !<A HREF="#A1L17">A1L17</A> & ( !<A HREF="#A1L18">A1L18</A> & ( (<A HREF="#A1L30">A1L30</A> & (!<A HREF="#A1L41">A1L41</A> & <A HREF="#A1L16">A1L16</A>)) ) ) );


<P> --ND1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
<P><A NAME="ND1L62">ND1L62</A> = (<A HREF="#A1L30">A1L30</A> & (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & <A HREF="#A1L39">A1L39</A>)));


<P> --MD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
<P> --register power-up is low

<P><A NAME="MD1_sync2_uir">MD1_sync2_uir</A> = DFFEAS(<A HREF="#QD5_dreg[0]">QD5_dreg[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --QD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
<P> --register power-up is low

<P><A NAME="QD5_dreg[0]">QD5_dreg[0]</A> = DFFEAS(<A HREF="#QD5_din_s1">QD5_din_s1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --MD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
<P><A NAME="MD1L45">MD1L45</A> = (!<A HREF="#MD1_sync2_uir">MD1_sync2_uir</A> & <A HREF="#QD5_dreg[0]">QD5_dreg[0]</A>);


<P> --KD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
<P><A NAME="KD1L112">KD1L112</A> = (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & <A HREF="#KD1L2">KD1L2</A>);


<P> --MD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
<P><A NAME="MD1L50">MD1L50</A> = (!<A HREF="#MD1_ir[1]">MD1_ir[1]</A> & (!<A HREF="#MD1_ir[0]">MD1_ir[0]</A> & (<A HREF="#MD1_enable_action_strobe">MD1_enable_action_strobe</A> & !<A HREF="#MD1_jdo[35]">MD1_jdo[35]</A>)));


<P> --YD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
<P> --register power-up is low

<P><A NAME="YD2_altera_reset_synchronizer_int_chain_out">YD2_altera_reset_synchronizer_int_chain_out</A> = DFFEAS(<A HREF="#YD2_altera_reset_synchronizer_int_chain[0]">YD2_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --Z1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
<P><A NAME="Z1L9">Z1L9</A> = (!<A HREF="#Z1_r_sync_rst_chain[2]">Z1_r_sync_rst_chain[2]</A>) # (<A HREF="#YD2_altera_reset_synchronizer_int_chain_out">YD2_altera_reset_synchronizer_int_chain_out</A>);


<P> --MD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
<P> --register power-up is low

<P><A NAME="MD1_jdo[26]">MD1_jdo[26]</A> = DFFEAS(<A HREF="#ND1_sr[26]">ND1_sr[26]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
<P> --register power-up is low

<P><A NAME="MD1_jdo[27]">MD1_jdo[27]</A> = DFFEAS(<A HREF="#ND1_sr[27]">ND1_sr[27]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
<P> --register power-up is low

<P><A NAME="MD1_jdo[28]">MD1_jdo[28]</A> = DFFEAS(<A HREF="#ND1_sr[28]">ND1_sr[28]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
<P> --register power-up is low

<P><A NAME="MD1_jdo[29]">MD1_jdo[29]</A> = DFFEAS(<A HREF="#ND1_sr[29]">ND1_sr[29]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
<P> --register power-up is low

<P><A NAME="MD1_jdo[30]">MD1_jdo[30]</A> = DFFEAS(<A HREF="#ND1_sr[30]">ND1_sr[30]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
<P> --register power-up is low

<P><A NAME="MD1_jdo[31]">MD1_jdo[31]</A> = DFFEAS(<A HREF="#ND1_sr[31]">ND1_sr[31]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
<P> --register power-up is low

<P><A NAME="MD1_jdo[32]">MD1_jdo[32]</A> = DFFEAS(<A HREF="#ND1_sr[32]">ND1_sr[32]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
<P> --register power-up is low

<P><A NAME="MD1_jdo[33]">MD1_jdo[33]</A> = DFFEAS(<A HREF="#ND1_sr[33]">ND1_sr[33]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]
<P><A NAME="VB1_src_data[32]">VB1_src_data[32]</A> = ((<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[0]">SC1_d_byteenable[0]</A>)) # (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>);


<P> --KD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
<P><A NAME="KD1L110">KD1L110</A> = (<A HREF="#MD1L50">MD1L50</A> & ((!<A HREF="#MD1_jdo[34]">MD1_jdo[34]</A> & ((<A HREF="#KD1L2">KD1L2</A>))) # (<A HREF="#MD1_jdo[34]">MD1_jdo[34]</A> & (!<A HREF="#MD1_jdo[17]">MD1_jdo[17]</A>))));


<P> --LD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
<P><A NAME="LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> = (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & <A HREF="#A1L21">A1L21</A>));


<P> --ND1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
<P> --register power-up is low

<P><A NAME="ND1_DRsize.100">ND1_DRsize.100</A> = DFFEAS(<A HREF="#ND1L4">ND1L4</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#LD1_virtual_state_uir">LD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --ND1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
<P><A NAME="ND1L63">ND1L63</A> = ( <A HREF="#ND1L98">ND1L98</A> & ( (!<A HREF="#LD1L2">LD1L2</A>) # ((!<A HREF="#ND1_DRsize.100">ND1_DRsize.100</A> & ((<A HREF="#ND1_sr[36]">ND1_sr[36]</A>))) # (<A HREF="#ND1_DRsize.100">ND1_DRsize.100</A> & (<A HREF="#A1L39">A1L39</A>))) ) ) # ( !<A HREF="#ND1L98">ND1L98</A> & ( (<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#ND1_DRsize.100">ND1_DRsize.100</A> & ((<A HREF="#ND1_sr[36]">ND1_sr[36]</A>))) # (<A HREF="#ND1_DRsize.100">ND1_DRsize.100</A> & (<A HREF="#A1L39">A1L39</A>)))) ) );


<P> --T1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
<P><A NAME="T1L78">T1L78</A> = ( <A HREF="#BC1L7">BC1L7</A> & ( (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & !<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A>))) ) );


<P> --T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
<P><A NAME="T1_wr_rfifo">T1_wr_rfifo</A> = (!<A HREF="#MB2_b_full">MB2_b_full</A> & <A HREF="#DB1L50Q">DB1L50Q</A>);


<P> --DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
<P> --register power-up is low

<P><A NAME="DB1_wdata[0]">DB1_wdata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#A1L12">A1L12</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L97">DB1L97</A>);


<P> --PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita0">PB4_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita1">PB4_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita2">PB4_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita3">PB4_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita4">PB4_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita5">PB4_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita0">PB3_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L73">T1L73</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita1">PB3_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L73">T1L73</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita2">PB3_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L73">T1L73</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita3">PB3_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L73">T1L73</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita4">PB3_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L73">T1L73</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita5">PB3_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#T1L73">T1L73</A>,  ,  ,  ,  );


<P> --T1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
<P><A NAME="T1L74">T1L74</A> = (<A HREF="#YB1L27">YB1L27</A> & (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & (<A HREF="#BC1L7">BC1L7</A> & <A HREF="#T1L72">T1L72</A>)));


<P> --R1L1 is nios_system:u0|raminfr:inferred_ram|RAM~45
<P><A NAME="R1L1">R1L1</A> = (!<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A> & (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & !<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A>));


<P> --R1L2 is nios_system:u0|raminfr:inferred_ram|RAM~46
<P><A NAME="R1L2">R1L2</A> = ( <A HREF="#R1L1">R1L1</A> & ( (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & (<A HREF="#BC1L13">BC1L13</A> & !<A HREF="#BC1L11">BC1L11</A>))) ) );


<P> --ZC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
<P><A NAME="ZC1L2">ZC1L2</A> = (!<A HREF="#VC1_address[2]">VC1_address[2]</A> & (!<A HREF="#VC1_address[1]">VC1_address[1]</A> & <A HREF="#ZC1L1">ZC1L1</A>));


<P> --CD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
<P> --register power-up is low

<P><A NAME="CD1_monitor_error">CD1_monitor_error</A> = DFFEAS(<A HREF="#CD1L6">CD1L6</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ZC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0
<P><A NAME="ZC1L7">ZC1L7</A> = (<A HREF="#ZC1L2">ZC1L2</A> & ((!<A HREF="#VC1_address[0]">VC1_address[0]</A> & ((<A HREF="#CD1_monitor_error">CD1_monitor_error</A>))) # (<A HREF="#VC1_address[0]">VC1_address[0]</A> & (!<A HREF="#ZC1_oci_ienable[0]">ZC1_oci_ienable[0]</A>))));


<P> --key0_d3[1] is key0_d3[1]
<P> --register power-up is low

<P><A NAME="key0_d3[1]">key0_d3[1]</A> = DFFEAS(<A HREF="#key0_d2[1]">key0_d2[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --U1_read_mux_out is nios_system:u0|nios_system_key1:key1|read_mux_out
<P><A NAME="U1_read_mux_out">U1_read_mux_out</A> = (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & <A HREF="#key0_d3[1]">key0_d3[1]</A>));


<P> --SC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
<P><A NAME="SC1L232">SC1L232</A> = (!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & <A HREF="#SC1L231">SC1L231</A>);


<P> --SC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
<P><A NAME="SC1L229">SC1L229</A> = (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & ((<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>) # (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A>))));


<P> --SC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
<P><A NAME="SC1L230">SC1L230</A> = (!<A HREF="#SC1L229">SC1L229</A>) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>);


<P> --SC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
<P><A NAME="SC1L382">SC1L382</A> = (!<A HREF="#SC1L114">SC1L114</A> & (((!<A HREF="#SC1L122">SC1L122</A>) # (<A HREF="#SC1L230">SC1L230</A>)) # (<A HREF="#SC1L232">SC1L232</A>))) # (<A HREF="#SC1L114">SC1L114</A> & (!<A HREF="#SC1L232">SC1L232</A> $ (((!<A HREF="#SC1L230">SC1L230</A>)))));


<P> --YB2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[16]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#CB1_ram_block1a16">CB1_ram_block1a16</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
<P><A NAME="SC1L903">SC1L903</A> = ( <A HREF="#XD1_q_a[16]">XD1_q_a[16]</A> & ( <A HREF="#SC1L905">SC1L905</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & (<A HREF="#SC1L829">SC1L829</A>))) ) ) ) # ( !<A HREF="#XD1_q_a[16]">XD1_q_a[16]</A> & ( <A HREF="#SC1L905">SC1L905</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & <A HREF="#SC1L829">SC1L829</A>)) ) ) ) # ( <A HREF="#XD1_q_a[16]">XD1_q_a[16]</A> & ( !<A HREF="#SC1L905">SC1L905</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) ) # ( !<A HREF="#XD1_q_a[16]">XD1_q_a[16]</A> & ( !<A HREF="#SC1L905">SC1L905</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) );


<P> --SC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
<P> --register power-up is low

<P><A NAME="SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> = DFFEAS(<A HREF="#SC1L346">SC1L346</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15
<P><A NAME="SC1L806">SC1L806</A> = ( <A HREF="#SC1_W_alu_result[16]">SC1_W_alu_result[16]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[0]">SC1_av_ld_byte2_data[0]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[16]">SC1_W_alu_result[16]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[0]">SC1_av_ld_byte2_data[0]</A>) ) );


<P> --SC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
<P><A NAME="SC1L249">SC1L249</A> = ((<A HREF="#SC1L228">SC1L228</A>) # (<A HREF="#SC1L732">SC1L732</A>)) # (<A HREF="#SC1L250">SC1L250</A>);


<P> --SC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~16
<P><A NAME="SC1L812">SC1L812</A> = ( <A HREF="#SC1_W_alu_result[22]">SC1_W_alu_result[22]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[22]">SC1_W_alu_result[22]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A>) ) );


<P> --SC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17
<P><A NAME="SC1L811">SC1L811</A> = ( <A HREF="#SC1_W_alu_result[21]">SC1_W_alu_result[21]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[21]">SC1_W_alu_result[21]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A>) ) );


<P> --SC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18
<P><A NAME="SC1L810">SC1L810</A> = ( <A HREF="#SC1_W_alu_result[20]">SC1_W_alu_result[20]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[4]">SC1_av_ld_byte2_data[4]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[20]">SC1_W_alu_result[20]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[4]">SC1_av_ld_byte2_data[4]</A>) ) );


<P> --SC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19
<P><A NAME="SC1L809">SC1L809</A> = ( <A HREF="#SC1_W_alu_result[19]">SC1_W_alu_result[19]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[19]">SC1_W_alu_result[19]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A>) ) );


<P> --SC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20
<P><A NAME="SC1L808">SC1L808</A> = ( <A HREF="#SC1_W_alu_result[18]">SC1_W_alu_result[18]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[2]">SC1_av_ld_byte2_data[2]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[18]">SC1_W_alu_result[18]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[2]">SC1_av_ld_byte2_data[2]</A>) ) );


<P> --SC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~21
<P><A NAME="SC1L807">SC1L807</A> = ( <A HREF="#SC1_W_alu_result[17]">SC1_W_alu_result[17]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[1]">SC1_av_ld_byte2_data[1]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[17]">SC1_W_alu_result[17]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[1]">SC1_av_ld_byte2_data[1]</A>) ) );


<P> --SC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~22
<P><A NAME="SC1L814">SC1L814</A> = ( <A HREF="#SC1_W_alu_result[24]">SC1_W_alu_result[24]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[24]">SC1_W_alu_result[24]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A>) ) );


<P> --SC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~23
<P><A NAME="SC1L813">SC1L813</A> = ( <A HREF="#SC1_W_alu_result[23]">SC1_W_alu_result[23]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[7]">SC1_av_ld_byte2_data[7]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[23]">SC1_W_alu_result[23]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[7]">SC1_av_ld_byte2_data[7]</A>) ) );


<P> --SC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~24
<P><A NAME="SC1L816">SC1L816</A> = ( <A HREF="#SC1_W_alu_result[26]">SC1_W_alu_result[26]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[26]">SC1_W_alu_result[26]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A>) ) );


<P> --SC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~25
<P><A NAME="SC1L815">SC1L815</A> = ( <A HREF="#SC1_W_alu_result[25]">SC1_W_alu_result[25]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[1]">SC1_av_ld_byte3_data[1]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[25]">SC1_W_alu_result[25]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[1]">SC1_av_ld_byte3_data[1]</A>) ) );


<P> --SC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~26
<P><A NAME="SC1L818">SC1L818</A> = ( <A HREF="#SC1_W_alu_result[28]">SC1_W_alu_result[28]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[4]">SC1_av_ld_byte3_data[4]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[28]">SC1_W_alu_result[28]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[4]">SC1_av_ld_byte3_data[4]</A>) ) );


<P> --SC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~27
<P><A NAME="SC1L817">SC1L817</A> = ( <A HREF="#SC1_W_alu_result[27]">SC1_W_alu_result[27]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[3]">SC1_av_ld_byte3_data[3]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[27]">SC1_W_alu_result[27]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[3]">SC1_av_ld_byte3_data[3]</A>) ) );


<P> --SC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~28
<P><A NAME="SC1L821">SC1L821</A> = ( <A HREF="#SC1_W_alu_result[31]">SC1_W_alu_result[31]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[7]">SC1_av_ld_byte3_data[7]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[31]">SC1_W_alu_result[31]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[7]">SC1_av_ld_byte3_data[7]</A>) ) );


<P> --SC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29
<P><A NAME="SC1L820">SC1L820</A> = ( <A HREF="#SC1_W_alu_result[30]">SC1_W_alu_result[30]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[30]">SC1_W_alu_result[30]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A>) ) );


<P> --SC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~30
<P><A NAME="SC1L819">SC1L819</A> = ( <A HREF="#SC1_W_alu_result[29]">SC1_W_alu_result[29]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[29]">SC1_W_alu_result[29]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A>) ) );


<P> --SC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17
<P><A NAME="SC1L570">SC1L570</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
<P><A NAME="SC1_D_op_wrctl">SC1_D_op_wrctl</A> = (<A HREF="#SC1L540">SC1L540</A> & <A HREF="#SC1L570">SC1L570</A>);


<P> --ZC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
<P><A NAME="ZC1L11">ZC1L11</A> = ( <A HREF="#ZC1L1">ZC1L1</A> & ( <A HREF="#VC1_debugaccess">VC1_debugaccess</A> & ( (<A HREF="#VC1_write">VC1_write</A> & (<A HREF="#VC1_address[0]">VC1_address[0]</A> & (!<A HREF="#VC1_address[2]">VC1_address[2]</A> & !<A HREF="#VC1_address[1]">VC1_address[1]</A>))) ) ) );


<P> --MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
<P> --register power-up is low

<P><A NAME="MB1_b_full">MB1_b_full</A> = DFFEAS(<A HREF="#MB1L4">MB1L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita3">QB1_counter_comb_bita3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita0">QB1_counter_comb_bita0</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita2">QB1_counter_comb_bita2</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita1">QB1_counter_comb_bita1</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
<P><A NAME="T1L57">T1L57</A> = (<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> & (((<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>) # (<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>)) # (<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A>)));


<P> --QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita5">QB1_counter_comb_bita5</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita4">QB1_counter_comb_bita4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
<P><A NAME="T1L58">T1L58</A> = (!<A HREF="#MB1_b_full">MB1_b_full</A> & (!<A HREF="#T1L57">T1L57</A> & (!<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> & !<A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>)));


<P> --DB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
<P> --register power-up is low

<P><A NAME="DB1L52Q">DB1L52Q</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1L51">DB1L51</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --T1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
<P><A NAME="T1L81">T1L81</A> = (!<A HREF="#T1_read_0">T1_read_0</A> & (((<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & <A HREF="#DB1L52Q">DB1L52Q</A>)) # (<A HREF="#T1_pause_irq">T1_pause_irq</A>))) # (<A HREF="#T1_read_0">T1_read_0</A> & (((<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & <A HREF="#DB1L52Q">DB1L52Q</A>))));


<P> --T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
<P><A NAME="T1L59">T1L59</A> = (<A HREF="#T1L18">T1L18</A> & (((<A HREF="#T1L26">T1L26</A>) # (<A HREF="#T1L22">T1L22</A>)) # (<A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>)));


<P> --T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
<P><A NAME="T1L60">T1L60</A> = ( !<A HREF="#T1L59">T1L59</A> & ( (!<A HREF="#T1L2">T1L2</A> & (!<A HREF="#T1L6">T1L6</A> & (!<A HREF="#T1L10">T1L10</A> & !<A HREF="#T1L14">T1L14</A>))) ) );


<P> --SC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1
<P><A NAME="SC1L239">SC1L239</A> = (<A HREF="#SC1L540">SC1L540</A> & (((<A HREF="#SC1L238">SC1L238</A>) # (<A HREF="#SC1L555">SC1L555</A>)) # (<A HREF="#SC1L553">SC1L553</A>)));


<P> --SC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
<P><A NAME="SC1_R_ctrl_rot_right_nxt">SC1_R_ctrl_rot_right_nxt</A> = (<A HREF="#SC1L554">SC1L554</A> & <A HREF="#SC1L540">SC1L540</A>);


<P> --SC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18
<P><A NAME="SC1L456">SC1L456</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[30]">SC1_E_shift_rot_result[30]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1L391">SC1L391</A>));


<P> --ZC1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
<P> --register power-up is low

<P><A NAME="ZC1_oci_ienable[31]">ZC1_oci_ienable[31]</A> = DFFEAS(VCC, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  , <A HREF="#ZC1L11">ZC1L11</A>,  ,  ,  ,  );


<P> --ZC1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1
<P><A NAME="ZC1L8">ZC1L8</A> = (<A HREF="#VC1_address[0]">VC1_address[0]</A> & (<A HREF="#ZC1L2">ZC1L2</A> & <A HREF="#ZC1_oci_ienable[31]">ZC1_oci_ienable[31]</A>));


<P> --SC1L525 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
<P><A NAME="SC1L525">SC1L525</A> = ((!<A HREF="#SC1L231">SC1L231</A> & !<A HREF="#SC1L229">SC1L229</A>)) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>);


<P> --SC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1
<P><A NAME="SC1L380">SC1L380</A> = (!<A HREF="#SC1L114">SC1L114</A> & (!<A HREF="#SC1L232">SC1L232</A> $ (((!<A HREF="#SC1L230">SC1L230</A>))))) # (<A HREF="#SC1L114">SC1L114</A> & (((!<A HREF="#SC1L122">SC1L122</A>) # (<A HREF="#SC1L230">SC1L230</A>)) # (<A HREF="#SC1L232">SC1L232</A>)));


<P> --MD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
<P> --register power-up is low

<P><A NAME="MD1_jdo[19]">MD1_jdo[19]</A> = DFFEAS(<A HREF="#ND1_sr[19]">ND1_sr[19]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --MD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
<P> --register power-up is low

<P><A NAME="MD1_jdo[18]">MD1_jdo[18]</A> = DFFEAS(<A HREF="#ND1_sr[18]">ND1_sr[18]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --CD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
<P><A NAME="CD1L2">CD1L2</A> = ((<A HREF="#CD1_break_on_reset">CD1_break_on_reset</A> & !<A HREF="#MD1_jdo[18]">MD1_jdo[18]</A>)) # (<A HREF="#MD1_jdo[19]">MD1_jdo[19]</A>);


<P> --QD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
<P> --register power-up is low

<P><A NAME="QD1_din_s1">QD1_din_s1</A> = DFFEAS(<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
<P> --register power-up is low

<P><A NAME="VC1_writedata[3]">VC1_writedata[3]</A> = DFFEAS(<A HREF="#VB1L24">VB1L24</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ZC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
<P><A NAME="ZC1L10">ZC1L10</A> = (!<A HREF="#ZC1L12">ZC1L12</A> & (<A HREF="#ZC1_oci_single_step_mode">ZC1_oci_single_step_mode</A>)) # (<A HREF="#ZC1L12">ZC1L12</A> & ((<A HREF="#VC1_writedata[3]">VC1_writedata[3]</A>)));


<P> --SC1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
<P><A NAME="SC1L526">SC1L526</A> = ( <A HREF="#SC1L230">SC1L230</A> & ( (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#XC2_q_b[24]">XC2_q_b[24]</A>))) # (<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#XC2_q_b[8]">XC2_q_b[8]</A>)) ) ) # ( !<A HREF="#SC1L230">SC1L230</A> & ( <A HREF="#XC2_q_b[0]">XC2_q_b[0]</A> ) );


<P> --SC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
<P><A NAME="SC1L381">SC1L381</A> = (!<A HREF="#SC1L114">SC1L114</A> & (!<A HREF="#SC1L232">SC1L232</A> $ (((!<A HREF="#SC1L230">SC1L230</A>))))) # (<A HREF="#SC1L114">SC1L114</A> & (((<A HREF="#SC1L230">SC1L230</A>) # (<A HREF="#SC1L122">SC1L122</A>)) # (<A HREF="#SC1L232">SC1L232</A>)));


<P> --SC1L527 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
<P><A NAME="SC1L527">SC1L527</A> = ( <A HREF="#SC1L230">SC1L230</A> & ( (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#XC2_q_b[25]">XC2_q_b[25]</A>))) # (<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#XC2_q_b[9]">XC2_q_b[9]</A>)) ) ) # ( !<A HREF="#SC1L230">SC1L230</A> & ( <A HREF="#XC2_q_b[1]">XC2_q_b[1]</A> ) );


<P> --SC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
<P><A NAME="SC1L528">SC1L528</A> = ( <A HREF="#SC1L230">SC1L230</A> & ( (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#XC2_q_b[26]">XC2_q_b[26]</A>))) # (<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#XC2_q_b[10]">XC2_q_b[10]</A>)) ) ) # ( !<A HREF="#SC1L230">SC1L230</A> & ( <A HREF="#XC2_q_b[2]">XC2_q_b[2]</A> ) );


<P> --Z1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="Z1_altera_reset_synchronizer_int_chain[0]">Z1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#YD1_altera_reset_synchronizer_int_chain_out">YD1_altera_reset_synchronizer_int_chain_out</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3
<P><A NAME="SC1L379">SC1L379</A> = (!<A HREF="#SC1L114">SC1L114</A> & (((<A HREF="#SC1L230">SC1L230</A>) # (<A HREF="#SC1L122">SC1L122</A>)) # (<A HREF="#SC1L232">SC1L232</A>))) # (<A HREF="#SC1L114">SC1L114</A> & (!<A HREF="#SC1L232">SC1L232</A> $ (((!<A HREF="#SC1L230">SC1L230</A>)))));


<P> --VC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
<P><A NAME="VC1L51">VC1L51</A> = (<A HREF="#ZC1L2">ZC1L2</A> & ((!<A HREF="#VC1_address[0]">VC1_address[0]</A> & (<A HREF="#CD1_monitor_ready">CD1_monitor_ready</A>)) # (<A HREF="#VC1_address[0]">VC1_address[0]</A> & ((<A HREF="#ZC1_oci_ienable[31]">ZC1_oci_ienable[31]</A>)))));


<P> --CD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
<P> --register power-up is low

<P><A NAME="CD1_monitor_go">CD1_monitor_go</A> = DFFEAS(<A HREF="#CD1L8">CD1L8</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
<P><A NAME="VC1L52">VC1L52</A> = (<A HREF="#ZC1L2">ZC1L2</A> & ((!<A HREF="#VC1_address[0]">VC1_address[0]</A> & ((<A HREF="#CD1_monitor_go">CD1_monitor_go</A>))) # (<A HREF="#VC1_address[0]">VC1_address[0]</A> & (<A HREF="#ZC1_oci_ienable[31]">ZC1_oci_ienable[31]</A>))));


<P> --VC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
<P><A NAME="VC1L53">VC1L53</A> = (<A HREF="#ZC1L2">ZC1L2</A> & ((!<A HREF="#VC1_address[0]">VC1_address[0]</A> & (<A HREF="#ZC1_oci_single_step_mode">ZC1_oci_single_step_mode</A>)) # (<A HREF="#VC1_address[0]">VC1_address[0]</A> & ((<A HREF="#ZC1_oci_ienable[31]">ZC1_oci_ienable[31]</A>)))));


<P> --SC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[27]">SC1_d_writedata[27]</A> = DFFEAS(<A HREF="#SC1L529">SC1L529</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~27
<P><A NAME="VB2L51">VB2L51</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[27]">SC1_d_writedata[27]</A>);


<P> --SC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[28]">SC1_d_writedata[28]</A> = DFFEAS(<A HREF="#SC1L530">SC1L530</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~28
<P><A NAME="VB2L52">VB2L52</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[28]">SC1_d_writedata[28]</A>);


<P> --SC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[29]">SC1_d_writedata[29]</A> = DFFEAS(<A HREF="#SC1L531">SC1L531</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~29
<P><A NAME="VB2L53">VB2L53</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[29]">SC1_d_writedata[29]</A>);


<P> --SC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[30]">SC1_d_writedata[30]</A> = DFFEAS(<A HREF="#SC1L532">SC1L532</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~30
<P><A NAME="VB2L54">VB2L54</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[30]">SC1_d_writedata[30]</A>);


<P> --SC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[31]">SC1_d_writedata[31]</A> = DFFEAS(<A HREF="#SC1L533">SC1L533</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~31
<P><A NAME="VB2L55">VB2L55</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[31]">SC1_d_writedata[31]</A>);


<P> --YB2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[19]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#CB1_ram_block1a19">CB1_ram_block1a19</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[20]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#CB1_ram_block1a20">CB1_ram_block1a20</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[17]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#CB1_ram_block1a17">CB1_ram_block1a17</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1
<P><A NAME="SC1L906">SC1L906</A> = ( <A HREF="#XD1_q_a[17]">XD1_q_a[17]</A> & ( <A HREF="#SC1L908">SC1L908</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & (<A HREF="#SC1L829">SC1L829</A>))) ) ) ) # ( !<A HREF="#XD1_q_a[17]">XD1_q_a[17]</A> & ( <A HREF="#SC1L908">SC1L908</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & <A HREF="#SC1L829">SC1L829</A>)) ) ) ) # ( <A HREF="#XD1_q_a[17]">XD1_q_a[17]</A> & ( !<A HREF="#SC1L908">SC1L908</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) ) # ( !<A HREF="#XD1_q_a[17]">XD1_q_a[17]</A> & ( !<A HREF="#SC1L908">SC1L908</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) );


<P> --T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
<P> --register power-up is low

<P><A NAME="T1_ac">T1_ac</A> = DFFEAS(<A HREF="#T1L62">T1L62</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[18]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#CB1_ram_block1a18">CB1_ram_block1a18</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19
<P><A NAME="SC1L443">SC1L443</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A>)));


<P> --T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
<P> --register power-up is low

<P><A NAME="T1_rvalid">T1_rvalid</A> = DFFEAS(<A HREF="#T1L86">T1L86</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[23]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A> = DFFEAS(<A HREF="#CB1_ram_block1a23">CB1_ram_block1a23</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
<P> --register power-up is low

<P><A NAME="T1_woverflow">T1_woverflow</A> = DFFEAS(<A HREF="#T1L89">T1L89</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[22]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#CB1_ram_block1a22">CB1_ram_block1a22</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~2
<P><A NAME="SC1L927">SC1L927</A> = ( <A HREF="#XD1_q_a[22]">XD1_q_a[22]</A> & ( <A HREF="#SC1L929">SC1L929</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & (<A HREF="#SC1L829">SC1L829</A>))) ) ) ) # ( !<A HREF="#XD1_q_a[22]">XD1_q_a[22]</A> & ( <A HREF="#SC1L929">SC1L929</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & <A HREF="#SC1L829">SC1L829</A>)) ) ) ) # ( <A HREF="#XD1_q_a[22]">XD1_q_a[22]</A> & ( !<A HREF="#SC1L929">SC1L929</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) ) # ( !<A HREF="#XD1_q_a[22]">XD1_q_a[22]</A> & ( !<A HREF="#SC1L929">SC1L929</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) );


<P> --YB2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[21]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#CB1_ram_block1a21">CB1_ram_block1a21</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3
<P><A NAME="SC1L924">SC1L924</A> = ( <A HREF="#XD1_q_a[21]">XD1_q_a[21]</A> & ( <A HREF="#SC1L926">SC1L926</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & (<A HREF="#SC1L829">SC1L829</A>))) ) ) ) # ( !<A HREF="#XD1_q_a[21]">XD1_q_a[21]</A> & ( <A HREF="#SC1L926">SC1L926</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1L652">SC1L652</A> & <A HREF="#SC1L829">SC1L829</A>)) ) ) ) # ( <A HREF="#XD1_q_a[21]">XD1_q_a[21]</A> & ( !<A HREF="#SC1L926">SC1L926</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) ) # ( !<A HREF="#XD1_q_a[21]">XD1_q_a[21]</A> & ( !<A HREF="#SC1L926">SC1L926</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L829">SC1L829</A>) # (<A HREF="#SC1L652">SC1L652</A>)) ) ) );


<P> --ND1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
<P><A NAME="ND1L64">ND1L64</A> = ( <A HREF="#KD1_MonDReg[16]">KD1_MonDReg[16]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[16]">AD1_break_readreg[16]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[18]">ND1_sr[18]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[16]">KD1_MonDReg[16]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[16]">AD1_break_readreg[16]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[18]">ND1_sr[18]</A>)))) ) );


<P> --ND1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~19
<P><A NAME="ND1L37">ND1L37</A> = ( !<A HREF="#A1L18">A1L18</A> & ( (<A HREF="#A1L17">A1L17</A> & ((!<A HREF="#A1L30">A1L30</A>) # ((!<A HREF="#A1L16">A1L16</A>) # (<A HREF="#A1L41">A1L41</A>)))) ) );


<P> --ND1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~20
<P><A NAME="ND1L38">ND1L38</A> = ( <A HREF="#A1L17">A1L17</A> & ( <A HREF="#A1L18">A1L18</A> & ( (<A HREF="#A1L30">A1L30</A> & (!<A HREF="#A1L41">A1L41</A> & <A HREF="#A1L16">A1L16</A>)) ) ) ) # ( !<A HREF="#A1L17">A1L17</A> & ( <A HREF="#A1L18">A1L18</A> & ( (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & ((<A HREF="#A1L21">A1L21</A>) # (<A HREF="#A1L30">A1L30</A>)))) ) ) ) # ( <A HREF="#A1L17">A1L17</A> & ( !<A HREF="#A1L18">A1L18</A> & ( (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & ((<A HREF="#A1L21">A1L21</A>) # (<A HREF="#A1L30">A1L30</A>)))) ) ) ) # ( !<A HREF="#A1L17">A1L17</A> & ( !<A HREF="#A1L18">A1L18</A> & ( (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & ((<A HREF="#A1L21">A1L21</A>) # (<A HREF="#A1L30">A1L30</A>)))) ) ) );


<P> --ND1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
<P><A NAME="ND1L4">ND1L4</A> = (!<A HREF="#A1L17">A1L17</A> & !<A HREF="#A1L18">A1L18</A>);


<P> --ND1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21
<P><A NAME="ND1L65">ND1L65</A> = (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#ND1L4">ND1L4</A> & ((<A HREF="#CD1_monitor_error">CD1_monitor_error</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[35]">ND1_sr[35]</A>))));


<P> --DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
<P> --register power-up is low

<P><A NAME="DB1_wdata[1]">DB1_wdata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_td_shift[5]">DB1_td_shift[5]</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L85">DB1L85</A>);


<P> --DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
<P> --register power-up is low

<P><A NAME="DB1_wdata[2]">DB1_wdata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_td_shift[6]">DB1_td_shift[6]</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L85">DB1L85</A>);


<P> --DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
<P> --register power-up is low

<P><A NAME="DB1_wdata[3]">DB1_wdata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_td_shift[7]">DB1_td_shift[7]</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L85">DB1L85</A>);


<P> --DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
<P> --register power-up is low

<P><A NAME="DB1_wdata[4]">DB1_wdata[4]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_td_shift[8]">DB1_td_shift[8]</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L85">DB1L85</A>);


<P> --DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
<P> --register power-up is low

<P><A NAME="DB1_wdata[5]">DB1_wdata[5]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L85">DB1L85</A>);


<P> --DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
<P> --register power-up is low

<P><A NAME="DB1_wdata[6]">DB1_wdata[6]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L85">DB1L85</A>);


<P> --DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
<P> --register power-up is low

<P><A NAME="DB1_wdata[7]">DB1_wdata[7]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#A1L12">A1L12</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L85">DB1L85</A>);


<P> --T1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0
<P><A NAME="T1L63">T1L63</A> = ( !<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A> & ( <A HREF="#BC1L7">BC1L7</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#SC1_d_write">SC1_d_write</A> & (!<A HREF="#AC1_write_accepted">AC1_write_accepted</A> & !<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A>))) ) ) );


<P> --T1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
<P><A NAME="T1L76">T1L76</A> = (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (<A HREF="#T1L63">T1L63</A> & !<A HREF="#MB1_b_full">MB1_b_full</A>));


<P> --MB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
<P><A NAME="MB1L6">MB1L6</A> = (!<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> & (!<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & (!<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> & !<A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>)));


<P> --MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
<P><A NAME="MB1L7">MB1L7</A> = (<A HREF="#T1L83">T1L83</A> & (!<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> & (<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & <A HREF="#MB1L6">MB1L6</A>)));


<P> --MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
<P><A NAME="MB1L8">MB1L8</A> = (((<A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & !<A HREF="#MB1L7">MB1L7</A>)) # (<A HREF="#MB1_b_full">MB1_b_full</A>)) # (<A HREF="#T1_fifo_wr">T1_fifo_wr</A>);


<P> --MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
<P><A NAME="MB2L1">MB2L1</A> = (!<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> & (!<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> & ((!<A HREF="#DB1L50Q">DB1L50Q</A>) # (<A HREF="#MB2_b_full">MB2_b_full</A>))));


<P> --MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
<P><A NAME="MB2L2">MB2L2</A> = ( <A HREF="#MB2L1">MB2L1</A> & ( (!<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> & (!<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> & (!<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> & <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>))) ) );


<P> --MB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
<P><A NAME="MB2L8">MB2L8</A> = ( <A HREF="#MB2L2">MB2L2</A> & ( ((!<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & ((<A HREF="#DB1L50Q">DB1L50Q</A>))) # (<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & (!<A HREF="#T1L73">T1L73</A>))) # (<A HREF="#MB2_b_full">MB2_b_full</A>) ) ) # ( !<A HREF="#MB2L2">MB2L2</A> & ( ((<A HREF="#DB1L50Q">DB1L50Q</A>) # (<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>)) # (<A HREF="#MB2_b_full">MB2_b_full</A>) ) );


<P> --MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
<P><A NAME="MB2L3">MB2L3</A> = ( <A HREF="#T1L72">T1L72</A> & ( <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> & ( (!<A HREF="#YB1L27">YB1L27</A>) # (((!<A HREF="#BC1L7">BC1L7</A>) # (!<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>)) # (<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A>)) ) ) ) # ( !<A HREF="#T1L72">T1L72</A> & ( <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) ) # ( <A HREF="#T1L72">T1L72</A> & ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> & ( (<A HREF="#YB1L27">YB1L27</A> & (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & (<A HREF="#BC1L7">BC1L7</A> & <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>))) ) ) );


<P> --DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
<P> --register power-up is low

<P><A NAME="DB1_write1">DB1_write1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1_write">DB1_write</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
<P> --register power-up is low

<P><A NAME="DB1_write2">DB1_write2</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1_write1">DB1_write1</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
<P><A NAME="DB1L2">DB1L2</A> = AMPP_FUNCTION(!<A HREF="#DB1_write1">DB1_write1</A>, !<A HREF="#DB1_write2">DB1_write2</A>);


<P> --DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
<P> --register power-up is low

<P><A NAME="DB1_write_valid">DB1_write_valid</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L97">DB1L97</A>);


<P> --DB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
<P><A NAME="DB1L49">DB1L49</A> = AMPP_FUNCTION(!<A HREF="#T1_t_dav">T1_t_dav</A>, !<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#DB1_rst2">DB1_rst2</A>, !<A HREF="#DB1L50Q">DB1L50Q</A>, !<A HREF="#DB1L2">DB1L2</A>, !<A HREF="#DB1_write_valid">DB1_write_valid</A>);


<P> --DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[5]">DB1_td_shift[5]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L76">DB1L76</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
<P> --register power-up is low

<P><A NAME="DB1_rdata[2]">DB1_rdata[2]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#NB1_q_b[2]">NB1_q_b[2]</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>, <A HREF="#DB1L22">DB1L22</A>);


<P> --DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
<P><A NAME="DB1L75">DB1L75</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#DB1L71">DB1L71</A>, !<A HREF="#DB1_td_shift[5]">DB1_td_shift[5]</A>, !<A HREF="#DB1_rdata[2]">DB1_rdata[2]</A>);


<P> --ND1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
<P><A NAME="ND1L66">ND1L66</A> = ( <A HREF="#KD1_MonDReg[24]">KD1_MonDReg[24]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[24]">AD1_break_readreg[24]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[26]">ND1_sr[26]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[24]">KD1_MonDReg[24]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[24]">AD1_break_readreg[24]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[26]">ND1_sr[26]</A>)))) ) );


<P> --KD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[4]">KD1_MonDReg[4]</A> = DFFEAS(<A HREF="#KD1L84">KD1L84</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>,  ,  ,  ,  );


<P> --ND1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
<P><A NAME="ND1L67">ND1L67</A> = ( <A HREF="#KD1_MonDReg[4]">KD1_MonDReg[4]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[4]">AD1_break_readreg[4]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[6]">ND1_sr[6]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[4]">KD1_MonDReg[4]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[4]">AD1_break_readreg[4]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[6]">ND1_sr[6]</A>)))) ) );


<P> --MD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
<P> --register power-up is low

<P><A NAME="MD1_jdo[6]">MD1_jdo[6]</A> = DFFEAS(<A HREF="#ND1_sr[6]">ND1_sr[6]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
<P> --register power-up is low

<P><A NAME="VC1_writedata[2]">VC1_writedata[2]</A> = DFFEAS(<A HREF="#VB1L25">VB1L25</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
<P><A NAME="KD1L130">KD1L130</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[2]">VC1_writedata[2]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[2]">KD1_MonDReg[2]</A>));


<P> --VB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2
<P><A NAME="VB1L23">VB1L23</A> = (<A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --QD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
<P> --register power-up is low

<P><A NAME="QD4_din_s1">QD4_din_s1</A> = DFFEAS(<A HREF="#LD1L3">LD1L3</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --QD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
<P> --register power-up is low

<P><A NAME="QD5_din_s1">QD5_din_s1</A> = DFFEAS(<A HREF="#LD1_virtual_state_uir">LD1_virtual_state_uir</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="YD2_altera_reset_synchronizer_int_chain[0]">YD2_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#YD2_altera_reset_synchronizer_int_chain[1]">YD2_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
<P> --register power-up is low

<P><A NAME="ND1_sr[31]">ND1_sr[31]</A> = DFFEAS(<A HREF="#ND1L79">ND1L79</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
<P> --register power-up is low

<P><A NAME="ND1_sr[33]">ND1_sr[33]</A> = DFFEAS(<A HREF="#ND1L81">ND1L81</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#ND1L38">ND1L38</A>,  ,  ,  ,  );


<P> --CD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
<P><A NAME="CD1L6">CD1L6</A> = ( <A HREF="#CD1_monitor_error">CD1_monitor_error</A> & ( (!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>) # (!<A HREF="#MD1_jdo[25]">MD1_jdo[25]</A>) ) ) # ( !<A HREF="#CD1_monitor_error">CD1_monitor_error</A> & ( (<A HREF="#ZC1L12">ZC1L12</A> & (<A HREF="#VC1_writedata[1]">VC1_writedata[1]</A> & ((!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>) # (!<A HREF="#MD1_jdo[25]">MD1_jdo[25]</A>)))) ) );


<P> --key0_d2[1] is key0_d2[1]
<P> --register power-up is low

<P><A NAME="key0_d2[1]">key0_d2[1]</A> = DFFEAS(<A HREF="#key0_d1[1]">key0_d1[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --YB2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[24]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[24]">YB2_av_readdata_pre[24]</A> = DFFEAS(<A HREF="#CB1_ram_block1a24">CB1_ram_block1a24</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]~12
<P><A NAME="GC1L27">GC1L27</A> = (!<A HREF="#GC1L39">GC1L39</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[24]">YB2_av_readdata_pre[24]</A>)));


<P> --GC1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]
<P><A NAME="GC1_src_data[24]">GC1_src_data[24]</A> = ( <A HREF="#GC1L27">GC1L27</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[24]">XD1_q_a[24]</A>)))) # (<A HREF="#TB2L1">TB2L1</A> & (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[24]">XD1_q_a[24]</A>)) # (<A HREF="#YB4_av_readdata_pre[24]">YB4_av_readdata_pre[24]</A>))) ) ) # ( !<A HREF="#GC1L27">GC1L27</A> );


<P> --SC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
<P><A NAME="SC1L345">SC1L345</A> = ( <A HREF="#SC1L558">SC1L558</A> & ( (!<A HREF="#SC1L540">SC1L540</A> & (!<A HREF="#SC1L541">SC1L541</A> & !<A HREF="#SC1L542">SC1L542</A>)) ) ) # ( !<A HREF="#SC1L558">SC1L558</A> & ( (!<A HREF="#SC1L541">SC1L541</A> & (!<A HREF="#SC1L542">SC1L542</A> & ((!<A HREF="#SC1L540">SC1L540</A>) # (!<A HREF="#SC1L556">SC1L556</A>)))) ) );


<P> --SC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
<P><A NAME="SC1L346">SC1L346</A> = (<A HREF="#SC1_R_valid">SC1_R_valid</A> & (((!<A HREF="#SC1L345">SC1L345</A>) # (<A HREF="#SC1L552">SC1L552</A>)) # (<A HREF="#SC1L546">SC1L546</A>)));


<P> --SC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17
<P><A NAME="SC1L321">SC1L321</A> = ( <A HREF="#SC1L142">SC1L142</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L363">SC1L363</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[16]">SC1_E_shift_rot_result[16]</A>)))) ) ) # ( !<A HREF="#SC1L142">SC1L142</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L363">SC1L363</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[16]">SC1_E_shift_rot_result[16]</A>)))) ) );


<P> --SC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~18
<P><A NAME="SC1L327">SC1L327</A> = ( <A HREF="#SC1L146">SC1L146</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L369">SC1L369</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A>)))) ) ) # ( !<A HREF="#SC1L146">SC1L146</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L369">SC1L369</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A>)))) ) );


<P> --SC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19
<P><A NAME="SC1L326">SC1L326</A> = ( <A HREF="#SC1L150">SC1L150</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L368">SC1L368</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A>)))) ) ) # ( !<A HREF="#SC1L150">SC1L150</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L368">SC1L368</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A>)))) ) );


<P> --SC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20
<P><A NAME="SC1L325">SC1L325</A> = ( <A HREF="#SC1L154">SC1L154</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L367">SC1L367</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A>)))) ) ) # ( !<A HREF="#SC1L154">SC1L154</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L367">SC1L367</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A>)))) ) );


<P> --SC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21
<P><A NAME="SC1L324">SC1L324</A> = ( <A HREF="#SC1L158">SC1L158</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L366">SC1L366</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A>)))) ) ) # ( !<A HREF="#SC1L158">SC1L158</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L366">SC1L366</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A>)))) ) );


<P> --SC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22
<P><A NAME="SC1L323">SC1L323</A> = ( <A HREF="#SC1L162">SC1L162</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L365">SC1L365</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A>)))) ) ) # ( !<A HREF="#SC1L162">SC1L162</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L365">SC1L365</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A>)))) ) );


<P> --SC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~23
<P><A NAME="SC1L322">SC1L322</A> = ( <A HREF="#SC1L166">SC1L166</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L364">SC1L364</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A>)))) ) ) # ( !<A HREF="#SC1L166">SC1L166</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L364">SC1L364</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A>)))) ) );


<P> --SC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~26
<P><A NAME="SC1L371">SC1L371</A> = (!<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>))))) # (<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>)))));


<P> --SC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~24
<P><A NAME="SC1L329">SC1L329</A> = ( <A HREF="#SC1L170">SC1L170</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L371">SC1L371</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[24]">SC1_E_shift_rot_result[24]</A>)))) ) ) # ( !<A HREF="#SC1L170">SC1L170</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L371">SC1L371</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[24]">SC1_E_shift_rot_result[24]</A>)))) ) );


<P> --SC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~27
<P><A NAME="SC1L370">SC1L370</A> = (!<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A>))))) # (<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A>)))));


<P> --SC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~25
<P><A NAME="SC1L328">SC1L328</A> = ( <A HREF="#SC1L174">SC1L174</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L370">SC1L370</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[23]">SC1_E_shift_rot_result[23]</A>)))) ) ) # ( !<A HREF="#SC1L174">SC1L174</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L370">SC1L370</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[23]">SC1_E_shift_rot_result[23]</A>)))) ) );


<P> --YB2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[26]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[26]">YB2_av_readdata_pre[26]</A> = DFFEAS(<A HREF="#CB1_ram_block1a26">CB1_ram_block1a26</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]~13
<P><A NAME="GC1L31">GC1L31</A> = (!<A HREF="#GC1L39">GC1L39</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[26]">YB2_av_readdata_pre[26]</A>)));


<P> --GC1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]
<P><A NAME="GC1_src_data[26]">GC1_src_data[26]</A> = ( <A HREF="#GC1L31">GC1L31</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[26]">XD1_q_a[26]</A>)))) # (<A HREF="#TB2L1">TB2L1</A> & (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[26]">XD1_q_a[26]</A>)) # (<A HREF="#YB4_av_readdata_pre[26]">YB4_av_readdata_pre[26]</A>))) ) ) # ( !<A HREF="#GC1L31">GC1L31</A> );


<P> --SC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~28
<P><A NAME="SC1L373">SC1L373</A> = (!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>))))) # (<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)))));


<P> --SC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~26
<P><A NAME="SC1L331">SC1L331</A> = ( <A HREF="#SC1L178">SC1L178</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L373">SC1L373</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[26]">SC1_E_shift_rot_result[26]</A>)))) ) ) # ( !<A HREF="#SC1L178">SC1L178</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L373">SC1L373</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[26]">SC1_E_shift_rot_result[26]</A>)))) ) );


<P> --YB2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[25]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[25]">YB2_av_readdata_pre[25]</A> = DFFEAS(<A HREF="#CB1_ram_block1a25">CB1_ram_block1a25</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25]~14
<P><A NAME="GC1L29">GC1L29</A> = (!<A HREF="#GC1L39">GC1L39</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[25]">YB2_av_readdata_pre[25]</A>)));


<P> --GC1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25]
<P><A NAME="GC1_src_data[25]">GC1_src_data[25]</A> = ( <A HREF="#GC1L29">GC1L29</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[25]">XD1_q_a[25]</A>)))) # (<A HREF="#TB2L1">TB2L1</A> & (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[25]">XD1_q_a[25]</A>)) # (<A HREF="#YB4_av_readdata_pre[25]">YB4_av_readdata_pre[25]</A>))) ) ) # ( !<A HREF="#GC1L29">GC1L29</A> );


<P> --SC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~29
<P><A NAME="SC1L372">SC1L372</A> = (!<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A>))))) # (<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A>)))));


<P> --SC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~27
<P><A NAME="SC1L330">SC1L330</A> = ( <A HREF="#SC1L182">SC1L182</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L372">SC1L372</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A>)))) ) ) # ( !<A HREF="#SC1L182">SC1L182</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L372">SC1L372</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A>)))) ) );


<P> --YB2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[28]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[28]">YB2_av_readdata_pre[28]</A> = DFFEAS(<A HREF="#CB1_ram_block1a28">CB1_ram_block1a28</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28]
<P><A NAME="GC1_src_data[28]">GC1_src_data[28]</A> = ( <A HREF="#XD1_q_a[28]">XD1_q_a[28]</A> & ( <A HREF="#YB2_av_readdata_pre[28]">YB2_av_readdata_pre[28]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A>)) # (<A HREF="#TB3L1">TB3L1</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#XD1_q_a[28]">XD1_q_a[28]</A> & ( <A HREF="#YB2_av_readdata_pre[28]">YB2_av_readdata_pre[28]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#XD1_q_a[28]">XD1_q_a[28]</A> & ( !<A HREF="#YB2_av_readdata_pre[28]">YB2_av_readdata_pre[28]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A>)) # (<A HREF="#TB3L1">TB3L1</A>) ) ) ) # ( !<A HREF="#XD1_q_a[28]">XD1_q_a[28]</A> & ( !<A HREF="#YB2_av_readdata_pre[28]">YB2_av_readdata_pre[28]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A>) ) ) );


<P> --SC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~30
<P><A NAME="SC1L375">SC1L375</A> = (!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>))))) # (<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>)))));


<P> --SC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~28
<P><A NAME="SC1L333">SC1L333</A> = ( <A HREF="#SC1L186">SC1L186</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L375">SC1L375</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A>)))) ) ) # ( !<A HREF="#SC1L186">SC1L186</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L375">SC1L375</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A>)))) ) );


<P> --YB2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[27]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> = DFFEAS(<A HREF="#CB1_ram_block1a27">CB1_ram_block1a27</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27]
<P><A NAME="GC1_src_data[27]">GC1_src_data[27]</A> = ( <A HREF="#XD1_q_a[27]">XD1_q_a[27]</A> & ( <A HREF="#YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A>)) # (<A HREF="#TB3L1">TB3L1</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#XD1_q_a[27]">XD1_q_a[27]</A> & ( <A HREF="#YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#XD1_q_a[27]">XD1_q_a[27]</A> & ( !<A HREF="#YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A>)) # (<A HREF="#TB3L1">TB3L1</A>) ) ) ) # ( !<A HREF="#XD1_q_a[27]">XD1_q_a[27]</A> & ( !<A HREF="#YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A>) ) ) );


<P> --SC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~31
<P><A NAME="SC1L374">SC1L374</A> = (!<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A>))))) # (<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A>)))));


<P> --SC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~29
<P><A NAME="SC1L332">SC1L332</A> = ( <A HREF="#SC1L190">SC1L190</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # ((<A HREF="#SC1L374">SC1L374</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[27]">SC1_E_shift_rot_result[27]</A>)))) ) ) # ( !<A HREF="#SC1L190">SC1L190</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L374">SC1L374</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[27]">SC1_E_shift_rot_result[27]</A>)))) ) );


<P> --YB2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[31]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[31]">YB2_av_readdata_pre[31]</A> = DFFEAS(<A HREF="#CB1_ram_block1a31">CB1_ram_block1a31</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31]
<P><A NAME="GC1_src_data[31]">GC1_src_data[31]</A> = ( <A HREF="#XD1_q_a[31]">XD1_q_a[31]</A> & ( <A HREF="#YB2_av_readdata_pre[31]">YB2_av_readdata_pre[31]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A>)) # (<A HREF="#TB3L1">TB3L1</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#XD1_q_a[31]">XD1_q_a[31]</A> & ( <A HREF="#YB2_av_readdata_pre[31]">YB2_av_readdata_pre[31]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#XD1_q_a[31]">XD1_q_a[31]</A> & ( !<A HREF="#YB2_av_readdata_pre[31]">YB2_av_readdata_pre[31]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A>)) # (<A HREF="#TB3L1">TB3L1</A>) ) ) ) # ( !<A HREF="#XD1_q_a[31]">XD1_q_a[31]</A> & ( !<A HREF="#YB2_av_readdata_pre[31]">YB2_av_readdata_pre[31]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A>) ) ) );


<P> --SC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~30
<P><A NAME="SC1L336">SC1L336</A> = ( <A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L126">SC1L126</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L378">SC1L378</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L126">SC1L126</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L378">SC1L378</A>)))) ) );


<P> --YB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[30]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[30]">YB2_av_readdata_pre[30]</A> = DFFEAS(<A HREF="#CB1_ram_block1a30">CB1_ram_block1a30</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]~15
<P><A NAME="GC1L37">GC1L37</A> = (!<A HREF="#GC1L39">GC1L39</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[30]">YB2_av_readdata_pre[30]</A>)));


<P> --GC1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]
<P><A NAME="GC1_src_data[30]">GC1_src_data[30]</A> = ( <A HREF="#GC1L37">GC1L37</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[30]">XD1_q_a[30]</A>)))) # (<A HREF="#TB2L1">TB2L1</A> & (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[30]">XD1_q_a[30]</A>)) # (<A HREF="#YB4_av_readdata_pre[30]">YB4_av_readdata_pre[30]</A>))) ) ) # ( !<A HREF="#GC1L37">GC1L37</A> );


<P> --SC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31
<P><A NAME="SC1L335">SC1L335</A> = ( <A HREF="#SC1_E_shift_rot_result[30]">SC1_E_shift_rot_result[30]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L134">SC1L134</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L377">SC1L377</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[30]">SC1_E_shift_rot_result[30]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L134">SC1L134</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L377">SC1L377</A>)))) ) );


<P> --YB2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[29]
<P> --register power-up is low

<P><A NAME="YB2_av_readdata_pre[29]">YB2_av_readdata_pre[29]</A> = DFFEAS(<A HREF="#CB1_ram_block1a29">CB1_ram_block1a29</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]~16
<P><A NAME="GC1L35">GC1L35</A> = (!<A HREF="#GC1L39">GC1L39</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[29]">YB2_av_readdata_pre[29]</A>)));


<P> --GC1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]
<P><A NAME="GC1_src_data[29]">GC1_src_data[29]</A> = ( <A HREF="#GC1L35">GC1L35</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#XD1_q_a[29]">XD1_q_a[29]</A>)))) # (<A HREF="#TB2L1">TB2L1</A> & (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#XD1_q_a[29]">XD1_q_a[29]</A>)) # (<A HREF="#YB4_av_readdata_pre[29]">YB4_av_readdata_pre[29]</A>))) ) ) # ( !<A HREF="#GC1L35">GC1L35</A> );


<P> --SC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~32
<P><A NAME="SC1L334">SC1L334</A> = ( <A HREF="#SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L138">SC1L138</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L376">SC1L376</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L138">SC1L138</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L376">SC1L376</A>)))) ) );


<P> --MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
<P><A NAME="MB1L3">MB1L3</A> = ( <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> & ( (<A HREF="#T1_fifo_wr">T1_fifo_wr</A> & (<A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & (<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> & <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>))) ) );


<P> --MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
<P><A NAME="MB1L4">MB1L4</A> = ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & ( <A HREF="#MB1L3">MB1L3</A> & ( (!<A HREF="#T1L83">T1L83</A> & (((<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>)) # (<A HREF="#MB1_b_full">MB1_b_full</A>))) ) ) ) # ( !<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & ( <A HREF="#MB1L3">MB1L3</A> & ( (!<A HREF="#T1L83">T1L83</A> & <A HREF="#MB1_b_full">MB1_b_full</A>) ) ) ) # ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & ( !<A HREF="#MB1L3">MB1L3</A> & ( (!<A HREF="#T1L83">T1L83</A> & <A HREF="#MB1_b_full">MB1_b_full</A>) ) ) ) # ( !<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & ( !<A HREF="#MB1L3">MB1L3</A> & ( (!<A HREF="#T1L83">T1L83</A> & <A HREF="#MB1_b_full">MB1_b_full</A>) ) ) );


<P> --MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
<P><A NAME="MB1L1">MB1L1</A> = ( <A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> $ ((((<A HREF="#T1_r_val">T1_r_val</A> & <A HREF="#DB1_r_ena1">DB1_r_ena1</A>)) # (<A HREF="#DB1_rvalid0">DB1_rvalid0</A>))) ) ) # ( !<A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & ( <A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) );


<P> --DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
<P> --register power-up is low

<P><A NAME="DB1_jupdate1">DB1_jupdate1</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1_jupdate">DB1_jupdate</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
<P> --register power-up is low

<P><A NAME="DB1_jupdate2">DB1_jupdate2</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#DB1_jupdate1">DB1_jupdate1</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>);


<P> --DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
<P><A NAME="DB1L3">DB1L3</A> = AMPP_FUNCTION(!<A HREF="#DB1_jupdate1">DB1_jupdate1</A>, !<A HREF="#DB1_jupdate2">DB1_jupdate2</A>);


<P> --DB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
<P><A NAME="DB1L51">DB1L51</A> = AMPP_FUNCTION(!<A HREF="#T1_t_dav">T1_t_dav</A>, !<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#DB1_rst2">DB1_rst2</A>, !<A HREF="#DB1L2">DB1L2</A>, !<A HREF="#DB1_write_valid">DB1_write_valid</A>, !<A HREF="#DB1L3">DB1L3</A>);


<P> --SC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20
<P><A NAME="SC1L455">SC1L455</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A>));


<P> --VC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
<P> --register power-up is low

<P><A NAME="VC1_writedata[22]">VC1_writedata[22]</A> = DFFEAS(<A HREF="#VB1L26">VB1L26</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
<P><A NAME="KD1L150">KD1L150</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[22]">VC1_writedata[22]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[22]">KD1_MonDReg[22]</A>));


<P> --VC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
<P> --register power-up is low

<P><A NAME="VC1_byteenable[2]">VC1_byteenable[2]</A> = DFFEAS(<A HREF="#VB1_src_data[34]">VB1_src_data[34]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
<P><A NAME="KD1L125">KD1L125</A> = (<A HREF="#VC1_byteenable[2]">VC1_byteenable[2]</A>) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A>);


<P> --ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
<P><A NAME="ND1L68">ND1L68</A> = ( <A HREF="#KD1_MonDReg[20]">KD1_MonDReg[20]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[20]">AD1_break_readreg[20]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[22]">ND1_sr[22]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[20]">KD1_MonDReg[20]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[20]">AD1_break_readreg[20]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[22]">ND1_sr[22]</A>)))) ) );


<P> --ND1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
<P><A NAME="ND1L69">ND1L69</A> = ( <A HREF="#KD1_MonDReg[19]">KD1_MonDReg[19]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[19]">AD1_break_readreg[19]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[21]">ND1_sr[21]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[19]">KD1_MonDReg[19]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[19]">AD1_break_readreg[19]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[21]">ND1_sr[21]</A>)))) ) );


<P> --VB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3
<P><A NAME="VB1L24">VB1L24</A> = (<A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --VC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
<P> --register power-up is low

<P><A NAME="VC1_writedata[23]">VC1_writedata[23]</A> = DFFEAS(<A HREF="#VB1L27">VB1L27</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
<P><A NAME="KD1L151">KD1L151</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[23]">VC1_writedata[23]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[23]">KD1_MonDReg[23]</A>));


<P> --VC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
<P> --register power-up is low

<P><A NAME="VC1_writedata[24]">VC1_writedata[24]</A> = DFFEAS(<A HREF="#VB1L28">VB1L28</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
<P><A NAME="KD1L152">KD1L152</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[24]">VC1_writedata[24]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[24]">KD1_MonDReg[24]</A>));


<P> --VC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
<P> --register power-up is low

<P><A NAME="VC1_byteenable[3]">VC1_byteenable[3]</A> = DFFEAS(<A HREF="#VB1_src_data[35]">VB1_src_data[35]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
<P><A NAME="KD1L126">KD1L126</A> = (<A HREF="#VC1_byteenable[3]">VC1_byteenable[3]</A>) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A>);


<P> --VC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
<P> --register power-up is low

<P><A NAME="VC1_writedata[25]">VC1_writedata[25]</A> = DFFEAS(<A HREF="#VB1L29">VB1L29</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
<P><A NAME="KD1L153">KD1L153</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[25]">VC1_writedata[25]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[25]">KD1_MonDReg[25]</A>));


<P> --VC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
<P> --register power-up is low

<P><A NAME="VC1_writedata[26]">VC1_writedata[26]</A> = DFFEAS(<A HREF="#VB1L30">VB1L30</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
<P><A NAME="KD1L154">KD1L154</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[26]">VC1_writedata[26]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[26]">KD1_MonDReg[26]</A>));


<P> --YD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
<P> --register power-up is low

<P><A NAME="YD1_altera_reset_synchronizer_int_chain_out">YD1_altera_reset_synchronizer_int_chain_out</A> = DFFEAS(<A HREF="#YD1_altera_reset_synchronizer_int_chain[0]">YD1_altera_reset_synchronizer_int_chain[0]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1L10">Z1L10</A>,  ,  ,  ,  ,  ,  );


<P> --VC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
<P> --register power-up is low

<P><A NAME="VC1_writedata[11]">VC1_writedata[11]</A> = DFFEAS(<A HREF="#VB1L31">VB1L31</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8
<P><A NAME="KD1L139">KD1L139</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[11]">VC1_writedata[11]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[11]">KD1_MonDReg[11]</A>));


<P> --VC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
<P> --register power-up is low

<P><A NAME="VC1_byteenable[1]">VC1_byteenable[1]</A> = DFFEAS(<A HREF="#VB1_src_data[33]">VB1_src_data[33]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
<P><A NAME="KD1L124">KD1L124</A> = (<A HREF="#VC1_byteenable[1]">VC1_byteenable[1]</A>) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A>);


<P> --KD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[12]">KD1_MonDReg[12]</A> = DFFEAS(<A HREF="#KD1L85">KD1L85</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>,  ,  ,  ,  );


<P> --VC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
<P> --register power-up is low

<P><A NAME="VC1_writedata[12]">VC1_writedata[12]</A> = DFFEAS(<A HREF="#VB1L32">VB1L32</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9
<P><A NAME="KD1L140">KD1L140</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[12]">VC1_writedata[12]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[12]">KD1_MonDReg[12]</A>));


<P> --VC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
<P> --register power-up is low

<P><A NAME="VC1_writedata[13]">VC1_writedata[13]</A> = DFFEAS(<A HREF="#VB1L33">VB1L33</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10
<P><A NAME="KD1L141">KD1L141</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[13]">VC1_writedata[13]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[13]">KD1_MonDReg[13]</A>));


<P> --KD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[14]">KD1_MonDReg[14]</A> = DFFEAS(<A HREF="#KD1L86">KD1L86</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , !<A HREF="#MD1L50">MD1L50</A>,  ,  ,  ,  );


<P> --VC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
<P> --register power-up is low

<P><A NAME="VC1_writedata[14]">VC1_writedata[14]</A> = DFFEAS(<A HREF="#VB1L34">VB1L34</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11
<P><A NAME="KD1L142">KD1L142</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[14]">VC1_writedata[14]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[14]">KD1_MonDReg[14]</A>));


<P> --VC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
<P> --register power-up is low

<P><A NAME="VC1_writedata[15]">VC1_writedata[15]</A> = DFFEAS(<A HREF="#VB1L35">VB1L35</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12
<P><A NAME="KD1L143">KD1L143</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[15]">VC1_writedata[15]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[15]">KD1_MonDReg[15]</A>));


<P> --VC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
<P> --register power-up is low

<P><A NAME="VC1_writedata[16]">VC1_writedata[16]</A> = DFFEAS(<A HREF="#VB1L36">VB1L36</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13
<P><A NAME="KD1L144">KD1L144</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[16]">VC1_writedata[16]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[16]">KD1_MonDReg[16]</A>));


<P> --MD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
<P> --register power-up is low

<P><A NAME="MD1_jdo[23]">MD1_jdo[23]</A> = DFFEAS(<A HREF="#ND1_sr[23]">ND1_sr[23]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --A1L29 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
<P><A NAME="A1L29">A1L29</A> = INPUT();


<P> --CD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
<P><A NAME="CD1L8">CD1L8</A> = (!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> & (<A HREF="#CD1_monitor_go">CD1_monitor_go</A> & ((!<A HREF="#A1L29">A1L29</A>)))) # (<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> & (((<A HREF="#CD1_monitor_go">CD1_monitor_go</A> & !<A HREF="#A1L29">A1L29</A>)) # (<A HREF="#MD1_jdo[23]">MD1_jdo[23]</A>)));


<P> --KD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14
<P><A NAME="KD1L131">KD1L131</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[3]">VC1_writedata[3]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[3]">KD1_MonDReg[3]</A>));


<P> --VC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
<P> --register power-up is low

<P><A NAME="VC1_writedata[4]">VC1_writedata[4]</A> = DFFEAS(<A HREF="#VB1L37">VB1L37</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15
<P><A NAME="KD1L132">KD1L132</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[4]">VC1_writedata[4]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[4]">KD1_MonDReg[4]</A>));


<P> --KD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[5]">KD1_MonDReg[5]</A> = DFFEAS(<A HREF="#KD1L100">KD1L100</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>,  ,  ,  ,  );


<P> --VC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
<P> --register power-up is low

<P><A NAME="VC1_writedata[5]">VC1_writedata[5]</A> = DFFEAS(<A HREF="#VB1L38">VB1L38</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
<P><A NAME="KD1L133">KD1L133</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[5]">VC1_writedata[5]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[5]">KD1_MonDReg[5]</A>));


<P> --VC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
<P> --register power-up is low

<P><A NAME="VC1_writedata[7]">VC1_writedata[7]</A> = DFFEAS(<A HREF="#VB1L39">VB1L39</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~17
<P><A NAME="KD1L135">KD1L135</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[7]">VC1_writedata[7]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[7]">KD1_MonDReg[7]</A>));


<P> --SC1L529 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
<P><A NAME="SC1L529">SC1L529</A> = ( <A HREF="#SC1L230">SC1L230</A> & ( (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#XC2_q_b[27]">XC2_q_b[27]</A>))) # (<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#XC2_q_b[11]">XC2_q_b[11]</A>)) ) ) # ( !<A HREF="#SC1L230">SC1L230</A> & ( <A HREF="#XC2_q_b[3]">XC2_q_b[3]</A> ) );


<P> --SC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
<P><A NAME="SC1L530">SC1L530</A> = ( <A HREF="#SC1L230">SC1L230</A> & ( (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#XC2_q_b[28]">XC2_q_b[28]</A>))) # (<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#XC2_q_b[12]">XC2_q_b[12]</A>)) ) ) # ( !<A HREF="#SC1L230">SC1L230</A> & ( <A HREF="#XC2_q_b[4]">XC2_q_b[4]</A> ) );


<P> --SC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
<P><A NAME="SC1L531">SC1L531</A> = ( <A HREF="#SC1L230">SC1L230</A> & ( (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#XC2_q_b[29]">XC2_q_b[29]</A>))) # (<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#XC2_q_b[13]">XC2_q_b[13]</A>)) ) ) # ( !<A HREF="#SC1L230">SC1L230</A> & ( <A HREF="#XC2_q_b[5]">XC2_q_b[5]</A> ) );


<P> --SC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
<P><A NAME="SC1L532">SC1L532</A> = ( <A HREF="#SC1L230">SC1L230</A> & ( (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#XC2_q_b[30]">XC2_q_b[30]</A>))) # (<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#XC2_q_b[14]">XC2_q_b[14]</A>)) ) ) # ( !<A HREF="#SC1L230">SC1L230</A> & ( <A HREF="#XC2_q_b[6]">XC2_q_b[6]</A> ) );


<P> --SC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
<P><A NAME="SC1L533">SC1L533</A> = ( <A HREF="#SC1L230">SC1L230</A> & ( (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#XC2_q_b[31]">XC2_q_b[31]</A>))) # (<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#XC2_q_b[15]">XC2_q_b[15]</A>)) ) ) # ( !<A HREF="#SC1L230">SC1L230</A> & ( <A HREF="#XC2_q_b[7]">XC2_q_b[7]</A> ) );


<P> --VC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
<P> --register power-up is low

<P><A NAME="VC1_writedata[9]">VC1_writedata[9]</A> = DFFEAS(<A HREF="#VB1L40">VB1L40</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~18
<P><A NAME="KD1L137">KD1L137</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[9]">VC1_writedata[9]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[9]">KD1_MonDReg[9]</A>));


<P> --KD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[8]">KD1_MonDReg[8]</A> = DFFEAS(<A HREF="#KD1L96">KD1L96</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>,  ,  ,  ,  );


<P> --VC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
<P> --register power-up is low

<P><A NAME="VC1_writedata[8]">VC1_writedata[8]</A> = DFFEAS(<A HREF="#VB1L41">VB1L41</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19
<P><A NAME="KD1L136">KD1L136</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[8]">VC1_writedata[8]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[8]">KD1_MonDReg[8]</A>));


<P> --VC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
<P> --register power-up is low

<P><A NAME="VC1_writedata[6]">VC1_writedata[6]</A> = DFFEAS(<A HREF="#VB1L42">VB1L42</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20
<P><A NAME="KD1L134">KD1L134</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[6]">VC1_writedata[6]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[6]">KD1_MonDReg[6]</A>));


<P> --VC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
<P> --register power-up is low

<P><A NAME="VC1_writedata[10]">VC1_writedata[10]</A> = DFFEAS(<A HREF="#VB1L43">VB1L43</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21
<P><A NAME="KD1L138">KD1L138</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[10]">VC1_writedata[10]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[10]">KD1_MonDReg[10]</A>));


<P> --VC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
<P> --register power-up is low

<P><A NAME="VC1_writedata[17]">VC1_writedata[17]</A> = DFFEAS(<A HREF="#VB1L44">VB1L44</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~22
<P><A NAME="KD1L145">KD1L145</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[17]">VC1_writedata[17]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[17]">KD1_MonDReg[17]</A>));


<P> --KD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[18]">KD1_MonDReg[18]</A> = DFFEAS(<A HREF="#KD1L92">KD1L92</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>,  ,  ,  ,  );


<P> --VC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
<P> --register power-up is low

<P><A NAME="VC1_writedata[18]">VC1_writedata[18]</A> = DFFEAS(<A HREF="#VB1L45">VB1L45</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~23
<P><A NAME="KD1L146">KD1L146</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[18]">VC1_writedata[18]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[18]">KD1_MonDReg[18]</A>));


<P> --T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
<P><A NAME="T1L62">T1L62</A> = ( <A HREF="#T1_ac">T1_ac</A> & ( (!<A HREF="#SC1_d_writedata[10]">SC1_d_writedata[10]</A>) # (((!<A HREF="#T1L78">T1L78</A>) # (<A HREF="#DB1L52Q">DB1L52Q</A>)) # (<A HREF="#DB1L50Q">DB1L50Q</A>)) ) ) # ( !<A HREF="#T1_ac">T1_ac</A> & ( (<A HREF="#DB1L52Q">DB1L52Q</A>) # (<A HREF="#DB1L50Q">DB1L50Q</A>) ) );


<P> --SC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21
<P><A NAME="SC1L444">SC1L444</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A>)));


<P> --VC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
<P> --register power-up is low

<P><A NAME="VC1_writedata[19]">VC1_writedata[19]</A> = DFFEAS(<A HREF="#VB1L46">VB1L46</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24
<P><A NAME="KD1L147">KD1L147</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[19]">VC1_writedata[19]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[19]">KD1_MonDReg[19]</A>));


<P> --T1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
<P><A NAME="T1L86">T1L86</A> = (!<A HREF="#T1L74">T1L74</A> & ((<A HREF="#T1_rvalid">T1_rvalid</A>))) # (<A HREF="#T1L74">T1L74</A> & (<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>));


<P> --VC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
<P> --register power-up is low

<P><A NAME="VC1_writedata[21]">VC1_writedata[21]</A> = DFFEAS(<A HREF="#VB1L47">VB1L47</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~25
<P><A NAME="KD1L149">KD1L149</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[21]">VC1_writedata[21]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[21]">KD1_MonDReg[21]</A>));


<P> --VC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
<P> --register power-up is low

<P><A NAME="VC1_writedata[20]">VC1_writedata[20]</A> = DFFEAS(<A HREF="#VB1L48">VB1L48</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26
<P><A NAME="KD1L148">KD1L148</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[20]">VC1_writedata[20]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[20]">KD1_MonDReg[20]</A>));


<P> --T1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
<P><A NAME="T1L89">T1L89</A> = (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & ((!<A HREF="#T1L63">T1L63</A> & ((<A HREF="#T1_woverflow">T1_woverflow</A>))) # (<A HREF="#T1L63">T1L63</A> & (<A HREF="#MB1_b_full">MB1_b_full</A>)))) # (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (((<A HREF="#T1_woverflow">T1_woverflow</A>))));


<P> --ND1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
<P><A NAME="ND1L70">ND1L70</A> = ( <A HREF="#AD1_break_readreg[17]">AD1_break_readreg[17]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[17]">KD1_MonDReg[17]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[19]">ND1_sr[19]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[17]">AD1_break_readreg[17]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & ((<A HREF="#KD1_MonDReg[17]">KD1_MonDReg[17]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[19]">ND1_sr[19]</A>)))) ) );


<P> --MD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
<P> --register power-up is low

<P><A NAME="MD1_jdo[16]">MD1_jdo[16]</A> = DFFEAS(<A HREF="#ND1_sr[16]">ND1_sr[16]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --DB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
<P><A NAME="DB1L85">DB1L85</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#A1L14">A1L14</A>, !<A HREF="#A1L4">A1L4</A>, !<A HREF="#DB1_count[8]">DB1_count[8]</A>);


<P> --DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[6]">DB1_td_shift[6]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L77">DB1L77</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
<P> --register power-up is low

<P><A NAME="DB1_td_shift[7]">DB1_td_shift[7]</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L78">DB1L78</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L57">DB1L57</A>);


<P> --DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
<P> --register power-up is low

<P><A NAME="DB1_write">DB1_write</A> = AMPP_FUNCTION(<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L99">DB1L99</A>, !<A HREF="#A1L3">A1L3</A>, <A HREF="#DB1L85">DB1L85</A>);


<P> --DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
<P> --register power-up is low

<P><A NAME="DB1_rdata[3]">DB1_rdata[3]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#NB1_q_b[3]">NB1_q_b[3]</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>, <A HREF="#DB1L22">DB1L22</A>);


<P> --DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
<P><A NAME="DB1L76">DB1L76</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#DB1L71">DB1L71</A>, !<A HREF="#DB1_td_shift[6]">DB1_td_shift[6]</A>, !<A HREF="#DB1_rdata[3]">DB1_rdata[3]</A>);


<P> --ND1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
<P><A NAME="ND1L71">ND1L71</A> = ( <A HREF="#AD1_break_readreg[25]">AD1_break_readreg[25]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[25]">KD1_MonDReg[25]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[27]">ND1_sr[27]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[25]">AD1_break_readreg[25]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & ((<A HREF="#KD1_MonDReg[25]">KD1_MonDReg[25]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[27]">ND1_sr[27]</A>)))) ) );


<P> --MD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
<P> --register power-up is low

<P><A NAME="MD1_jdo[24]">MD1_jdo[24]</A> = DFFEAS(<A HREF="#ND1_sr[24]">ND1_sr[24]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
<P> --register power-up is low

<P><A NAME="ND1_sr[7]">ND1_sr[7]</A> = DFFEAS(<A HREF="#ND1L85">ND1L85</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
<P><A NAME="ND1L72">ND1L72</A> = ( <A HREF="#AD1_break_readreg[5]">AD1_break_readreg[5]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[5]">KD1_MonDReg[5]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[7]">ND1_sr[7]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[5]">AD1_break_readreg[5]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[5]">KD1_MonDReg[5]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[7]">ND1_sr[7]</A>)))) ) );


<P> --MD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
<P> --register power-up is low

<P><A NAME="MD1_jdo[7]">MD1_jdo[7]</A> = DFFEAS(<A HREF="#ND1_sr[7]">ND1_sr[7]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --KD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2
<P><A NAME="KD1L83">KD1L83</A> = (!<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & (!<A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A> & (!<A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A> & <A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A>)));


<P> --KD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
<P><A NAME="KD1L84">KD1L84</A> = ( <A HREF="#KD1L83">KD1L83</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>) # (<A HREF="#MD1_jdo[7]">MD1_jdo[7]</A>) ) ) # ( !<A HREF="#KD1L83">KD1L83</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & (<A HREF="#WD1_q_a[4]">WD1_q_a[4]</A>))) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (((<A HREF="#MD1_jdo[7]">MD1_jdo[7]</A>)))) ) );


<P> --VB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4
<P><A NAME="VB1L25">VB1L25</A> = (<A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
<P><A NAME="LD1L3">LD1L3</A> = (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & <A HREF="#A1L35">A1L35</A>));


<P> --YD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="YD2_altera_reset_synchronizer_int_chain[1]">YD2_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#YD2L4">YD2L4</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
<P><A NAME="ND1L73">ND1L73</A> = ( <A HREF="#AD1_break_readreg[26]">AD1_break_readreg[26]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[26]">KD1_MonDReg[26]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[28]">ND1_sr[28]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[26]">AD1_break_readreg[26]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & ((<A HREF="#KD1_MonDReg[26]">KD1_MonDReg[26]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[28]">ND1_sr[28]</A>)))) ) );


<P> --ND1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
<P><A NAME="ND1L74">ND1L74</A> = ( <A HREF="#KD1_MonDReg[27]">KD1_MonDReg[27]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[27]">AD1_break_readreg[27]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[29]">ND1_sr[29]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[27]">KD1_MonDReg[27]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[27]">AD1_break_readreg[27]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[29]">ND1_sr[29]</A>)))) ) );


<P> --ND1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
<P><A NAME="ND1L75">ND1L75</A> = ( <A HREF="#KD1_MonDReg[28]">KD1_MonDReg[28]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[28]">AD1_break_readreg[28]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[30]">ND1_sr[30]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[28]">KD1_MonDReg[28]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[28]">AD1_break_readreg[28]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[30]">ND1_sr[30]</A>)))) ) );


<P> --KD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
<P> --register power-up is low

<P><A NAME="KD1_MonDReg[29]">KD1_MonDReg[29]</A> = DFFEAS(<A HREF="#KD1L88">KD1L88</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#KD1L51">KD1L51</A>,  ,  ,  ,  );


<P> --ND1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
<P><A NAME="ND1L76">ND1L76</A> = ( <A HREF="#KD1_MonDReg[29]">KD1_MonDReg[29]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[29]">AD1_break_readreg[29]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[31]">ND1_sr[31]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[29]">KD1_MonDReg[29]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[29]">AD1_break_readreg[29]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[31]">ND1_sr[31]</A>)))) ) );


<P> --ND1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~33
<P><A NAME="ND1L39">ND1L39</A> = ( <A HREF="#A1L18">A1L18</A> & ( (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & (<A HREF="#A1L21">A1L21</A> & !<A HREF="#A1L17">A1L17</A>))) ) ) # ( !<A HREF="#A1L18">A1L18</A> & ( (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & <A HREF="#A1L21">A1L21</A>)) ) );


<P> --ND1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
<P><A NAME="ND1L77">ND1L77</A> = (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[30]">KD1_MonDReg[30]</A>)) # (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[30]">AD1_break_readreg[30]</A>)));


<P> --ND1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
<P><A NAME="ND1L78">ND1L78</A> = (!<A HREF="#A1L41">A1L41</A> & (<A HREF="#A1L16">A1L16</A> & (<A HREF="#A1L21">A1L21</A> & !<A HREF="#A1L17">A1L17</A>)));


<P> --ND1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
<P><A NAME="ND1L79">ND1L79</A> = ( <A HREF="#ND1L77">ND1L77</A> & ( <A HREF="#ND1L78">ND1L78</A> & ( (!<A HREF="#LD1L2">LD1L2</A>) # (<A HREF="#ND1_sr[32]">ND1_sr[32]</A>) ) ) ) # ( !<A HREF="#ND1L77">ND1L77</A> & ( <A HREF="#ND1L78">ND1L78</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#ND1L39">ND1L39</A> & (<A HREF="#ND1_sr[31]">ND1_sr[31]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[32]">ND1_sr[32]</A>)))) ) ) ) # ( <A HREF="#ND1L77">ND1L77</A> & ( !<A HREF="#ND1L78">ND1L78</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#ND1L39">ND1L39</A> & (<A HREF="#ND1_sr[31]">ND1_sr[31]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[32]">ND1_sr[32]</A>)))) ) ) ) # ( !<A HREF="#ND1L77">ND1L77</A> & ( !<A HREF="#ND1L78">ND1L78</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#ND1L39">ND1L39</A> & (<A HREF="#ND1_sr[31]">ND1_sr[31]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[32]">ND1_sr[32]</A>)))) ) ) );


<P> --ND1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
<P><A NAME="ND1L80">ND1L80</A> = ( <A HREF="#KD1_MonDReg[31]">KD1_MonDReg[31]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#A1L18">A1L18</A>) # ((<A HREF="#AD1_break_readreg[31]">AD1_break_readreg[31]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[33]">ND1_sr[33]</A>)))) ) ) # ( !<A HREF="#KD1_MonDReg[31]">KD1_MonDReg[31]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[31]">AD1_break_readreg[31]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[33]">ND1_sr[33]</A>)))) ) );


<P> --CD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
<P> --register power-up is low

<P><A NAME="CD1_resetlatch">CD1_resetlatch</A> = DFFEAS(<A HREF="#CD1L12">CD1L12</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --ND1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
<P><A NAME="ND1L81">ND1L81</A> = (!<A HREF="#LD1L2">LD1L2</A> & (<A HREF="#ND1L4">ND1L4</A> & ((<A HREF="#CD1_resetlatch">CD1_resetlatch</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[34]">ND1_sr[34]</A>))));


<P> --key0_d1[1] is key0_d1[1]
<P> --register power-up is low

<P><A NAME="key0_d1[1]">key0_d1[1]</A> = DFFEAS(<A HREF="#KEY[1]">KEY[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --SC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~22
<P><A NAME="SC1L447">SC1L447</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[23]">SC1_E_shift_rot_result[23]</A>));


<P> --SC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~23
<P><A NAME="SC1L446">SC1L446</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A>));


<P> --SC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~24
<P><A NAME="SC1L445">SC1L445</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A>)));


<P> --SC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25
<P><A NAME="SC1L449">SC1L449</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[23]">SC1_E_shift_rot_result[23]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A>));


<P> --SC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26
<P><A NAME="SC1L448">SC1L448</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[24]">SC1_E_shift_rot_result[24]</A>));


<P> --SC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~27
<P><A NAME="SC1L451">SC1L451</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[27]">SC1_E_shift_rot_result[27]</A>));


<P> --SC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~28
<P><A NAME="SC1L450">SC1L450</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[24]">SC1_E_shift_rot_result[24]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[26]">SC1_E_shift_rot_result[26]</A>));


<P> --SC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~29
<P><A NAME="SC1L453">SC1L453</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[27]">SC1_E_shift_rot_result[27]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A>));


<P> --SC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~30
<P><A NAME="SC1L452">SC1L452</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[26]">SC1_E_shift_rot_result[26]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A>));


<P> --SC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~31
<P><A NAME="SC1L454">SC1L454</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[30]">SC1_E_shift_rot_result[30]</A>));


<P> --DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
<P> --register power-up is low

<P><A NAME="DB1_jupdate">DB1_jupdate</A> = AMPP_FUNCTION(!<A HREF="#A1L11">A1L11</A>, <A HREF="#DB1L20">DB1L20</A>, !<A HREF="#A1L3">A1L3</A>);


<P> --VB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5
<P><A NAME="VB1L26">VB1L26</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[22]">SC1_d_writedata[22]</A>);


<P> --VB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]
<P><A NAME="VB1_src_data[34]">VB1_src_data[34]</A> = ((<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[2]">SC1_d_byteenable[2]</A>)) # (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>);


<P> --ND1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
<P><A NAME="ND1L82">ND1L82</A> = ( <A HREF="#AD1_break_readreg[21]">AD1_break_readreg[21]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[21]">KD1_MonDReg[21]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[23]">ND1_sr[23]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[21]">AD1_break_readreg[21]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[21]">KD1_MonDReg[21]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[23]">ND1_sr[23]</A>)))) ) );


<P> --MD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
<P> --register power-up is low

<P><A NAME="MD1_jdo[22]">MD1_jdo[22]</A> = DFFEAS(<A HREF="#ND1_sr[22]">ND1_sr[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
<P><A NAME="ND1L83">ND1L83</A> = ( <A HREF="#AD1_break_readreg[18]">AD1_break_readreg[18]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[18]">KD1_MonDReg[18]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[20]">ND1_sr[20]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[18]">AD1_break_readreg[18]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & ((<A HREF="#KD1_MonDReg[18]">KD1_MonDReg[18]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[20]">ND1_sr[20]</A>)))) ) );


<P> --VB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6
<P><A NAME="VB1L27">VB1L27</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[23]">SC1_d_writedata[23]</A>);


<P> --VB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7
<P><A NAME="VB1L28">VB1L28</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[24]">SC1_d_writedata[24]</A>);


<P> --VB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]
<P><A NAME="VB1_src_data[35]">VB1_src_data[35]</A> = ((<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[3]">SC1_d_byteenable[3]</A>)) # (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>);


<P> --VB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8
<P><A NAME="VB1L29">VB1L29</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[25]">SC1_d_writedata[25]</A>);


<P> --VB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9
<P><A NAME="VB1L30">VB1L30</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[26]">SC1_d_writedata[26]</A>);


<P> --YD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
<P> --register power-up is low

<P><A NAME="YD1_altera_reset_synchronizer_int_chain[0]">YD1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#YD1_altera_reset_synchronizer_int_chain[1]">YD1_altera_reset_synchronizer_int_chain[1]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1L10">Z1L10</A>,  ,  ,  ,  ,  ,  );


<P> --CD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
<P> --register power-up is low

<P><A NAME="CD1_resetrequest">CD1_resetrequest</A> = DFFEAS(<A HREF="#MD1_jdo[22]">MD1_jdo[22]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --Z1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
<P><A NAME="Z1L10">Z1L10</A> = (!<A HREF="#key0_d3[0]">key0_d3[0]</A>) # (<A HREF="#CD1_resetrequest">CD1_resetrequest</A>);


<P> --MD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
<P> --register power-up is low

<P><A NAME="MD1_jdo[14]">MD1_jdo[14]</A> = DFFEAS(<A HREF="#ND1_sr[14]">ND1_sr[14]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10
<P><A NAME="VB1L31">VB1L31</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[11]">SC1_d_writedata[11]</A>);


<P> --VB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]
<P><A NAME="VB1_src_data[33]">VB1_src_data[33]</A> = ((<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[1]">SC1_d_byteenable[1]</A>)) # (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>);


<P> --MD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
<P> --register power-up is low

<P><A NAME="MD1_jdo[15]">MD1_jdo[15]</A> = DFFEAS(<A HREF="#ND1_sr[15]">ND1_sr[15]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --KD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
<P><A NAME="KD1L85">KD1L85</A> = ( <A HREF="#MD1_jdo[15]">MD1_jdo[15]</A> & ( (((<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & <A HREF="#WD1_q_a[12]">WD1_q_a[12]</A>)) # (<A HREF="#KD1L83">KD1L83</A>)) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>) ) ) # ( !<A HREF="#MD1_jdo[15]">MD1_jdo[15]</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (((<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A> & <A HREF="#WD1_q_a[12]">WD1_q_a[12]</A>)) # (<A HREF="#KD1L83">KD1L83</A>))) ) );


<P> --VB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11
<P><A NAME="VB1L32">VB1L32</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[12]">SC1_d_writedata[12]</A>);


<P> --VB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12
<P><A NAME="VB1L33">VB1L33</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[13]">SC1_d_writedata[13]</A>);


<P> --KD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
<P><A NAME="KD1L86">KD1L86</A> = ( <A HREF="#WD1_q_a[14]">WD1_q_a[14]</A> & ( <A HREF="#KD1L87">KD1L87</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A>) # (<A HREF="#MD1_jdo[17]">MD1_jdo[17]</A>) ) ) ) # ( !<A HREF="#WD1_q_a[14]">WD1_q_a[14]</A> & ( <A HREF="#KD1L87">KD1L87</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & ((!<A HREF="#KD1_jtag_rd_d1">KD1_jtag_rd_d1</A>) # ((!<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A>)))) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (((<A HREF="#MD1_jdo[17]">MD1_jdo[17]</A>)))) ) ) ) # ( <A HREF="#WD1_q_a[14]">WD1_q_a[14]</A> & ( !<A HREF="#KD1L87">KD1L87</A> & ( (!<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (<A HREF="#KD1_jtag_rd_d1">KD1_jtag_rd_d1</A> & ((<A HREF="#KD1_jtag_ram_rd_d1">KD1_jtag_ram_rd_d1</A>)))) # (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & (((<A HREF="#MD1_jdo[17]">MD1_jdo[17]</A>)))) ) ) ) # ( !<A HREF="#WD1_q_a[14]">WD1_q_a[14]</A> & ( !<A HREF="#KD1L87">KD1L87</A> & ( (<A HREF="#MD1_take_action_ocimem_b">MD1_take_action_ocimem_b</A> & <A HREF="#MD1_jdo[17]">MD1_jdo[17]</A>) ) ) );


<P> --VB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13
<P><A NAME="VB1L34">VB1L34</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[14]">SC1_d_writedata[14]</A>);


<P> --VB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14
<P><A NAME="VB1L35">VB1L35</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[15]">SC1_d_writedata[15]</A>);


<P> --VB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15
<P><A NAME="VB1L36">VB1L36</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[16]">SC1_d_writedata[16]</A>);


<P> --VB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16
<P><A NAME="VB1L37">VB1L37</A> = (<A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --MD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
<P> --register power-up is low

<P><A NAME="MD1_jdo[8]">MD1_jdo[8]</A> = DFFEAS(<A HREF="#ND1_sr[8]">ND1_sr[8]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17
<P><A NAME="VB1L38">VB1L38</A> = (<A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --MD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
<P> --register power-up is low

<P><A NAME="MD1_jdo[10]">MD1_jdo[10]</A> = DFFEAS(<A HREF="#ND1_sr[10]">ND1_sr[10]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18
<P><A NAME="VB1L39">VB1L39</A> = (<A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --VC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
<P> --register power-up is low

<P><A NAME="VC1_writedata[27]">VC1_writedata[27]</A> = DFFEAS(<A HREF="#VB1L49">VB1L49</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
<P><A NAME="KD1L155">KD1L155</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[27]">VC1_writedata[27]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[27]">KD1_MonDReg[27]</A>));


<P> --VC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
<P> --register power-up is low

<P><A NAME="VC1_writedata[28]">VC1_writedata[28]</A> = DFFEAS(<A HREF="#VB1L50">VB1L50</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
<P><A NAME="KD1L156">KD1L156</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[28]">VC1_writedata[28]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[28]">KD1_MonDReg[28]</A>));


<P> --VC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
<P> --register power-up is low

<P><A NAME="VC1_writedata[29]">VC1_writedata[29]</A> = DFFEAS(<A HREF="#VB1L51">VB1L51</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
<P><A NAME="KD1L157">KD1L157</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[29]">VC1_writedata[29]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[29]">KD1_MonDReg[29]</A>));


<P> --VC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
<P> --register power-up is low

<P><A NAME="VC1_writedata[30]">VC1_writedata[30]</A> = DFFEAS(<A HREF="#VB1L52">VB1L52</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
<P><A NAME="KD1L158">KD1L158</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[30]">VC1_writedata[30]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[30]">KD1_MonDReg[30]</A>));


<P> --VC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
<P> --register power-up is low

<P><A NAME="VC1_writedata[31]">VC1_writedata[31]</A> = DFFEAS(<A HREF="#VB1L53">VB1L53</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  ,  ,  ,  ,  ,  );


<P> --KD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
<P><A NAME="KD1L159">KD1L159</A> = (!<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[31]">VC1_writedata[31]</A>))) # (<A HREF="#KD1_jtag_ram_access">KD1_jtag_ram_access</A> & (<A HREF="#KD1_MonDReg[31]">KD1_MonDReg[31]</A>));


<P> --MD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
<P> --register power-up is low

<P><A NAME="MD1_jdo[12]">MD1_jdo[12]</A> = DFFEAS(<A HREF="#ND1_sr[12]">ND1_sr[12]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19
<P><A NAME="VB1L40">VB1L40</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[9]">SC1_d_writedata[9]</A>);


<P> --MD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
<P> --register power-up is low

<P><A NAME="MD1_jdo[11]">MD1_jdo[11]</A> = DFFEAS(<A HREF="#ND1_sr[11]">ND1_sr[11]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20
<P><A NAME="VB1L41">VB1L41</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[8]">SC1_d_writedata[8]</A>);


<P> --MD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
<P> --register power-up is low

<P><A NAME="MD1_jdo[9]">MD1_jdo[9]</A> = DFFEAS(<A HREF="#ND1_sr[9]">ND1_sr[9]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21
<P><A NAME="VB1L42">VB1L42</A> = (<A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --MD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
<P> --register power-up is low

<P><A NAME="MD1_jdo[13]">MD1_jdo[13]</A> = DFFEAS(<A HREF="#ND1_sr[13]">ND1_sr[13]</A>, <A HREF="#CLOCK_50">CLOCK_50</A>,  ,  , <A HREF="#MD1_update_jdo_strobe">MD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22
<P><A NAME="VB1L43">VB1L43</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[10]">SC1_d_writedata[10]</A>);


<P> --VB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23
<P><A NAME="VB1L44">VB1L44</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[17]">SC1_d_writedata[17]</A>);


<P> --VB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24
<P><A NAME="VB1L45">VB1L45</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[18]">SC1_d_writedata[18]</A>);


<P> --VB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25
<P><A NAME="VB1L46">VB1L46</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[19]">SC1_d_writedata[19]</A>);


<P> --VB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26
<P><A NAME="VB1L47">VB1L47</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[21]">SC1_d_writedata[21]</A>);


<P> --VB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27
<P><A NAME="VB1L48">VB1L48</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[20]">SC1_d_writedata[20]</A>);


<P> --DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
<P> --register power-up is low

<P><A NAME="DB1_rdata[4]">DB1_rdata[4]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#NB1_q_b[4]">NB1_q_b[4]</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>, <A HREF="#DB1L22">DB1L22</A>);


<P> --DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
<P><A NAME="DB1L77">DB1L77</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#DB1L71">DB1L71</A>, !<A HREF="#DB1_td_shift[7]">DB1_td_shift[7]</A>, !<A HREF="#DB1_rdata[4]">DB1_rdata[4]</A>);


<P> --DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
<P> --register power-up is low

<P><A NAME="DB1_rdata[5]">DB1_rdata[5]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#NB1_q_b[5]">NB1_q_b[5]</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>, <A HREF="#DB1L22">DB1L22</A>);


<P> --DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
<P><A NAME="DB1L78">DB1L78</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#A1L9">A1L9</A>, !<A HREF="#DB1L71">DB1L71</A>, !<A HREF="#DB1_td_shift[8]">DB1_td_shift[8]</A>, !<A HREF="#DB1_rdata[5]">DB1_rdata[5]</A>);


<P> --DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
<P> --register power-up is low

<P><A NAME="DB1_rdata[6]">DB1_rdata[6]</A> = AMPP_FUNCTION(<A HREF="#CLOCK_50">CLOCK_50</A>, <A HREF="#NB1_q_b[6]">NB1_q_b[6]</A>, !<A HREF="#Z1_r_sync_rst">Z1_r_sync_rst</A>, <A HREF="#DB1L22">DB1L22</A>);


<P> --DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
<P><A NAME="DB1L79">DB1L79</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_rdata[6]">DB1_rdata[6]</A>);


<P> --ND1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
<P><A NAME="ND1L84">ND1L84</A> = (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[6]">KD1_MonDReg[6]</A>)) # (<A HREF="#A1L18">A1L18</A> & ((<A HREF="#AD1_break_readreg[6]">AD1_break_readreg[6]</A>)));


<P> --ND1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
<P><A NAME="ND1L85">ND1L85</A> = ( <A HREF="#ND1_sr[8]">ND1_sr[8]</A> & ( <A HREF="#ND1L84">ND1L84</A> & ( ((!<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & ((<A HREF="#ND1_sr[7]">ND1_sr[7]</A>))) # (<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & (!<A HREF="#A1L17">A1L17</A>))) # (<A HREF="#LD1L2">LD1L2</A>) ) ) ) # ( !<A HREF="#ND1_sr[8]">ND1_sr[8]</A> & ( <A HREF="#ND1L84">ND1L84</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & ((<A HREF="#ND1_sr[7]">ND1_sr[7]</A>))) # (<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & (!<A HREF="#A1L17">A1L17</A>)))) ) ) ) # ( <A HREF="#ND1_sr[8]">ND1_sr[8]</A> & ( !<A HREF="#ND1L84">ND1L84</A> & ( ((!<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & <A HREF="#ND1_sr[7]">ND1_sr[7]</A>)) # (<A HREF="#LD1L2">LD1L2</A>) ) ) ) # ( !<A HREF="#ND1_sr[8]">ND1_sr[8]</A> & ( !<A HREF="#ND1L84">ND1L84</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & <A HREF="#ND1_sr[7]">ND1_sr[7]</A>)) ) ) );


<P> --CD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
<P><A NAME="CD1L12">CD1L12</A> = (!<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> & (((<A HREF="#CD1_resetlatch">CD1_resetlatch</A>)) # (<A HREF="#QD1_dreg[0]">QD1_dreg[0]</A>))) # (<A HREF="#MD1_take_action_ocimem_a">MD1_take_action_ocimem_a</A> & (((!<A HREF="#MD1_jdo[24]">MD1_jdo[24]</A> & <A HREF="#CD1_resetlatch">CD1_resetlatch</A>))));


<P> --KEY[1] is KEY[1]
<P><A NAME="KEY[1]">KEY[1]</A> = INPUT();


<P> --A1L10 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
<P><A NAME="A1L10">A1L10</A> = INPUT();


<P> --DB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
<P><A NAME="DB1L20">DB1L20</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, !<A HREF="#A1L14">A1L14</A>, !<A HREF="#A1L4">A1L4</A>, !<A HREF="#DB1_jupdate">DB1_jupdate</A>, !<A HREF="#A1L10">A1L10</A>);


<P> --ND1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
<P><A NAME="ND1L86">ND1L86</A> = ( <A HREF="#AD1_break_readreg[22]">AD1_break_readreg[22]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[22]">KD1_MonDReg[22]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[24]">ND1_sr[24]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[22]">AD1_break_readreg[22]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[22]">KD1_MonDReg[22]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[24]">ND1_sr[24]</A>)))) ) );


<P> --YD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
<P> --register power-up is low

<P><A NAME="YD1_altera_reset_synchronizer_int_chain[1]">YD1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(VCC, <A HREF="#CLOCK_50">CLOCK_50</A>, !<A HREF="#Z1L10">Z1L10</A>,  ,  ,  ,  ,  ,  );


<P> --ND1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
<P> --register power-up is low

<P><A NAME="ND1_sr[15]">ND1_sr[15]</A> = DFFEAS(<A HREF="#ND1L92">ND1L92</A>, <A HREF="#A1L37">A1L37</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28
<P><A NAME="VB1L49">VB1L49</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[27]">SC1_d_writedata[27]</A>);


<P> --VB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29
<P><A NAME="VB1L50">VB1L50</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[28]">SC1_d_writedata[28]</A>);


<P> --VB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30
<P><A NAME="VB1L51">VB1L51</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[29]">SC1_d_writedata[29]</A>);


<P> --VB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31
<P><A NAME="VB1L52">VB1L52</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[30]">SC1_d_writedata[30]</A>);


<P> --VB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32
<P><A NAME="VB1L53">VB1L53</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[31]">SC1_d_writedata[31]</A>);


<P> --ND1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
<P><A NAME="ND1L87">ND1L87</A> = ( <A HREF="#AD1_break_readreg[15]">AD1_break_readreg[15]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[15]">KD1_MonDReg[15]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[17]">ND1_sr[17]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[15]">AD1_break_readreg[15]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & ((<A HREF="#KD1_MonDReg[15]">KD1_MonDReg[15]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[17]">ND1_sr[17]</A>)))) ) );


<P> --ND1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
<P><A NAME="ND1L88">ND1L88</A> = ( <A HREF="#AD1_break_readreg[23]">AD1_break_readreg[23]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[23]">KD1_MonDReg[23]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[25]">ND1_sr[25]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[23]">AD1_break_readreg[23]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & ((<A HREF="#KD1_MonDReg[23]">KD1_MonDReg[23]</A>)))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[25]">ND1_sr[25]</A>)))) ) );


<P> --ND1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
<P><A NAME="ND1L89">ND1L89</A> = ( <A HREF="#AD1_break_readreg[7]">AD1_break_readreg[7]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[7]">KD1_MonDReg[7]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[9]">ND1_sr[9]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[7]">AD1_break_readreg[7]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[7]">KD1_MonDReg[7]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[9]">ND1_sr[9]</A>)))) ) );


<P> --ND1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
<P><A NAME="ND1L90">ND1L90</A> = ( <A HREF="#AD1_break_readreg[13]">AD1_break_readreg[13]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[13]">KD1_MonDReg[13]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[15]">ND1_sr[15]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[13]">AD1_break_readreg[13]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[13]">KD1_MonDReg[13]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[15]">ND1_sr[15]</A>)))) ) );


<P> --ND1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
<P> --register power-up is low

<P><A NAME="ND1_DRsize.010">ND1_DRsize.010</A> = DFFEAS(<A HREF="#ND1L40">ND1L40</A>, <A HREF="#A1L37">A1L37</A>,  ,  , <A HREF="#LD1_virtual_state_uir">LD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --ND1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
<P><A NAME="ND1L91">ND1L91</A> = ( <A HREF="#ND1_sr[15]">ND1_sr[15]</A> & ( <A HREF="#AD1_break_readreg[14]">AD1_break_readreg[14]</A> & ( (!<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A>) # ((!<A HREF="#A1L17">A1L17</A> & ((<A HREF="#KD1_MonDReg[14]">KD1_MonDReg[14]</A>) # (<A HREF="#A1L18">A1L18</A>)))) ) ) ) # ( !<A HREF="#ND1_sr[15]">ND1_sr[15]</A> & ( <A HREF="#AD1_break_readreg[14]">AD1_break_readreg[14]</A> & ( (<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & (!<A HREF="#A1L17">A1L17</A> & ((<A HREF="#KD1_MonDReg[14]">KD1_MonDReg[14]</A>) # (<A HREF="#A1L18">A1L18</A>)))) ) ) ) # ( <A HREF="#ND1_sr[15]">ND1_sr[15]</A> & ( !<A HREF="#AD1_break_readreg[14]">AD1_break_readreg[14]</A> & ( (!<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A>) # ((!<A HREF="#A1L17">A1L17</A> & (!<A HREF="#A1L18">A1L18</A> & <A HREF="#KD1_MonDReg[14]">KD1_MonDReg[14]</A>))) ) ) ) # ( !<A HREF="#ND1_sr[15]">ND1_sr[15]</A> & ( !<A HREF="#AD1_break_readreg[14]">AD1_break_readreg[14]</A> & ( (<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & (!<A HREF="#A1L17">A1L17</A> & (!<A HREF="#A1L18">A1L18</A> & <A HREF="#KD1_MonDReg[14]">KD1_MonDReg[14]</A>))) ) ) );


<P> --ND1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
<P><A NAME="ND1L92">ND1L92</A> = ( <A HREF="#ND1L91">ND1L91</A> & ( (!<A HREF="#LD1L2">LD1L2</A>) # ((!<A HREF="#ND1_DRsize.010">ND1_DRsize.010</A> & ((<A HREF="#ND1_sr[16]">ND1_sr[16]</A>))) # (<A HREF="#ND1_DRsize.010">ND1_DRsize.010</A> & (<A HREF="#A1L39">A1L39</A>))) ) ) # ( !<A HREF="#ND1L91">ND1L91</A> & ( (<A HREF="#LD1L2">LD1L2</A> & ((!<A HREF="#ND1_DRsize.010">ND1_DRsize.010</A> & ((<A HREF="#ND1_sr[16]">ND1_sr[16]</A>))) # (<A HREF="#ND1_DRsize.010">ND1_DRsize.010</A> & (<A HREF="#A1L39">A1L39</A>)))) ) );


<P> --ND1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
<P><A NAME="ND1L93">ND1L93</A> = ( <A HREF="#AD1_break_readreg[9]">AD1_break_readreg[9]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[9]">KD1_MonDReg[9]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[11]">ND1_sr[11]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[9]">AD1_break_readreg[9]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[9]">KD1_MonDReg[9]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[11]">ND1_sr[11]</A>)))) ) );


<P> --ND1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
<P><A NAME="ND1L94">ND1L94</A> = ( <A HREF="#AD1_break_readreg[11]">AD1_break_readreg[11]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[11]">KD1_MonDReg[11]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[13]">ND1_sr[13]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[11]">AD1_break_readreg[11]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[11]">KD1_MonDReg[11]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[13]">ND1_sr[13]</A>)))) ) );


<P> --ND1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
<P><A NAME="ND1L95">ND1L95</A> = ( <A HREF="#AD1_break_readreg[10]">AD1_break_readreg[10]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[10]">KD1_MonDReg[10]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[12]">ND1_sr[12]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[10]">AD1_break_readreg[10]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[10]">KD1_MonDReg[10]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[12]">ND1_sr[12]</A>)))) ) );


<P> --ND1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
<P><A NAME="ND1L96">ND1L96</A> = ( <A HREF="#AD1_break_readreg[8]">AD1_break_readreg[8]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[8]">KD1_MonDReg[8]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[10]">ND1_sr[10]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[8]">AD1_break_readreg[8]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[8]">KD1_MonDReg[8]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[10]">ND1_sr[10]</A>)))) ) );


<P> --ND1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
<P><A NAME="ND1L97">ND1L97</A> = ( <A HREF="#AD1_break_readreg[12]">AD1_break_readreg[12]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#KD1_MonDReg[12]">KD1_MonDReg[12]</A>)) # (<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[14]">ND1_sr[14]</A>)))) ) ) # ( !<A HREF="#AD1_break_readreg[12]">AD1_break_readreg[12]</A> & ( (!<A HREF="#LD1L2">LD1L2</A> & (!<A HREF="#A1L18">A1L18</A> & (<A HREF="#KD1_MonDReg[12]">KD1_MonDReg[12]</A>))) # (<A HREF="#LD1L2">LD1L2</A> & (((<A HREF="#ND1_sr[14]">ND1_sr[14]</A>)))) ) );


<P> --ND1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~55
<P><A NAME="ND1L40">ND1L40</A> = (<A HREF="#A1L17">A1L17</A> & <A HREF="#A1L18">A1L18</A>);


<P> --SC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~2
<P><A NAME="SC1L858">SC1L858</A> = ( <A HREF="#YB1_av_readdata_pre[8]">YB1_av_readdata_pre[8]</A> & ( <A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[8]">YB1_av_readdata_pre[8]</A> & ( <A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB1_av_readdata_pre[8]">YB1_av_readdata_pre[8]</A> & ( !<A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[8]">YB1_av_readdata_pre[8]</A> & ( !<A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A>) ) ) );


<P> --SC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3
<P><A NAME="SC1L873">SC1L873</A> = ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A>)) # (<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A>)) # (<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A>) ) ) );


<P> --SC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4
<P><A NAME="SC1L878">SC1L878</A> = ( <A HREF="#YB1_av_readdata_pre[12]">YB1_av_readdata_pre[12]</A> & ( <A HREF="#YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[12]">YB1_av_readdata_pre[12]</A> & ( <A HREF="#YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB1_av_readdata_pre[12]">YB1_av_readdata_pre[12]</A> & ( !<A HREF="#YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[12]">YB1_av_readdata_pre[12]</A> & ( !<A HREF="#YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A>) ) ) );


<P> --SC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~5
<P><A NAME="SC1L863">SC1L863</A> = ( <A HREF="#YB1_av_readdata_pre[9]">YB1_av_readdata_pre[9]</A> & ( <A HREF="#YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[9]">YB1_av_readdata_pre[9]</A> & ( <A HREF="#YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB1_av_readdata_pre[9]">YB1_av_readdata_pre[9]</A> & ( !<A HREF="#YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[9]">YB1_av_readdata_pre[9]</A> & ( !<A HREF="#YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A>) ) ) );


<P> --SC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~6
<P><A NAME="SC1L868">SC1L868</A> = ( <A HREF="#YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> & ( <A HREF="#YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> & ( <A HREF="#YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> & ( !<A HREF="#YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> & ( !<A HREF="#YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A>) ) ) );


<P> --SC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7
<P><A NAME="SC1L889">SC1L889</A> = ( <A HREF="#YB1_av_readdata_pre[15]">YB1_av_readdata_pre[15]</A> & ( <A HREF="#YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[15]">YB1_av_readdata_pre[15]</A> & ( <A HREF="#YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB1_av_readdata_pre[15]">YB1_av_readdata_pre[15]</A> & ( !<A HREF="#YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[15]">YB1_av_readdata_pre[15]</A> & ( !<A HREF="#YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A>) ) ) );


<P> --SC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~8
<P><A NAME="SC1L887">SC1L887</A> = ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A>)))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A>))) ) ) ) # ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A>))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> & ( (!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A>) ) ) );


<P> --SC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9
<P><A NAME="SC1L888">SC1L888</A> = ( <A HREF="#SC1L887">SC1L887</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[14]">YB1_av_readdata_pre[14]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A>)) ) ) # ( !<A HREF="#SC1L887">SC1L887</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A>) ) );


<P> --SC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~10
<P><A NAME="SC1L884">SC1L884</A> = ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A>)))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A>))) ) ) ) # ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A>))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> & ( (!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A>) ) ) );


<P> --SC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~11
<P><A NAME="SC1L885">SC1L885</A> = ( <A HREF="#SC1L884">SC1L884</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[13]">YB1_av_readdata_pre[13]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A>)) ) ) # ( !<A HREF="#SC1L884">SC1L884</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A>) ) );


<P> --ND1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
<P><A NAME="ND1L98">ND1L98</A> = ( <A HREF="#QD2_dreg[0]">QD2_dreg[0]</A> & ( (!<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & (<A HREF="#ND1_sr[35]">ND1_sr[35]</A>)) # (<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A> & ((!<A HREF="#A1L17">A1L17</A> & ((!<A HREF="#A1L18">A1L18</A>))) # (<A HREF="#A1L17">A1L17</A> & (<A HREF="#ND1_sr[35]">ND1_sr[35]</A> & <A HREF="#A1L18">A1L18</A>)))) ) ) # ( !<A HREF="#QD2_dreg[0]">QD2_dreg[0]</A> & ( (<A HREF="#ND1_sr[35]">ND1_sr[35]</A> & ((!<A HREF="#LD1_virtual_state_cdr">LD1_virtual_state_cdr</A>) # ((<A HREF="#A1L17">A1L17</A> & <A HREF="#A1L18">A1L18</A>)))) ) );


<P> --SC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~4
<P><A NAME="SC1L904">SC1L904</A> = ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A>)))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A>))) ) ) ) # ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A>))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> & ( (!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A>) ) ) );


<P> --SC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~5
<P><A NAME="SC1L905">SC1L905</A> = ( <A HREF="#SC1L904">SC1L904</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[16]">YB1_av_readdata_pre[16]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A>)) ) ) # ( !<A HREF="#SC1L904">SC1L904</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A>) ) );


<P> --SC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~6
<P><A NAME="SC1L914">SC1L914</A> = ( <A HREF="#YB1_av_readdata_pre[19]">YB1_av_readdata_pre[19]</A> & ( <A HREF="#YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[19]">YB1_av_readdata_pre[19]</A> & ( <A HREF="#YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB1_av_readdata_pre[19]">YB1_av_readdata_pre[19]</A> & ( !<A HREF="#YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[19]">YB1_av_readdata_pre[19]</A> & ( !<A HREF="#YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A>) ) ) );


<P> --SC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~7
<P><A NAME="SC1L919">SC1L919</A> = ( <A HREF="#YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> & ( <A HREF="#YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> & ( <A HREF="#YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> & ( !<A HREF="#YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> & ( !<A HREF="#YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A>) ) ) );


<P> --SC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~8
<P><A NAME="SC1L907">SC1L907</A> = ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A>)))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A>))) ) ) ) # ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A>))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> & ( (!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A>) ) ) );


<P> --SC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9
<P><A NAME="SC1L908">SC1L908</A> = ( <A HREF="#SC1L907">SC1L907</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[17]">YB1_av_readdata_pre[17]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1_av_ld_byte3_data[1]">SC1_av_ld_byte3_data[1]</A>)) ) ) # ( !<A HREF="#SC1L907">SC1L907</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1_av_ld_byte3_data[1]">SC1_av_ld_byte3_data[1]</A>) ) );


<P> --SC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~10
<P><A NAME="SC1L909">SC1L909</A> = ( <A HREF="#YB1_av_readdata_pre[18]">YB1_av_readdata_pre[18]</A> & ( <A HREF="#YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[18]">YB1_av_readdata_pre[18]</A> & ( <A HREF="#YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB1_av_readdata_pre[18]">YB1_av_readdata_pre[18]</A> & ( !<A HREF="#YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[18]">YB1_av_readdata_pre[18]</A> & ( !<A HREF="#YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A>) ) ) );


<P> --SC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~11
<P><A NAME="SC1L930">SC1L930</A> = ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A> & ( (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A>)) # (<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A>)) # (<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A>) ) ) );


<P> --SC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~12
<P><A NAME="SC1L928">SC1L928</A> = ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A>)))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A>))) ) ) ) # ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A>))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> & ( (!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A>) ) ) );


<P> --SC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~13
<P><A NAME="SC1L929">SC1L929</A> = ( <A HREF="#SC1L928">SC1L928</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[22]">YB1_av_readdata_pre[22]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A>)) ) ) # ( !<A HREF="#SC1L928">SC1L928</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A>) ) );


<P> --SC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~14
<P><A NAME="SC1L925">SC1L925</A> = ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A>)))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A>))) ) ) ) # ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A>))) ) ) ) # ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( !<A HREF="#YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> & ( (!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A>) ) ) );


<P> --SC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~15
<P><A NAME="SC1L926">SC1L926</A> = ( <A HREF="#SC1L925">SC1L925</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[21]">YB1_av_readdata_pre[21]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A>)) ) ) # ( !<A HREF="#SC1L925">SC1L925</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A>) ) );


<P> --KD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6
<P><A NAME="KD1L87">KD1L87</A> = ( <A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A> & ( (!<A HREF="#KD1_jtag_rd_d1">KD1_jtag_rd_d1</A> & (<A HREF="#KD1_MonDReg[14]">KD1_MonDReg[14]</A>)) # (<A HREF="#KD1_jtag_rd_d1">KD1_jtag_rd_d1</A> & (((<A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A> & !<A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A>)))) ) ) # ( !<A HREF="#KD1_MonAReg[2]">KD1_MonAReg[2]</A> & ( (!<A HREF="#KD1_jtag_rd_d1">KD1_jtag_rd_d1</A> & (<A HREF="#KD1_MonDReg[14]">KD1_MonDReg[14]</A>)) # (<A HREF="#KD1_jtag_rd_d1">KD1_jtag_rd_d1</A> & (((!<A HREF="#KD1_MonAReg[4]">KD1_MonAReg[4]</A> & !<A HREF="#KD1_MonAReg[3]">KD1_MonAReg[3]</A>)))) ) );


<P> --GC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~17
<P><A NAME="GC1L5">GC1L5</A> = ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( <A HREF="#YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A>)))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (!<A HREF="#YB6_av_readdata_pre[0]">YB6_av_readdata_pre[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A>)))) ) ) ) # ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A>)))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (!<A HREF="#YB6_av_readdata_pre[0]">YB6_av_readdata_pre[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A>)))) ) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A>)))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (!<A HREF="#YB6_av_readdata_pre[0]">YB6_av_readdata_pre[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A>)))) ) ) );


<P> --GC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~18
<P><A NAME="GC1L6">GC1L6</A> = (!<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> & (((<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & <A HREF="#YB1_av_readdata_pre[0]">YB1_av_readdata_pre[0]</A>)))) # (<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> & (((<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & <A HREF="#YB1_av_readdata_pre[0]">YB1_av_readdata_pre[0]</A>)) # (<A HREF="#YB5_av_readdata_pre[0]">YB5_av_readdata_pre[0]</A>)));


<P> --SC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
<P><A NAME="SC1L209">SC1L209</A> = ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>))) ) ) ) # ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ((!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>) # ((!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>)))) ) ) );


<P> --SC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
<P><A NAME="SC1L199">SC1L199</A> = ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> $ (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A>)))) ) );


<P> --SC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
<P><A NAME="SC1L200">SC1L200</A> = ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> $ (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
<P><A NAME="SC1L236">SC1L236</A> = ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> $ (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)))) ) );


<P> --SC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
<P><A NAME="SC1L237">SC1L237</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ((!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)) ) ) );


<P> --SC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
<P><A NAME="SC1L225">SC1L225</A> = ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ((!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>) # ((!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>)))) ) );


<P> --SC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
<P><A NAME="SC1L304">SC1L304</A> = ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ((!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>) # (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>)))) ) );


<P> --SC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
<P><A NAME="SC1L210">SC1L210</A> = ( <A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) # (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ((!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>)))) ) ) ) # ( <A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) );


<P> --SC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
<P><A NAME="SC1L211">SC1L211</A> = ( !<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ((<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>)))) ) ) ) # ( <A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ((<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>)))) ) ) );


<P> --SC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
<P><A NAME="SC1L212">SC1L212</A> = ( <A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ((!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>) # (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>)))) ) ) ) # ( <A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) );


<P> --SC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
<P><A NAME="SC1L218">SC1L218</A> = ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ((!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ((!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>))) # (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)))) ) ) );


<P> --SC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
<P><A NAME="SC1L219">SC1L219</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (((<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) # (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ((!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ((!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>) # (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ((!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>) # (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ((!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>) # (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) # (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) ) ) # ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) # (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> $ (((<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> $ (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) # (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
<P><A NAME="SC1L220">SC1L220</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ((!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) # (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)) ) ) );


<P> --SC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
<P><A NAME="SC1L221">SC1L221</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) ) ) ) # ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> $ (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) ) ) );


<P> --SC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
<P><A NAME="SC1L222">SC1L222</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ((!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) ) ) );


<P> --SC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1
<P><A NAME="SC1L250">SC1L250</A> = ( !<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> $ (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>)))) ) ) );


<P> --SC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
<P><A NAME="SC1L197">SC1L197</A> = ( <A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ((!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & ((!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>))) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & <A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>)))) ) ) ) # ( !<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ((!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & <A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>)) # (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & !<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>)))) ) ) );


<P> --SC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
<P><A NAME="SC1L201">SC1L201</A> = ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (!<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A> & (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> $ (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A>)))) ) );


<P> --SC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
<P><A NAME="SC1L198">SC1L198</A> = ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ((!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ((<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) # (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)))) ) ) );


<P> --SC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
<P><A NAME="SC1L227">SC1L227</A> = ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( <A HREF="#SC1L226">SC1L226</A> ) ) # ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( <A HREF="#SC1L226">SC1L226</A> ) ) # ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( !<A HREF="#SC1L226">SC1L226</A> & ( (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ((<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>)))) ) ) );


<P> --SC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
<P><A NAME="SC1L228">SC1L228</A> = ( !<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ((<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A>) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>)))) ) ) );


<P> --SC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
<P><A NAME="SC1L242">SC1L242</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ((!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>) # ((<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ((!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)) # (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ((<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))))) ) ) );


<P> --SC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
<P><A NAME="SC1L243">SC1L243</A> = (<A HREF="#SC1L242">SC1L242</A> & <A HREF="#SC1L540">SC1L540</A>);


<P> --AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
<P><A NAME="AC1L11">AC1L11</A> = ( <A HREF="#SB1L2">SB1L2</A> & ( <A HREF="#YB2L38">YB2L38</A> & ( (!<A HREF="#AC1L3">AC1L3</A> & (((<A HREF="#SC1_d_write">SC1_d_write</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) # (<A HREF="#AC1_write_accepted">AC1_write_accepted</A>))) ) ) ) # ( !<A HREF="#SB1L2">SB1L2</A> & ( <A HREF="#YB2L38">YB2L38</A> & ( (!<A HREF="#AC1L3">AC1L3</A> & (((<A HREF="#SC1_d_write">SC1_d_write</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) # (<A HREF="#AC1_write_accepted">AC1_write_accepted</A>))) ) ) ) # ( <A HREF="#SB1L2">SB1L2</A> & ( !<A HREF="#YB2L38">YB2L38</A> & ( (<A HREF="#AC1_write_accepted">AC1_write_accepted</A> & !<A HREF="#AC1L3">AC1L3</A>) ) ) ) # ( !<A HREF="#SB1L2">SB1L2</A> & ( !<A HREF="#YB2L38">YB2L38</A> & ( (!<A HREF="#AC1L3">AC1L3</A> & (((<A HREF="#SC1_d_write">SC1_d_write</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) # (<A HREF="#AC1_write_accepted">AC1_write_accepted</A>))) ) ) );


<P> --DB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
<P><A NAME="DB1L54">DB1L54</A> = AMPP_FUNCTION(!<A HREF="#T1_t_dav">T1_t_dav</A>);


<P> --Z1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
<P><A NAME="Z1L8">Z1L8</A> = !<A HREF="#Z1_altera_reset_synchronizer_int_chain[3]">Z1_altera_reset_synchronizer_int_chain[3]</A>;


<P> --KC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
<P><A NAME="KC1L6">KC1L6</A> = !<A HREF="#KC1L2">KC1L2</A>;


<P> --VB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0
<P><A NAME="VB1L3">VB1L3</A> = !<A HREF="#VB1L54">VB1L54</A>;


<P> --KC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
<P><A NAME="KC2L6">KC2L6</A> = !<A HREF="#KC2L2">KC2L2</A>;


<P> --VB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress~0
<P><A NAME="VB2L3">VB2L3</A> = !<A HREF="#VB2L57">VB2L57</A>;


<P> --ZC1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
<P><A NAME="ZC1L5">ZC1L5</A> = !<A HREF="#VC1_writedata[0]">VC1_writedata[0]</A>;


<P> --YB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
<P><A NAME="YB1L15">YB1L15</A> = !<A HREF="#MB1_b_full">MB1_b_full</A>;


<P> --DB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
<P><A NAME="DB1L36">DB1L36</A> = AMPP_FUNCTION(!<A HREF="#DB1_read">DB1_read</A>);


<P> --DB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
<P><A NAME="DB1L99">DB1L99</A> = AMPP_FUNCTION(!<A HREF="#DB1_write">DB1_write</A>);


<P> --YD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
<P><A NAME="YD2L4">YD2L4</A> = GND;


<P> --A1L76 is ~GND
<P><A NAME="A1L76">A1L76</A> = GND;


<P> --DB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
<P><A NAME="DB1L16">DB1L16</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>);


<P> --SC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
<P><A NAME="SC1L386">SC1L386</A> = !<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A>;


<P> --KD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
<P><A NAME="KD1L3">KD1L3</A> = !<A HREF="#KD1L2">KD1L2</A>;


</body></html>