// Seed: 2936690386
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wire id_2,
    output uwire id_3
);
  assign id_3 = -1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output logic id_2,
    input tri1 id_3,
    output uwire id_4,
    input wor id_5
);
  always id_2 <= id_3 + id_3;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_4
  );
  assign id_4 = 1;
  always_ff id_2 <= 1'b0;
  wire id_7, id_8, id_9;
  always_ff $display(id_5);
  logic [7:0][-1][1] id_10;
  wire id_11;
endmodule
