Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Dec 17 13:22:45 2022
| Host         : LAPTOP-95S8QNHA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file E906_top_timing_summary_routed.rpt -pb E906_top_timing_summary_routed.pb -rpx E906_top_timing_summary_routed.rpx -warn_on_violation
| Design       : E906_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                      1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                649         
LUTAR-1    Warning           LUT drives async reset alert                               3           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  32          
TIMING-20  Warning           Non-clocked latch                                          32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1353)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1816)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1353)
---------------------------
 There are 115 register/latch pins with no clock driven by root clock pin: jtg_tclk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_psel_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_pwrite_reg/Q (HIGH)

 There are 534 register/latch pins with no clock driven by root clock pin: u_soc/x_cpu_sub_system_ahb/cpu_clk_div2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1816)
---------------------------------------------------
 There are 1816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.145        0.000                      0                44531        0.066        0.000                      0                44531        1.100        0.000                       0                 14667  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in1_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       23.145        0.000                      0                38627        0.066        0.000                      0                38627       24.232        0.000                       0                 14663  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       30.164        0.000                      0                 5904        0.848        0.000                      0                 5904  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.145ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.197ns  (logic 2.313ns (8.829%)  route 23.884ns (91.171%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 48.353 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.391    -2.185    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X61Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.223    -1.962 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/Q
                         net (fo=78, routed)          2.220     0.258    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/Q[5]
    SLICE_X101Y125       LUT4 (Prop_lut4_I0_O)        0.043     0.301 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8/O
                         net (fo=1, routed)           0.000     0.301    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.568 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.568    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1_n_0
    SLICE_X101Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.621 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1_n_0
    SLICE_X101Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.674 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.674    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1_n_0
    SLICE_X101Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     0.847 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[21]_i_1/O[1]
                         net (fo=50, routed)          2.236     3.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry__1_0[5]
    SLICE_X80Y102        LUT4 (Prop_lut4_I0_O)        0.123     3.206 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry_i_6__0/O
                         net (fo=1, routed)           0.000     3.206    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_1[2]
    SLICE_X80Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.401 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.454 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.454    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.531 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__1/CO[1]
                         net (fo=4, routed)           0.517     4.048    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_3[0]
    SLICE_X83Y108        LUT2 (Prop_lut2_I1_O)        0.122     4.170 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/sysmap_flg_y__2_i_2/O
                         net (fo=3, routed)           0.342     4.512    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/p_0_in[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1/O
                         net (fo=1, routed)           0.232     4.786    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1_n_0
    SLICE_X85Y109        LUT4 (Prop_lut4_I2_O)        0.043     4.829 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=2, routed)           0.187     5.016    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_reg
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.059 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_i_2/O
                         net (fo=1, routed)           0.187     5.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.043     5.289 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_i_1/O
                         net (fo=8, routed)           0.889     6.178    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/sysmap_lsu_flg[0]
    SLICE_X78Y134        LUT5 (Prop_lut5_I2_O)        0.051     6.229 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2/O
                         net (fo=2, routed)           0.195     6.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I0_O)        0.134     6.558 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_1/O
                         net (fo=3, routed)           0.363     6.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_2
    SLICE_X77Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_4/O
                         net (fo=2, routed)           0.533     7.497    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ctrl_ex1_halt_info_reg[0]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.051     7.548 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/i___239_i_4/O
                         net (fo=3, routed)           0.335     7.883    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_ncb_inst_vld
    SLICE_X74Y133        LUT3 (Prop_lut3_I2_O)        0.136     8.019 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/FSM_onehot_nc_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.359     8.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/nc_cur_state_reg[0]_4
    SLICE_X74Y133        LUT6 (Prop_lut6_I2_O)        0.043     8.420 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_onehot_nc_cur_state[1]_i_2/O
                         net (fo=10, routed)          0.453     8.873    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_fail_reg_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I1_O)        0.043     8.916 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_sequential_dahbif_cur_state[1]_i_2/O
                         net (fo=5, routed)           0.426     9.342    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_vld
    SLICE_X69Y127        LUT5 (Prop_lut5_I1_O)        0.043     9.385 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/bus_sel_f[3]_i_3/O
                         net (fo=7, routed)           0.535     9.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lsu_bmu_req
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.963 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/req_sel[0]_i_2/O
                         net (fo=6, routed)           0.296    10.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f_reg[3]_0
    SLICE_X74Y119        LUT6 (Prop_lut6_I0_O)        0.043    10.303 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/FSM_onehot_ahblif_cur_state[1]_i_2__0/O
                         net (fo=13, routed)          0.380    10.683    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_1[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I5_O)        0.043    10.726 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.916    12.642    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X80Y68         LUT6 (Prop_lut6_I3_O)        0.043    12.685 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_20/O
                         net (fo=142, routed)         0.500    13.186    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I2_O)        0.043    13.229 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_0_0_i_9__3/O
                         net (fo=24, routed)         10.783    24.012    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/ADDRARDADDR[8]
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.235    48.353    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/CLKARDCLK
                         clock pessimism             -0.695    47.658    
                         clock uncertainty           -0.086    47.573    
    RAMB36_X2Y59         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    47.157    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         47.157    
                         arrival time                         -24.012    
  -------------------------------------------------------------------
                         slack                                 23.145    

Slack (MET) :             23.300ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.130ns  (logic 2.313ns (8.852%)  route 23.817ns (91.148%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 48.353 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.391    -2.185    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X61Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.223    -1.962 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/Q
                         net (fo=78, routed)          2.220     0.258    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/Q[5]
    SLICE_X101Y125       LUT4 (Prop_lut4_I0_O)        0.043     0.301 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8/O
                         net (fo=1, routed)           0.000     0.301    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.568 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.568    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1_n_0
    SLICE_X101Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.621 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1_n_0
    SLICE_X101Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.674 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.674    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1_n_0
    SLICE_X101Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     0.847 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[21]_i_1/O[1]
                         net (fo=50, routed)          2.236     3.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry__1_0[5]
    SLICE_X80Y102        LUT4 (Prop_lut4_I0_O)        0.123     3.206 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry_i_6__0/O
                         net (fo=1, routed)           0.000     3.206    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_1[2]
    SLICE_X80Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.401 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.454 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.454    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.531 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__1/CO[1]
                         net (fo=4, routed)           0.517     4.048    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_3[0]
    SLICE_X83Y108        LUT2 (Prop_lut2_I1_O)        0.122     4.170 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/sysmap_flg_y__2_i_2/O
                         net (fo=3, routed)           0.342     4.512    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/p_0_in[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1/O
                         net (fo=1, routed)           0.232     4.786    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1_n_0
    SLICE_X85Y109        LUT4 (Prop_lut4_I2_O)        0.043     4.829 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=2, routed)           0.187     5.016    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_reg
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.059 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_i_2/O
                         net (fo=1, routed)           0.187     5.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.043     5.289 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_i_1/O
                         net (fo=8, routed)           0.889     6.178    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/sysmap_lsu_flg[0]
    SLICE_X78Y134        LUT5 (Prop_lut5_I2_O)        0.051     6.229 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2/O
                         net (fo=2, routed)           0.195     6.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I0_O)        0.134     6.558 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_1/O
                         net (fo=3, routed)           0.363     6.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_2
    SLICE_X77Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_4/O
                         net (fo=2, routed)           0.533     7.497    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ctrl_ex1_halt_info_reg[0]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.051     7.548 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/i___239_i_4/O
                         net (fo=3, routed)           0.335     7.883    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_ncb_inst_vld
    SLICE_X74Y133        LUT3 (Prop_lut3_I2_O)        0.136     8.019 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/FSM_onehot_nc_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.359     8.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/nc_cur_state_reg[0]_4
    SLICE_X74Y133        LUT6 (Prop_lut6_I2_O)        0.043     8.420 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_onehot_nc_cur_state[1]_i_2/O
                         net (fo=10, routed)          0.453     8.873    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_fail_reg_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I1_O)        0.043     8.916 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_sequential_dahbif_cur_state[1]_i_2/O
                         net (fo=5, routed)           0.426     9.342    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_vld
    SLICE_X69Y127        LUT5 (Prop_lut5_I1_O)        0.043     9.385 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/bus_sel_f[3]_i_3/O
                         net (fo=7, routed)           0.535     9.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lsu_bmu_req
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.963 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/req_sel[0]_i_2/O
                         net (fo=6, routed)           0.296    10.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f_reg[3]_0
    SLICE_X74Y119        LUT6 (Prop_lut6_I0_O)        0.043    10.303 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/FSM_onehot_ahblif_cur_state[1]_i_2__0/O
                         net (fo=13, routed)          0.380    10.683    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_1[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I5_O)        0.043    10.726 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.911    12.637    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X80Y68         LUT6 (Prop_lut6_I0_O)        0.043    12.680 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.699    13.379    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_2_0_2
    SLICE_X86Y67         LUT6 (Prop_lut6_I0_O)        0.043    13.422 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_2_0_i_1__2/O
                         net (fo=22, routed)         10.522    23.945    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_4_0[0]
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.235    48.353    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/CLKARDCLK
                         clock pessimism             -0.695    47.658    
                         clock uncertainty           -0.086    47.573    
    RAMB36_X2Y59         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    47.245    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         47.245    
                         arrival time                         -23.945    
  -------------------------------------------------------------------
                         slack                                 23.300    

Slack (MET) :             23.409ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.932ns  (logic 2.313ns (8.919%)  route 23.619ns (91.081%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 48.352 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.391    -2.185    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X61Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.223    -1.962 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/Q
                         net (fo=78, routed)          2.220     0.258    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/Q[5]
    SLICE_X101Y125       LUT4 (Prop_lut4_I0_O)        0.043     0.301 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8/O
                         net (fo=1, routed)           0.000     0.301    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.568 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.568    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1_n_0
    SLICE_X101Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.621 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1_n_0
    SLICE_X101Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.674 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.674    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1_n_0
    SLICE_X101Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     0.847 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[21]_i_1/O[1]
                         net (fo=50, routed)          2.236     3.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry__1_0[5]
    SLICE_X80Y102        LUT4 (Prop_lut4_I0_O)        0.123     3.206 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry_i_6__0/O
                         net (fo=1, routed)           0.000     3.206    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_1[2]
    SLICE_X80Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.401 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.454 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.454    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.531 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__1/CO[1]
                         net (fo=4, routed)           0.517     4.048    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_3[0]
    SLICE_X83Y108        LUT2 (Prop_lut2_I1_O)        0.122     4.170 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/sysmap_flg_y__2_i_2/O
                         net (fo=3, routed)           0.342     4.512    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/p_0_in[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1/O
                         net (fo=1, routed)           0.232     4.786    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1_n_0
    SLICE_X85Y109        LUT4 (Prop_lut4_I2_O)        0.043     4.829 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=2, routed)           0.187     5.016    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_reg
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.059 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_i_2/O
                         net (fo=1, routed)           0.187     5.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.043     5.289 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_i_1/O
                         net (fo=8, routed)           0.889     6.178    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/sysmap_lsu_flg[0]
    SLICE_X78Y134        LUT5 (Prop_lut5_I2_O)        0.051     6.229 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2/O
                         net (fo=2, routed)           0.195     6.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I0_O)        0.134     6.558 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_1/O
                         net (fo=3, routed)           0.363     6.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_2
    SLICE_X77Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_4/O
                         net (fo=2, routed)           0.533     7.497    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ctrl_ex1_halt_info_reg[0]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.051     7.548 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/i___239_i_4/O
                         net (fo=3, routed)           0.335     7.883    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_ncb_inst_vld
    SLICE_X74Y133        LUT3 (Prop_lut3_I2_O)        0.136     8.019 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/FSM_onehot_nc_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.359     8.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/nc_cur_state_reg[0]_4
    SLICE_X74Y133        LUT6 (Prop_lut6_I2_O)        0.043     8.420 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_onehot_nc_cur_state[1]_i_2/O
                         net (fo=10, routed)          0.453     8.873    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_fail_reg_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I1_O)        0.043     8.916 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_sequential_dahbif_cur_state[1]_i_2/O
                         net (fo=5, routed)           0.426     9.342    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_vld
    SLICE_X69Y127        LUT5 (Prop_lut5_I1_O)        0.043     9.385 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/bus_sel_f[3]_i_3/O
                         net (fo=7, routed)           0.535     9.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lsu_bmu_req
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.963 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/req_sel[0]_i_2/O
                         net (fo=6, routed)           0.296    10.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f_reg[3]_0
    SLICE_X74Y119        LUT6 (Prop_lut6_I0_O)        0.043    10.303 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/FSM_onehot_ahblif_cur_state[1]_i_2__0/O
                         net (fo=13, routed)          0.380    10.683    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_1[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I5_O)        0.043    10.726 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.916    12.642    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X80Y68         LUT6 (Prop_lut6_I3_O)        0.043    12.685 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_20/O
                         net (fo=142, routed)         0.500    13.186    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I2_O)        0.043    13.229 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_0_0_i_9__3/O
                         net (fo=24, routed)         10.518    23.747    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/ADDRARDADDR[8]
    RAMB36_X2Y58         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.234    48.352    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y58         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.695    47.657    
                         clock uncertainty           -0.086    47.572    
    RAMB36_X2Y58         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    47.156    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         47.156    
                         arrival time                         -23.747    
  -------------------------------------------------------------------
                         slack                                 23.409    

Slack (MET) :             23.513ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.916ns  (logic 2.313ns (8.925%)  route 23.603ns (91.075%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 48.352 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.391    -2.185    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X61Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.223    -1.962 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/Q
                         net (fo=78, routed)          2.220     0.258    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/Q[5]
    SLICE_X101Y125       LUT4 (Prop_lut4_I0_O)        0.043     0.301 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8/O
                         net (fo=1, routed)           0.000     0.301    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.568 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.568    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1_n_0
    SLICE_X101Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.621 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1_n_0
    SLICE_X101Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.674 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.674    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1_n_0
    SLICE_X101Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     0.847 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[21]_i_1/O[1]
                         net (fo=50, routed)          2.236     3.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry__1_0[5]
    SLICE_X80Y102        LUT4 (Prop_lut4_I0_O)        0.123     3.206 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry_i_6__0/O
                         net (fo=1, routed)           0.000     3.206    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_1[2]
    SLICE_X80Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.401 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.454 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.454    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.531 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__1/CO[1]
                         net (fo=4, routed)           0.517     4.048    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_3[0]
    SLICE_X83Y108        LUT2 (Prop_lut2_I1_O)        0.122     4.170 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/sysmap_flg_y__2_i_2/O
                         net (fo=3, routed)           0.342     4.512    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/p_0_in[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1/O
                         net (fo=1, routed)           0.232     4.786    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1_n_0
    SLICE_X85Y109        LUT4 (Prop_lut4_I2_O)        0.043     4.829 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=2, routed)           0.187     5.016    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_reg
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.059 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_i_2/O
                         net (fo=1, routed)           0.187     5.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.043     5.289 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_i_1/O
                         net (fo=8, routed)           0.889     6.178    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/sysmap_lsu_flg[0]
    SLICE_X78Y134        LUT5 (Prop_lut5_I2_O)        0.051     6.229 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2/O
                         net (fo=2, routed)           0.195     6.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I0_O)        0.134     6.558 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_1/O
                         net (fo=3, routed)           0.363     6.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_2
    SLICE_X77Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_4/O
                         net (fo=2, routed)           0.533     7.497    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ctrl_ex1_halt_info_reg[0]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.051     7.548 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/i___239_i_4/O
                         net (fo=3, routed)           0.335     7.883    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_ncb_inst_vld
    SLICE_X74Y133        LUT3 (Prop_lut3_I2_O)        0.136     8.019 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/FSM_onehot_nc_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.359     8.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/nc_cur_state_reg[0]_4
    SLICE_X74Y133        LUT6 (Prop_lut6_I2_O)        0.043     8.420 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_onehot_nc_cur_state[1]_i_2/O
                         net (fo=10, routed)          0.453     8.873    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_fail_reg_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I1_O)        0.043     8.916 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_sequential_dahbif_cur_state[1]_i_2/O
                         net (fo=5, routed)           0.426     9.342    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_vld
    SLICE_X69Y127        LUT5 (Prop_lut5_I1_O)        0.043     9.385 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/bus_sel_f[3]_i_3/O
                         net (fo=7, routed)           0.535     9.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lsu_bmu_req
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.963 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/req_sel[0]_i_2/O
                         net (fo=6, routed)           0.296    10.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f_reg[3]_0
    SLICE_X74Y119        LUT6 (Prop_lut6_I0_O)        0.043    10.303 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/FSM_onehot_ahblif_cur_state[1]_i_2__0/O
                         net (fo=13, routed)          0.380    10.683    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_1[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I5_O)        0.043    10.726 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.911    12.637    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X80Y68         LUT6 (Prop_lut6_I0_O)        0.043    12.680 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.699    13.379    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_2_0_2
    SLICE_X86Y67         LUT6 (Prop_lut6_I0_O)        0.043    13.422 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_2_0_i_1__2/O
                         net (fo=22, routed)         10.308    23.730    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_4_0[0]
    RAMB36_X2Y58         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.234    48.352    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y58         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.695    47.657    
                         clock uncertainty           -0.086    47.572    
    RAMB36_X2Y58         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    47.244    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         47.244    
                         arrival time                         -23.730    
  -------------------------------------------------------------------
                         slack                                 23.513    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_en_raw_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_en_af_latch_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.223ns (21.175%)  route 0.830ns (78.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 23.216 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.199    -2.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clk_out1
    SLICE_X79Y174        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_en_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y174        FDCE (Prop_fdce_C_Q)         0.223    -2.154 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_en_raw_reg/Q
                         net (fo=27, routed)          0.830    -1.324    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5_0
    SLICE_X81Y196        LDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_en_af_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    AD12                                              0.000    25.000 f  clk_in1_p (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 f  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    20.030 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    22.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.118 f  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.098    23.216    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X81Y196        LDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_en_af_latch_reg/G  (IS_INVERTED)
                         clock pessimism             -0.682    22.535    
                         clock uncertainty           -0.086    22.449    
  -------------------------------------------------------------------
                         required time                         22.449    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             24.691ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.651ns  (logic 2.313ns (9.383%)  route 22.338ns (90.617%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 48.353 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.391    -2.185    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X61Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.223    -1.962 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/Q
                         net (fo=78, routed)          2.220     0.258    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/Q[5]
    SLICE_X101Y125       LUT4 (Prop_lut4_I0_O)        0.043     0.301 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8/O
                         net (fo=1, routed)           0.000     0.301    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.568 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.568    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1_n_0
    SLICE_X101Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.621 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1_n_0
    SLICE_X101Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.674 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.674    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1_n_0
    SLICE_X101Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     0.847 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[21]_i_1/O[1]
                         net (fo=50, routed)          2.236     3.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry__1_0[5]
    SLICE_X80Y102        LUT4 (Prop_lut4_I0_O)        0.123     3.206 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry_i_6__0/O
                         net (fo=1, routed)           0.000     3.206    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_1[2]
    SLICE_X80Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.401 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.454 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.454    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.531 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__1/CO[1]
                         net (fo=4, routed)           0.517     4.048    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_3[0]
    SLICE_X83Y108        LUT2 (Prop_lut2_I1_O)        0.122     4.170 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/sysmap_flg_y__2_i_2/O
                         net (fo=3, routed)           0.342     4.512    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/p_0_in[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1/O
                         net (fo=1, routed)           0.232     4.786    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1_n_0
    SLICE_X85Y109        LUT4 (Prop_lut4_I2_O)        0.043     4.829 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=2, routed)           0.187     5.016    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_reg
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.059 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_i_2/O
                         net (fo=1, routed)           0.187     5.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.043     5.289 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_i_1/O
                         net (fo=8, routed)           0.889     6.178    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/sysmap_lsu_flg[0]
    SLICE_X78Y134        LUT5 (Prop_lut5_I2_O)        0.051     6.229 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2/O
                         net (fo=2, routed)           0.195     6.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I0_O)        0.134     6.558 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_1/O
                         net (fo=3, routed)           0.363     6.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_2
    SLICE_X77Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.964 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_4/O
                         net (fo=2, routed)           0.533     7.497    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ctrl_ex1_halt_info_reg[0]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.051     7.548 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/i___239_i_4/O
                         net (fo=3, routed)           0.335     7.883    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_ncb_inst_vld
    SLICE_X74Y133        LUT3 (Prop_lut3_I2_O)        0.136     8.019 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/FSM_onehot_nc_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.359     8.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/nc_cur_state_reg[0]_4
    SLICE_X74Y133        LUT6 (Prop_lut6_I2_O)        0.043     8.420 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_onehot_nc_cur_state[1]_i_2/O
                         net (fo=10, routed)          0.453     8.873    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_fail_reg_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I1_O)        0.043     8.916 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_sequential_dahbif_cur_state[1]_i_2/O
                         net (fo=5, routed)           0.426     9.342    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_vld
    SLICE_X69Y127        LUT5 (Prop_lut5_I1_O)        0.043     9.385 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/bus_sel_f[3]_i_3/O
                         net (fo=7, routed)           0.535     9.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lsu_bmu_req
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.963 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/req_sel[0]_i_2/O
                         net (fo=6, routed)           0.296    10.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f_reg[3]_0
    SLICE_X74Y119        LUT6 (Prop_lut6_I0_O)        0.043    10.303 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/FSM_onehot_ahblif_cur_state[1]_i_2__0/O
                         net (fo=13, routed)          0.380    10.683    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_1[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I5_O)        0.043    10.726 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          2.018    12.744    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X82Y69         LUT4 (Prop_lut4_I2_O)        0.043    12.787 f  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/addr_holding[17]_i_1/O
                         net (fo=156, routed)         0.867    13.654    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_mux_sel__6_4
    SLICE_X82Y63         LUT6 (Prop_lut6_I4_O)        0.043    13.697 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_0_0_i_3__3/O
                         net (fo=24, routed)          8.769    22.465    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/ADDRARDADDR[14]
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.235    48.353    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/CLKARDCLK
                         clock pessimism             -0.695    47.658    
                         clock uncertainty           -0.086    47.573    
    RAMB36_X2Y59         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    47.157    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         47.157    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                 24.691    

Slack (MET) :             24.950ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.392ns  (logic 2.313ns (9.483%)  route 22.079ns (90.517%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 48.353 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.391    -2.185    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X61Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.223    -1.962 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/Q
                         net (fo=78, routed)          2.220     0.258    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/Q[5]
    SLICE_X101Y125       LUT4 (Prop_lut4_I0_O)        0.043     0.301 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8/O
                         net (fo=1, routed)           0.000     0.301    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.568 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.568    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1_n_0
    SLICE_X101Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.621 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1_n_0
    SLICE_X101Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.674 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.674    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1_n_0
    SLICE_X101Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     0.847 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[21]_i_1/O[1]
                         net (fo=50, routed)          2.236     3.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry__1_0[5]
    SLICE_X80Y102        LUT4 (Prop_lut4_I0_O)        0.123     3.206 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry_i_6__0/O
                         net (fo=1, routed)           0.000     3.206    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_1[2]
    SLICE_X80Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.401 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.454 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.454    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.531 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__1/CO[1]
                         net (fo=4, routed)           0.517     4.048    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_3[0]
    SLICE_X83Y108        LUT2 (Prop_lut2_I1_O)        0.122     4.170 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/sysmap_flg_y__2_i_2/O
                         net (fo=3, routed)           0.342     4.512    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/p_0_in[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1/O
                         net (fo=1, routed)           0.232     4.786    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1_n_0
    SLICE_X85Y109        LUT4 (Prop_lut4_I2_O)        0.043     4.829 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=2, routed)           0.187     5.016    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_reg
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.059 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_i_2/O
                         net (fo=1, routed)           0.187     5.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.043     5.289 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_i_1/O
                         net (fo=8, routed)           0.889     6.178    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/sysmap_lsu_flg[0]
    SLICE_X78Y134        LUT5 (Prop_lut5_I2_O)        0.051     6.229 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2/O
                         net (fo=2, routed)           0.195     6.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I0_O)        0.134     6.558 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_1/O
                         net (fo=3, routed)           0.363     6.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_2
    SLICE_X77Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_4/O
                         net (fo=2, routed)           0.533     7.497    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ctrl_ex1_halt_info_reg[0]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.051     7.548 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/i___239_i_4/O
                         net (fo=3, routed)           0.335     7.883    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_ncb_inst_vld
    SLICE_X74Y133        LUT3 (Prop_lut3_I2_O)        0.136     8.019 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/FSM_onehot_nc_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.359     8.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/nc_cur_state_reg[0]_4
    SLICE_X74Y133        LUT6 (Prop_lut6_I2_O)        0.043     8.420 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_onehot_nc_cur_state[1]_i_2/O
                         net (fo=10, routed)          0.453     8.873    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_fail_reg_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I1_O)        0.043     8.916 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_sequential_dahbif_cur_state[1]_i_2/O
                         net (fo=5, routed)           0.426     9.342    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_vld
    SLICE_X69Y127        LUT5 (Prop_lut5_I1_O)        0.043     9.385 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/bus_sel_f[3]_i_3/O
                         net (fo=7, routed)           0.535     9.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lsu_bmu_req
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.963 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/req_sel[0]_i_2/O
                         net (fo=6, routed)           0.296    10.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f_reg[3]_0
    SLICE_X74Y119        LUT6 (Prop_lut6_I0_O)        0.043    10.303 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/FSM_onehot_ahblif_cur_state[1]_i_2__0/O
                         net (fo=13, routed)          0.380    10.683    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_1[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I5_O)        0.043    10.726 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.911    12.637    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X80Y68         LUT6 (Prop_lut6_I0_O)        0.043    12.680 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.625    13.305    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0_2
    SLICE_X83Y65         LUT6 (Prop_lut6_I0_O)        0.043    13.348 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_0_0_i_16__3/O
                         net (fo=24, routed)          8.859    22.207    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/ADDRARDADDR[1]
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.235    48.353    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/CLKARDCLK
                         clock pessimism             -0.695    47.658    
                         clock uncertainty           -0.086    47.573    
    RAMB36_X2Y59         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    47.157    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         47.157    
                         arrival time                         -22.207    
  -------------------------------------------------------------------
                         slack                                 24.950    

Slack (MET) :             24.955ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.386ns  (logic 2.313ns (9.485%)  route 22.073ns (90.515%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 48.352 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.391    -2.185    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X61Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.223    -1.962 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/Q
                         net (fo=78, routed)          2.220     0.258    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/Q[5]
    SLICE_X101Y125       LUT4 (Prop_lut4_I0_O)        0.043     0.301 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8/O
                         net (fo=1, routed)           0.000     0.301    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.568 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.568    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1_n_0
    SLICE_X101Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.621 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1_n_0
    SLICE_X101Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.674 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.674    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1_n_0
    SLICE_X101Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     0.847 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[21]_i_1/O[1]
                         net (fo=50, routed)          2.236     3.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry__1_0[5]
    SLICE_X80Y102        LUT4 (Prop_lut4_I0_O)        0.123     3.206 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry_i_6__0/O
                         net (fo=1, routed)           0.000     3.206    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_1[2]
    SLICE_X80Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.401 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.454 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.454    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.531 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__1/CO[1]
                         net (fo=4, routed)           0.517     4.048    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_3[0]
    SLICE_X83Y108        LUT2 (Prop_lut2_I1_O)        0.122     4.170 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/sysmap_flg_y__2_i_2/O
                         net (fo=3, routed)           0.342     4.512    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/p_0_in[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1/O
                         net (fo=1, routed)           0.232     4.786    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1_n_0
    SLICE_X85Y109        LUT4 (Prop_lut4_I2_O)        0.043     4.829 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=2, routed)           0.187     5.016    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_reg
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.059 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_i_2/O
                         net (fo=1, routed)           0.187     5.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.043     5.289 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_i_1/O
                         net (fo=8, routed)           0.889     6.178    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/sysmap_lsu_flg[0]
    SLICE_X78Y134        LUT5 (Prop_lut5_I2_O)        0.051     6.229 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2/O
                         net (fo=2, routed)           0.195     6.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I0_O)        0.134     6.558 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_1/O
                         net (fo=3, routed)           0.363     6.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_2
    SLICE_X77Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.964 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_4/O
                         net (fo=2, routed)           0.533     7.497    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ctrl_ex1_halt_info_reg[0]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.051     7.548 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/i___239_i_4/O
                         net (fo=3, routed)           0.335     7.883    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_ncb_inst_vld
    SLICE_X74Y133        LUT3 (Prop_lut3_I2_O)        0.136     8.019 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/FSM_onehot_nc_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.359     8.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/nc_cur_state_reg[0]_4
    SLICE_X74Y133        LUT6 (Prop_lut6_I2_O)        0.043     8.420 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_onehot_nc_cur_state[1]_i_2/O
                         net (fo=10, routed)          0.453     8.873    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_fail_reg_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I1_O)        0.043     8.916 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_sequential_dahbif_cur_state[1]_i_2/O
                         net (fo=5, routed)           0.426     9.342    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_vld
    SLICE_X69Y127        LUT5 (Prop_lut5_I1_O)        0.043     9.385 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/bus_sel_f[3]_i_3/O
                         net (fo=7, routed)           0.535     9.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lsu_bmu_req
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.963 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/req_sel[0]_i_2/O
                         net (fo=6, routed)           0.296    10.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f_reg[3]_0
    SLICE_X74Y119        LUT6 (Prop_lut6_I0_O)        0.043    10.303 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/FSM_onehot_ahblif_cur_state[1]_i_2__0/O
                         net (fo=13, routed)          0.380    10.683    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_1[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I5_O)        0.043    10.726 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          2.018    12.744    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X82Y69         LUT4 (Prop_lut4_I2_O)        0.043    12.787 f  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/addr_holding[17]_i_1/O
                         net (fo=156, routed)         0.867    13.654    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_mux_sel__6_4
    SLICE_X82Y63         LUT6 (Prop_lut6_I4_O)        0.043    13.697 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_0_0_i_3__3/O
                         net (fo=24, routed)          8.504    22.200    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/ADDRARDADDR[14]
    RAMB36_X2Y58         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.234    48.352    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y58         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.695    47.657    
                         clock uncertainty           -0.086    47.572    
    RAMB36_X2Y58         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    47.156    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         47.156    
                         arrival time                         -22.200    
  -------------------------------------------------------------------
                         slack                                 24.955    

Slack (MET) :             25.113ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.229ns  (logic 2.313ns (9.546%)  route 21.916ns (90.454%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 48.353 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.391    -2.185    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X61Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.223    -1.962 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/Q
                         net (fo=78, routed)          2.220     0.258    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/Q[5]
    SLICE_X101Y125       LUT4 (Prop_lut4_I0_O)        0.043     0.301 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8/O
                         net (fo=1, routed)           0.000     0.301    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.568 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.568    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1_n_0
    SLICE_X101Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.621 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1_n_0
    SLICE_X101Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.674 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.674    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1_n_0
    SLICE_X101Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     0.847 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[21]_i_1/O[1]
                         net (fo=50, routed)          2.236     3.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry__1_0[5]
    SLICE_X80Y102        LUT4 (Prop_lut4_I0_O)        0.123     3.206 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry_i_6__0/O
                         net (fo=1, routed)           0.000     3.206    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_1[2]
    SLICE_X80Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.401 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.454 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.454    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.531 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__1/CO[1]
                         net (fo=4, routed)           0.517     4.048    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_3[0]
    SLICE_X83Y108        LUT2 (Prop_lut2_I1_O)        0.122     4.170 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/sysmap_flg_y__2_i_2/O
                         net (fo=3, routed)           0.342     4.512    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/p_0_in[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1/O
                         net (fo=1, routed)           0.232     4.786    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1_n_0
    SLICE_X85Y109        LUT4 (Prop_lut4_I2_O)        0.043     4.829 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=2, routed)           0.187     5.016    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_reg
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.059 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_i_2/O
                         net (fo=1, routed)           0.187     5.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.043     5.289 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_i_1/O
                         net (fo=8, routed)           0.889     6.178    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/sysmap_lsu_flg[0]
    SLICE_X78Y134        LUT5 (Prop_lut5_I2_O)        0.051     6.229 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2/O
                         net (fo=2, routed)           0.195     6.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I0_O)        0.134     6.558 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_1/O
                         net (fo=3, routed)           0.363     6.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_2
    SLICE_X77Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_4/O
                         net (fo=2, routed)           0.533     7.497    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ctrl_ex1_halt_info_reg[0]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.051     7.548 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/i___239_i_4/O
                         net (fo=3, routed)           0.335     7.883    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_ncb_inst_vld
    SLICE_X74Y133        LUT3 (Prop_lut3_I2_O)        0.136     8.019 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/FSM_onehot_nc_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.359     8.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/nc_cur_state_reg[0]_4
    SLICE_X74Y133        LUT6 (Prop_lut6_I2_O)        0.043     8.420 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_onehot_nc_cur_state[1]_i_2/O
                         net (fo=10, routed)          0.453     8.873    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_fail_reg_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I1_O)        0.043     8.916 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_sequential_dahbif_cur_state[1]_i_2/O
                         net (fo=5, routed)           0.426     9.342    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_vld
    SLICE_X69Y127        LUT5 (Prop_lut5_I1_O)        0.043     9.385 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/bus_sel_f[3]_i_3/O
                         net (fo=7, routed)           0.535     9.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lsu_bmu_req
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.963 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/req_sel[0]_i_2/O
                         net (fo=6, routed)           0.296    10.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f_reg[3]_0
    SLICE_X74Y119        LUT6 (Prop_lut6_I0_O)        0.043    10.303 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/FSM_onehot_ahblif_cur_state[1]_i_2__0/O
                         net (fo=13, routed)          0.380    10.683    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_1[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I5_O)        0.043    10.726 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.911    12.637    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X80Y68         LUT6 (Prop_lut6_I0_O)        0.043    12.680 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.647    13.327    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0_2
    SLICE_X82Y62         LUT6 (Prop_lut6_I0_O)        0.043    13.370 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_0_0_i_14__4/O
                         net (fo=24, routed)          8.674    22.044    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/ADDRARDADDR[3]
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.235    48.353    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y59         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0/CLKARDCLK
                         clock pessimism             -0.695    47.658    
                         clock uncertainty           -0.086    47.573    
    RAMB36_X2Y59         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    47.157    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         47.157    
                         arrival time                         -22.044    
  -------------------------------------------------------------------
                         slack                                 25.113    

Slack (MET) :             25.214ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.127ns  (logic 2.313ns (9.587%)  route 21.814ns (90.413%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 48.352 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.391    -2.185    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X61Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.223    -1.962 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[5]/Q
                         net (fo=78, routed)          2.220     0.258    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/Q[5]
    SLICE_X101Y125       LUT4 (Prop_lut4_I0_O)        0.043     0.301 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8/O
                         net (fo=1, routed)           0.000     0.301    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f[9]_i_8_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.568 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.568    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[9]_i_1_n_0
    SLICE_X101Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.621 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[13]_i_1_n_0
    SLICE_X101Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.674 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.674    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[17]_i_1_n_0
    SLICE_X101Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     0.847 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/lm_bus_f_reg[21]_i_1/O[1]
                         net (fo=50, routed)          2.236     3.083    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry__1_0[5]
    SLICE_X80Y102        LUT4 (Prop_lut4_I0_O)        0.123     3.206 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_5/sysmap_comp_hit5_carry_i_6__0/O
                         net (fo=1, routed)           0.000     3.206    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_1[2]
    SLICE_X80Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.401 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.454 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.454    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__0_n_0
    SLICE_X80Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.531 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_comp_hit5_carry__1/CO[1]
                         net (fo=4, routed)           0.517     4.048    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_3[0]
    SLICE_X83Y108        LUT2 (Prop_lut2_I1_O)        0.122     4.170 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/sysmap_flg_y__2_i_2/O
                         net (fo=3, routed)           0.342     4.512    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/p_0_in[1]
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1/O
                         net (fo=1, routed)           0.232     4.786    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__1_n_0
    SLICE_X85Y109        LUT4 (Prop_lut4_I2_O)        0.043     4.829 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_lsu_pa_sysmap_access/sysmap_flg_y__3/O
                         net (fo=2, routed)           0.187     5.016    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_reg
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.059 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_0/wb_entry_so_i_2/O
                         net (fo=1, routed)           0.187     5.246    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_reg_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I4_O)        0.043     5.289 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sysmap_top/x_pa_sysmap_busif/x_pa_sysmap_reg_6/wb_entry_so_i_1/O
                         net (fo=8, routed)           0.889     6.178    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/sysmap_lsu_flg[0]
    SLICE_X78Y134        LUT5 (Prop_lut5_I2_O)        0.051     6.229 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2/O
                         net (fo=2, routed)           0.195     6.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_2_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I0_O)        0.134     6.558 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/i___3_i_1/O
                         net (fo=3, routed)           0.363     6.921    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_2
    SLICE_X77Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.964 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_dc_cur_state[1]_i_4/O
                         net (fo=2, routed)           0.533     7.497    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ctrl_ex1_halt_info_reg[0]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.051     7.548 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/i___239_i_4/O
                         net (fo=3, routed)           0.335     7.883    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_ncb_inst_vld
    SLICE_X74Y133        LUT3 (Prop_lut3_I2_O)        0.136     8.019 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/FSM_onehot_nc_cur_state[1]_i_4/O
                         net (fo=1, routed)           0.359     8.377    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/nc_cur_state_reg[0]_4
    SLICE_X74Y133        LUT6 (Prop_lut6_I2_O)        0.043     8.420 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_onehot_nc_cur_state[1]_i_2/O
                         net (fo=10, routed)          0.453     8.873    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_fail_reg_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I1_O)        0.043     8.916 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/FSM_sequential_dahbif_cur_state[1]_i_2/O
                         net (fo=5, routed)           0.426     9.342    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_vld
    SLICE_X69Y127        LUT5 (Prop_lut5_I1_O)        0.043     9.385 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/bus_sel_f[3]_i_3/O
                         net (fo=7, routed)           0.535     9.920    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lsu_bmu_req
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.963 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/req_sel[0]_i_2/O
                         net (fo=6, routed)           0.296    10.260    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f_reg[3]_0
    SLICE_X74Y119        LUT6 (Prop_lut6_I0_O)        0.043    10.303 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/FSM_onehot_ahblif_cur_state[1]_i_2__0/O
                         net (fo=13, routed)          0.380    10.683    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel_reg[0]_1[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I5_O)        0.043    10.726 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/lite_write_req_i_2/O
                         net (fo=12, routed)          1.911    12.637    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/dahbl_pad_htrans[0]
    SLICE_X80Y68         LUT6 (Prop_lut6_I0_O)        0.043    12.680 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram2/mem_reg_0_0_i_21/O
                         net (fo=142, routed)         0.625    13.305    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0_2
    SLICE_X83Y65         LUT6 (Prop_lut6_I0_O)        0.043    13.348 r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_0_0_i_16__3/O
                         net (fo=24, routed)          8.594    21.942    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/ADDRARDADDR[1]
    RAMB36_X2Y58         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.234    48.352    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/clk_out1
    RAMB36_X2Y58         RAMB36E1                                     r  u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0/CLKARDCLK
                         clock pessimism             -0.695    47.657    
                         clock uncertainty           -0.086    47.572    
    RAMB36_X2Y58         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    47.156    u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram1/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         47.156    
                         arrival time                         -21.942    
  -------------------------------------------------------------------
                         slack                                 25.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/FSM_onehot_spec_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/FSM_onehot_spec_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.580    -0.603    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/clk_out1
    SLICE_X79Y128        FDPE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/FSM_onehot_spec_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDPE (Prop_fdpe_C_Q)         0.100    -0.503 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/FSM_onehot_spec_cur_state_reg[0]/Q
                         net (fo=4, routed)           0.192    -0.311    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/Q[0]
    SLICE_X80Y128        LUT4 (Prop_lut4_I1_O)        0.028    -0.283 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/FSM_onehot_spec_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/FSM_onehot_spec_cur_state[1]_i_1_n_0
    SLICE_X80Y128        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/FSM_onehot_spec_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.802    -0.631    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/clk_out1
    SLICE_X80Y128        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/FSM_onehot_spec_cur_state_reg[1]/C
                         clock pessimism              0.223    -0.409    
    SLICE_X80Y128        FDCE (Hold_fdce_C_D)         0.060    -0.349    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/FSM_onehot_spec_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_timer/timer_4/interrupt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_timer/timer_4_raw_int_status_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.530    -0.653    u_soc/x_apb/x_timer/timer_4/clk_out1
    SLICE_X59Y175        FDCE                                         r  u_soc/x_apb/x_timer/timer_4/interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  u_soc/x_apb/x_timer/timer_4/interrupt_reg/Q
                         net (fo=1, routed)           0.054    -0.499    u_soc/x_apb/x_timer/timer_4_interrupt
    SLICE_X58Y175        LUT6 (Prop_lut6_I3_O)        0.028    -0.471 r  u_soc/x_apb/x_timer/timer_4_raw_int_status_i_1/O
                         net (fo=1, routed)           0.000    -0.471    u_soc/x_apb/x_timer/timer_4_raw_int_status_i_1_n_0
    SLICE_X58Y175        FDCE                                         r  u_soc/x_apb/x_timer/timer_4_raw_int_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.726    -0.707    u_soc/x_apb/x_timer/clk_out1
    SLICE_X58Y175        FDCE                                         r  u_soc/x_apb/x_timer/timer_4_raw_int_status_reg/C
                         clock pessimism              0.066    -0.642    
    SLICE_X58Y175        FDCE (Hold_fdce_C_D)         0.087    -0.555    u_soc/x_apb/x_timer/timer_4_raw_int_status_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_apb_bridge/haddr_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.536    -0.647    u_soc/x_apb/x_apb_bridge/clk_out1
    SLICE_X57Y168        FDCE                                         r  u_soc/x_apb/x_apb_bridge/haddr_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y168        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  u_soc/x_apb/x_apb_bridge/haddr_latch_reg[31]/Q
                         net (fo=1, routed)           0.055    -0.492    u_soc/x_apb/x_apb_bridge/haddr_latch[31]
    SLICE_X56Y168        LUT4 (Prop_lut4_I1_O)        0.028    -0.464 r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.464    u_soc/x_apb/x_apb_bridge/p_1_in[31]
    SLICE_X56Y168        FDCE                                         r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.733    -0.700    u_soc/x_apb/x_apb_bridge/clk_out1
    SLICE_X56Y168        FDCE                                         r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/C
                         clock pessimism              0.065    -0.636    
    SLICE_X56Y168        FDCE (Hold_fdce_C_D)         0.087    -0.549    u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_smpu_top/smpu_entry2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_smpu_top/prdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.567    -0.616    u_soc/x_apb/x_smpu_top/clk_out1
    SLICE_X39Y173        FDCE                                         r  u_soc/x_apb/x_smpu_top/smpu_entry2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y173        FDCE (Prop_fdce_C_Q)         0.100    -0.516 r  u_soc/x_apb/x_smpu_top/smpu_entry2_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.460    u_soc/x_apb/x_smpu_top/smpu_entry2_reg_n_0_[14]
    SLICE_X38Y173        LUT5 (Prop_lut5_I0_O)        0.028    -0.432 r  u_soc/x_apb/x_smpu_top/prdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.432    u_soc/x_apb/x_smpu_top/p_0_in[14]
    SLICE_X38Y173        FDRE                                         r  u_soc/x_apb/x_smpu_top/prdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.764    -0.669    u_soc/x_apb/x_smpu_top/clk_out1
    SLICE_X38Y173        FDRE                                         r  u_soc/x_apb/x_smpu_top/prdata_reg[14]/C
                         clock pessimism              0.065    -0.605    
    SLICE_X38Y173        FDRE (Hold_fdre_C_D)         0.087    -0.518    u_soc/x_apb/x_smpu_top/prdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_soc/x_apb/x_apb_bridge/haddr_latch_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.533    -0.650    u_soc/x_apb/x_apb_bridge/clk_out1
    SLICE_X55Y171        FDCE                                         r  u_soc/x_apb/x_apb_bridge/haddr_latch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y171        FDCE (Prop_fdce_C_Q)         0.100    -0.550 r  u_soc/x_apb/x_apb_bridge/haddr_latch_reg[6]/Q
                         net (fo=4, routed)           0.063    -0.486    u_soc/x_apb/x_apb_bridge/haddr_latch[6]
    SLICE_X54Y171        LUT4 (Prop_lut4_I1_O)        0.028    -0.458 r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    u_soc/x_apb/x_apb_bridge/p_1_in[6]
    SLICE_X54Y171        FDCE                                         r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.730    -0.703    u_soc/x_apb/x_apb_bridge/clk_out1
    SLICE_X54Y171        FDCE                                         r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]/C
                         clock pessimism              0.065    -0.639    
    SLICE_X54Y171        FDCE (Hold_fdce_C_D)         0.087    -0.552    u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.929%)  route 0.219ns (63.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.620ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.662    -0.521    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.028    -0.493 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.192    -0.301    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.275 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.644     0.369    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X81Y87         FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDCE (Prop_fdce_C_Q)         0.100     0.469 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/clicintattr_trig_reg[0]/Q
                         net (fo=3, routed)           0.219     0.688    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clicintattr_trig_3[0]
    SLICE_X79Y88         LUT6 (Prop_lut6_I4_O)        0.028     0.716 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/int_pending_i_1__1/O
                         net (fo=1, routed)           0.000     0.716    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/int_pending_reg_1
    SLICE_X79Y88         FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/int_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.885    -0.549    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clk_out1
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.514 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk_buf/clicintattr_trig[1]_i_5/O
                         net (fo=1, routed)           0.223    -0.290    u_soc_n_100
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.260 r  clicintattr_trig_reg[1]_i_2/O
                         net (fo=1119, routed)        0.880     0.620    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/clic_clk
    SLICE_X79Y88         FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/int_pending_reg/C
                         clock pessimism             -0.062     0.557    
    SLICE_X79Y88         FDCE (Hold_fdce_C_D)         0.060     0.617    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[11].KID_TRUE.x_pa_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/wb_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/wb_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.136%)  route 0.072ns (35.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.586    -0.597    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/clk_out1
    SLICE_X67Y131        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/wb_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.100    -0.497 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/wb_cur_state_reg[1]/Q
                         net (fo=3, routed)           0.072    -0.425    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/x_pa_lsu_vb_entry_0/wb_cur_state_reg[0]_0[1]
    SLICE_X66Y131        LUT6 (Prop_lut6_I1_O)        0.028    -0.397 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/x_pa_lsu_vb_entry_0/wb_cur_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.397    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/x_pa_lsu_vb_entry_0_n_14
    SLICE_X66Y131        FDPE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/wb_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.804    -0.629    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/clk_out1
    SLICE_X66Y131        FDPE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/wb_cur_state_reg[0]/C
                         clock pessimism              0.044    -0.586    
    SLICE_X66Y131        FDPE (Hold_fdpe_C_D)         0.087    -0.499    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/wb_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/total_qt_rt_30_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.577    -0.606    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/clk_out1
    SLICE_X123Y179       FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y179       FDRE (Prop_fdre_C_Q)         0.100    -0.506 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/total_qt_rt_minus_30_reg[25]/Q
                         net (fo=4, routed)           0.072    -0.434    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/p_1_in3_in[26]
    SLICE_X122Y179       LUT5 (Prop_lut5_I1_O)        0.028    -0.406 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/total_qt_rt_30[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.406    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/total_qt_rt_30_next[25]
    SLICE_X122Y179       FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/total_qt_rt_30_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.775    -0.658    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/clk_out1
    SLICE_X122Y179       FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/total_qt_rt_30_reg[25]/C
                         clock pessimism              0.064    -0.595    
    SLICE_X122Y179       FDRE (Hold_fdre_C_D)         0.087    -0.508    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_srt/total_qt_rt_30_reg[25]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/ccvr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.463%)  route 0.182ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.644    -0.539    u_soc/x_cpu_sub_system_ahb/clk_out1
    SLICE_X76Y99         FDCE                                         r  u_soc/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDCE (Prop_fdce_C_Q)         0.100    -0.439 r  u_soc/x_cpu_sub_system_ahb/pad_cpu_sys_cnt_reg[6]/Q
                         net (fo=2, routed)           0.182    -0.257    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/out[6]
    SLICE_X75Y100        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/ccvr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.812    -0.621    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/clk_out1
    SLICE_X75Y100        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/ccvr_reg[6]/C
                         clock pessimism              0.223    -0.399    
    SLICE_X75Y100        FDCE (Hold_fdce_C_D)         0.036    -0.363    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/ccvr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/ncb_addr_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.112%)  route 0.078ns (37.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.580    -0.603    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/clk_out1
    SLICE_X71Y123        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.503 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/wb_entry_addr_reg[21]/Q
                         net (fo=4, routed)           0.078    -0.424    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/ncb_addr_reg[21]
    SLICE_X70Y123        LUT6 (Prop_lut6_I0_O)        0.028    -0.396 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/ncb_addr[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/nc_addr[21]
    SLICE_X70Y123        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/ncb_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.797    -0.636    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/clk_out1
    SLICE_X70Y123        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/ncb_addr_reg[21]/C
                         clock pessimism              0.045    -0.592    
    SLICE_X70Y123        FDCE (Hold_fdce_C_D)         0.087    -0.505    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/ncb_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X5Y10     u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X5Y2      u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X2Y7      u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X3Y26     u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X3Y46     u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X5Y0      u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X1Y6      u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X2Y2      u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X5Y11     u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         50.000      47.975     RAMB36_X5Y3      u_soc/x_cpu_sub_system_ahb/x_dahb_mem_ctrl/ram0/mem_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X94Y118    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X94Y118    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X98Y119    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X94Y118    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         25.000      24.232     SLICE_X94Y118    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg_256_511_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y5    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.164ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X107Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X107Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[10]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X107Y93        FDCE (Recov_fdce_C_CLR)     -0.212    47.592    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[10]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.164    

Slack (MET) :             30.164ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X107Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X107Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[13]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X107Y93        FDCE (Recov_fdce_C_CLR)     -0.212    47.592    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[13]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.164    

Slack (MET) :             30.164ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X107Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X107Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[14]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X107Y93        FDCE (Recov_fdce_C_CLR)     -0.212    47.592    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[14]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.164    

Slack (MET) :             30.164ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X107Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X107Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X107Y93        FDCE (Recov_fdce_C_CLR)     -0.212    47.592    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.164    

Slack (MET) :             30.164ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X107Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X107Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[3]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X107Y93        FDCE (Recov_fdce_C_CLR)     -0.212    47.592    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[3]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.164    

Slack (MET) :             30.164ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X107Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X107Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[4]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X107Y93        FDCE (Recov_fdce_C_CLR)     -0.212    47.592    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[4]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.164    

Slack (MET) :             30.164ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X107Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X107Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[7]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X107Y93        FDCE (Recov_fdce_C_CLR)     -0.212    47.592    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[7]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.164    

Slack (MET) :             30.164ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X107Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X107Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[9]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X107Y93        FDCE (Recov_fdce_C_CLR)     -0.212    47.592    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[9]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.164    

Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X106Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X106Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[11]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X106Y93        FDCE (Recov_fdce_C_CLR)     -0.154    47.650    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[11]
  -------------------------------------------------------------------
                         required time                         47.650    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.222    

Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 0.266ns (1.358%)  route 19.320ns (98.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 48.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.418    -2.158    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.223    -1.935 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.073    -0.862    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.043    -0.819 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)       18.247    17.428    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[2]_0
    SLICE_X106Y93        FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.118 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.451    48.569    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/clk_out1
    SLICE_X106Y93        FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[12]/C
                         clock pessimism             -0.680    47.890    
                         clock uncertainty           -0.086    47.804    
    SLICE_X106Y93        FDCE (Recov_fdce_C_CLR)     -0.154    47.650    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[12]
  -------------------------------------------------------------------
                         required time                         47.650    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 30.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.128ns (15.434%)  route 0.701ns (84.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.153     0.256    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X110Y107       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.828    -0.605    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X110Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[14]/C
                         clock pessimism              0.063    -0.543    
    SLICE_X110Y107       FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.128ns (15.434%)  route 0.701ns (84.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.153     0.256    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[31]_1
    SLICE_X111Y107       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.828    -0.605    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/clk_out1
    SLICE_X111Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[10]/C
                         clock pessimism              0.063    -0.543    
    SLICE_X111Y107       FDCE (Remov_fdce_C_CLR)     -0.069    -0.612    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.128ns (15.434%)  route 0.701ns (84.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.153     0.256    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[31]_1
    SLICE_X111Y107       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.828    -0.605    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/clk_out1
    SLICE_X111Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[3]/C
                         clock pessimism              0.063    -0.543    
    SLICE_X111Y107       FDCE (Remov_fdce_C_CLR)     -0.069    -0.612    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.128ns (13.791%)  route 0.800ns (86.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.252     0.355    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X110Y108       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.828    -0.605    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X110Y108       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[10]/C
                         clock pessimism              0.063    -0.543    
    SLICE_X110Y108       FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.128ns (13.791%)  route 0.800ns (86.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.252     0.355    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X110Y108       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.828    -0.605    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X110Y108       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[11]/C
                         clock pessimism              0.063    -0.543    
    SLICE_X110Y108       FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.128ns (13.791%)  route 0.800ns (86.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.252     0.355    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X110Y108       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.828    -0.605    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X110Y108       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[5]/C
                         clock pessimism              0.063    -0.543    
    SLICE_X110Y108       FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.128ns (13.791%)  route 0.800ns (86.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.252     0.355    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_ref_cur_st_reg[3]_0
    SLICE_X110Y108       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.828    -0.605    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/clk_out1
    SLICE_X110Y108       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[9]/C
                         clock pessimism              0.063    -0.543    
    SLICE_X110Y108       FDCE (Remov_fdce_C_CLR)     -0.050    -0.593    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.717%)  route 0.805ns (86.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.257     0.360    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[31]_1
    SLICE_X110Y110       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.827    -0.606    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/clk_out1
    SLICE_X110Y110       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[14]/C
                         clock pessimism              0.063    -0.544    
    SLICE_X110Y110       FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.717%)  route 0.805ns (86.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.257     0.360    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[31]_1
    SLICE_X110Y110       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.827    -0.606    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/clk_out1
    SLICE_X110Y110       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[5]/C
                         clock pessimism              0.063    -0.544    
    SLICE_X110Y110       FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.717%)  route 0.805ns (86.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.609    -0.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/clk_out1
    SLICE_X115Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y107       FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.548     0.075    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b
    SLICE_X115Y107       LUT1 (Prop_lut1_I0_O)        0.028     0.103 f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/FSM_sequential_reg_cur_st[1]_i_2/O
                         net (fo=5904, routed)        0.257     0.360    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_idpc_reg[31]_1
    SLICE_X110Y110       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.827    -0.606    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/clk_out1
    SLICE_X110Y110       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[6]/C
                         clock pessimism              0.063    -0.544    
    SLICE_X110Y110       FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/pcgen_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.953    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1744 Endpoints
Min Delay          1744 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.753ns  (logic 1.492ns (13.877%)  route 9.261ns (86.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.202    10.753    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]_0
    SLICE_X134Y102       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.753ns  (logic 1.492ns (13.877%)  route 9.261ns (86.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.202    10.753    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]_0
    SLICE_X134Y102       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.753ns  (logic 1.492ns (13.877%)  route 9.261ns (86.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.202    10.753    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[0]_0
    SLICE_X134Y102       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.753ns  (logic 1.492ns (13.877%)  route 9.261ns (86.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.202    10.753    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[0]_0
    SLICE_X134Y102       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.744ns  (logic 1.492ns (13.889%)  route 9.252ns (86.111%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.193    10.744    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg_2
    SLICE_X132Y101       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 1.492ns (13.976%)  route 9.185ns (86.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.126    10.677    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/op_reg[1]_0
    SLICE_X137Y107       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 1.492ns (13.976%)  route 9.185ns (86.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.126    10.677    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/op_reg[1]_0
    SLICE_X137Y107       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 1.492ns (13.976%)  route 9.185ns (86.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.126    10.677    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/op_reg[1]_0
    SLICE_X137Y107       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 1.492ns (13.976%)  route 9.185ns (86.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.126    10.677    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/op_reg[1]_0
    SLICE_X137Y107       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn_fpga
                            (input port)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.668ns  (logic 1.492ns (13.987%)  route 9.176ns (86.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  rstn_fpga (IN)
                         net (fo=0)                   0.000     0.000    rstn_fpga
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rstn_fpga_IBUF_inst/O
                         net (fo=6, routed)           2.059     3.508    u_soc/x_apb/x_timer1/timer_3/resetn
    SLICE_X52Y165        LUT1 (Prop_lut1_I0_O)        0.043     3.551 f  u_soc/x_apb/x_timer1/timer_3/x_pa_clkrst_top/x_pa_rst_top/sys_apb_rst_ff_1st_reg/i_/O
                         net (fo=1668, routed)        7.117    10.668    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/sync_ff_reg[0]
    SLICE_X134Y103       FDCE                                         f  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/dst_lvl_src_d_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_havereset_cdc/sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_havereset_cdc/sync2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.233%)  route 0.051ns (35.767%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y102       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_havereset_cdc/sync1_reg/C
    SLICE_X133Y102       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_havereset_cdc/sync1_reg/Q
                         net (fo=1, routed)           0.051     0.142    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_havereset_cdc/sync1_reg_n_0
    SLICE_X133Y102       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_havereset_cdc/sync2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.756%)  route 0.064ns (33.244%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y106       FDRE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[22]/C
    SLICE_X124Y106       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_chain/chain_shifter_reg[22]/Q
                         net (fo=2, routed)           0.064     0.164    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/Q[22]
    SLICE_X125Y106       LUT4 (Prop_lut4_I3_O)        0.028     0.192 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.192    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data[20]_i_1_n_0
    SLICE_X125Y106       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y103       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
    SLICE_X133Y103       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/Q
                         net (fo=1, routed)           0.106     0.197    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg_n_0_[0]
    SLICE_X133Y103       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y102       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/C
    SLICE_X133Y102       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]/Q
                         net (fo=1, routed)           0.106     0.197    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg_n_0_[0]
    SLICE_X133Y102       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/core_rdata_r_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.146ns (73.913%)  route 0.052ns (26.087%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y120       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/core_rdata_r_reg[30]/C
    SLICE_X130Y120       FDCE (Prop_fdce_C_Q)         0.118     0.118 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/core_rdata_r_reg[30]/Q
                         net (fo=1, routed)           0.052     0.170    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/data0_reg[31][30]
    SLICE_X131Y120       LUT4 (Prop_lut4_I3_O)        0.028     0.198 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/data0[30]_i_1/O
                         net (fo=1, routed)           0.000     0.198    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[31]_1[30]
    SLICE_X131Y120       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.699%)  route 0.105ns (51.301%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y104       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/C
    SLICE_X128Y104       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3_reg/Q
                         net (fo=2, routed)           0.105     0.205    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync3
    SLICE_X128Y105       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_sync4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_sync2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y121       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_sync1_reg/C
    SLICE_X133Y121       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_sync1_reg/Q
                         net (fo=1, routed)           0.107     0.207    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_sync1
    SLICE_X132Y121       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_sync2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/wdata_smp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/pwdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y107       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/wdata_smp_reg[0]/C
    SLICE_X127Y107       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/wdata_smp_reg[0]/Q
                         net (fo=1, routed)           0.081     0.181    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/pwdata_reg[31][0]
    SLICE_X126Y107       LUT2 (Prop_lut2_I1_O)        0.028     0.209 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/pwdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.209    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset_n_35
    SLICE_X126Y107       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/pwdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_sync4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_lvl_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y116       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_sync4_reg/C
    SLICE_X135Y116       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_sync4_reg/Q
                         net (fo=1, routed)           0.052     0.143    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_sync4
    SLICE_X135Y116       LUT4 (Prop_lut4_I1_O)        0.066     0.209 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_lvl_i_1/O
                         net (fo=1, routed)           0.000     0.209    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_lvl_i_1_n_0
    SLICE_X135Y116       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_wr_vld_cdc/src_lvl_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/src_pulse_2_lvl_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y103       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src_d_reg/C
    SLICE_X133Y103       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/dst_lvl_src_d_reg/Q
                         net (fo=1, routed)           0.052     0.143    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/dst_lvl_src_d
    SLICE_X133Y103       LUT4 (Prop_lut4_I2_O)        0.066     0.209 r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/src_pulse_2_lvl_i_1__0/O
                         net (fo=1, routed)           0.000     0.209    u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back_n_0
    SLICE_X133Y103       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_tdt_dmi_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/src_pulse_2_lvl_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_soc/x_apb/x_uart/x_uart_apb_reg/uart_lcr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uart_tx_fpga
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.006ns  (logic 3.577ns (39.720%)  route 5.429ns (60.280%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.273    -2.303    u_soc/x_apb/x_uart/x_uart_apb_reg/clk_out1
    SLICE_X42Y168        FDCE                                         r  u_soc/x_apb/x_uart/x_uart_apb_reg/uart_lcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y168        FDCE (Prop_fdce_C_Q)         0.259    -2.044 r  u_soc/x_apb/x_uart/x_uart_apb_reg/uart_lcr_reg[4]/Q
                         net (fo=7, routed)           0.558    -1.486    u_soc/x_apb/x_uart/x_uart_trans/uart_tx_fpga_OBUF_inst_i_1_0[4]
    SLICE_X37Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.443 r  u_soc/x_apb/x_uart/x_uart_trans/uart_tx_fpga_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.245    -1.199    u_soc/x_apb/x_uart/x_uart_trans/uart_tx_fpga_OBUF_inst_i_2_n_0
    SLICE_X37Y168        LUT5 (Prop_lut5_I4_O)        0.043    -1.156 r  u_soc/x_apb/x_uart/x_uart_trans/uart_tx_fpga_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.626     3.470    uart_tx_fpga_OBUF
    Y20                  OBUF (Prop_obuf_I_O)         3.232     6.702 r  uart_tx_fpga_OBUF_inst/O
                         net (fo=0)                   0.000     6.702    uart_tx_fpga
    Y20                                                               r  uart_tx_fpga (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpio_porta[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 3.529ns (53.983%)  route 3.008ns (46.017%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -2.301    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X44Y166        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDCE (Prop_fdce_C_Q)         0.204    -2.097 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[6]/Q
                         net (fo=3, routed)           3.008     0.910    gpio_porta_IOBUF[6]_inst/I
    W24                  OBUFT (Prop_obuft_I_O)       3.325     4.235 r  gpio_porta_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.235    gpio_porta[6]
    W24                                                               r  gpio_porta[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpio_porta[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.513ns  (logic 3.507ns (53.850%)  route 3.006ns (46.150%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -2.301    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X44Y166        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDCE (Prop_fdce_C_Q)         0.204    -2.097 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[4]/Q
                         net (fo=3, routed)           3.006     0.908    gpio_porta_IOBUF[4]_inst/I
    V20                  OBUFT (Prop_obuft_I_O)       3.303     4.212 r  gpio_porta_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.212    gpio_porta[4]
    V20                                                               r  gpio_porta[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpio_porta[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.475ns  (logic 3.528ns (54.484%)  route 2.947ns (45.516%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -2.301    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X44Y166        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDCE (Prop_fdce_C_Q)         0.204    -2.097 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[7]/Q
                         net (fo=3, routed)           2.947     0.850    gpio_porta_IOBUF[7]_inst/I
    W23                  OBUFT (Prop_obuft_I_O)       3.324     4.173 r  gpio_porta_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.173    gpio_porta[7]
    W23                                                               r  gpio_porta[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpio_porta[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 3.521ns (54.410%)  route 2.950ns (45.590%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -2.301    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X44Y166        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDCE (Prop_fdce_C_Q)         0.223    -2.078 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[3]/Q
                         net (fo=3, routed)           2.950     0.872    gpio_porta_IOBUF[3]_inst/I
    U29                  OBUFT (Prop_obuft_I_O)       3.298     4.169 r  gpio_porta_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.169    gpio_porta[3]
    U29                                                               r  gpio_porta[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpio_porta[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.470ns  (logic 3.441ns (53.184%)  route 3.029ns (46.816%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -2.301    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X44Y166        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDCE (Prop_fdce_C_Q)         0.223    -2.078 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[1]/Q
                         net (fo=3, routed)           3.029     0.950    gpio_porta_IOBUF[1]_inst/I
    V19                  OBUFT (Prop_obuft_I_O)       3.218     4.168 r  gpio_porta_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.168    gpio_porta[1]
    V19                                                               r  gpio_porta[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpio_porta[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 3.523ns (54.597%)  route 2.929ns (45.403%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -2.301    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X44Y166        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDCE (Prop_fdce_C_Q)         0.223    -2.078 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[2]/Q
                         net (fo=3, routed)           2.929     0.851    gpio_porta_IOBUF[2]_inst/I
    U30                  OBUFT (Prop_obuft_I_O)       3.300     4.151 r  gpio_porta_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.151    gpio_porta[2]
    U30                                                               r  gpio_porta[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpio_porta[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 3.550ns (55.580%)  route 2.837ns (44.420%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -2.301    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X44Y166        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDCE (Prop_fdce_C_Q)         0.204    -2.097 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[5]/Q
                         net (fo=3, routed)           2.837     0.740    gpio_porta_IOBUF[5]_inst/I
    V26                  OBUFT (Prop_obuft_I_O)       3.346     4.085 r  gpio_porta_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.085    gpio_porta[5]
    V26                                                               r  gpio_porta[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpio_porta[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.213ns  (logic 3.515ns (56.578%)  route 2.698ns (43.422%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -2.301    u_soc/x_apb/x_gpio/x_gpio_apbif/clk_out1
    SLICE_X44Y166        FDCE                                         r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDCE (Prop_fdce_C_Q)         0.223    -2.078 r  u_soc/x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_dr_reg[0]/Q
                         net (fo=3, routed)           2.698     0.619    gpio_porta_IOBUF[0]_inst/I
    T28                  OBUFT (Prop_obuft_I_O)       3.292     3.911 r  gpio_porta_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.911    gpio_porta[0]
    T28                                                               r  gpio_porta[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 0.299ns (12.736%)  route 2.049ns (87.264%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.735    -0.698    u_soc/x_apb/x_apb_bridge/clk_out1
    SLICE_X52Y167        FDCE                                         r  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y167        FDCE (Prop_fdce_C_Q)         0.133    -0.565 f  u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[2]/Q
                         net (fo=268, routed)         1.624     1.058    u_soc/x_apb/x_apb_bridge/Q[0]
    SLICE_X52Y173        LUT5 (Prop_lut5_I3_O)        0.081     1.139 f  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[3]_i_2/O
                         net (fo=5, routed)           0.300     1.439    u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[3]_i_2_n_0
    SLICE_X51Y173        LUT6 (Prop_lut6_I0_O)        0.085     1.524 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.126     1.649    u_soc/x_apb/x_pmu/D[0]
    SLICE_X51Y173        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.387ns  (logic 0.242ns (62.599%)  route 0.145ns (37.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.079    -1.803    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X52Y177        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y177        FDCE (Prop_fdce_C_Q)         0.206    -1.597 r  u_soc/x_apb/x_pmu/counter_reg[12]/Q
                         net (fo=3, routed)           0.145    -1.452    u_soc/x_apb/x_apb_bridge/counter_reg[12]
    SLICE_X53Y177        LUT3 (Prop_lut3_I1_O)        0.036    -1.416 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -1.416    u_soc/x_apb/x_pmu/D[12]
    SLICE_X53Y177        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.481ns  (logic 0.242ns (50.261%)  route 0.239ns (49.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.077    -1.805    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X52Y175        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y175        FDCE (Prop_fdce_C_Q)         0.206    -1.599 r  u_soc/x_apb/x_pmu/counter_reg[4]/Q
                         net (fo=3, routed)           0.239    -1.359    u_soc/x_apb/x_apb_bridge/counter_reg[4]
    SLICE_X51Y174        LUT3 (Prop_lut3_I1_O)        0.036    -1.323 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.323    u_soc/x_apb/x_pmu/D[4]
    SLICE_X51Y174        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.527ns  (logic 0.242ns (45.943%)  route 0.285ns (54.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.078    -1.804    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X52Y176        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y176        FDCE (Prop_fdce_C_Q)         0.206    -1.598 r  u_soc/x_apb/x_pmu/counter_reg[11]/Q
                         net (fo=3, routed)           0.285    -1.313    u_soc/x_apb/x_apb_bridge/counter_reg[11]
    SLICE_X53Y176        LUT3 (Prop_lut3_I1_O)        0.036    -1.277 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -1.277    u_soc/x_apb/x_pmu/D[11]
    SLICE_X53Y176        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/ctrl_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.551ns  (logic 0.242ns (43.917%)  route 0.309ns (56.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.077    -1.805    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X50Y173        FDCE                                         r  u_soc/x_apb/x_pmu/ctrl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y173        FDCE (Prop_fdce_C_Q)         0.206    -1.599 r  u_soc/x_apb/x_pmu/ctrl_reg_reg[0]/Q
                         net (fo=1, routed)           0.127    -1.472    u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[3][0]
    SLICE_X51Y173        LUT6 (Prop_lut6_I1_O)        0.036    -1.436 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.183    -1.254    u_soc/x_apb/x_pmu/D[0]
    SLICE_X51Y173        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/ctrl_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.622ns  (logic 0.242ns (38.906%)  route 0.380ns (61.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.077    -1.805    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X50Y173        FDCE                                         r  u_soc/x_apb/x_pmu/ctrl_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y173        FDCE (Prop_fdce_C_Q)         0.206    -1.599 r  u_soc/x_apb/x_pmu/ctrl_reg_reg[2]/Q
                         net (fo=1, routed)           0.198    -1.401    u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[3][2]
    SLICE_X51Y173        LUT6 (Prop_lut6_I1_O)        0.036    -1.365 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.182    -1.183    u_soc/x_apb/x_pmu/D[2]
    SLICE_X51Y173        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.624ns  (logic 0.250ns (40.078%)  route 0.374ns (59.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.080    -1.802    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X52Y178        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y178        FDCE (Prop_fdce_C_Q)         0.206    -1.596 r  u_soc/x_apb/x_pmu/counter_reg[17]/Q
                         net (fo=3, routed)           0.216    -1.380    u_soc/x_apb/x_apb_bridge/counter_reg[17]
    SLICE_X53Y178        LUT3 (Prop_lut3_I1_O)        0.044    -1.336 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.158    -1.178    u_soc/x_apb/x_pmu/D[17]
    SLICE_X53Y177        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.374ns  (logic 0.206ns (55.021%)  route 0.168ns (44.979%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.330    -1.552    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/clk_out1
    SLICE_X134Y119       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/src_lvl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y119       FDCE (Prop_fdce_C_Q)         0.206    -1.346 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.168    -1.177    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/src_lvl_reg_n_0
    SLICE_X135Y118       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.384ns  (logic 0.206ns (53.645%)  route 0.178ns (46.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.328    -1.554    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/clk_out1
    SLICE_X132Y120       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_lvl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y120       FDCE (Prop_fdce_C_Q)         0.206    -1.348 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.178    -1.170    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_lvl_reg_n_0
    SLICE_X133Y118       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/dst_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.391ns  (logic 0.206ns (52.660%)  route 0.185ns (47.340%))
  Logic Levels:           0  
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.324    -1.558    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/clk_out1
    SLICE_X134Y125       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/src_lvl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y125       FDCE (Prop_fdce_C_Q)         0.206    -1.352 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.185    -1.166    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/src_lvl_reg_n_0
    SLICE_X136Y125       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_wr_ready_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.637ns  (logic 0.242ns (38.018%)  route 0.395ns (61.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.079    -1.803    u_soc/x_apb/x_pmu/clk_out1
    SLICE_X52Y177        FDCE                                         r  u_soc/x_apb/x_pmu/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y177        FDCE (Prop_fdce_C_Q)         0.206    -1.597 r  u_soc/x_apb/x_pmu/counter_reg[14]/Q
                         net (fo=3, routed)           0.237    -1.360    u_soc/x_apb/x_apb_bridge/counter_reg[14]
    SLICE_X53Y177        LUT3 (Prop_lut3_I1_O)        0.036    -1.324 r  u_soc/x_apb/x_apb_bridge/pmu_apb_prdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.158    -1.166    u_soc/x_apb/x_pmu/D[14]
    SLICE_X53Y176        LDCE                                         r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.030ns (1.504%)  route 1.965ns (98.496%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AD12                                              0.000     2.500 f  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.970 f  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.523    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.493     0.030 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.007     1.037    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.067 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.958     2.025    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.083ns (2.247%)  route 3.611ns (97.753%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.606    -1.276    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          2529 Endpoints
Min Delay          2529 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.077ns  (logic 0.803ns (6.649%)  route 11.274ns (93.351%))
  Logic Levels:           12  (LDCE=1 LUT4=2 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y188        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
    SLICE_X52Y188        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/Q
                         net (fo=1, routed)           0.340     0.670    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[27]
    SLICE_X52Y189        LUT6 (Prop_lut6_I4_O)        0.043     0.713 r  u_soc/x_apb/x_apb_bridge/refill_data[27]_i_7/O
                         net (fo=1, routed)           0.328     1.041    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5_0
    SLICE_X49Y189        LUT6 (Prop_lut6_I2_O)        0.043     1.084 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6/O
                         net (fo=1, routed)           0.797     1.881    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6_n_0
    SLICE_X49Y171        LUT6 (Prop_lut6_I4_O)        0.043     1.924 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5/O
                         net (fo=1, routed)           1.128     3.052    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[27]
    SLICE_X52Y147        LUT5 (Prop_lut5_I0_O)        0.043     3.095 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[27]_i_3/O
                         net (fo=2, routed)           1.479     4.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[27]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.043     4.617 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4/O
                         net (fo=1, routed)           0.527     5.143    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4_n_0
    SLICE_X64Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.186 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_1/O
                         net (fo=2, routed)           2.392     7.579    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][27]
    SLICE_X64Y171        LUT5 (Prop_lut5_I0_O)        0.043     7.622 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[27]_i_2/O
                         net (fo=1, routed)           0.329     7.951    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_279
    SLICE_X64Y171        LUT6 (Prop_lut6_I0_O)        0.043     7.994 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[27]_i_1/O
                         net (fo=6, routed)           0.528     8.522    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[27]
    SLICE_X62Y167        LUT5 (Prop_lut5_I2_O)        0.043     8.565 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___311_i_2__0/O
                         net (fo=1, routed)           0.244     8.810    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___311_i_2__0_n_0
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.043     8.853 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___311_i_1__0/O
                         net (fo=10, routed)          2.988    11.841    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/lsu_idu_ex2_ffwd_data[3]
    SLICE_X60Y131        LUT4 (Prop_lut4_I0_O)        0.043    11.884 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/bju_ex2_src0[3]_i_1/O
                         net (fo=1, routed)           0.193    12.077    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[31]_2[3]
    SLICE_X60Y130        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.252    -1.630    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/clk_out1
    SLICE_X60Y130        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[3]/C

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.932ns  (logic 0.803ns (6.730%)  route 11.129ns (93.270%))
  Logic Levels:           12  (LDCE=1 LUT4=2 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y188        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
    SLICE_X52Y188        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/Q
                         net (fo=1, routed)           0.340     0.670    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[27]
    SLICE_X52Y189        LUT6 (Prop_lut6_I4_O)        0.043     0.713 r  u_soc/x_apb/x_apb_bridge/refill_data[27]_i_7/O
                         net (fo=1, routed)           0.328     1.041    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5_0
    SLICE_X49Y189        LUT6 (Prop_lut6_I2_O)        0.043     1.084 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6/O
                         net (fo=1, routed)           0.797     1.881    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6_n_0
    SLICE_X49Y171        LUT6 (Prop_lut6_I4_O)        0.043     1.924 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5/O
                         net (fo=1, routed)           1.128     3.052    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[27]
    SLICE_X52Y147        LUT5 (Prop_lut5_I0_O)        0.043     3.095 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[27]_i_3/O
                         net (fo=2, routed)           1.479     4.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[27]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.043     4.617 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4/O
                         net (fo=1, routed)           0.527     5.143    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4_n_0
    SLICE_X64Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.186 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_1/O
                         net (fo=2, routed)           2.392     7.579    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][27]
    SLICE_X64Y171        LUT5 (Prop_lut5_I0_O)        0.043     7.622 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[27]_i_2/O
                         net (fo=1, routed)           0.329     7.951    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_279
    SLICE_X64Y171        LUT6 (Prop_lut6_I0_O)        0.043     7.994 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[27]_i_1/O
                         net (fo=6, routed)           0.528     8.522    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[27]
    SLICE_X62Y167        LUT5 (Prop_lut5_I2_O)        0.043     8.565 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___311_i_2__0/O
                         net (fo=1, routed)           0.244     8.810    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___311_i_2__0_n_0
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.043     8.853 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___311_i_1__0/O
                         net (fo=10, routed)          2.847    11.700    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/lsu_idu_ex2_ffwd_data[3]
    SLICE_X60Y131        LUT4 (Prop_lut4_I0_O)        0.043    11.743 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/bju_ex2_src1[3]_i_1/O
                         net (fo=1, routed)           0.190    11.932    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[31]_1[3]
    SLICE_X60Y130        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.252    -1.630    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/clk_out1
    SLICE_X60Y130        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[3]/C

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.603ns  (logic 0.932ns (8.033%)  route 10.671ns (91.967%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y189        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/G
    SLICE_X52Y189        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/Q
                         net (fo=1, routed)           0.366     0.696    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[18]
    SLICE_X52Y189        LUT6 (Prop_lut6_I4_O)        0.043     0.739 r  u_soc/x_apb/x_apb_bridge/refill_data[18]_i_7/O
                         net (fo=1, routed)           0.519     1.258    u_soc/x_smem_ctrl/ram2/refill_data[18]_i_5_0
    SLICE_X44Y189        LUT6 (Prop_lut6_I2_O)        0.043     1.301 r  u_soc/x_smem_ctrl/ram2/refill_data[18]_i_6/O
                         net (fo=1, routed)           0.805     2.106    u_soc/x_smem_ctrl/ram2/refill_data[18]_i_6_n_0
    SLICE_X44Y171        LUT6 (Prop_lut6_I4_O)        0.043     2.149 r  u_soc/x_smem_ctrl/ram2/refill_data[18]_i_5/O
                         net (fo=1, routed)           0.992     3.141    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[18]
    SLICE_X44Y149        LUT5 (Prop_lut5_I0_O)        0.043     3.184 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[18]_i_3/O
                         net (fo=2, routed)           1.698     4.882    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[18]
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.043     4.925 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_4/O
                         net (fo=1, routed)           0.099     5.024    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_4_n_0
    SLICE_X51Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.067 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_1/O
                         net (fo=2, routed)           2.199     7.266    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][18]
    SLICE_X67Y171        LUT5 (Prop_lut5_I0_O)        0.043     7.309 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[18]_i_2/O
                         net (fo=1, routed)           0.271     7.580    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_270
    SLICE_X67Y172        LUT6 (Prop_lut6_I0_O)        0.043     7.623 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[18]_i_1/O
                         net (fo=6, routed)           0.384     8.007    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[18]
    SLICE_X65Y167        LUT4 (Prop_lut4_I2_O)        0.043     8.050 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_3/O
                         net (fo=1, routed)           0.232     8.282    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_3_n_0
    SLICE_X65Y167        LUT4 (Prop_lut4_I1_O)        0.043     8.325 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_1/O
                         net (fo=2, routed)           0.453     8.778    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_1_n_0
    SLICE_X65Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.821 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___326_i_1/O
                         net (fo=9, routed)           2.067    10.888    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[18]
    SLICE_X71Y139        LUT6 (Prop_lut6_I3_O)        0.043    10.931 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___326/O
                         net (fo=1, routed)           0.219    11.150    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/dp_ex1_src0_reg[18]_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I5_O)        0.043    11.193 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/dp_ex1_src0[18]_i_2/O
                         net (fo=1, routed)           0.367    11.560    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[18]_3
    SLICE_X70Y139        LUT5 (Prop_lut5_I0_O)        0.043    11.603 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0[18]_i_1/O
                         net (fo=1, routed)           0.000    11.603    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0[18]_i_1_n_0
    SLICE_X70Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.256    -1.626    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X70Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[18]/C

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.525ns  (logic 0.846ns (7.340%)  route 10.679ns (92.660%))
  Logic Levels:           13  (LDCE=1 LUT4=4 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y189        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/G
    SLICE_X52Y189        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/Q
                         net (fo=1, routed)           0.366     0.696    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[18]
    SLICE_X52Y189        LUT6 (Prop_lut6_I4_O)        0.043     0.739 r  u_soc/x_apb/x_apb_bridge/refill_data[18]_i_7/O
                         net (fo=1, routed)           0.519     1.258    u_soc/x_smem_ctrl/ram2/refill_data[18]_i_5_0
    SLICE_X44Y189        LUT6 (Prop_lut6_I2_O)        0.043     1.301 r  u_soc/x_smem_ctrl/ram2/refill_data[18]_i_6/O
                         net (fo=1, routed)           0.805     2.106    u_soc/x_smem_ctrl/ram2/refill_data[18]_i_6_n_0
    SLICE_X44Y171        LUT6 (Prop_lut6_I4_O)        0.043     2.149 r  u_soc/x_smem_ctrl/ram2/refill_data[18]_i_5/O
                         net (fo=1, routed)           0.992     3.141    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[18]
    SLICE_X44Y149        LUT5 (Prop_lut5_I0_O)        0.043     3.184 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[18]_i_3/O
                         net (fo=2, routed)           1.698     4.882    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[18]
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.043     4.925 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_4/O
                         net (fo=1, routed)           0.099     5.024    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_4_n_0
    SLICE_X51Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.067 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_1/O
                         net (fo=2, routed)           2.199     7.266    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][18]
    SLICE_X67Y171        LUT5 (Prop_lut5_I0_O)        0.043     7.309 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[18]_i_2/O
                         net (fo=1, routed)           0.271     7.580    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_270
    SLICE_X67Y172        LUT6 (Prop_lut6_I0_O)        0.043     7.623 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[18]_i_1/O
                         net (fo=6, routed)           0.384     8.007    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[18]
    SLICE_X65Y167        LUT4 (Prop_lut4_I2_O)        0.043     8.050 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_3/O
                         net (fo=1, routed)           0.232     8.282    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_3_n_0
    SLICE_X65Y167        LUT4 (Prop_lut4_I1_O)        0.043     8.325 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_1/O
                         net (fo=2, routed)           0.453     8.778    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_1_n_0
    SLICE_X65Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.821 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___326_i_1/O
                         net (fo=9, routed)           2.388    11.209    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/lsu_idu_ex2_ffwd_data[18]
    SLICE_X59Y134        LUT4 (Prop_lut4_I0_O)        0.043    11.252 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/bju_ex2_src1[18]_i_1/O
                         net (fo=1, routed)           0.273    11.525    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[31]_1[18]
    SLICE_X60Y134        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.255    -1.627    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/clk_out1
    SLICE_X60Y134        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src1_reg[18]/C

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.460ns  (logic 0.846ns (7.382%)  route 10.614ns (92.618%))
  Logic Levels:           13  (LDCE=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y188        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
    SLICE_X52Y188        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/Q
                         net (fo=1, routed)           0.340     0.670    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[27]
    SLICE_X52Y189        LUT6 (Prop_lut6_I4_O)        0.043     0.713 r  u_soc/x_apb/x_apb_bridge/refill_data[27]_i_7/O
                         net (fo=1, routed)           0.328     1.041    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5_0
    SLICE_X49Y189        LUT6 (Prop_lut6_I2_O)        0.043     1.084 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6/O
                         net (fo=1, routed)           0.797     1.881    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6_n_0
    SLICE_X49Y171        LUT6 (Prop_lut6_I4_O)        0.043     1.924 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5/O
                         net (fo=1, routed)           1.128     3.052    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[27]
    SLICE_X52Y147        LUT5 (Prop_lut5_I0_O)        0.043     3.095 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[27]_i_3/O
                         net (fo=2, routed)           1.479     4.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[27]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.043     4.617 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4/O
                         net (fo=1, routed)           0.527     5.143    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4_n_0
    SLICE_X64Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.186 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_1/O
                         net (fo=2, routed)           2.392     7.579    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][27]
    SLICE_X64Y171        LUT5 (Prop_lut5_I0_O)        0.043     7.622 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[27]_i_2/O
                         net (fo=1, routed)           0.329     7.951    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_279
    SLICE_X64Y171        LUT6 (Prop_lut6_I0_O)        0.043     7.994 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[27]_i_1/O
                         net (fo=6, routed)           0.528     8.522    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[27]
    SLICE_X62Y167        LUT5 (Prop_lut5_I2_O)        0.043     8.565 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___311_i_2__0/O
                         net (fo=1, routed)           0.244     8.810    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___311_i_2__0_n_0
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.043     8.853 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___311_i_1__0/O
                         net (fo=10, routed)          2.416    11.269    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[3]
    SLICE_X72Y139        LUT6 (Prop_lut6_I3_O)        0.043    11.312 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___311/O
                         net (fo=1, routed)           0.105    11.417    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/dp_ex1_src0_reg[3]_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I1_O)        0.043    11.460 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/dp_ex1_src0[3]_i_1/O
                         net (fo=1, routed)           0.000    11.460    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[4]_1[3]
    SLICE_X72Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.256    -1.626    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X72Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[3]/C

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 0.846ns (7.442%)  route 10.521ns (92.558%))
  Logic Levels:           13  (LDCE=1 LUT4=4 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y189        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/G
    SLICE_X52Y189        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[18]/Q
                         net (fo=1, routed)           0.366     0.696    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[18]
    SLICE_X52Y189        LUT6 (Prop_lut6_I4_O)        0.043     0.739 r  u_soc/x_apb/x_apb_bridge/refill_data[18]_i_7/O
                         net (fo=1, routed)           0.519     1.258    u_soc/x_smem_ctrl/ram2/refill_data[18]_i_5_0
    SLICE_X44Y189        LUT6 (Prop_lut6_I2_O)        0.043     1.301 r  u_soc/x_smem_ctrl/ram2/refill_data[18]_i_6/O
                         net (fo=1, routed)           0.805     2.106    u_soc/x_smem_ctrl/ram2/refill_data[18]_i_6_n_0
    SLICE_X44Y171        LUT6 (Prop_lut6_I4_O)        0.043     2.149 r  u_soc/x_smem_ctrl/ram2/refill_data[18]_i_5/O
                         net (fo=1, routed)           0.992     3.141    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[18]
    SLICE_X44Y149        LUT5 (Prop_lut5_I0_O)        0.043     3.184 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[18]_i_3/O
                         net (fo=2, routed)           1.698     4.882    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[18]
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.043     4.925 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_4/O
                         net (fo=1, routed)           0.099     5.024    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_4_n_0
    SLICE_X51Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.067 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[18]_i_1/O
                         net (fo=2, routed)           2.199     7.266    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][18]
    SLICE_X67Y171        LUT5 (Prop_lut5_I0_O)        0.043     7.309 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[18]_i_2/O
                         net (fo=1, routed)           0.271     7.580    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_270
    SLICE_X67Y172        LUT6 (Prop_lut6_I0_O)        0.043     7.623 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[18]_i_1/O
                         net (fo=6, routed)           0.384     8.007    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[18]
    SLICE_X65Y167        LUT4 (Prop_lut4_I2_O)        0.043     8.050 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_3/O
                         net (fo=1, routed)           0.232     8.282    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_3_n_0
    SLICE_X65Y167        LUT4 (Prop_lut4_I1_O)        0.043     8.325 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_1/O
                         net (fo=2, routed)           0.453     8.778    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[18]_i_1_n_0
    SLICE_X65Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.821 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___326_i_1/O
                         net (fo=9, routed)           2.504    11.325    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/lsu_idu_ex2_ffwd_data[18]
    SLICE_X60Y134        LUT4 (Prop_lut4_I0_O)        0.043    11.368 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/bju_ex2_src0[18]_i_1/O
                         net (fo=1, routed)           0.000    11.368    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[31]_2[18]
    SLICE_X60Y134        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.255    -1.627    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/clk_out1
    SLICE_X60Y134        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_bju/bju_ex2_src0_reg[18]/C

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.212ns  (logic 0.953ns (8.500%)  route 10.259ns (91.500%))
  Logic Levels:           14  (LDCE=1 LUT4=4 LUT5=4 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y188        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
    SLICE_X52Y188        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/Q
                         net (fo=1, routed)           0.340     0.670    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[27]
    SLICE_X52Y189        LUT6 (Prop_lut6_I4_O)        0.043     0.713 r  u_soc/x_apb/x_apb_bridge/refill_data[27]_i_7/O
                         net (fo=1, routed)           0.328     1.041    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5_0
    SLICE_X49Y189        LUT6 (Prop_lut6_I2_O)        0.043     1.084 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6/O
                         net (fo=1, routed)           0.797     1.881    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6_n_0
    SLICE_X49Y171        LUT6 (Prop_lut6_I4_O)        0.043     1.924 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5/O
                         net (fo=1, routed)           1.128     3.052    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[27]
    SLICE_X52Y147        LUT5 (Prop_lut5_I0_O)        0.043     3.095 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[27]_i_3/O
                         net (fo=2, routed)           1.479     4.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[27]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.043     4.617 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4/O
                         net (fo=1, routed)           0.527     5.143    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4_n_0
    SLICE_X64Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.186 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_1/O
                         net (fo=2, routed)           2.392     7.579    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][27]
    SLICE_X64Y171        LUT5 (Prop_lut5_I0_O)        0.043     7.622 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[27]_i_2/O
                         net (fo=1, routed)           0.329     7.951    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_279
    SLICE_X64Y171        LUT6 (Prop_lut6_I0_O)        0.043     7.994 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[27]_i_1/O
                         net (fo=6, routed)           0.545     8.539    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[27]
    SLICE_X63Y168        LUT4 (Prop_lut4_I0_O)        0.043     8.582 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[19]_i_3/O
                         net (fo=1, routed)           0.267     8.849    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[19]_i_3_n_0
    SLICE_X63Y166        LUT4 (Prop_lut4_I1_O)        0.043     8.892 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[19]_i_1/O
                         net (fo=2, routed)           0.456     9.348    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[19]_i_1_n_0
    SLICE_X63Y166        LUT5 (Prop_lut5_I0_O)        0.043     9.391 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___327_i_1/O
                         net (fo=9, routed)           1.671    11.062    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[19]
    SLICE_X96Y144        LUT4 (Prop_lut4_I2_O)        0.043    11.105 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___360/O
                         net (fo=1, routed)           0.000    11.105    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_src1_reg[19]
    SLICE_X96Y144        MUXF7 (Prop_muxf7_I0_O)      0.107    11.212 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_src1_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    11.212    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[31]_3[19]
    SLICE_X96Y144        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -1.607    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X96Y144        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[19]/C

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.204ns  (logic 0.932ns (8.319%)  route 10.272ns (91.681%))
  Logic Levels:           15  (LDCE=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y189        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[21]/G
    SLICE_X52Y189        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[21]/Q
                         net (fo=1, routed)           0.528     0.858    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[21]
    SLICE_X55Y190        LUT6 (Prop_lut6_I4_O)        0.043     0.901 r  u_soc/x_apb/x_apb_bridge/refill_data[21]_i_7/O
                         net (fo=1, routed)           0.644     1.546    u_soc/x_smem_ctrl/ram2/refill_data[21]_i_5_0
    SLICE_X41Y190        LUT6 (Prop_lut6_I2_O)        0.043     1.589 r  u_soc/x_smem_ctrl/ram2/refill_data[21]_i_6/O
                         net (fo=1, routed)           0.853     2.442    u_soc/x_smem_ctrl/ram2/refill_data[21]_i_6_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I4_O)        0.043     2.485 r  u_soc/x_smem_ctrl/ram2/refill_data[21]_i_5/O
                         net (fo=1, routed)           0.835     3.320    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[21]
    SLICE_X44Y149        LUT5 (Prop_lut5_I0_O)        0.043     3.363 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[21]_i_3/O
                         net (fo=2, routed)           1.280     4.643    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[21]
    SLICE_X46Y106        LUT4 (Prop_lut4_I0_O)        0.043     4.686 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[21]_i_4/O
                         net (fo=1, routed)           0.461     5.147    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[21]_i_4_n_0
    SLICE_X50Y106        LUT5 (Prop_lut5_I4_O)        0.043     5.190 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[21]_i_1/O
                         net (fo=2, routed)           1.838     7.028    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][21]
    SLICE_X61Y170        LUT5 (Prop_lut5_I0_O)        0.043     7.071 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[21]_i_2/O
                         net (fo=1, routed)           0.232     7.303    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_273
    SLICE_X61Y170        LUT6 (Prop_lut6_I0_O)        0.043     7.346 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[21]_i_1/O
                         net (fo=6, routed)           0.520     7.866    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[21]
    SLICE_X62Y168        LUT6 (Prop_lut6_I4_O)        0.043     7.909 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[21]_i_2/O
                         net (fo=1, routed)           0.329     8.237    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[21]_i_2_n_0
    SLICE_X61Y167        LUT4 (Prop_lut4_I0_O)        0.043     8.280 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[21]_i_1/O
                         net (fo=2, routed)           0.448     8.728    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[21]_i_1_n_0
    SLICE_X64Y166        LUT5 (Prop_lut5_I0_O)        0.043     8.771 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___329_i_1/O
                         net (fo=9, routed)           2.011    10.782    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[21]
    SLICE_X66Y139        LUT6 (Prop_lut6_I3_O)        0.043    10.825 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___329/O
                         net (fo=1, routed)           0.109    10.935    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/dp_ex1_src0_reg[21]
    SLICE_X66Y139        LUT6 (Prop_lut6_I5_O)        0.043    10.978 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/dp_ex1_src0[21]_i_2/O
                         net (fo=1, routed)           0.183    11.161    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[21]_1
    SLICE_X68Y139        LUT5 (Prop_lut5_I0_O)        0.043    11.204 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0[21]_i_1/O
                         net (fo=1, routed)           0.000    11.204    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0[21]_i_1_n_0
    SLICE_X68Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.256    -1.626    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X68Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[21]/C

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.198ns  (logic 0.932ns (8.323%)  route 10.266ns (91.677%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y188        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
    SLICE_X52Y188        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/Q
                         net (fo=1, routed)           0.340     0.670    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[27]
    SLICE_X52Y189        LUT6 (Prop_lut6_I4_O)        0.043     0.713 r  u_soc/x_apb/x_apb_bridge/refill_data[27]_i_7/O
                         net (fo=1, routed)           0.328     1.041    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5_0
    SLICE_X49Y189        LUT6 (Prop_lut6_I2_O)        0.043     1.084 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6/O
                         net (fo=1, routed)           0.797     1.881    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6_n_0
    SLICE_X49Y171        LUT6 (Prop_lut6_I4_O)        0.043     1.924 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5/O
                         net (fo=1, routed)           1.128     3.052    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[27]
    SLICE_X52Y147        LUT5 (Prop_lut5_I0_O)        0.043     3.095 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[27]_i_3/O
                         net (fo=2, routed)           1.479     4.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[27]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.043     4.617 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4/O
                         net (fo=1, routed)           0.527     5.143    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4_n_0
    SLICE_X64Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.186 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_1/O
                         net (fo=2, routed)           2.392     7.579    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][27]
    SLICE_X64Y171        LUT5 (Prop_lut5_I0_O)        0.043     7.622 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[27]_i_2/O
                         net (fo=1, routed)           0.329     7.951    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_279
    SLICE_X64Y171        LUT6 (Prop_lut6_I0_O)        0.043     7.994 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[27]_i_1/O
                         net (fo=6, routed)           0.545     8.539    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[27]
    SLICE_X63Y168        LUT4 (Prop_lut4_I0_O)        0.043     8.582 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[19]_i_3/O
                         net (fo=1, routed)           0.267     8.849    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[19]_i_3_n_0
    SLICE_X63Y166        LUT4 (Prop_lut4_I1_O)        0.043     8.892 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[19]_i_1/O
                         net (fo=2, routed)           0.456     9.348    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[19]_i_1_n_0
    SLICE_X63Y166        LUT5 (Prop_lut5_I0_O)        0.043     9.391 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___327_i_1/O
                         net (fo=9, routed)           1.241    10.632    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/lsu_idu_ex2_ffwd_data[19]
    SLICE_X64Y139        LUT6 (Prop_lut6_I3_O)        0.043    10.675 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___327/O
                         net (fo=1, routed)           0.107    10.782    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/dp_ex1_src0_reg[19]
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.043    10.825 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/dp_ex1_src0[19]_i_2/O
                         net (fo=1, routed)           0.330    11.155    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[19]_4
    SLICE_X67Y139        LUT5 (Prop_lut5_I0_O)        0.043    11.198 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0[19]_i_1/O
                         net (fo=1, routed)           0.000    11.198    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0[19]_i_1_n_0
    SLICE_X67Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.256    -1.626    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X67Y139        FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[19]/C

Slack:                    inf
  Source:                 u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.180ns  (logic 1.055ns (9.436%)  route 10.125ns (90.564%))
  Logic Levels:           14  (LDCE=1 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y188        LDCE                         0.000     0.000 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/G
    SLICE_X52Y188        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  u_soc/x_apb/x_pmu/pmu_apb_prdata_reg[27]/Q
                         net (fo=1, routed)           0.340     0.670    u_soc/x_apb/x_apb_bridge/refill_data[31]_i_8_4[27]
    SLICE_X52Y189        LUT6 (Prop_lut6_I4_O)        0.043     0.713 r  u_soc/x_apb/x_apb_bridge/refill_data[27]_i_7/O
                         net (fo=1, routed)           0.328     1.041    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5_0
    SLICE_X49Y189        LUT6 (Prop_lut6_I2_O)        0.043     1.084 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6/O
                         net (fo=1, routed)           0.797     1.881    u_soc/x_smem_ctrl/ram3/refill_data[27]_i_6_n_0
    SLICE_X49Y171        LUT6 (Prop_lut6_I4_O)        0.043     1.924 r  u_soc/x_smem_ctrl/ram3/refill_data[27]_i_5/O
                         net (fo=1, routed)           1.128     3.052    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/pad_biu_hrdata[27]
    SLICE_X52Y147        LUT5 (Prop_lut5_I0_O)        0.043     3.095 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/refill_data[27]_i_3/O
                         net (fo=2, routed)           1.479     4.574    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/pad_biu_hrdata_mux[27]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.043     4.617 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4/O
                         net (fo=1, routed)           0.527     5.143    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_4_n_0
    SLICE_X64Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.186 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/lfb_data[27]_i_1/O
                         net (fo=2, routed)           2.392     7.579    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data_reg[31][27]
    SLICE_X64Y171        LUT5 (Prop_lut5_I0_O)        0.043     7.622 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_data[27]_i_2/O
                         net (fo=1, routed)           0.329     7.951    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb_n_279
    SLICE_X64Y171        LUT6 (Prop_lut6_I0_O)        0.043     7.994 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_data[27]_i_1/O
                         net (fo=6, routed)           0.393     8.387    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/data[27]
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___319_i_3/O
                         net (fo=1, routed)           0.164     8.594    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___319_i_3_n_0
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.043     8.637 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___319_i_2/O
                         net (fo=1, routed)           0.522     9.159    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___319_i_2_n_0
    SLICE_X65Y165        LUT4 (Prop_lut4_I3_O)        0.051     9.210 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___319_i_1/O
                         net (fo=10, routed)          1.727    10.936    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/lsu_idu_ex2_ffwd_data[11]
    SLICE_X100Y141       LUT6 (Prop_lut6_I0_O)        0.136    11.072 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_src1[11]_i_2/O
                         net (fo=1, routed)           0.000    11.072    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/x_pa_idu_dp/p_2_in__1[11]
    SLICE_X100Y141       MUXF7 (Prop_muxf7_I1_O)      0.108    11.180 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/dp_ex1_src1_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    11.180    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[31]_3[11]
    SLICE_X100Y141       FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       1.275    -1.607    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/clk_out1
    SLICE_X100Y141       FDRE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.670%)  route 0.105ns (51.330%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync3_reg/C
    SLICE_X133Y118       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync3_reg/Q
                         net (fo=3, routed)           0.105     0.205    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/dst_sync3
    SLICE_X133Y120       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.853    -0.580    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/clk_out1
    SLICE_X133Y120       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_itr_done_cdc/src_sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.677%)  route 0.110ns (52.323%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y114       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[14]/C
    SLICE_X123Y114       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[14]/Q
                         net (fo=2, routed)           0.110     0.210    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[31]_0[14]
    SLICE_X124Y114       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.855    -0.578    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/clk_out1
    SLICE_X124Y114       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[14]/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.024%)  route 0.117ns (53.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y105       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/C
    SLICE_X128Y105       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.117     0.217    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/src_lvl_reg_n_0
    SLICE_X124Y105       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.860    -0.573    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/clk_out1
    SLICE_X124Y105       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_itr_vld_cdc/dst_sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_lvl_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/dst_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.057%)  route 0.104ns (46.943%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y121       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_lvl_reg/C
    SLICE_X132Y121       FDCE (Prop_fdce_C_Q)         0.118     0.118 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_lvl_reg/Q
                         net (fo=2, routed)           0.104     0.222    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/src_lvl
    SLICE_X132Y120       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/dst_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.853    -0.580    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/clk_out1
    SLICE_X132Y120       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_rtu_resume_req_cdc/dst_sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/src_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.829%)  route 0.110ns (48.171%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y118       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync3_reg/C
    SLICE_X134Y118       FDCE (Prop_fdce_C_Q)         0.118     0.118 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync3_reg/Q
                         net (fo=3, routed)           0.110     0.228    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/dst_sync3_0
    SLICE_X135Y119       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/src_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.854    -0.579    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/clk_out1
    SLICE_X135Y119       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_dtu_tdt_dm_retire_debug_expt_vld_cdc/src_sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_core_halt_req_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.263%)  route 0.117ns (49.737%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y115       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_core_halt_req_o_reg/C
    SLICE_X132Y115       FDCE (Prop_fdce_C_Q)         0.118     0.118 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/dm_core_halt_req_o_reg/Q
                         net (fo=2, routed)           0.117     0.235    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/tdt_dm_dtu_halt_req
    SLICE_X133Y115       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.858    -0.575    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/clk_out1
    SLICE_X133Y115       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/x_pa_tdt_dm_dtu_halt_req_cdc/sync1_reg/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.469%)  route 0.153ns (60.531%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y114       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[29]/C
    SLICE_X128Y114       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[29]/Q
                         net (fo=2, routed)           0.153     0.253    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[31]_0[29]
    SLICE_X124Y114       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.855    -0.578    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/clk_out1
    SLICE_X124Y114       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[29]/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.182%)  route 0.155ns (60.818%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y114       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[10]/C
    SLICE_X123Y114       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[10]/Q
                         net (fo=2, routed)           0.155     0.255    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[31]_0[10]
    SLICE_X120Y114       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.826    -0.607    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/clk_out1
    SLICE_X120Y114       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[10]/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.789%)  route 0.145ns (55.211%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y112       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[22]/C
    SLICE_X120Y112       FDCE (Prop_fdce_C_Q)         0.118     0.118 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/itr_reg[22]/Q
                         net (fo=2, routed)           0.145     0.263    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[31]_0[22]
    SLICE_X121Y114       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.826    -0.607    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/clk_out1
    SLICE_X121Y114       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/itr_reg_reg[22]/C

Slack:                    inf
  Source:                 u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.659%)  route 0.146ns (55.341%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y119       FDCE                         0.000     0.000 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[31]/C
    SLICE_X130Y119       FDCE (Prop_fdce_C_Q)         0.118     0.118 r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_tdt_top/x_tdt_dm_top/x_tdt_dm/data0_reg[31]/Q
                         net (fo=2, routed)           0.146     0.264    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[31]_0[31]
    SLICE_X131Y121       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13542, routed)       0.849    -0.584    u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/clk_out1
    SLICE_X131Y121       FDCE                                         r  u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_cdc/tdt_dm_wdata_reg[31]/C





