{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670014242001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670014242001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 15:50:41 2022 " "Processing started: Fri Dec 02 15:50:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670014242001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014242001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014242001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1670014242313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servomotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servomotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Servomotor-Servomotor " "Found design unit 1: Servomotor-Servomotor" {  } { { "Servomotor.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/Servomotor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Servomotor " "Found entity 1: Servomotor" {  } { { "Servomotor.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/Servomotor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/divisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/debounce.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/debounce.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/clk_div.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finalproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FinalProject-BEHAVIOR " "Found design unit 1: FinalProject-BEHAVIOR" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""} { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagramaestesi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diagramaestesi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DiagramaEsteSi " "Found entity 1: DiagramaEsteSi" {  } { { "DiagramaEsteSi.bdf" "" { Schematic "D:/Usuarios/1004191932/Desktop/FPLD/DiagramaEsteSi.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670014252703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670014252734 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Position FinalProject.vhd(36) " "VHDL Signal Declaration warning at FinalProject.vhd(36): used implicit default value for signal \"Position\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toShow FinalProject.vhd(95) " "VHDL Process Statement warning at FinalProject.vhd(95): signal \"toShow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Transistor1 FinalProject.vhd(98) " "VHDL Process Statement warning at FinalProject.vhd(98): signal \"Transistor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Transistor2 FinalProject.vhd(101) " "VHDL Process Statement warning at FinalProject.vhd(101): signal \"Transistor2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Transistor3 FinalProject.vhd(104) " "VHDL Process Statement warning at FinalProject.vhd(104): signal \"Transistor3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Transistor4 FinalProject.vhd(107) " "VHDL Process Statement warning at FinalProject.vhd(107): signal \"Transistor4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Transistor4 FinalProject.vhd(118) " "VHDL Process Statement warning at FinalProject.vhd(118): inferring latch(es) for signal or variable \"Transistor4\", which holds its previous value in one or more paths through the process" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Transistor3 FinalProject.vhd(118) " "VHDL Process Statement warning at FinalProject.vhd(118): inferring latch(es) for signal or variable \"Transistor3\", which holds its previous value in one or more paths through the process" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Transistor2 FinalProject.vhd(118) " "VHDL Process Statement warning at FinalProject.vhd(118): inferring latch(es) for signal or variable \"Transistor2\", which holds its previous value in one or more paths through the process" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Transistor1 FinalProject.vhd(118) " "VHDL Process Statement warning at FinalProject.vhd(118): inferring latch(es) for signal or variable \"Transistor1\", which holds its previous value in one or more paths through the process" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor1\[0\] FinalProject.vhd(118) " "Inferred latch for \"Transistor1\[0\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor1\[1\] FinalProject.vhd(118) " "Inferred latch for \"Transistor1\[1\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor1\[2\] FinalProject.vhd(118) " "Inferred latch for \"Transistor1\[2\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor1\[3\] FinalProject.vhd(118) " "Inferred latch for \"Transistor1\[3\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor1\[4\] FinalProject.vhd(118) " "Inferred latch for \"Transistor1\[4\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor1\[5\] FinalProject.vhd(118) " "Inferred latch for \"Transistor1\[5\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor1\[6\] FinalProject.vhd(118) " "Inferred latch for \"Transistor1\[6\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor2\[0\] FinalProject.vhd(118) " "Inferred latch for \"Transistor2\[0\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor2\[1\] FinalProject.vhd(118) " "Inferred latch for \"Transistor2\[1\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor2\[2\] FinalProject.vhd(118) " "Inferred latch for \"Transistor2\[2\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor2\[3\] FinalProject.vhd(118) " "Inferred latch for \"Transistor2\[3\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor2\[4\] FinalProject.vhd(118) " "Inferred latch for \"Transistor2\[4\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor2\[5\] FinalProject.vhd(118) " "Inferred latch for \"Transistor2\[5\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor2\[6\] FinalProject.vhd(118) " "Inferred latch for \"Transistor2\[6\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor3\[0\] FinalProject.vhd(118) " "Inferred latch for \"Transistor3\[0\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor3\[1\] FinalProject.vhd(118) " "Inferred latch for \"Transistor3\[1\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor3\[2\] FinalProject.vhd(118) " "Inferred latch for \"Transistor3\[2\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor3\[3\] FinalProject.vhd(118) " "Inferred latch for \"Transistor3\[3\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor3\[4\] FinalProject.vhd(118) " "Inferred latch for \"Transistor3\[4\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor3\[5\] FinalProject.vhd(118) " "Inferred latch for \"Transistor3\[5\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor3\[6\] FinalProject.vhd(118) " "Inferred latch for \"Transistor3\[6\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor4\[0\] FinalProject.vhd(118) " "Inferred latch for \"Transistor4\[0\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor4\[1\] FinalProject.vhd(118) " "Inferred latch for \"Transistor4\[1\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor4\[2\] FinalProject.vhd(118) " "Inferred latch for \"Transistor4\[2\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor4\[3\] FinalProject.vhd(118) " "Inferred latch for \"Transistor4\[3\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor4\[4\] FinalProject.vhd(118) " "Inferred latch for \"Transistor4\[4\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor4\[5\] FinalProject.vhd(118) " "Inferred latch for \"Transistor4\[5\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transistor4\[6\] FinalProject.vhd(118) " "Inferred latch for \"Transistor4\[6\]\" at FinalProject.vhd(118)" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014252750 "|FinalProject"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transistor2\[5\] Transistor2\[2\] " "Duplicate LATCH primitive \"Transistor2\[5\]\" merged with LATCH primitive \"Transistor2\[2\]\"" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670014253265 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Transistor1\[6\] Transistor1\[3\] " "Duplicate LATCH primitive \"Transistor1\[6\]\" merged with LATCH primitive \"Transistor1\[3\]\"" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 118 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670014253265 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670014253265 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Position GND " "Pin \"Position\" is stuck at GND" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670014253297 "|FinalProject|Position"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670014253297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670014253375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670014253922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670014253922 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r " "No output dependent on input pin \"r\"" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670014254015 "|FinalProject|r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Change " "No output dependent on input pin \"Change\"" {  } { { "FinalProject.vhd" "" { Text "D:/Usuarios/1004191932/Desktop/FPLD/FinalProject.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670014254015 "|FinalProject|Change"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670014254015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670014254015 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670014254015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670014254015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670014254015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670014254031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 15:50:54 2022 " "Processing ended: Fri Dec 02 15:50:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670014254031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670014254031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670014254031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670014254031 ""}
