{
    "CSynthesisReport": {
        "TargetClockPeriod": "5.00",
        "EstimatedClockPeriod": "4.141",
        "BestLatency": "1028",
        "WorstLatency": "1028",
        "IntervalMin": "1029",
        "IntervalMax": "1029",
        "BRAM_18K": "0",
        "DSP": "54",
        "FF": "2277",
        "LUT": "2649",
        "URAM": "0",
        "AvailableBRAM_18K": "5376",
        "AvailableDSP": "12288",
        "AvailableFF": "3456000",
        "AvailableLUT": "1728000",
        "AvailableURAM": "1280"
    }
}
