<html><head><meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
<!-- base href="http://www.vdlande.com/VHDL/seq_s_a.html" --><title>VHDL Reference Guide - Sequential Signal Assignment</title></head><body bgcolor="mintcream"><div style="border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;"><div style="border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;">This is Google's cache of <a href="http://www.vdlande.com/VHDL/seq_s_a.html" style="text-decoration: underline; color: rgb(0, 0, 204);">http://www.vdlande.com/VHDL/seq_s_a.html</a>. It is a snapshot of the page as it appeared on Sep 9, 2009 11:15:39 GMT. The <a href="http://www.vdlande.com/VHDL/seq_s_a.html" style="text-decoration: underline; color: rgb(0, 0, 204);">current page</a> could have changed in the meantime. <a href="http://www.google.com/intl/en/help/features_list.html#cached" style="text-decoration: underline; color: rgb(0, 0, 204);">Learn more</a><br><br><div style="float: right;"><a href="http://74.125.155.132/search?q=cache:zKpMMDcuUIEJ:www.vdlande.com/VHDL/seq_s_a.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1" style="text-decoration: underline; color: rgb(0, 0, 204);">Text-only version</a></div>
<div>These search terms are highlighted: <span style="background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style="font-weight: bold;">reference</span>&nbsp;<span style="font-weight: bold;">guide</span>&nbsp;<span style="font-weight: bold;">vdlande</span>&nbsp;&nbsp;</div></div></div><div style="position: relative;">





<div align="center">
<table border="0" cellpadding="5">
<caption><b>Sequential Signal Assignment</b></caption>
<tbody><tr><td colspan="3"><hr></td></tr>
<tr>
<td bgcolor="lightcyan">Sequential statement</td>
<td>---- used in ----&gt;</td>
<td bgcolor="lightgreen">Process<br>Procedure</td>
</tr>
</tbody></table>

<p><table border="0">
<tbody><tr><td><hr width="150"></td><td>Syntax</td><td><hr width="150"></td></tr>
</tbody></table></p><p>
</p></div>

<div align="center">
<table border="1" cellpadding="5" width="40%">
<tbody><tr>
<td><pre>signal_name &lt;= expression;</pre></td>
</tr>
</tbody></table><p>
</p></div>

<div align="center">
<table border="1" cellpadding="5" width="40%">
<tbody><tr>
<td><pre>signal_name &lt;= expression after delay;</pre></td>
</tr>
</tbody></table><p>
</p></div>


<div align="center">
See LRM section 8.3

<p><table align="center" border="0">
<tbody><tr><td><hr width="150"></td><td>Rules and Examples</td><td><hr width="150"></td></tr>
</tbody></table></p><p>
</p></div>

<div align="center">
<table border="1" cellpadding="5" width="100%">
<tbody><tr>
<td colspan="2">A sequential signal assignment takes effect only when the process
suspends. If there is more than one assignment to the same signal before
suspension, the last one executed takes effect:
</td>
</tr>
<tr>
<td valign="top"><pre>process (A, B, SEL)
begin
  Z &lt;= B;
  if SEL='1' then
    Z &lt;= A;
  end if;
end process;</pre></td>
<td>An equivalent process:
<pre>process (A, B, SEL)
begin
  if SEL='1' then
    Z &lt;= A;
  else
    Z &lt;= B;
  end if;
end process;</pre></td>
</tr>
</tbody></table><p>
</p></div>

<div align="center">
<table border="1" cellpadding="5" width="90%">
<tbody><tr>
<td>If a signal which has assignments to it within a process is also in
the sensitivity list, it may cause the process to be reactivated:
<pre>architecture EX1 of V is
  signal A,B,M,N,Y,Z : integer;
begin
  process (A, B, M, N) 
  begin
    M &lt;= A;
    N &lt;= B;
    Z &lt;= M + N;
    M &lt;= 2*A;
    Y &lt;= M + N;
  end process;
end EX1;</pre>
In this architecture, the signals Y and Z will both get the same value
(2*A + B) because even though two assignments to the signal M are
executed, the first will always be superceded by the second</td>
</tr>
</tbody></table><p>
</p></div>

<div align="center">
<table border="1" cellpadding="5" width="75%">
<tbody><tr>
<td colspan="2">A sequential signal assignment may have a delay:
<pre>process (A,B)
begin
  SUM   &lt;= A xor B after 1.7 ns;
  CARRY &lt;= A and B after 1.2 ns;
end process;
</pre></td>
</tr>
<tr>
<td valign="top">The rules about what happpens when a delayed signal assignment is
subsequently overridden are complex: see the LRM section 8.3.1 or "A
<b style="color: black; background-color: rgb(255, 255, 102);">VHDL</b> Primer" by Jayaram Bhasker, section 4.14</td>
<td valign="top">A delayed sequential signal assignment does <b>not</b> suspend the
process or procedure for the time specified. The assignment is
<b>scheduled</b> to occur after the specified time, and any further
sequential statements are executed immediately</td>
</tr>
</tbody></table><p>
</p></div>

<div align="center">
<p><table align="center" border="0">
<tbody><tr><td><hr width="150"></td><td>Synthesis Issues</td><td><hr width="150"></td></tr>
</tbody></table></p><p>
</p></div>

<div align="center">
<table border="0" cellpadding="5" width="70%">
<tbody><tr>
<td>Sequential signal assignments are generally synthesisable, providing
they use types and operators acceptable to the synthesis tool. Delays
are usually ignored.
<p>
All signals with assignments to them within a "clocked process" will
become the outputs of registers in the synthesised design.
</p><p>
Signals driven by a "combinational process" will be inferred as the
outputs of combinational logic <b>but</b> a signal which is assigned
only under certain conditions may infer a latch. Assignment to 'Z' will
normally generate tri-state drivers. assignment to 'X' may not be
supported.
</p></td>
</tr>
</tbody></table><p>
</p></div>



<div align="center">
<p><table border="0">
<tbody><tr><td><hr width="150"></td><td>Whats New in '93</td><td><hr width="150"></td></tr>
</tbody></table></p><p>

In <b style="color: black; background-color: rgb(255, 255, 102);">VHDL</b>-93, any signal assignment statement may have an optional label:
</p><pre>label: signal_name &lt;= expression;</pre>
A delayed signal assignment with inertial delay may be explicitly
preceded by the keyword <b>inertial</b>. It may also have a <b>reject
time</b> specified. This is the minimum "pulse width" to be propagated,
if different from the inertial delay:
<pre>output &lt;= <b>reject</b> 2 ns <b>inertial</b> input <b>after</b> 10 ns;</pre>

</div>

<hr width="80%">
</div></body></html>