GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\Radar_VHDL\gowin\test_dot\src\main.v'
Compiling module 'main'("F:\Radar_VHDL\gowin\test_dot\src\main.v":8)
Compiling module 'trigger_cnt'("F:\Radar_VHDL\gowin\test_dot\src\main.v":65)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("F:\Radar_VHDL\gowin\test_dot\src\main.v":83)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("F:\Radar_VHDL\gowin\test_dot\src\main.v":94)
Compiling module 'echo_cnt'("F:\Radar_VHDL\gowin\test_dot\src\main.v":107)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 18("F:\Radar_VHDL\gowin\test_dot\src\main.v":129)
Compiling module 'distance_cal'("F:\Radar_VHDL\gowin\test_dot\src\main.v":149)
WARN  (EX3791) : Expression size 51 truncated to fit in target size 7("F:\Radar_VHDL\gowin\test_dot\src\main.v":163)
Compiling module 'display'("F:\Radar_VHDL\gowin\test_dot\src\main.v":29)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 4("F:\Radar_VHDL\gowin\test_dot\src\main.v":40)
Compiling module 'servo'("F:\Radar_VHDL\gowin\test_dot\src\main.v":168)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("F:\Radar_VHDL\gowin\test_dot\src\main.v":178)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("F:\Radar_VHDL\gowin\test_dot\src\main.v":190)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\Radar_VHDL\gowin\test_dot\src\main.v":196)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("F:\Radar_VHDL\gowin\test_dot\src\main.v":206)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 20("F:\Radar_VHDL\gowin\test_dot\src\main.v":212)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("F:\Radar_VHDL\gowin\test_dot\src\main.v":224)
NOTE  (EX0101) : Current top module is "main"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\Radar_VHDL\gowin\test_dot\impl\gwsynthesis\test_dot.vg" completed
[100%] Generate report file "F:\Radar_VHDL\gowin\test_dot\impl\gwsynthesis\test_dot_syn.rpt.html" completed
GowinSynthesis finish
