(footprint "79LXX" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>VOLTAGE REGULATOR</b>")
  (fp_text reference "REF**" (at 3.175 -0.635) (layer "F.SilkS")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp d29c6d83-1416-4104-acfe-d92b6902d785)
  )
  (fp_text value ">VALUE" (at 3.175 1.27) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp dabaf276-ef36-47ae-9e38-a4084dd0f68a)
  )
  (fp_text user "O" (at 0.635 0.635) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 5202eafd-185b-4ed0-9cc7-e52ea8d1cbd6)
  )
  (fp_text user "+" (at -1.778 0.635) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp a817c3c8-51e1-4110-a8c3-1a470546bedd)
  )
  (fp_text user "I" (at -0.635 -0.889) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp f827e4af-4c2d-40bb-8a5e-1991c57d1078)
  )
  (fp_line (start -2.095 1.651) (end 2.095 1.651) (layer "F.SilkS") (width 0.1524) (tstamp 05fd785c-73f7-4f11-9287-c5997a08802b))
  (fp_line (start -2.655 0.254) (end -2.254 0.254) (layer "F.SilkS") (width 0.1524) (tstamp 935c8e26-37b1-43c8-8b67-3cd94d346055))
  (fp_line (start 2.254 0.254) (end 2.655 0.254) (layer "F.SilkS") (width 0.1524) (tstamp e02938d0-8870-4ab7-bcaf-5dcaac40b5c4))
  (fp_arc (start 0.7868 -2.5484) (mid 2.54677 -0.793202) (end 2.095 1.650999) (layer "F.SilkS") (width 0.1524) (tstamp 08b07e80-4076-4c00-a9b6-7a859a65e78e))
  (fp_arc (start -2.0946 1.651) (mid -2.54634 -0.793276) (end -0.786301 -2.548501) (layer "F.SilkS") (width 0.1524) (tstamp 307d37bf-9069-4b47-ad1a-18806bef39ce))
  (fp_arc (start -0.7863 -2.5485) (mid 0 -2.667043) (end 0.7863 -2.5485) (layer "F.Fab") (width 0.1524) (tstamp 93d679e4-6a64-45ea-bd9e-3e0504a49444))
  (pad "GND" thru_hole roundrect (at -1.27 0) (size 1.3208 1.3208) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 0dabc42d-7902-4a92-840b-62292a1f582d))
  (pad "IN" thru_hole roundrect (at 0 -1.905) (size 1.3208 1.3208) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp df0f0a5c-d25c-4f95-9a26-fd0e56e55307))
  (pad "OUT" thru_hole roundrect (at 1.27 0) (size 1.3208 1.3208) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp d03b68b3-a979-4539-adc7-51abb10dde2e))
)
