INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Administrator/lab4/lab4.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lab6/lab6.srcs/sources_1/imports/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Administrator/lab4/lab4.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lab6/lab6.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/lab3_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lab6/lab6.srcs/sources_1/imports/sources_1/imports/Administrator/lab4/lab4.srcs/sources_1/new/sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lab6/lab6.srcs/sim_1/imports/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
