Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct  7 11:58:43 2023
| Host         : yrraadi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Stopwatch_control_sets_placed.rpt
| Design       : Stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              59 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------+-------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |         Enable Signal         |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-------------------------------+-------------------------------------+------------------+----------------+--------------+
|  dividerB/slowCtr_reg[5]_LDC_i_1_n_0 |                               | dividerB/slowCtr_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  dividerA/inst/clk_out1              |                               | dividerB/slowCtr_reg[5]_LDC_i_2_n_0 |                1 |              3 |         3.00 |
|  dividerA/inst/clk_out1              | dividerB/slowCtr[5]_P_i_1_n_0 | dividerB/slowCtr_reg[5]_LDC_i_1_n_0 |                2 |              3 |         1.50 |
|  dividerB/CLK                        | myCounterCS/q[3]_i_1__4_n_0   | btnC_IBUF                           |                2 |              4 |         2.00 |
|  dividerB/CLK                        | myCounterDS/q[3]_i_1_n_0      | btnC_IBUF                           |                1 |              4 |         4.00 |
|  dividerB/CLK                        | myCounterS/q[3]_i_1__3_n_0    | btnC_IBUF                           |                2 |              4 |         2.00 |
|  dividerB/CLK                        | myCounterTM/q[3]_i_1__2_n_0   | btnC_IBUF                           |                1 |              4 |         4.00 |
|  dividerB/CLK                        | myCounterTS/q[3]_i_1__1_n_0   | btnC_IBUF                           |                2 |              4 |         2.00 |
|  dividerB/CLK                        | myCounterTS/E[0]              | btnC_IBUF                           |                1 |              4 |         4.00 |
|  dividerA/inst/clk_out1              |                               | btnC_IBUF                           |                2 |              4 |         2.00 |
|  dividerA/inst/clk_out1              |                               |                                     |                4 |             13 |         3.25 |
|  dividerA/inst/clk_out1              | dividerB/counter[31]_i_1_n_0  | btnC_IBUF                           |               12 |             32 |         2.67 |
+--------------------------------------+-------------------------------+-------------------------------------+------------------+----------------+--------------+


