Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 19 09:55:26 2022
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.948        0.000                      0                 5098        0.021        0.000                      0                 5098        9.020        0.000                       0                  2768  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.948        0.000                      0                 5098        0.021        0.000                      0                 5098        9.020        0.000                       0                  2768  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.948ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 4.794ns (52.269%)  route 4.378ns (47.731%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.683     2.977    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[5]
                         net (fo=8, routed)           1.957     7.389    design_1_i/nnlayer_0/inst/output_V_U/DOADO[5]
    SLICE_X36Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.909 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/nnlayer_0/inst/output_V_U/dout_i_22_n_13
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.232 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_20/O[1]
                         net (fo=2, routed)           0.709     8.941    design_1_i/nnlayer_0/inst/output_V_U/x_V_fu_485_p2[9]
    SLICE_X37Y78         LUT1 (Prop_lut1_I0_O)        0.306     9.247 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_38/O
                         net (fo=1, routed)           0.000     9.247    design_1_i/nnlayer_0/inst/output_V_U/dout_i_38_n_13
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.779 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.779    design_1_i/nnlayer_0/inst/output_V_U/dout_i_19_n_13
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.113 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_18/O[1]
                         net (fo=1, routed)           0.995    11.108    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/sub_ln712_fu_498_p2[2]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.325    11.433 r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout_i_2/O
                         net (fo=2, routed)           0.716    12.149    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout_i_2_n_13
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.557    22.736    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout/CLK
                         clock pessimism              0.229    22.966    
                         clock uncertainty           -0.302    22.663    
    DSP48_X2Y31          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.566    22.097    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout
  -------------------------------------------------------------------
                         required time                         22.097    
                         arrival time                         -12.149    
  -------------------------------------------------------------------
                         slack                                  9.948    

Slack (MET) :             9.977ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 4.543ns (49.799%)  route 4.580ns (50.201%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.683     2.977    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[5]
                         net (fo=8, routed)           1.957     7.389    design_1_i/nnlayer_0/inst/output_V_U/DOADO[5]
    SLICE_X36Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.909 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/nnlayer_0/inst/output_V_U/dout_i_22_n_13
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.232 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_20/O[1]
                         net (fo=2, routed)           0.709     8.941    design_1_i/nnlayer_0/inst/output_V_U/x_V_fu_485_p2[9]
    SLICE_X37Y78         LUT1 (Prop_lut1_I0_O)        0.306     9.247 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_38/O
                         net (fo=1, routed)           0.000     9.247    design_1_i/nnlayer_0/inst/output_V_U/dout_i_38_n_13
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.853 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_19/O[3]
                         net (fo=1, routed)           1.079    10.933    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/sub_ln712_fu_498_p2[0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.334    11.267 r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout_i_4/O
                         net (fo=2, routed)           0.834    12.100    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout_i_4_n_13
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.557    22.736    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout/CLK
                         clock pessimism              0.229    22.966    
                         clock uncertainty           -0.302    22.663    
    DSP48_X2Y31          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.586    22.077    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  9.977    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout__0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 4.794ns (52.785%)  route 4.288ns (47.215%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.738 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.683     2.977    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[5]
                         net (fo=8, routed)           1.957     7.389    design_1_i/nnlayer_0/inst/output_V_U/DOADO[5]
    SLICE_X36Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.909 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/nnlayer_0/inst/output_V_U/dout_i_22_n_13
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.232 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_20/O[1]
                         net (fo=2, routed)           0.709     8.941    design_1_i/nnlayer_0/inst/output_V_U/x_V_fu_485_p2[9]
    SLICE_X37Y78         LUT1 (Prop_lut1_I0_O)        0.306     9.247 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_38/O
                         net (fo=1, routed)           0.000     9.247    design_1_i/nnlayer_0/inst/output_V_U/dout_i_38_n_13
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.779 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.779    design_1_i/nnlayer_0/inst/output_V_U/dout_i_19_n_13
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.113 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_18/O[1]
                         net (fo=1, routed)           0.995    11.108    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/sub_ln712_fu_498_p2[2]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.325    11.433 r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout_i_2/O
                         net (fo=2, routed)           0.627    12.060    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout_i_2_n_13
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout__0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.559    22.738    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout__0/CLK
                         clock pessimism              0.229    22.968    
                         clock uncertainty           -0.302    22.665    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.566    22.099    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout__0
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.131ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 3.133ns (32.870%)  route 6.399ns (67.130%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 22.649 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.651     2.945    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X47Y95         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/Q
                         net (fo=189, routed)         3.120     6.521    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep_n_13
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.645 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.645    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3_n_13
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.195 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_n_13
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.309    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0_n_13
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.423    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1_n_13
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.537 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.537    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2_n_13
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.651 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.651    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3_n_13
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4_n_13
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5_n_13
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.993    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6_n_13
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.107    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7_n_13
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8_n_13
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9_n_13
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.449 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10_n_13
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.563    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11_n_13
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.677 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__12/CO[3]
                         net (fo=2, routed)           0.000     8.677    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_2_out[0]
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.899 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__13/O[0]
                         net (fo=55, routed)          3.279    12.178    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_0_in
    SLICE_X49Y83         LUT5 (Prop_lut5_I3_O)        0.299    12.477 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[0]_i_1_n_13
    SLICE_X49Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.470    22.649    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X49Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[0]/C
                         clock pessimism              0.229    22.878    
                         clock uncertainty           -0.302    22.576    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.032    22.608    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         22.608    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                 10.131    

Slack (MET) :             10.158ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 3.163ns (33.129%)  route 6.385ns (66.871%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 22.649 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.651     2.945    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X47Y95         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/Q
                         net (fo=189, routed)         3.120     6.521    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep_n_13
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.645 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.645    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3_n_13
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.195 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_n_13
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.309    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0_n_13
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.423    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1_n_13
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.537 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.537    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2_n_13
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.651 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.651    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3_n_13
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4_n_13
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5_n_13
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.993    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6_n_13
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.107    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7_n_13
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8_n_13
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9_n_13
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.449 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10_n_13
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.563    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11_n_13
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.677 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__12/CO[3]
                         net (fo=2, routed)           0.000     8.677    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_2_out[0]
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.899 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__13/O[0]
                         net (fo=55, routed)          3.265    12.164    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_0_in
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.329    12.493 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000    12.493    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[1]_i_1_n_13
    SLICE_X49Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.470    22.649    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X49Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[1]/C
                         clock pessimism              0.229    22.878    
                         clock uncertainty           -0.302    22.576    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.075    22.651    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                 10.158    

Slack (MET) :             10.161ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 3.161ns (33.118%)  route 6.384ns (66.882%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 22.649 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.651     2.945    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X47Y95         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/Q
                         net (fo=189, routed)         3.120     6.521    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep_n_13
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.645 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.645    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3_n_13
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.195 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_n_13
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.309    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0_n_13
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.423    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1_n_13
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.537 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.537    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2_n_13
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.651 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.651    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3_n_13
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4_n_13
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5_n_13
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.993    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6_n_13
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.107    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7_n_13
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8_n_13
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9_n_13
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.449 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10_n_13
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.563    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11_n_13
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.677 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__12/CO[3]
                         net (fo=2, routed)           0.000     8.677    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_2_out[0]
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.899 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__13/O[0]
                         net (fo=55, routed)          3.264    12.163    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_0_in
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.327    12.490 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000    12.490    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[2]_i_1_n_13
    SLICE_X49Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.470    22.649    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X49Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[2]/C
                         clock pessimism              0.229    22.878    
                         clock uncertainty           -0.302    22.576    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.075    22.651    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                 10.161    

Slack (MET) :             10.188ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 4.543ns (50.967%)  route 4.371ns (49.033%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.738 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.683     2.977    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[5]
                         net (fo=8, routed)           1.957     7.389    design_1_i/nnlayer_0/inst/output_V_U/DOADO[5]
    SLICE_X36Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.909 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/nnlayer_0/inst/output_V_U/dout_i_22_n_13
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.232 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_20/O[1]
                         net (fo=2, routed)           0.709     8.941    design_1_i/nnlayer_0/inst/output_V_U/x_V_fu_485_p2[9]
    SLICE_X37Y78         LUT1 (Prop_lut1_I0_O)        0.306     9.247 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_38/O
                         net (fo=1, routed)           0.000     9.247    design_1_i/nnlayer_0/inst/output_V_U/dout_i_38_n_13
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.853 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_19/O[3]
                         net (fo=1, routed)           1.079    10.933    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/sub_ln712_fu_498_p2[0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.334    11.267 r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout_i_4/O
                         net (fo=2, routed)           0.625    11.891    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout_i_4_n_13
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.559    22.738    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout__0/CLK
                         clock pessimism              0.229    22.968    
                         clock uncertainty           -0.302    22.665    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.586    22.079    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout__0
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 10.188    

Slack (MET) :             10.259ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 4.427ns (49.982%)  route 4.430ns (50.018%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.683     2.977    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[11]
                         net (fo=8, routed)           2.226     7.657    design_1_i/nnlayer_0/inst/output_V_U/DOADO[11]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.781 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_39/O
                         net (fo=1, routed)           0.000     7.781    design_1_i/nnlayer_0/inst/output_V_U/dout_i_39_n_13
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.157 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.157    design_1_i/nnlayer_0/inst/output_V_U/dout_i_20_n_13
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.480 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/O[1]
                         net (fo=2, routed)           0.817     9.298    design_1_i/nnlayer_0/inst/x_V_fu_485_p2__0[13]
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.306     9.604 r  design_1_i/nnlayer_0/inst/dout_i_34/O
                         net (fo=1, routed)           0.000     9.604    design_1_i/nnlayer_0/inst/output_V_U/dout__0[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.151 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_18/O[2]
                         net (fo=2, routed)           0.420    10.570    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/sub_ln712_fu_498_p2[3]
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.297    10.867 r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout_i_1/O
                         net (fo=14, routed)          0.967    11.835    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/p_0_in
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.557    22.736    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout/CLK
                         clock pessimism              0.229    22.966    
                         clock uncertainty           -0.302    22.663    
    DSP48_X2Y31          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.570    22.093    design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U26/dout
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                 10.259    

Slack (MET) :             10.299ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 3.163ns (33.622%)  route 6.244ns (66.378%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.651     2.945    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X47Y95         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/Q
                         net (fo=189, routed)         3.120     6.521    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep_n_13
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.645 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.645    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3_n_13
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.195 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_n_13
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.309    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0_n_13
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.423    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1_n_13
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.537 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.537    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2_n_13
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.651 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.651    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3_n_13
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4_n_13
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5_n_13
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.993    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6_n_13
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.107    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7_n_13
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8_n_13
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9_n_13
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.449 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10_n_13
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.563    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11_n_13
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.677 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__12/CO[3]
                         net (fo=2, routed)           0.000     8.677    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_2_out[0]
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.899 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__13/O[0]
                         net (fo=55, routed)          3.125    12.023    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_0_in
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.329    12.352 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000    12.352    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[5]_i_1_n_13
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.471    22.650    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[5]/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X49Y84         FDRE (Setup_fdre_C_D)        0.075    22.652    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         22.652    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                 10.299    

Slack (MET) :             10.326ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 3.159ns (33.680%)  route 6.221ns (66.320%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 22.649 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.651     2.945    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X47Y95         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep/Q
                         net (fo=189, routed)         3.120     6.521    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]_rep_n_13
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.645 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.645    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_i_3_n_13
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.195 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry_n_13
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.309    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__0_n_13
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.423    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__1_n_13
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.537 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.537    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__2_n_13
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.651 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.651    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__3_n_13
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__4_n_13
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.879    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__5_n_13
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.993    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__6_n_13
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.107    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__7_n_13
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__8_n_13
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.335    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__9_n_13
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.449 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__10_n_13
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     8.563    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__11_n_13
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.677 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__12/CO[3]
                         net (fo=2, routed)           0.000     8.677    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_2_out[0]
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.899 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/cal_tmp_carry__13/O[0]
                         net (fo=55, routed)          3.101    12.000    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/p_0_in
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.325    12.325 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000    12.325    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp[3]_i_1_n_13
    SLICE_X49Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.470    22.649    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X49Y83         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[3]/C
                         clock pessimism              0.229    22.878    
                         clock uncertainty           -0.302    22.576    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.075    22.651    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                 10.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].divisor_tmp_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].divisor_tmp_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.380%)  route 0.217ns (60.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.548     0.884    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X51Y64         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].divisor_tmp_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].divisor_tmp_reg[13][3]/Q
                         net (fo=2, routed)           0.217     1.242    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].divisor_tmp_reg[13]_26[3]
    SLICE_X49Y62         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].divisor_tmp_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.820     1.186    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X49Y62         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].divisor_tmp_reg[14][3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].divisor_tmp_reg[14][3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].divisor_tmp_reg[13][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].divisor_tmp_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.707%)  route 0.243ns (63.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.548     0.884    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X51Y65         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].divisor_tmp_reg[13][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].divisor_tmp_reg[13][6]/Q
                         net (fo=2, routed)           0.243     1.268    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].divisor_tmp_reg[13]_26[6]
    SLICE_X49Y63         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].divisor_tmp_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.819     1.185    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].divisor_tmp_reg[14][6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.072     1.222    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].divisor_tmp_reg[14][6]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[9].remd_tmp_reg[10][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[10].remd_tmp_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.226ns (52.256%)  route 0.206ns (47.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.545     0.881    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[9].remd_tmp_reg[10][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[9].remd_tmp_reg[10][5]/Q
                         net (fo=3, routed)           0.206     1.215    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[9].remd_tmp_reg[10]_21[5]
    SLICE_X50Y69         LUT3 (Prop_lut3_I0_O)        0.098     1.313 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[10].remd_tmp[11][6]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[10].remd_tmp[11][6]_i_1_n_13
    SLICE_X50Y69         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[10].remd_tmp_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.810     1.176    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X50Y69         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[10].remd_tmp_reg[11][6]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.120     1.261    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[10].remd_tmp_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/control_s_axi_U/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.570     0.906    design_1_i/nnlayer_0/inst/control_s_axi_U/ap_clk
    SLICE_X31Y82         FDRE                                         r  design_1_i/nnlayer_0/inst/control_s_axi_U/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/nnlayer_0/inst/control_s_axi_U/rdata_reg[6]/Q
                         net (fo=1, routed)           0.116     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y82         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y82         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.283     0.919    
    SLICE_X30Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[7].divisor_tmp_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[8].divisor_tmp_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.819%)  route 0.242ns (63.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.545     0.881    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X49Y71         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[7].divisor_tmp_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[7].divisor_tmp_reg[8][2]/Q
                         net (fo=2, routed)           0.242     1.264    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[7].divisor_tmp_reg[8]_16[2]
    SLICE_X51Y70         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[8].divisor_tmp_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.809     1.175    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X51Y70         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[8].divisor_tmp_reg[9][2]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.059     1.199    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[8].divisor_tmp_reg[9][2]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.549     0.885    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=1, routed)           0.056     1.081    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter1
    SLICE_X38Y81         SRLC32E                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.815     1.181    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_clk
    SLICE_X38Y81         SRLC32E                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X38Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.015    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp_reg[14][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[14].remd_tmp_reg[15][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.215ns (47.520%)  route 0.237ns (52.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.547     0.883    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X50Y66         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp_reg[14][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp_reg[14][6]/Q
                         net (fo=3, routed)           0.237     1.284    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp_reg[14]_29[6]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.051     1.335 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[14].remd_tmp[15][7]_i_1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[14].remd_tmp[15][7]_i_1_n_13
    SLICE_X49Y63         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[14].remd_tmp_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.819     1.185    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[14].remd_tmp_reg[15][7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.107     1.257    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[14].remd_tmp_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].remd_tmp_reg[13][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp_reg[14][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.212ns (44.280%)  route 0.267ns (55.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.546     0.882    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X50Y67         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].remd_tmp_reg[13][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].remd_tmp_reg[13][14]/Q
                         net (fo=3, routed)           0.267     1.312    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].remd_tmp_reg[13]_27[14]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.048     1.360 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp[14][15]_i_1/O
                         net (fo=1, routed)           0.000     1.360    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp[14][15]_i_1_n_13
    SLICE_X46Y68         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp_reg[14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.815     1.181    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X46Y68         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp_reg[14][15]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.131     1.277    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].remd_tmp_reg[14][15]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/dividend_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/quot_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.321%)  route 0.245ns (65.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.542     0.878    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X53Y78         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/dividend_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.128     1.006 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/dividend_tmp_reg[15]/Q
                         net (fo=2, routed)           0.245     1.251    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/dividend_tmp[15]
    SLICE_X47Y78         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/quot_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.812     1.178    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/ap_clk
    SLICE_X47Y78         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/quot_reg[15]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.016     1.159    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/quot_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/dividend_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.491%)  route 0.285ns (60.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.551     0.887    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[0]/Q
                         net (fo=18, routed)          0.285     1.313    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg_n_13_[0]
    SLICE_X50Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.358 r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/dividend_tmp[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/dividend_tmp[16]_i_1__0_n_13
    SLICE_X50Y80         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/dividend_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.810     1.176    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/ap_clk
    SLICE_X50Y80         FDRE                                         r  design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/dividend_tmp_reg[16]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.120     1.261    design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/dividend_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         20.000      16.313     DSP48_X2Y34   design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         20.000      16.313     DSP48_X2Y37   design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15  design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_r/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y30  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y30  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y16  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y14  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_loop_exit_ready_pp0_iter28_reg_reg_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_loop_exit_ready_pp0_iter28_reg_reg_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y79  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y79  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_loop_exit_ready_pp0_iter28_reg_reg_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_loop_exit_ready_pp0_iter28_reg_reg_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y79  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y79  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y81  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.975ns  (logic 0.124ns (6.277%)  route 1.851ns (93.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.851     1.851    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.975 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.975    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y100        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.654     2.833    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.045ns (5.580%)  route 0.761ns (94.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.761     0.761    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.806 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.806    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y100        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        0.911     1.277    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_107
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_97
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_96
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_95
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_94
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_93
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_92
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_91
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_90
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_89
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.569     2.748    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_107
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_97
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_96
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_95
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_94
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_93
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_92
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_91
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_90
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28/dout__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U28_n_89
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2770, routed)        1.742     3.036    design_1_i/nnlayer_0/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/nnlayer_0/inst/tmp_6_reg_971_reg__0/CLK





