Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Wed Feb  4 19:17:49 2026
| Host         : localhost.localdomain running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_timing_summary -file /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/imp_result/route_timing_summary.rpt
| Design       : STARC_VERA1_FPGA
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.324        0.000                      0               170530        0.050        0.000                      0               170528        0.143        0.000                       0                 67557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
external_clk_0                                                                                                                                                   {0.000 2.500}        5.000           200.000         
  clk_100000000_xilinx_clock_pll_0                                                                                                                               {0.000 5.000}        10.000          100.000         
  clk_200000000_xilinx_clock_pll_0                                                                                                                               {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {1.094 1.719}        1.250           800.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {1.094 2.344}        2.500           400.000         
        iserdes_clkdiv                                                                                                                                           {1.094 6.094}        10.000          100.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {1.094 2.344}        2.500           400.000         
        iserdes_clkdiv_1                                                                                                                                         {1.094 6.094}        10.000          100.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {1.094 2.344}        2.500           400.000         
        iserdes_clkdiv_2                                                                                                                                         {1.094 6.094}        10.000          100.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {1.094 2.344}        2.500           400.000         
        iserdes_clkdiv_3                                                                                                                                         {1.094 6.094}        10.000          100.000         
    mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
      oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv                                                                                                                                           {0.000 2.500}        5.000           200.000         
      oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 2.500}        5.000           200.000         
      oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 2.500}        5.000           200.000         
      oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 2.500}        5.000           200.000         
      oserdes_clk_4                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_4                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_5                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_5                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_6                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_6                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_7                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_7                                                                                                                                         {0.000 5.000}        10.000          100.000         
    pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
      clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          
  clkfbout_xilinx_clock_pll_0                                                                                                                                    {0.000 2.500}        5.000           200.000         
pjtag_rclk                                                                                                                                                       {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clk_0                                                                                                                                                                                                                                                                                                     1.100        0.000                       0                     2  
  clk_100000000_xilinx_clock_pll_0                                                                                                                                     0.324        0.000                      0                91717        0.050        0.000                      0                91717        4.232        0.000                       0                 46666  
  clk_200000000_xilinx_clock_pll_0                                                                                                                                     4.312        0.000                      0                   14        0.148        0.000                      0                   14        0.264        0.000                       0                    19  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.143        0.000                       0                    15  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 8.477        0.000                      0                   33        0.070        0.000                      0                   33        4.086        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               8.491        0.000                      0                   33        0.070        0.000                      0                   33        4.086        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_2                                                                                                                                               8.496        0.000                      0                   33        0.070        0.000                      0                   33        4.086        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
        iserdes_clkdiv_3                                                                                                                                               8.483        0.000                      0                   33        0.070        0.000                      0                   33        4.086        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.417        0.000                      0                    2        0.324        0.000                      0                    2        0.715        0.000                       0                    15  
      oserdes_clk                                                                                                                                                      1.436        0.000                      0                    4        0.369        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 4.010        0.000                      0                   36        0.064        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                    1.423        0.000                      0                    4        0.375        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               3.877        0.000                      0                   36        0.068        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_2                                                                                                                                                    1.431        0.000                      0                    4        0.371        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               4.005        0.000                      0                   36        0.066        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    1.443        0.000                      0                    4        0.364        0.000                      0                    4        1.430        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               3.849        0.000                      0                   36        0.061        0.000                      0                   36        1.586        0.000                       0                    11  
      oserdes_clk_4                                                                                                                                                                                                                                                                                                1.430        0.000                       0                     2  
        oserdes_clkdiv_4                                                                                                                                               9.012        0.000                      0                    8        0.068        0.000                      0                    8        4.086        0.000                       0                     3  
      oserdes_clk_5                                                                                                                                                                                                                                                                                                1.430        0.000                       0                     3  
        oserdes_clkdiv_5                                                                                                                                               9.000        0.000                      0                   12        0.074        0.000                      0                   12        4.086        0.000                       0                     4  
      oserdes_clk_6                                                                                                                                                                                                                                                                                                1.430        0.000                       0                    10  
        oserdes_clkdiv_6                                                                                                                                               9.005        0.000                      0                   40        0.066        0.000                      0                   40        4.086        0.000                       0                    11  
      oserdes_clk_7                                                                                                                                                                                                                                                                                                1.430        0.000                       0                    10  
        oserdes_clkdiv_7                                                                                                                                               8.813        0.000                      0                   36        0.061        0.000                      0                   36        4.086        0.000                       0                    10  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        1.277        0.000                      0                45719        0.054        0.000                      0                45719        3.750        0.000                       0                 20318  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.929        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.428        0.000                       0                    15  
  clkfbout_xilinx_clock_pll_0                                                                                                                                                                                                                                                                                      3.592        0.000                       0                     3  
pjtag_rclk                                                                                                                                                            12.918        0.000                      0                  351        0.091        0.000                      0                  351       49.600        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_100000000_xilinx_clock_pll_0  clk_100000000_xilinx_clock_pll_0        2.010        0.000                      0                32334        0.559        0.000                      0                32334  
**async_default**                 clk_pll_i                         clk_pll_i                               7.761        0.000                      0                    3        0.447        0.000                      0                    3  
**default**                       clk_pll_i                                                                 0.378        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clk_0
  To Clock:  external_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clk_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { external_clk_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y6    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100000000_xilinx_clock_pll_0
  To Clock:  clk_100000000_xilinx_clock_pll_0

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100000000_xilinx_clock_pll_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/elts_3_btb_bht_history_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100000000_xilinx_clock_pll_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100000000_xilinx_clock_pll_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100000000_xilinx_clock_pll_0 rise@10.000ns - clk_100000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 1.396ns (14.945%)  route 7.945ns (85.055%))
  Logic Levels:           18  (LUT3=4 LUT4=1 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46667, routed)       1.241     4.538    i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/data_arrays_0/data_arrays_0_0_ext/CLK
    RAMB36_X2Y36         RAMB36E1                                     r  i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     5.160 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_2/DOBDO[0]
                         net (fo=1, routed)           0.895     6.056    i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/data_arrays_0/data_arrays_0_0_ext/s2_dout_2[0]
    SLICE_X48Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.099 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/data_arrays_0/data_arrays_0_0_ext/elts_4_data[0]_i_2/O
                         net (fo=1, routed)           0.269     6.368    i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/data_arrays_0/data_arrays_0_0_ext/elts_4_data[0]_i_2_n_0
    SLICE_X48Y187        LUT5 (Prop_lut5_I4_O)        0.043     6.411 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/data_arrays_0/data_arrays_0_0_ext/elts_4_data[0]_i_1/O
                         net (fo=20, routed)          0.571     6.982    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/icache_io_resp_bits_data[0]
    SLICE_X53Y193        LUT3 (Prop_lut3_I2_O)        0.043     7.025 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/i___315_i_1/O
                         net (fo=9, routed)           0.253     7.278    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/elts_0_data_reg[0]_0
    SLICE_X53Y193        LUT5 (Prop_lut5_I1_O)        0.043     7.321 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/i___145_i_4/O
                         net (fo=91, routed)          0.447     7.767    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/nBufValid_reg_14
    SLICE_X52Y193        LUT3 (Prop_lut3_I0_O)        0.043     7.810 f  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_inst[11]_i_2/O
                         net (fo=25, routed)          0.651     8.461    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_inst[11]_i_2_n_0
    SLICE_X48Y193        LUT6 (Prop_lut6_I2_O)        0.043     8.504 f  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/i___287_i_1/O
                         net (fo=64, routed)          0.551     9.054    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/i___287_i_3_0
    SLICE_X45Y192        LUT3 (Prop_lut3_I0_O)        0.043     9.097 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_fma_i_3/O
                         net (fo=2, routed)           0.324     9.422    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_fma_i_3_n_0
    SLICE_X44Y191        LUT5 (Prop_lut5_I0_O)        0.043     9.465 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_sqrt_i_4/O
                         net (fo=2, routed)           0.436     9.901    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_sqrt_i_4_n_0
    SLICE_X44Y190        LUT5 (Prop_lut5_I0_O)        0.043     9.944 f  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_sqrt_i_2/O
                         net (fo=2, routed)           0.245    10.189    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_sqrt_i_2_n_0
    SLICE_X44Y191        LUT3 (Prop_lut3_I2_O)        0.043    10.232 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_wflags_i_4/O
                         net (fo=3, routed)           0.289    10.521    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_wflags_i_4_n_0
    SLICE_X44Y194        LUT5 (Prop_lut5_I0_O)        0.043    10.564 f  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_fromint_i_2/O
                         net (fo=2, routed)           0.263    10.828    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_reg_ctrl_fromint_i_2_n_0
    SLICE_X43Y195        LUT5 (Prop_lut5_I4_O)        0.043    10.871 f  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_ctrl_mem_i_62/O
                         net (fo=1, routed)           0.342    11.213    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_ctrl_mem_i_62_n_0
    SLICE_X43Y196        LUT6 (Prop_lut6_I5_O)        0.043    11.256 f  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_ctrl_mem_i_24/O
                         net (fo=5, routed)           0.285    11.541    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_ctrl_mem_i_62_0
    SLICE_X45Y197        LUT6 (Prop_lut6_I5_O)        0.043    11.584 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_ctrl_mem_i_28/O
                         net (fo=2, routed)           0.325    11.909    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/ex_ctrl_mem_i_28_n_0
    SLICE_X46Y198        LUT6 (Prop_lut6_I1_O)        0.043    11.952 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/buf__replay_i_5/O
                         net (fo=1, routed)           0.466    12.417    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/buf__replay_i_5_n_0
    SLICE_X48Y198        LUT6 (Prop_lut6_I1_O)        0.043    12.460 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/buf__replay_i_3/O
                         net (fo=3, routed)           0.337    12.798    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/core/ibuf_io_inst_0_ready
    SLICE_X53Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.841 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/valid_0_i_3/O
                         net (fo=10, routed)          0.473    13.314    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/frontend_io_cpu_resp_ready
    SLICE_X62Y194        LUT5 (Prop_lut5_I1_O)        0.043    13.357 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/elts_3_btb_taken_i_1/O
                         net (fo=81, routed)          0.522    13.879    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/wen_3
    SLICE_X67Y191        FDRE                                         r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/elts_3_btb_bht_history_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100000000_xilinx_clock_pll_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    14.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    10.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46667, routed)       1.087    14.146    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/CLK
    SLICE_X67Y191        FDRE                                         r  i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/elts_3_btb_bht_history_reg[0]/C
                         clock pessimism              0.324    14.471    
                         clock uncertainty           -0.067    14.404    
    SLICE_X67Y191        FDRE (Setup_fdre_C_CE)      -0.201    14.203    i_platform/i_rtl/i_main_core/i_rocket/frontend/fq/elts_3_btb_bht_history_reg[0]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  0.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/refill_paddr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100000000_xilinx_clock_pll_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100000000_xilinx_clock_pll_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100000000_xilinx_clock_pll_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100000000_xilinx_clock_pll_0 rise@0.000ns - clk_100000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.337%)  route 0.175ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46667, routed)       0.579     2.076    i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/CLK
    SLICE_X37Y192        FDRE                                         r  i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/refill_paddr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192        FDRE (Prop_fdre_C_Q)         0.100     2.176 r  i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/refill_paddr_reg[27]/Q
                         net (fo=5, routed)           0.175     2.352    i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/Q[15]
    RAMB18_X1Y76         RAMB18E1                                     r  i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46667, routed)       0.818     2.471    i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/CLK
    RAMB18_X1Y76         RAMB18E1                                     r  i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.324     2.147    
    RAMB18_X1Y76         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     2.302    i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100000000_xilinx_clock_pll_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y36     i_platform/i_rtl/i_main_core/i_rocket/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y12     i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_09/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y12     i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_09/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200000000_xilinx_clock_pll_0
  To Clock:  clk_200000000_xilinx_clock_pll_0

Setup :            0  Failing Endpoints,  Worst Slack        4.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_200000000_xilinx_clock_pll_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/D
                            (rising edge-triggered cell FDPE clocked by clk_200000000_xilinx_clock_pll_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200000000_xilinx_clock_pll_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200000000_xilinx_clock_pll_0 rise@5.000ns - clk_200000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.259ns (41.331%)  route 0.368ns (58.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.387     4.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/mmcm_clk
    SLICE_X104Y265       FDPE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y265       FDPE (Prop_fdpe_C_Q)         0.259     4.944 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/Q
                         net (fo=1, routed)           0.368     5.311    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][6]
    SLICE_X104Y265       FDPE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200000000_xilinx_clock_pll_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     5.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     9.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     5.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.219     9.278    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/mmcm_clk
    SLICE_X104Y265       FDPE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                         clock pessimism              0.406     9.685    
                         clock uncertainty           -0.061     9.624    
    SLICE_X104Y265       FDPE (Setup_fdpe_C_D)        0.000     9.624    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  4.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200000000_xilinx_clock_pll_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_200000000_xilinx_clock_pll_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200000000_xilinx_clock_pll_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200000000_xilinx_clock_pll_0 rise@0.000ns - clk_200000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.618     2.115    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/mmcm_clk
    SLICE_X105Y265       FDPE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y265       FDPE (Prop_fdpe_C_Q)         0.100     2.215 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/Q
                         net (fo=1, routed)           0.096     2.311    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][3]
    SLICE_X104Y265       FDPE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.841     2.495    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/mmcm_clk
    SLICE_X104Y265       FDPE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                         clock pessimism             -0.368     2.126    
    SLICE_X104Y265       FDPE (Hold_fdpe_C_D)         0.037     2.163    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200000000_xilinx_clock_pll_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 1.094 1.719 }
Period(ns):         1.250
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y8  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y8  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y2      i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y8   i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 1.094 2.344 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.500       1.430      ILOGIC_X1Y101  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@11.094ns - iserdes_clkdiv rise@1.094ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.373ns = ( 18.467 - 11.094 ) 
    Source Clock Delay      (SCD):    8.307ns = ( 9.400 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     1.999 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     4.298    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.391 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     6.327    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     1.829 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     4.298    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.391 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     6.178    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.255 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.205     7.460    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.888 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     9.042 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.358     9.400    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     9.726 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317    10.044    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     11.094    11.094 r  
    AD12                                              0.000    11.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    11.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    11.897 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    14.070    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    14.153 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    15.929    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    11.734 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    14.070    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.153 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    15.779    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.852 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.076    16.928    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    18.322 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.467 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.467    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.575    19.042    
                         clock uncertainty           -0.053    18.990    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469    18.521    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.521    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  8.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@1.094ns - iserdes_clkdiv rise@1.094ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 5.687 - 1.094 ) 
    Source Clock Delay      (SCD):    4.084ns = ( 5.177 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     1.482 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     2.565    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.591 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     3.352    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     1.438 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     2.565    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.591 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     3.306    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.356 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.536     3.892    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     5.087 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.177 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.235 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.235    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y8         IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     1.563 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     2.717    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.747 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     3.777    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     1.521 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     2.717    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.747 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     3.712    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.765 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.606     4.371    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     5.591 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     5.687 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     5.687    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.509     5.177    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.165    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.165    
                         arrival time                           5.235    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 1.094 6.094 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y8  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y8  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y8  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
Waveform(ns):       { 1.094 2.344 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.500       1.430      ILOGIC_X1Y114  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.491ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@11.094ns - iserdes_clkdiv_1 rise@1.094ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 18.466 - 11.094 ) 
    Source Clock Delay      (SCD):    8.292ns = ( 9.385 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     1.999 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     4.298    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.391 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     6.327    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     1.829 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     4.298    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.391 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     6.178    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.255 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.204     7.459    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.887 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     9.041 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.344     9.385    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     9.711 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317    10.029    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     11.094    11.094 r  
    AD12                                              0.000    11.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    11.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    11.897 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    14.070    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    14.153 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    15.929    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    11.734 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    14.070    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.153 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    15.779    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.852 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.075    16.927    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    18.321 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.466 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.466    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.575    19.041    
                         clock uncertainty           -0.053    18.989    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469    18.520    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  8.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@1.094ns - iserdes_clkdiv_1 rise@1.094ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 5.686 - 1.094 ) 
    Source Clock Delay      (SCD):    4.083ns = ( 5.176 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     1.482 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     2.565    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.591 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     3.352    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     1.438 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     2.565    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.591 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     3.306    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.356 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.535     3.891    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     5.086 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.176 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.234 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.234    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_wr_enable
    IN_FIFO_X1Y9         IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     1.563 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     2.717    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.747 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     3.777    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     1.521 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     2.717    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.747 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     3.712    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.765 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.605     4.370    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     5.590 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     5.686 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     5.686    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.509     5.176    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.164    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.164    
                         arrival time                           5.234    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 1.094 6.094 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y9  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y9  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y9  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 1.094 2.344 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.500       1.430      ILOGIC_X1Y126  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_2
  To Clock:  iserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        8.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_2 rise@11.094ns - iserdes_clkdiv_2 rise@1.094ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 18.456 - 11.094 ) 
    Source Clock Delay      (SCD):    8.275ns = ( 9.368 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     1.999 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     4.298    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.391 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     6.327    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     1.829 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     4.298    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.391 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     6.178    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.255 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.192     7.447    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.875 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     9.029 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.339     9.368    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y126        ISERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     9.694 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317    10.012    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y10        IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     11.094    11.094 r  
    AD12                                              0.000    11.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    11.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    11.897 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    14.070    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    14.153 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    15.929    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    11.734 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    14.070    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.153 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    15.779    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.852 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.065    16.917    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    18.311 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.456 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.456    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y10        IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.573    19.029    
                         clock uncertainty           -0.053    18.977    
    IN_FIFO_X1Y10        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469    18.508    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  8.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_2  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@1.094ns - iserdes_clkdiv_2 rise@1.094ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 5.676 - 1.094 ) 
    Source Clock Delay      (SCD):    4.074ns = ( 5.167 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     1.482 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     2.565    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.591 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     3.352    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     1.438 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     2.565    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.591 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     3.306    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.356 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.526     3.882    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     5.077 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.167 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.225 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.225    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y10        IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     1.563 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     2.717    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.747 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     3.777    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     1.521 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     2.717    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.747 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     3.712    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.765 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.595     4.360    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     5.580 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     5.676 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     5.676    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y10        IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.508     5.167    
    IN_FIFO_X1Y10        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.155    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.155    
                         arrival time                           5.225    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_2
Waveform(ns):       { 1.094 6.094 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y10  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y10  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y10  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 1.094 2.344 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.500       1.430      ILOGIC_X1Y138  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_3
  To Clock:  iserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        8.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_3 rise@11.094ns - iserdes_clkdiv_3 rise@1.094ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 18.448 - 11.094 ) 
    Source Clock Delay      (SCD):    8.280ns = ( 9.373 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     1.999 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     4.298    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.391 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     6.327    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     1.829 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     4.298    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.391 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     6.178    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.255 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.184     7.439    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.867 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     9.021 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.352     9.373    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y138        ISERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     9.699 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317    10.017    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y11        IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     11.094    11.094 r  
    AD12                                              0.000    11.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    11.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    11.897 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    14.070    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    14.153 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    15.929    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    11.734 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    14.070    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.153 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    15.779    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.852 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.057    16.909    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    18.303 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.448 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.448    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y11        IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.573    19.021    
                         clock uncertainty           -0.053    18.969    
    IN_FIFO_X1Y11        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469    18.500    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.500    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  8.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_3  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@1.094ns - iserdes_clkdiv_3 rise@1.094ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 5.669 - 1.094 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 5.160 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     1.482 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     2.565    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.591 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     3.352    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     1.438 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     2.565    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.591 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     3.306    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.356 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.519     3.875    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     5.070 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.160 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.218 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.218    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y11        IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     1.094    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     1.563 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     2.717    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.747 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     3.777    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     1.521 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     2.717    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.747 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     3.712    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.765 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.588     4.353    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     5.573 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     5.669 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     5.669    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y11        IN_FIFO                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.508     5.160    
    IN_FIFO_X1Y11        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.148    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.148    
                         arrival time                           5.218    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_3
Waveform(ns):       { 1.094 6.094 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y11  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y11  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y11  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.576ns (48.690%)  route 0.607ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 8.333 - 2.500 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.968     6.130    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576     6.706 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.607     7.313    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     2.500    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     3.303 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     7.335    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     3.140 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626     7.185    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.258 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.075     8.333    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.461     8.795    
                         clock uncertainty           -0.057     8.738    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.008     8.730    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  1.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.340ns (54.839%)  route 0.280ns (45.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.401     2.663    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.340     3.003 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.280     3.283    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.593     3.265    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.438     2.826    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.133     2.959    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PLLE2_ADV/CLKOUT1      n/a            1.071         2.500       1.429      PLLE2_ADV_X1Y1    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK  n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK  n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.781ns = ( 11.281 - 2.500 ) 
    Source Clock Delay      (SCD):    9.105ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     6.360    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.443 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.105 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     9.564 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     9.855    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     2.500    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     3.303 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     7.335    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     3.140 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626     7.185    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.258 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     8.328    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.355 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.980 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.301    11.281    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.625    11.906    
                         clock uncertainty           -0.057    11.849    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.558    11.291    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.899ns
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     2.789    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.603 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     5.142 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.488 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     5.624    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     3.268    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     5.126 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.699 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.200     5.899    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.557     5.342    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.087     5.255    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -5.255    
                         arrival time                           5.624    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.500       1.430      OLOGIC_X1Y108  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        4.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.287ns = ( 13.287 - 5.000 ) 
    Source Clock Delay      (SCD):    8.584ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     6.360    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.443 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.584 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.584    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.552     9.136 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.286     9.422    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X1Y109        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     5.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     9.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     5.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626     9.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070    10.828    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.855 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.988 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.299    13.287    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.595    13.883    
                         clock uncertainty           -0.057    13.826    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    13.432    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  4.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.414ns
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     2.789    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.603 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.686 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.686    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.836 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     4.971    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y103        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     3.268    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     5.126 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.214 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.200     5.414    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.528     4.886    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.907    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.907    
                         arrival time                           4.971    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.000       2.874      OUT_FIFO_X1Y8  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y8  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y8  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 11.259 - 2.500 ) 
    Source Clock Delay      (SCD):    9.095ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     6.350    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.433 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.095 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     9.554 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     9.845    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     2.500    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     3.303 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     7.335    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     3.140 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626     7.185    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.258 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     8.319    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.346 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.971 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.288    11.259    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.624    11.883    
                         clock uncertainty           -0.057    11.826    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D1)      -0.558    11.268    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.883ns
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     2.780    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.594 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     5.133 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.479 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     5.615    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     3.258    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     5.116 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.689 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.194     5.883    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.556     5.327    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D1)       -0.087     5.240    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -5.240    
                         arrival time                           5.615    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.500       1.430      OLOGIC_X1Y120  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        3.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.552ns (57.438%)  route 0.409ns (42.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.268ns = ( 13.268 - 5.000 ) 
    Source Clock Delay      (SCD):    8.574ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     6.350    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.433 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.574 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.574    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.552     9.126 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.409     9.535    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y121        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     5.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     9.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     5.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626     9.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061    10.819    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.846 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.979 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.289    13.268    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.594    13.863    
                         clock uncertainty           -0.057    13.806    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    13.412    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.412    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  3.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.400ns
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     2.780    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.594 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.677 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.677    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.827 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     4.962    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y115        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     3.258    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     5.116 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.204 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.196     5.400    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.527     4.873    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.894    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           4.962    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.000       2.874      OUT_FIFO_X1Y9  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y9  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y9  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 11.276 - 2.500 ) 
    Source Clock Delay      (SCD):    9.105ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     6.360    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.443 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.105 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     9.564 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     9.855    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y132        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     2.500    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     3.303 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     7.335    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     3.140 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626     7.185    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.258 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     8.328    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.355 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.980 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.296    11.276    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.625    11.901    
                         clock uncertainty           -0.057    11.844    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.558    11.286    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  1.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.897ns
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     2.789    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.603 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     5.142 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.488 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     5.624    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y132        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     3.268    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     5.126 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.699 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.198     5.897    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.557     5.340    
    OLOGIC_X1Y132        ODDR (Hold_oddr_C_D1)       -0.087     5.253    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -5.253    
                         arrival time                           5.624    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.500       1.430      OLOGIC_X1Y132  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        4.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.282ns = ( 13.282 - 5.000 ) 
    Source Clock Delay      (SCD):    8.584ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     6.360    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.443 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.584 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.584    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.552     9.136 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.286     9.422    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y133        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     5.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     9.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     5.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626     9.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070    10.828    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.855 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.988 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.294    13.282    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.595    13.878    
                         clock uncertainty           -0.057    13.821    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    13.427    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  4.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.412ns
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     2.789    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.603 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.686 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.686    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.836 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     4.971    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y127        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     3.268    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     5.126 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.214 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.198     5.412    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.528     4.884    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.905    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.905    
                         arrival time                           4.971    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.000       2.874      OUT_FIFO_X1Y10  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y10  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y10  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 11.279 - 2.500 ) 
    Source Clock Delay      (SCD):    9.095ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     6.350    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.433 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.095 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     9.554 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     9.845    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y144        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     2.500    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     3.303 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     7.335    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     3.140 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     5.476    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.559 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626     7.185    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.258 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     8.319    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.346 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    10.971 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.308    11.279    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.624    11.903    
                         clock uncertainty           -0.057    11.846    
    OLOGIC_X1Y144        ODDR (Setup_oddr_C_D1)      -0.558    11.288    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     2.780    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.594 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     5.133 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.479 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     5.615    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y144        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     3.258    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     5.116 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.689 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.205     5.894    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144        ODDR                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.556     5.338    
    OLOGIC_X1Y144        ODDR (Hold_oddr_C_D1)       -0.087     5.251    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -5.251    
                         arrival time                           5.615    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.500       1.430      OLOGIC_X1Y144  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        3.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.552ns (54.692%)  route 0.457ns (45.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.288ns = ( 13.288 - 5.000 ) 
    Source Clock Delay      (SCD):    8.574ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     6.350    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.433 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.574 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.574    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.552     9.126 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.457     9.583    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y139        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     5.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776     9.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     5.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626     9.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061    10.819    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    12.846 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    12.979 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.309    13.288    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.594    13.883    
                         clock uncertainty           -0.057    13.826    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    13.432    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  3.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.155ns (53.408%)  route 0.135ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.412ns
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     2.780    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.594 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.677 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.677    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.155     4.832 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[2]
                         net (fo=1, routed)           0.135     4.967    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[30]
    OLOGIC_X1Y147        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     3.258    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     5.116 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.204 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.208     5.412    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y147        OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.527     4.885    
    OLOGIC_X1Y147        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.906    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.906    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.000       2.874      OUT_FIFO_X1Y11  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y11  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y11  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_4
  To Clock:  oserdes_clk_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_4
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.500       1.430      OLOGIC_X1Y51  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_4
  To Clock:  oserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        9.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_4 rise@10.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 18.079 - 10.000 ) 
    Source Clock Delay      (SCD):    8.348ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.962     6.124    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.207 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.348 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.000     8.348    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[0])
                                                      0.552     8.900 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q0[0]
                         net (fo=1, routed)           0.286     9.186    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y51         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    14.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    10.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    14.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.860    15.618    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.645 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.778 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.301    18.079    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y51         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.569    18.649    
                         clock uncertainty           -0.057    18.592    
    OLOGIC_X1Y51         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    18.198    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  9.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.154ns (53.247%)  route 0.135ns (46.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.274ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.404     2.666    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.480 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.563 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.000     4.563    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.154     4.717 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.135     4.852    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y52         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.456     3.128    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.986 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.074 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.200     5.274    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.511     4.763    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.784    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.784    
                         arrival time                           4.852    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y4  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y4  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y4  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_5
  To Clock:  oserdes_clk_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_5
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.500       1.430      OLOGIC_X1Y69  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_5
  To Clock:  oserdes_clkdiv_5

Setup :            0  Failing Endpoints,  Worst Slack        9.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.000ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_5 rise@10.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns = ( 18.058 - 10.000 ) 
    Source Clock Delay      (SCD):    8.338ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.952     6.114    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.197 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.338 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.000     8.338    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.552     8.890 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.286     9.176    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y69         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    14.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    10.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    14.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.851    15.609    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.636 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.769 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.289    18.058    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.568    18.627    
                         clock uncertainty           -0.057    18.570    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    18.176    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.176    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  9.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.155ns (53.408%)  route 0.135ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.395     2.657    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.471 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.554 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.000     4.554    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[2])
                                                      0.155     4.709 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[2]
                         net (fo=1, routed)           0.135     4.844    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y67         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.446     3.118    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.976 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.064 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.195     5.259    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.510     4.749    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.770    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.770    
                         arrival time                           4.844    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_5
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y5  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y5  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y5  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_6
  To Clock:  oserdes_clk_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_6
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.500       1.430      OLOGIC_X1Y81  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_6
  To Clock:  oserdes_clkdiv_6

Setup :            0  Failing Endpoints,  Worst Slack        9.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_6 rise@10.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 18.072 - 10.000 ) 
    Source Clock Delay      (SCD):    8.348ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.962     6.124    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.207 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.348 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.348    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.552     8.900 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.286     9.186    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y81         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    14.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    10.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    14.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.860    15.618    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.645 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.778 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.294    18.072    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.569    18.642    
                         clock uncertainty           -0.057    18.585    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    18.191    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  9.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.272ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.404     2.666    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.480 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.563 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.563    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.713 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     4.848    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y77         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.456     3.128    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.986 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.074 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.198     5.272    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.511     4.761    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.782    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_6
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y6  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y6  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y6  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_7
  To Clock:  oserdes_clk_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_7
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.500       1.430      OLOGIC_X1Y94  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_7
  To Clock:  oserdes_clkdiv_7

Setup :            0  Failing Endpoints,  Worst Slack        8.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.813ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_7 rise@10.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.552ns (52.825%)  route 0.493ns (47.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.078ns = ( 18.078 - 10.000 ) 
    Source Clock Delay      (SCD):    8.338ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.952     6.114    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.197 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.338 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     8.338    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.552     8.890 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.493     9.383    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[34]
    OLOGIC_X1Y98         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    14.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    10.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    14.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.851    15.609    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    17.636 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    17.769 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.309    18.078    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.568    18.647    
                         clock uncertainty           -0.057    18.590    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    18.196    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  8.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.155ns (53.408%)  route 0.135ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.272ns
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.395     2.657    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.471 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.554 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     4.554    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.155     4.709 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[2]
                         net (fo=1, routed)           0.135     4.844    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[30]
    OLOGIC_X1Y97         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.446     3.118    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.976 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.064 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.208     5.272    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.510     4.762    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.783    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.783    
                         arrival time                           4.844    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_7
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y7  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y7  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y7  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.408         10.000      8.591      BUFHCE_X1Y12     i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 1.189ns (14.173%)  route 7.200ns (85.827%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.359ns = ( 16.359 - 10.000 ) 
    Source Clock Delay      (SCD):    7.145ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     6.317    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     6.420 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     7.210    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     3.223 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     5.353    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.446 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=20316, routed)       1.699     7.145    i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/ui_clk
    SLICE_X147Y56        FDCE                                         r  i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y56        FDCE (Prop_fdce_C_Q)         0.223     7.368 f  i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/value_reg[6]/Q
                         net (fo=55, routed)          0.701     8.069    i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/rvx_signal_5[6]
    SLICE_X141Y58        LUT4 (Prop_lut4_I3_O)        0.043     8.112 f  i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/rvx_signal_4[2][20]_i_4__0/O
                         net (fo=2, routed)           0.442     8.554    i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/rvx_signal_4[2][20]_i_4__0_n_0
    SLICE_X143Y57        LUT4 (Prop_lut4_I1_O)        0.049     8.603 f  i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/rvx_signal_4[2][20]_i_2__0/O
                         net (fo=14, routed)          0.550     9.152    i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/rvx_signal_4_reg[7][139]
    SLICE_X147Y54        LUT4 (Prop_lut4_I3_O)        0.144     9.296 f  i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_2/u_xilinx_ddr3_ctrl_axi32_i_209/O
                         net (fo=2, routed)           0.334     9.630    i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_0/ddr3_addr[14]
    SLICE_X148Y54        LUT4 (Prop_lut4_I1_O)        0.144     9.774 r  i_platform/i_rtl/i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_0/u_xilinx_ddr3_ctrl_axi32_i_47/O
                         net (fo=37, routed)          1.739    11.513    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst/lopt_3
    SLICE_X143Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.401    11.914 f  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=335, routed)         1.772    13.686    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X126Y185       LUT3 (Prop_lut3_I1_O)        0.051    13.737 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/data_Exists_I_i_2__0/O
                         net (fo=1, routed)           1.662    15.400    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_1
    SLICE_X149Y124       LUT6 (Prop_lut6_I3_O)        0.134    15.534 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_i_1/O
                         net (fo=1, routed)           0.000    15.534    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/next_Data_Exists
    SLICE_X149Y124       FDRE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    14.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    10.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    14.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    15.801    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    15.867 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    16.589    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    12.895 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    14.900    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.983 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=20316, routed)       1.376    16.359    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X149Y124       FDRE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/C
                         clock pessimism              0.477    16.837    
                         clock uncertainty           -0.060    16.776    
    SLICE_X149Y124       FDRE (Setup_fdre_C_D)        0.034    16.810    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         16.810    
                         arrival time                         -15.534    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][83]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.040%)  route 0.095ns (50.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.505ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385     2.647    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     2.670 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352     3.022    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675     1.347 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940     2.287    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=20316, routed)       0.589     2.902    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X139Y161       FDRE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y161       FDRE (Prop_fdre_C_Q)         0.091     2.993 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[83]/Q
                         net (fo=1, routed)           0.095     3.088    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/Q[83]
    SLICE_X136Y161       SRLC32E                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][83]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.443     3.115    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     3.160 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.513     3.673    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.995     1.678 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.007     2.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.715 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=20316, routed)       0.790     3.505    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X136Y161       SRLC32E                                      r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][83]_srl32/CLK
                         clock pessimism             -0.588     2.916    
    SLICE_X136Y161       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     3.034    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][83]_srl32
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PHY_CONTROL/PHYCLK  n/a            2.500         10.000      7.500      PHY_CONTROL_X1Y2  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1   i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Low Pulse Width   Slow    PHY_CONTROL/PHYCLK  n/a            1.250         5.000       3.750      PHY_CONTROL_X1Y2  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
High Pulse Width  Slow    PHY_CONTROL/PHYCLK  n/a            1.250         5.000       3.750      PHY_CONTROL_X1Y2  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2     n/a            1.071         40.000      38.929     PLLE2_ADV_X1Y1      i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2     n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1      i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y8  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clock_pll_0
  To Clock:  clkfbout_xilinx_clock_pll_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clock_pll_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y5    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pjtag_rclk
  To Clock:  pjtag_rclk

Setup :            0  Failing Endpoints,  Worst Slack       12.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.918ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/rvx_port_11_reg/C
                            (falling edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pjtag_rtdo
                            (output port clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (pjtag_rclk rise@100.000ns - pjtag_rclk fall@50.000ns)
  Data Path Delay:        6.613ns  (logic 2.669ns (40.357%)  route 3.944ns (59.643%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           25.000ns
  Clock Path Skew:        -5.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.433ns = ( 55.433 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk fall edge)
                                                     50.000    50.000 f  
    A17                                               0.000    50.000 f  pjtag_rtck (IN)
                         net (fo=0)                   0.000    50.000    pjtag_rtck
    A17                  IBUF (Prop_ibuf_I_O)         0.818    50.818 f  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           2.653    53.471    pjtag_rtck_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    53.564 f  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.869    55.433    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/pjtag_rtck
    SLICE_X5Y40          FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/rvx_port_11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.228    55.661 r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/rvx_port_11_reg/Q
                         net (fo=1, routed)           3.944    59.605    pjtag_rtdo_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.441    62.046 r  pjtag_rtdo_OBUF_inst/O
                         net (fo=0)                   0.000    62.046    pjtag_rtdo
    A16                                                               r  pjtag_rtdo (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                    100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay               -25.000    74.965    
  -------------------------------------------------------------------
                         required time                         74.965    
                         arrival time                         -62.046    
  -------------------------------------------------------------------
                         slack                                 12.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pjtag_rclk rise@0.000ns - pjtag_rclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.678%)  route 0.061ns (32.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.783ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    A17                                               0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck
    A17                  IBUF (Prop_ibuf_I_O)         0.159     0.159 r  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           1.347     1.506    pjtag_rtck_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.532 r  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.746     2.278    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/pjtag_rtck
    SLICE_X9Y38          FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.100     2.378 r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[29]/Q
                         net (fo=2, routed)           0.061     2.439    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[30][28]
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.028     2.467 r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0[28]_i_1/O
                         net (fo=1, routed)           0.000     2.467    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/D[28]
    SLICE_X8Y38          FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    A17                                               0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck
    A17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.036    pjtag_rtck_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.066 r  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.006     3.072    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/pjtag_rtck
    SLICE_X8Y38          FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[28]/C
                         clock pessimism             -0.783     2.289    
    SLICE_X8Y38          FDCE (Hold_fdce_C_D)         0.087     2.376    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pjtag_rclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pjtag_rtck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         100.000     98.591     BUFGCTRL_X0Y4  pjtag_rtck_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.400         50.000      49.600     SLICE_X4Y40    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_02_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         50.000      49.650     SLICE_X4Y40    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_02_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100000000_xilinx_clock_pll_0
  To Clock:  clk_100000000_xilinx_clock_pll_0

Setup :            0  Failing Endpoints,  Worst Slack        2.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100000000_xilinx_clock_pll_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_rtl/i_main_core/i_tl2axi/i_rvx_instance_3/rvx_signal_4_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_100000000_xilinx_clock_pll_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100000000_xilinx_clock_pll_0 rise@10.000ns - clk_100000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.266ns (3.720%)  route 6.885ns (96.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.035ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46667, routed)       1.737     5.035    i_platform/i_rtl/platform_controller/i_rvx_instance_1/CLK
    SLICE_X53Y41         FDPE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDPE (Prop_fdpe_C_Q)         0.223     5.258 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[5]/Q
                         net (fo=4, routed)           0.464     5.722    i_platform/i_rtl/platform_controller/i_rvx_instance_1/Q[5]
    SLICE_X53Y42         LUT2 (Prop_lut2_I0_O)        0.043     5.765 f  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i___5_i_1__64/O
                         net (fo=1445, routed)        6.421    12.185    i_platform/i_rtl/i_main_core/i_tl2axi/i_rvx_instance_3/reset
    SLICE_X19Y191        FDCE                                         f  i_platform/i_rtl/i_main_core/i_tl2axi/i_rvx_instance_3/rvx_signal_4_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100000000_xilinx_clock_pll_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    14.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    10.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46667, routed)       1.164    14.223    i_platform/i_rtl/i_main_core/i_tl2axi/i_rvx_instance_3/CLK
    SLICE_X19Y191        FDCE                                         r  i_platform/i_rtl/i_main_core/i_tl2axi/i_rvx_instance_3/rvx_signal_4_reg[2][1]/C
                         clock pessimism              0.251    14.475    
                         clock uncertainty           -0.067    14.408    
    SLICE_X19Y191        FDCE (Recov_fdce_C_CLR)     -0.212    14.196    i_platform/i_rtl/i_main_core/i_tl2axi/i_rvx_instance_3/rvx_signal_4_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  2.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100000000_xilinx_clock_pll_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_04/munoc_signal_5_reg[0]/CLR
                            (removal check against rising-edge clock clk_100000000_xilinx_clock_pll_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100000000_xilinx_clock_pll_0 rise@0.000ns - clk_100000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.131ns (27.283%)  route 0.349ns (72.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46667, routed)       0.699     2.196    i_platform/i_rtl/platform_controller/i_rvx_instance_1/CLK
    SLICE_X53Y42         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDCE (Prop_fdce_C_Q)         0.100     2.296 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[3]/Q
                         net (fo=3, routed)           0.190     2.486    i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[5]_0[3]
    SLICE_X53Y42         LUT2 (Prop_lut2_I1_O)        0.031     2.517 f  i_platform/i_rtl/platform_controller/i_rvx_instance_1/value[1]_i_2__17/O
                         net (fo=1036, routed)        0.159     2.677    i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_04/rvx_signal_0_reg[0]
    SLICE_X51Y42         FDCE                                         f  i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_04/munoc_signal_5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_100000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46667, routed)       0.958     2.612    i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_04/CLK
    SLICE_X51Y42         FDCE                                         r  i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_04/munoc_signal_5_reg[0]/C
                         clock pessimism             -0.384     2.227    
    SLICE_X51Y42         FDCE (Remov_fdce_C_CLR)     -0.110     2.117    i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_04/munoc_signal_5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.559    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        7.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.259ns (13.028%)  route 1.729ns (86.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.668ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.299     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.936     5.234    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     0.736 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.205    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.787     5.085    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.162 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     6.317    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     6.420 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     7.210    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     3.223 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     5.353    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.446 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=20316, routed)       1.222     6.668    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/CLK
    SLICE_X108Y228       FDPE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y228       FDPE (Prop_fdpe_C_Q)         0.259     6.927 f  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10/Q
                         net (fo=46, routed)          1.729     8.656    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_2
    SLICE_X144Y206       FDCE                                         f  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           2.173    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.776    14.835    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    10.640 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    12.976    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.059 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          1.626    14.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.758 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    15.801    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    15.867 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    16.589    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    12.895 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    14.900    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.983 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=20316, routed)       1.150    16.133    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X144Y206       FDCE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.555    16.689    
                         clock uncertainty           -0.060    16.628    
    SLICE_X144Y206       FDCE (Recov_fdce_C_CLR)     -0.212    16.416    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         16.416    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  7.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.118ns (28.676%)  route 0.293ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.083     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.761     2.258    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.344 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.471    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.715     2.212    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.262 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385     2.647    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     2.670 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352     3.022    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675     1.347 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940     2.287    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=20316, routed)       0.542     2.855    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/CLK
    SLICE_X104Y245       FDPE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y245       FDPE (Prop_fdpe_C_Q)         0.118     2.973 f  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/Q
                         net (fo=46, routed)          0.293     3.267    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg_0
    SLICE_X117Y240       FDCE                                         f  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.154     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_bufg1/O
                         net (fo=1, routed)           1.030     2.684    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.428 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.624    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_200000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout2_buf/O
                         net (fo=17, routed)          0.965     2.619    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.672 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.443     3.115    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     3.160 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.513     3.673    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.995     1.678 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.007     2.685    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.715 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=20316, routed)       0.748     3.463    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X117Y240       FDCE                                         r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.574     2.888    
    SLICE_X117Y240       FDCE (Remov_fdce_C_CLR)     -0.069     2.819    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.622ns  (logic 0.223ns (4.825%)  route 4.399ns (95.175%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y246                                    0.000     0.000 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
    SLICE_X105Y246       FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/Q
                         net (fo=45, routed)          4.399     4.622    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/SR[0]
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  0.378    





