{
  "module_name": "umc_6_7_0_sh_mask.h",
  "hash_id": "890b9ebee27e677e816ebede22689308d51be8feb5002c3225ce6d6761497e0f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/umc/umc_6_7_0_sh_mask.h",
  "human_readable_source": " \n#ifndef _umc_6_7_0_SH_MASK_HEADER\n#define _umc_6_7_0_SH_MASK_HEADER\n\n\n\n\n#define MCA_UMC_UMC0_MCUMC_STATUST0__ErrorCode__SHIFT                                                         0x0\n#define MCA_UMC_UMC0_MCUMC_STATUST0__ErrorCodeExt__SHIFT                                                      0x10\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV22__SHIFT                                                          0x16\n#define MCA_UMC_UMC0_MCUMC_STATUST0__AddrLsb__SHIFT                                                           0x18\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV30__SHIFT                                                          0x1e\n#define MCA_UMC_UMC0_MCUMC_STATUST0__ErrCoreId__SHIFT                                                         0x20\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV38__SHIFT                                                          0x26\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Scrub__SHIFT                                                             0x28\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV41__SHIFT                                                          0x29\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Poison__SHIFT                                                            0x2b\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Deferred__SHIFT                                                          0x2c\n#define MCA_UMC_UMC0_MCUMC_STATUST0__UECC__SHIFT                                                              0x2d\n#define MCA_UMC_UMC0_MCUMC_STATUST0__CECC__SHIFT                                                              0x2e\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV47__SHIFT                                                          0x2f\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Transparent__SHIFT                                                       0x34\n#define MCA_UMC_UMC0_MCUMC_STATUST0__SyndV__SHIFT                                                             0x35\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV54__SHIFT                                                          0x36\n#define MCA_UMC_UMC0_MCUMC_STATUST0__TCC__SHIFT                                                               0x37\n#define MCA_UMC_UMC0_MCUMC_STATUST0__ErrCoreIdVal__SHIFT                                                      0x38\n#define MCA_UMC_UMC0_MCUMC_STATUST0__PCC__SHIFT                                                               0x39\n#define MCA_UMC_UMC0_MCUMC_STATUST0__AddrV__SHIFT                                                             0x3a\n#define MCA_UMC_UMC0_MCUMC_STATUST0__MiscV__SHIFT                                                             0x3b\n#define MCA_UMC_UMC0_MCUMC_STATUST0__En__SHIFT                                                                0x3c\n#define MCA_UMC_UMC0_MCUMC_STATUST0__UC__SHIFT                                                                0x3d\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Overflow__SHIFT                                                          0x3e\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Val__SHIFT                                                               0x3f\n#define MCA_UMC_UMC0_MCUMC_STATUST0__ErrorCode_MASK                                                           0x000000000000FFFFL\n#define MCA_UMC_UMC0_MCUMC_STATUST0__ErrorCodeExt_MASK                                                        0x00000000003F0000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV22_MASK                                                            0x0000000000C00000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__AddrLsb_MASK                                                             0x000000003F000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV30_MASK                                                            0x00000000C0000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__ErrCoreId_MASK                                                           0x0000003F00000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV38_MASK                                                            0x000000C000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Scrub_MASK                                                               0x0000010000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV41_MASK                                                            0x0000060000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Poison_MASK                                                              0x0000080000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Deferred_MASK                                                            0x0000100000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__UECC_MASK                                                                0x0000200000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__CECC_MASK                                                                0x0000400000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV47_MASK                                                            0x000F800000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Transparent_MASK                                                         0x0010000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__SyndV_MASK                                                               0x0020000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__RESERV54_MASK                                                            0x0040000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__TCC_MASK                                                                 0x0080000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__ErrCoreIdVal_MASK                                                        0x0100000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__PCC_MASK                                                                 0x0200000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__AddrV_MASK                                                               0x0400000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__MiscV_MASK                                                               0x0800000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__En_MASK                                                                  0x1000000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__UC_MASK                                                                  0x2000000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Overflow_MASK                                                            0x4000000000000000L\n#define MCA_UMC_UMC0_MCUMC_STATUST0__Val_MASK                                                                 0x8000000000000000L\n\n#define MCA_UMC_UMC0_MCUMC_ADDRT0__ErrorAddr__SHIFT                                                           0x0\n#define MCA_UMC_UMC0_MCUMC_ADDRT0__Reserved__SHIFT                                                            0x38\n#define MCA_UMC_UMC0_MCUMC_ADDRT0__ErrorAddr_MASK                                                             0x00FFFFFFFFFFFFFFL\n#define MCA_UMC_UMC0_MCUMC_ADDRT0__Reserved_MASK                                                              0xFF00000000000000L\n\n\n\n\n#define UMCCH0_0_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH0_0_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH0_0_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH0_0_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH0_0_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH0_0_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH0_0_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH0_0_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH0_0_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH0_0_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH0_0_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH0_0_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH0_0_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH0_0_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH0_0_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH0_0_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH0_0_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH0_0_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH0_0_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH0_0_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH0_0_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_0_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_0_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_0_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_0_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_0_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_0_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_0_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_0_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_0_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_0_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_0_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_0_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_0_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_0_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_0_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_0_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_0_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_0_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_0_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_0_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_0_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_0_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_0_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_0_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_0_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_0_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_0_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_0_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_0_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_0_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_0_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_0_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_0_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_0_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_0_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_0_UMC_CONFIG__DDR_TYPE__SHIFT                                                                  0x0\n#define UMCCH0_0_UMC_CONFIG__BurstLength__SHIFT                                                               0x8\n#define UMCCH0_0_UMC_CONFIG__BurstCtrl__SHIFT                                                                 0xa\n#define UMCCH0_0_UMC_CONFIG__DramReady__SHIFT                                                                 0x1f\n#define UMCCH0_0_UMC_CONFIG__DDR_TYPE_MASK                                                                    0x00000007L\n#define UMCCH0_0_UMC_CONFIG__BurstLength_MASK                                                                 0x00000300L\n#define UMCCH0_0_UMC_CONFIG__BurstCtrl_MASK                                                                   0x00000C00L\n#define UMCCH0_0_UMC_CONFIG__DramReady_MASK                                                                   0x80000000L\n\n#define UMCCH0_0_EccCtrl__WrEccEn__SHIFT                                                                      0x0\n#define UMCCH0_0_EccCtrl__EccReplayEn__SHIFT                                                                  0x1\n#define UMCCH0_0_EccCtrl__UCFatalEn__SHIFT                                                                    0x8\n#define UMCCH0_0_EccCtrl__RdEccEn__SHIFT                                                                      0xa\n#define UMCCH0_0_EccCtrl__PoisonFatalDis__SHIFT                                                               0xc\n#define UMCCH0_0_EccCtrl__PoisonInhibit__SHIFT                                                                0xd\n#define UMCCH0_0_EccCtrl__WrEccEn_MASK                                                                        0x00000001L\n#define UMCCH0_0_EccCtrl__EccReplayEn_MASK                                                                    0x00000002L\n#define UMCCH0_0_EccCtrl__UCFatalEn_MASK                                                                      0x00000100L\n#define UMCCH0_0_EccCtrl__RdEccEn_MASK                                                                        0x00000400L\n#define UMCCH0_0_EccCtrl__PoisonFatalDis_MASK                                                                 0x00001000L\n#define UMCCH0_0_EccCtrl__PoisonInhibit_MASK                                                                  0x00002000L\n\n#define UMCCH0_0_UmcLocalCap__EccDis__SHIFT                                                                   0x0\n#define UMCCH0_0_UmcLocalCap__Spare__SHIFT                                                                    0x1\n#define UMCCH0_0_UmcLocalCap__WrDis__SHIFT                                                                    0x1f\n#define UMCCH0_0_UmcLocalCap__EccDis_MASK                                                                     0x00000001L\n#define UMCCH0_0_UmcLocalCap__Spare_MASK                                                                      0x0000003EL\n#define UMCCH0_0_UmcLocalCap__WrDis_MASK                                                                      0x80000000L\n\n#define UMCCH0_0_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH0_0_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH0_0_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH0_0_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH0_0_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH0_0_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH0_0_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH0_0_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH0_0_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH0_0_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH0_0_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH0_0_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH0_0_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH0_0_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH0_0_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH0_0_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH0_0_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH0_0_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH0_0_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH0_0_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH0_0_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH0_0_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH0_0_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH0_0_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH0_0_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH0_0_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH0_0_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_0_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_0_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_0_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_0_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_0_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_0_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_0_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_0_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_0_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_0_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_0_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_0_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_0_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_0_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_0_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_0_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_0_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_0_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_0_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_0_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_0_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_0_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_0_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_0_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_0_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_0_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_0_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_0_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_0_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_0_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_0_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_0_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_0_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_0_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_0_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_0_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_0_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_0_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_0_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_0_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_0_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_0_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_0_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_0_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_0_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_0_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_0_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_0_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_0_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_0_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_0_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_0_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_0_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_0_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_0_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_0_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_0_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_0_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_0_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_0_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_0_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_0_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_0_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_0_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_0_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_0_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_0_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_0_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_0_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_0_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_0_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_0_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_0_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_0_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_0_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_0_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_0_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_0_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_0_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_0_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_0_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_0_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_0_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_0_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_0_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_0_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_0_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_0_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_0_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_0_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_0_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_0_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_0_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_0_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_0_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_0_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_0_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_0_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_0_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_0_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_0_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_0_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_0_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_0_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_0_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_0_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_0_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_0_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_0_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_0_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_0_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_0_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_0_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_0_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_0_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_0_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_0_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_0_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_0_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_0_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_0_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_0_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_0_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_0_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_0_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_0_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_0_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_0_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_0_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_0_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_0_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_0_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_0_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_0_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_0_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_0_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_0_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_0_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_0_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_0_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_0_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_0_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_0_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_0_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_0_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_0_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_0_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_0_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_0_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_0_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_0_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_0_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_0_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_0_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_0_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_0_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_0_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_0_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_0_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_0_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_0_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_0_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_0_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_0_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_0_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_0_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_0_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_0_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_0_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_0_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_0_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_0_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_0_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_0_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_0_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_0_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH1_0_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH1_0_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH1_0_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH1_0_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH1_0_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH1_0_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH1_0_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH1_0_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH1_0_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH1_0_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH1_0_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH1_0_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH1_0_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH1_0_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH1_0_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH1_0_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH1_0_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH1_0_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH1_0_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH1_0_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH1_0_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_0_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_0_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_0_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_0_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_0_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_0_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_0_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_0_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_0_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_0_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_0_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_0_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_0_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_0_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_0_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_0_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_0_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_0_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_0_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_0_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_0_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_0_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_0_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_0_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_0_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_0_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_0_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_0_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_0_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_0_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_0_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_0_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_0_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_0_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_0_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_0_UMC_CONFIG__DDR_TYPE__SHIFT                                                                  0x0\n#define UMCCH1_0_UMC_CONFIG__BurstLength__SHIFT                                                               0x8\n#define UMCCH1_0_UMC_CONFIG__BurstCtrl__SHIFT                                                                 0xa\n#define UMCCH1_0_UMC_CONFIG__DramReady__SHIFT                                                                 0x1f\n#define UMCCH1_0_UMC_CONFIG__DDR_TYPE_MASK                                                                    0x00000007L\n#define UMCCH1_0_UMC_CONFIG__BurstLength_MASK                                                                 0x00000300L\n#define UMCCH1_0_UMC_CONFIG__BurstCtrl_MASK                                                                   0x00000C00L\n#define UMCCH1_0_UMC_CONFIG__DramReady_MASK                                                                   0x80000000L\n\n#define UMCCH1_0_EccCtrl__WrEccEn__SHIFT                                                                      0x0\n#define UMCCH1_0_EccCtrl__EccReplayEn__SHIFT                                                                  0x1\n#define UMCCH1_0_EccCtrl__UCFatalEn__SHIFT                                                                    0x8\n#define UMCCH1_0_EccCtrl__RdEccEn__SHIFT                                                                      0xa\n#define UMCCH1_0_EccCtrl__PoisonFatalDis__SHIFT                                                               0xc\n#define UMCCH1_0_EccCtrl__PoisonInhibit__SHIFT                                                                0xd\n#define UMCCH1_0_EccCtrl__WrEccEn_MASK                                                                        0x00000001L\n#define UMCCH1_0_EccCtrl__EccReplayEn_MASK                                                                    0x00000002L\n#define UMCCH1_0_EccCtrl__UCFatalEn_MASK                                                                      0x00000100L\n#define UMCCH1_0_EccCtrl__RdEccEn_MASK                                                                        0x00000400L\n#define UMCCH1_0_EccCtrl__PoisonFatalDis_MASK                                                                 0x00001000L\n#define UMCCH1_0_EccCtrl__PoisonInhibit_MASK                                                                  0x00002000L\n\n#define UMCCH1_0_UmcLocalCap__EccDis__SHIFT                                                                   0x0\n#define UMCCH1_0_UmcLocalCap__Spare__SHIFT                                                                    0x1\n#define UMCCH1_0_UmcLocalCap__WrDis__SHIFT                                                                    0x1f\n#define UMCCH1_0_UmcLocalCap__EccDis_MASK                                                                     0x00000001L\n#define UMCCH1_0_UmcLocalCap__Spare_MASK                                                                      0x0000003EL\n#define UMCCH1_0_UmcLocalCap__WrDis_MASK                                                                      0x80000000L\n\n#define UMCCH1_0_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH1_0_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH1_0_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH1_0_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH1_0_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH1_0_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH1_0_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH1_0_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH1_0_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH1_0_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH1_0_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH1_0_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH1_0_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH1_0_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH1_0_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH1_0_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH1_0_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH1_0_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH1_0_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH1_0_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH1_0_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH1_0_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH1_0_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH1_0_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH1_0_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH1_0_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH1_0_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_0_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_0_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_0_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_0_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_0_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_0_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_0_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_0_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_0_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_0_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_0_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_0_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_0_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_0_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_0_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_0_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_0_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_0_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_0_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_0_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_0_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_0_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_0_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_0_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_0_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_0_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_0_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_0_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_0_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_0_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_0_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_0_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_0_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_0_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_0_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_0_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_0_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_0_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_0_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_0_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_0_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_0_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_0_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_0_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_0_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_0_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_0_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_0_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_0_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_0_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_0_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_0_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_0_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_0_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_0_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_0_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_0_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_0_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_0_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_0_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_0_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_0_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_0_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_0_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_0_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_0_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_0_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_0_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_0_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_0_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_0_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_0_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_0_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_0_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_0_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_0_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_0_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_0_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_0_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_0_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_0_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_0_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_0_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_0_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_0_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_0_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_0_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_0_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_0_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_0_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_0_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_0_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_0_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_0_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_0_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_0_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_0_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_0_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_0_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_0_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_0_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_0_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_0_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_0_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_0_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_0_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_0_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_0_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_0_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_0_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_0_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_0_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_0_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_0_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_0_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_0_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_0_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_0_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_0_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_0_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_0_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_0_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_0_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_0_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_0_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_0_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_0_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_0_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_0_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_0_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_0_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_0_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_0_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_0_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_0_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_0_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_0_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_0_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_0_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_0_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_0_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_0_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_0_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_0_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_0_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_0_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_0_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_0_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_0_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_0_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_0_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_0_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_0_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_0_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_0_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_0_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_0_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_0_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_0_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_0_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_0_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_0_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_0_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_0_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_0_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_0_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_0_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_0_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_0_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_0_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_0_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_0_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_0_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_0_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_0_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_0_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH2_0_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH2_0_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH2_0_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH2_0_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH2_0_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH2_0_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH2_0_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH2_0_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH2_0_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH2_0_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH2_0_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH2_0_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH2_0_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH2_0_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH2_0_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH2_0_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH2_0_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH2_0_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH2_0_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH2_0_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH2_0_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_0_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_0_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_0_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_0_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_0_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_0_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_0_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_0_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_0_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_0_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_0_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_0_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_0_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_0_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_0_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_0_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_0_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_0_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_0_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_0_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_0_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_0_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_0_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_0_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_0_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_0_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_0_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_0_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_0_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_0_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_0_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_0_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_0_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_0_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_0_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_0_UMC_CONFIG__DDR_TYPE__SHIFT                                                                  0x0\n#define UMCCH2_0_UMC_CONFIG__BurstLength__SHIFT                                                               0x8\n#define UMCCH2_0_UMC_CONFIG__BurstCtrl__SHIFT                                                                 0xa\n#define UMCCH2_0_UMC_CONFIG__DramReady__SHIFT                                                                 0x1f\n#define UMCCH2_0_UMC_CONFIG__DDR_TYPE_MASK                                                                    0x00000007L\n#define UMCCH2_0_UMC_CONFIG__BurstLength_MASK                                                                 0x00000300L\n#define UMCCH2_0_UMC_CONFIG__BurstCtrl_MASK                                                                   0x00000C00L\n#define UMCCH2_0_UMC_CONFIG__DramReady_MASK                                                                   0x80000000L\n\n#define UMCCH2_0_EccCtrl__WrEccEn__SHIFT                                                                      0x0\n#define UMCCH2_0_EccCtrl__EccReplayEn__SHIFT                                                                  0x1\n#define UMCCH2_0_EccCtrl__UCFatalEn__SHIFT                                                                    0x8\n#define UMCCH2_0_EccCtrl__RdEccEn__SHIFT                                                                      0xa\n#define UMCCH2_0_EccCtrl__PoisonFatalDis__SHIFT                                                               0xc\n#define UMCCH2_0_EccCtrl__PoisonInhibit__SHIFT                                                                0xd\n#define UMCCH2_0_EccCtrl__WrEccEn_MASK                                                                        0x00000001L\n#define UMCCH2_0_EccCtrl__EccReplayEn_MASK                                                                    0x00000002L\n#define UMCCH2_0_EccCtrl__UCFatalEn_MASK                                                                      0x00000100L\n#define UMCCH2_0_EccCtrl__RdEccEn_MASK                                                                        0x00000400L\n#define UMCCH2_0_EccCtrl__PoisonFatalDis_MASK                                                                 0x00001000L\n#define UMCCH2_0_EccCtrl__PoisonInhibit_MASK                                                                  0x00002000L\n\n#define UMCCH2_0_UmcLocalCap__EccDis__SHIFT                                                                   0x0\n#define UMCCH2_0_UmcLocalCap__Spare__SHIFT                                                                    0x1\n#define UMCCH2_0_UmcLocalCap__WrDis__SHIFT                                                                    0x1f\n#define UMCCH2_0_UmcLocalCap__EccDis_MASK                                                                     0x00000001L\n#define UMCCH2_0_UmcLocalCap__Spare_MASK                                                                      0x0000003EL\n#define UMCCH2_0_UmcLocalCap__WrDis_MASK                                                                      0x80000000L\n\n#define UMCCH2_0_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH2_0_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH2_0_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH2_0_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH2_0_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH2_0_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH2_0_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH2_0_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH2_0_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH2_0_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH2_0_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH2_0_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH2_0_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH2_0_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH2_0_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH2_0_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH2_0_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH2_0_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH2_0_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH2_0_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH2_0_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH2_0_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH2_0_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH2_0_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH2_0_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH2_0_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH2_0_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_0_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_0_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_0_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_0_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_0_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_0_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_0_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_0_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_0_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_0_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_0_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_0_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_0_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_0_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_0_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_0_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_0_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_0_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_0_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_0_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_0_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_0_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_0_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_0_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_0_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_0_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_0_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_0_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_0_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_0_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_0_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_0_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_0_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_0_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_0_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_0_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_0_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_0_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_0_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_0_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_0_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_0_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_0_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_0_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_0_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_0_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_0_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_0_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_0_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_0_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_0_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_0_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_0_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_0_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_0_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_0_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_0_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_0_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_0_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_0_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_0_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_0_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_0_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_0_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_0_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_0_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_0_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_0_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_0_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_0_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_0_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_0_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_0_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_0_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_0_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_0_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_0_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_0_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_0_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_0_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_0_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_0_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_0_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_0_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_0_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_0_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_0_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_0_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_0_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_0_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_0_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_0_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_0_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_0_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_0_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_0_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_0_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_0_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_0_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_0_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_0_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_0_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_0_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_0_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_0_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_0_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_0_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_0_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_0_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_0_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_0_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_0_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_0_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_0_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_0_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_0_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_0_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_0_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_0_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_0_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_0_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_0_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_0_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_0_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_0_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_0_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_0_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_0_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_0_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_0_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_0_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_0_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_0_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_0_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_0_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_0_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_0_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_0_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_0_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_0_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_0_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_0_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_0_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_0_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_0_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_0_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_0_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_0_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_0_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_0_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_0_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_0_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_0_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_0_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_0_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_0_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_0_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_0_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_0_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_0_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_0_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_0_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_0_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_0_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_0_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_0_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_0_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_0_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_0_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_0_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_0_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_0_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_0_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_0_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_0_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_0_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH3_0_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH3_0_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH3_0_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH3_0_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH3_0_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH3_0_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH3_0_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH3_0_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH3_0_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH3_0_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH3_0_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH3_0_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH3_0_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH3_0_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH3_0_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH3_0_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH3_0_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH3_0_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH3_0_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH3_0_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH3_0_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_0_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_0_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_0_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_0_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_0_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_0_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_0_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_0_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_0_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_0_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_0_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_0_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_0_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_0_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_0_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_0_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_0_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_0_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_0_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_0_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_0_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_0_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_0_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_0_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_0_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_0_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_0_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_0_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_0_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_0_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_0_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_0_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_0_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_0_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_0_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_0_UMC_CONFIG__DDR_TYPE__SHIFT                                                                  0x0\n#define UMCCH3_0_UMC_CONFIG__BurstLength__SHIFT                                                               0x8\n#define UMCCH3_0_UMC_CONFIG__BurstCtrl__SHIFT                                                                 0xa\n#define UMCCH3_0_UMC_CONFIG__DramReady__SHIFT                                                                 0x1f\n#define UMCCH3_0_UMC_CONFIG__DDR_TYPE_MASK                                                                    0x00000007L\n#define UMCCH3_0_UMC_CONFIG__BurstLength_MASK                                                                 0x00000300L\n#define UMCCH3_0_UMC_CONFIG__BurstCtrl_MASK                                                                   0x00000C00L\n#define UMCCH3_0_UMC_CONFIG__DramReady_MASK                                                                   0x80000000L\n\n#define UMCCH3_0_EccCtrl__WrEccEn__SHIFT                                                                      0x0\n#define UMCCH3_0_EccCtrl__EccReplayEn__SHIFT                                                                  0x1\n#define UMCCH3_0_EccCtrl__UCFatalEn__SHIFT                                                                    0x8\n#define UMCCH3_0_EccCtrl__RdEccEn__SHIFT                                                                      0xa\n#define UMCCH3_0_EccCtrl__PoisonFatalDis__SHIFT                                                               0xc\n#define UMCCH3_0_EccCtrl__PoisonInhibit__SHIFT                                                                0xd\n#define UMCCH3_0_EccCtrl__WrEccEn_MASK                                                                        0x00000001L\n#define UMCCH3_0_EccCtrl__EccReplayEn_MASK                                                                    0x00000002L\n#define UMCCH3_0_EccCtrl__UCFatalEn_MASK                                                                      0x00000100L\n#define UMCCH3_0_EccCtrl__RdEccEn_MASK                                                                        0x00000400L\n#define UMCCH3_0_EccCtrl__PoisonFatalDis_MASK                                                                 0x00001000L\n#define UMCCH3_0_EccCtrl__PoisonInhibit_MASK                                                                  0x00002000L\n\n#define UMCCH3_0_UmcLocalCap__EccDis__SHIFT                                                                   0x0\n#define UMCCH3_0_UmcLocalCap__Spare__SHIFT                                                                    0x1\n#define UMCCH3_0_UmcLocalCap__WrDis__SHIFT                                                                    0x1f\n#define UMCCH3_0_UmcLocalCap__EccDis_MASK                                                                     0x00000001L\n#define UMCCH3_0_UmcLocalCap__Spare_MASK                                                                      0x0000003EL\n#define UMCCH3_0_UmcLocalCap__WrDis_MASK                                                                      0x80000000L\n\n#define UMCCH3_0_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH3_0_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH3_0_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH3_0_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH3_0_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH3_0_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH3_0_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH3_0_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH3_0_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH3_0_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH3_0_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH3_0_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH3_0_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH3_0_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH3_0_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH3_0_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH3_0_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH3_0_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH3_0_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH3_0_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH3_0_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH3_0_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH3_0_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH3_0_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH3_0_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH3_0_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH3_0_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_0_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_0_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_0_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_0_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_0_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_0_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_0_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_0_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_0_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_0_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_0_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_0_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_0_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_0_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_0_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_0_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_0_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_0_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_0_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_0_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_0_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_0_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_0_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_0_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_0_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_0_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_0_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_0_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_0_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_0_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_0_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_0_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_0_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_0_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_0_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_0_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_0_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_0_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_0_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_0_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_0_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_0_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_0_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_0_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_0_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_0_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_0_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_0_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_0_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_0_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_0_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_0_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_0_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_0_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_0_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_0_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_0_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_0_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_0_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_0_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_0_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_0_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_0_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_0_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_0_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_0_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_0_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_0_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_0_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_0_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_0_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_0_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_0_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_0_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_0_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_0_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_0_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_0_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_0_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_0_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_0_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_0_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_0_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_0_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_0_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_0_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_0_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_0_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_0_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_0_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_0_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_0_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_0_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_0_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_0_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_0_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_0_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_0_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_0_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_0_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_0_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_0_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_0_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_0_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_0_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_0_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_0_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_0_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_0_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_0_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_0_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_0_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_0_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_0_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_0_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_0_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_0_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_0_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_0_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_0_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_0_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_0_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_0_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_0_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_0_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_0_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_0_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_0_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_0_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_0_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_0_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_0_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_0_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_0_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_0_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_0_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_0_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_0_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_0_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_0_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_0_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_0_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_0_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_0_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_0_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_0_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_0_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_0_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_0_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_0_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_0_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_0_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_0_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_0_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_0_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_0_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_0_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_0_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_0_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_0_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_0_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_0_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_0_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_0_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_0_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_0_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_0_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_0_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_0_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_0_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_0_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_0_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_0_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_0_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_0_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_0_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH4_0_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH4_0_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH4_0_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH4_0_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH4_0_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH4_0_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH4_0_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH4_0_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH4_0_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH4_0_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH4_0_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH4_0_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH4_0_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH4_0_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH4_0_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH4_0_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH4_0_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH4_0_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH4_0_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH4_0_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH4_0_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_0_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_0_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_0_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_0_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_0_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_0_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_0_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_0_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_0_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_0_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_0_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_0_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_0_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_0_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_0_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_0_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_0_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_0_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_0_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_0_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_0_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_0_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_0_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_0_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_0_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_0_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_0_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_0_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_0_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_0_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_0_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_0_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_0_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_0_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_0_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_0_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH4_0_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH4_0_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH4_0_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH4_0_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH4_0_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH4_0_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH4_0_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH4_0_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH4_0_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH4_0_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH4_0_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH4_0_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH4_0_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH4_0_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH4_0_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH4_0_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH4_0_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH4_0_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH4_0_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH4_0_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH4_0_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH4_0_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH4_0_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH4_0_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH4_0_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH4_0_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_0_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_0_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_0_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_0_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_0_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_0_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_0_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_0_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_0_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_0_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_0_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_0_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_0_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_0_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_0_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_0_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_0_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_0_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_0_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_0_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_0_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_0_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_0_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_0_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_0_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_0_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_0_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_0_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_0_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_0_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_0_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_0_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_0_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_0_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_0_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_0_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_0_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_0_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_0_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_0_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_0_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_0_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_0_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_0_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_0_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_0_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_0_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_0_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_0_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_0_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_0_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_0_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_0_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_0_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_0_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_0_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_0_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_0_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_0_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_0_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_0_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_0_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_0_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_0_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_0_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_0_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_0_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_0_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_0_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_0_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_0_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_0_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_0_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_0_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_0_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_0_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_0_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_0_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_0_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_0_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_0_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_0_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_0_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_0_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_0_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_0_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_0_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_0_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_0_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_0_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_0_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_0_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_0_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_0_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_0_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_0_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_0_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_0_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_0_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_0_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_0_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_0_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_0_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_0_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_0_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_0_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_0_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_0_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_0_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_0_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_0_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_0_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_0_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_0_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_0_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_0_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_0_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_0_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_0_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_0_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_0_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_0_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_0_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_0_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_0_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_0_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_0_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_0_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_0_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_0_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_0_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_0_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_0_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_0_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_0_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_0_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_0_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_0_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_0_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_0_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_0_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_0_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_0_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_0_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_0_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_0_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_0_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_0_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_0_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_0_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_0_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_0_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_0_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_0_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_0_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_0_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_0_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_0_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_0_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_0_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_0_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_0_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_0_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_0_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_0_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_0_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_0_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_0_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_0_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_0_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_0_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_0_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_0_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_0_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_0_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_0_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH5_0_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH5_0_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH5_0_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH5_0_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH5_0_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH5_0_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH5_0_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH5_0_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH5_0_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH5_0_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH5_0_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH5_0_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH5_0_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH5_0_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH5_0_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH5_0_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH5_0_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH5_0_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH5_0_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH5_0_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH5_0_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_0_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_0_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_0_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_0_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_0_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_0_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_0_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_0_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_0_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_0_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_0_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_0_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_0_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_0_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_0_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_0_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_0_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_0_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_0_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_0_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_0_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_0_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_0_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_0_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_0_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_0_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_0_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_0_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_0_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_0_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_0_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_0_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_0_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_0_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_0_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_0_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH5_0_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH5_0_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH5_0_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH5_0_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH5_0_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH5_0_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH5_0_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH5_0_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH5_0_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH5_0_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH5_0_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH5_0_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH5_0_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH5_0_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH5_0_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH5_0_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH5_0_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH5_0_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH5_0_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH5_0_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH5_0_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH5_0_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH5_0_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH5_0_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH5_0_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH5_0_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_0_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_0_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_0_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_0_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_0_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_0_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_0_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_0_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_0_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_0_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_0_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_0_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_0_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_0_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_0_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_0_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_0_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_0_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_0_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_0_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_0_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_0_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_0_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_0_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_0_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_0_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_0_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_0_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_0_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_0_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_0_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_0_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_0_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_0_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_0_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_0_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_0_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_0_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_0_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_0_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_0_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_0_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_0_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_0_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_0_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_0_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_0_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_0_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_0_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_0_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_0_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_0_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_0_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_0_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_0_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_0_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_0_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_0_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_0_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_0_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_0_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_0_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_0_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_0_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_0_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_0_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_0_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_0_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_0_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_0_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_0_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_0_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_0_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_0_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_0_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_0_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_0_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_0_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_0_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_0_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_0_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_0_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_0_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_0_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_0_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_0_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_0_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_0_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_0_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_0_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_0_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_0_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_0_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_0_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_0_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_0_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_0_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_0_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_0_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_0_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_0_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_0_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_0_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_0_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_0_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_0_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_0_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_0_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_0_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_0_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_0_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_0_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_0_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_0_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_0_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_0_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_0_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_0_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_0_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_0_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_0_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_0_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_0_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_0_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_0_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_0_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_0_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_0_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_0_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_0_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_0_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_0_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_0_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_0_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_0_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_0_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_0_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_0_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_0_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_0_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_0_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_0_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_0_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_0_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_0_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_0_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_0_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_0_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_0_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_0_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_0_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_0_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_0_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_0_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_0_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_0_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_0_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_0_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_0_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_0_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_0_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_0_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_0_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_0_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_0_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_0_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_0_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_0_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_0_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_0_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_0_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_0_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_0_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_0_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_0_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_0_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH6_0_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH6_0_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH6_0_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH6_0_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH6_0_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH6_0_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH6_0_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH6_0_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH6_0_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH6_0_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH6_0_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH6_0_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH6_0_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH6_0_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH6_0_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH6_0_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH6_0_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH6_0_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH6_0_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH6_0_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH6_0_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_0_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_0_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_0_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_0_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_0_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_0_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_0_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_0_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_0_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_0_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_0_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_0_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_0_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_0_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_0_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_0_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_0_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_0_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_0_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_0_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_0_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_0_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_0_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_0_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_0_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_0_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_0_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_0_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_0_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_0_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_0_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_0_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_0_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_0_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_0_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_0_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH6_0_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH6_0_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH6_0_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH6_0_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH6_0_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH6_0_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH6_0_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH6_0_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH6_0_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH6_0_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH6_0_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH6_0_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH6_0_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH6_0_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH6_0_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH6_0_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH6_0_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH6_0_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH6_0_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH6_0_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH6_0_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH6_0_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH6_0_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH6_0_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH6_0_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH6_0_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_0_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_0_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_0_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_0_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_0_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_0_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_0_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_0_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_0_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_0_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_0_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_0_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_0_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_0_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_0_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_0_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_0_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_0_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_0_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_0_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_0_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_0_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_0_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_0_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_0_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_0_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_0_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_0_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_0_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_0_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_0_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_0_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_0_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_0_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_0_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_0_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_0_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_0_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_0_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_0_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_0_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_0_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_0_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_0_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_0_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_0_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_0_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_0_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_0_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_0_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_0_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_0_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_0_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_0_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_0_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_0_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_0_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_0_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_0_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_0_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_0_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_0_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_0_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_0_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_0_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_0_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_0_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_0_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_0_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_0_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_0_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_0_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_0_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_0_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_0_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_0_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_0_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_0_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_0_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_0_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_0_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_0_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_0_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_0_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_0_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_0_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_0_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_0_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_0_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_0_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_0_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_0_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_0_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_0_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_0_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_0_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_0_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_0_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_0_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_0_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_0_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_0_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_0_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_0_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_0_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_0_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_0_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_0_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_0_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_0_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_0_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_0_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_0_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_0_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_0_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_0_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_0_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_0_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_0_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_0_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_0_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_0_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_0_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_0_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_0_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_0_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_0_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_0_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_0_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_0_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_0_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_0_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_0_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_0_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_0_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_0_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_0_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_0_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_0_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_0_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_0_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_0_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_0_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_0_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_0_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_0_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_0_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_0_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_0_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_0_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_0_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_0_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_0_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_0_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_0_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_0_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_0_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_0_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_0_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_0_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_0_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_0_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_0_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_0_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_0_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_0_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_0_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_0_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_0_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_0_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_0_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_0_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_0_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_0_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_0_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_0_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH7_0_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH7_0_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH7_0_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH7_0_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH7_0_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH7_0_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH7_0_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH7_0_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH7_0_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH7_0_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH7_0_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH7_0_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH7_0_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH7_0_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH7_0_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH7_0_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH7_0_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH7_0_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH7_0_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH7_0_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH7_0_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_0_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_0_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_0_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_0_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_0_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_0_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_0_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_0_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_0_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_0_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_0_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_0_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_0_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_0_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_0_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_0_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_0_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_0_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_0_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_0_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_0_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_0_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_0_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_0_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_0_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_0_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_0_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_0_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_0_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_0_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_0_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_0_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_0_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_0_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_0_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_0_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH7_0_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH7_0_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH7_0_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH7_0_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH7_0_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH7_0_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH7_0_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH7_0_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH7_0_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH7_0_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH7_0_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH7_0_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH7_0_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH7_0_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH7_0_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH7_0_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH7_0_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH7_0_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH7_0_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH7_0_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH7_0_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH7_0_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH7_0_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH7_0_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH7_0_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH7_0_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_0_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_0_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_0_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_0_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_0_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_0_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_0_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_0_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_0_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_0_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_0_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_0_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_0_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_0_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_0_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_0_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_0_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_0_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_0_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_0_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_0_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_0_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_0_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_0_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_0_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_0_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_0_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_0_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_0_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_0_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_0_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_0_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_0_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_0_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_0_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_0_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_0_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_0_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_0_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_0_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_0_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_0_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_0_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_0_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_0_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_0_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_0_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_0_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_0_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_0_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_0_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_0_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_0_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_0_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_0_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_0_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_0_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_0_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_0_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_0_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_0_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_0_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_0_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_0_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_0_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_0_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_0_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_0_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_0_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_0_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_0_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_0_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_0_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_0_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_0_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_0_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_0_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_0_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_0_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_0_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_0_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_0_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_0_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_0_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_0_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_0_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_0_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_0_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_0_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_0_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_0_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_0_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_0_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_0_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_0_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_0_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_0_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_0_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_0_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_0_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_0_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_0_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_0_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_0_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_0_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_0_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_0_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_0_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_0_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_0_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_0_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_0_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_0_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_0_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_0_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_0_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_0_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_0_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_0_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_0_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_0_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_0_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_0_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_0_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_0_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_0_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_0_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_0_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_0_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_0_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_0_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_0_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_0_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_0_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_0_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_0_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_0_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_0_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_0_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_0_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_0_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_0_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_0_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_0_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_0_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_0_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_0_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_0_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_0_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_0_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_0_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_0_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_0_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_0_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_0_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_0_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_0_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_0_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_0_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_0_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_0_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_0_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_0_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_0_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_0_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_0_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_0_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_0_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_0_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_0_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_0_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_0_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_0_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_0_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_0_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_0_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_0_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_0_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_0_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_0_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_0_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_0_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_0_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_0_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_0_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_0_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_0_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_0_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_0_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_0_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_0_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_0_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH0_1_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH0_1_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH0_1_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH0_1_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH0_1_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH0_1_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH0_1_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH0_1_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH0_1_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH0_1_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH0_1_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH0_1_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH0_1_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH0_1_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH0_1_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH0_1_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH0_1_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH0_1_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH0_1_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH0_1_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH0_1_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_1_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_1_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_1_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_1_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_1_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_1_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_1_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_1_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_1_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_1_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_1_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_1_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_1_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_1_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_1_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_1_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_1_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_1_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_1_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_1_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_1_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_1_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_1_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_1_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_1_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_1_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_1_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_1_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_1_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_1_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_1_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_1_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_1_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_1_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_1_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_1_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH0_1_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH0_1_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH0_1_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH0_1_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH0_1_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH0_1_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH0_1_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH0_1_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH0_1_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH0_1_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH0_1_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH0_1_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH0_1_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH0_1_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH0_1_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH0_1_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH0_1_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH0_1_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH0_1_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH0_1_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH0_1_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH0_1_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH0_1_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH0_1_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH0_1_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH0_1_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_1_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_1_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_1_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_1_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_1_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_1_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_1_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_1_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_1_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_1_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_1_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_1_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_1_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_1_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_1_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_1_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_1_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_1_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_1_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_1_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_1_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_1_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_1_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_1_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_1_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_1_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_1_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_1_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_1_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_1_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_1_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_1_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_1_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_1_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_1_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_1_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_1_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_1_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_1_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_1_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_1_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_1_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_1_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_1_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_1_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_1_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_1_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_1_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_1_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_1_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_1_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_1_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_1_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_1_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_1_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_1_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_1_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_1_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_1_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_1_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_1_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_1_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_1_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_1_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_1_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_1_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_1_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_1_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_1_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_1_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_1_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_1_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_1_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_1_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_1_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_1_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_1_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_1_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_1_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_1_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_1_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_1_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_1_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_1_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_1_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_1_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_1_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_1_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_1_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_1_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_1_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_1_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_1_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_1_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_1_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_1_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_1_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_1_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_1_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_1_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_1_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_1_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_1_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_1_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_1_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_1_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_1_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_1_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_1_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_1_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_1_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_1_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_1_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_1_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_1_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_1_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_1_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_1_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_1_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_1_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_1_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_1_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_1_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_1_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_1_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_1_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_1_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_1_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_1_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_1_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_1_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_1_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_1_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_1_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_1_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_1_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_1_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_1_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_1_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_1_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_1_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_1_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_1_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_1_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_1_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_1_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_1_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_1_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_1_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_1_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_1_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_1_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_1_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_1_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_1_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_1_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_1_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_1_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_1_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_1_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_1_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_1_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_1_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_1_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_1_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_1_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_1_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_1_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_1_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_1_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_1_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_1_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_1_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_1_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_1_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_1_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH1_1_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH1_1_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH1_1_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH1_1_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH1_1_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH1_1_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH1_1_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH1_1_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH1_1_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH1_1_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH1_1_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH1_1_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH1_1_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH1_1_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH1_1_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH1_1_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH1_1_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH1_1_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH1_1_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH1_1_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH1_1_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_1_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_1_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_1_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_1_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_1_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_1_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_1_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_1_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_1_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_1_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_1_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_1_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_1_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_1_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_1_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_1_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_1_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_1_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_1_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_1_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_1_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_1_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_1_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_1_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_1_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_1_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_1_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_1_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_1_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_1_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_1_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_1_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_1_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_1_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_1_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_1_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH1_1_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH1_1_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH1_1_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH1_1_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH1_1_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH1_1_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH1_1_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH1_1_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH1_1_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH1_1_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH1_1_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH1_1_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH1_1_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH1_1_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH1_1_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH1_1_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH1_1_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH1_1_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH1_1_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH1_1_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH1_1_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH1_1_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH1_1_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH1_1_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH1_1_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH1_1_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_1_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_1_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_1_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_1_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_1_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_1_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_1_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_1_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_1_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_1_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_1_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_1_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_1_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_1_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_1_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_1_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_1_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_1_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_1_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_1_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_1_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_1_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_1_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_1_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_1_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_1_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_1_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_1_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_1_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_1_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_1_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_1_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_1_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_1_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_1_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_1_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_1_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_1_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_1_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_1_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_1_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_1_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_1_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_1_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_1_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_1_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_1_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_1_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_1_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_1_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_1_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_1_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_1_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_1_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_1_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_1_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_1_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_1_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_1_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_1_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_1_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_1_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_1_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_1_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_1_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_1_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_1_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_1_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_1_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_1_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_1_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_1_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_1_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_1_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_1_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_1_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_1_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_1_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_1_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_1_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_1_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_1_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_1_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_1_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_1_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_1_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_1_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_1_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_1_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_1_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_1_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_1_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_1_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_1_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_1_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_1_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_1_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_1_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_1_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_1_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_1_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_1_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_1_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_1_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_1_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_1_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_1_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_1_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_1_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_1_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_1_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_1_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_1_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_1_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_1_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_1_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_1_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_1_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_1_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_1_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_1_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_1_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_1_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_1_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_1_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_1_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_1_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_1_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_1_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_1_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_1_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_1_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_1_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_1_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_1_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_1_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_1_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_1_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_1_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_1_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_1_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_1_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_1_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_1_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_1_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_1_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_1_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_1_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_1_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_1_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_1_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_1_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_1_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_1_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_1_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_1_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_1_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_1_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_1_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_1_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_1_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_1_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_1_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_1_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_1_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_1_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_1_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_1_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_1_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_1_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_1_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_1_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_1_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_1_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_1_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_1_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH2_1_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH2_1_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH2_1_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH2_1_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH2_1_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH2_1_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH2_1_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH2_1_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH2_1_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH2_1_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH2_1_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH2_1_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH2_1_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH2_1_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH2_1_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH2_1_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH2_1_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH2_1_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH2_1_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH2_1_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH2_1_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_1_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_1_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_1_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_1_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_1_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_1_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_1_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_1_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_1_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_1_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_1_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_1_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_1_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_1_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_1_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_1_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_1_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_1_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_1_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_1_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_1_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_1_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_1_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_1_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_1_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_1_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_1_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_1_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_1_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_1_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_1_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_1_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_1_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_1_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_1_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_1_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH2_1_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH2_1_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH2_1_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH2_1_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH2_1_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH2_1_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH2_1_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH2_1_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH2_1_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH2_1_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH2_1_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH2_1_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH2_1_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH2_1_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH2_1_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH2_1_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH2_1_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH2_1_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH2_1_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH2_1_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH2_1_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH2_1_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH2_1_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH2_1_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH2_1_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH2_1_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_1_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_1_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_1_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_1_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_1_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_1_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_1_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_1_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_1_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_1_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_1_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_1_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_1_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_1_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_1_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_1_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_1_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_1_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_1_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_1_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_1_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_1_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_1_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_1_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_1_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_1_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_1_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_1_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_1_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_1_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_1_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_1_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_1_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_1_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_1_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_1_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_1_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_1_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_1_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_1_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_1_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_1_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_1_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_1_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_1_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_1_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_1_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_1_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_1_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_1_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_1_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_1_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_1_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_1_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_1_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_1_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_1_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_1_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_1_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_1_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_1_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_1_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_1_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_1_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_1_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_1_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_1_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_1_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_1_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_1_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_1_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_1_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_1_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_1_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_1_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_1_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_1_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_1_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_1_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_1_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_1_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_1_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_1_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_1_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_1_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_1_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_1_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_1_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_1_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_1_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_1_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_1_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_1_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_1_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_1_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_1_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_1_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_1_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_1_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_1_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_1_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_1_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_1_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_1_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_1_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_1_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_1_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_1_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_1_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_1_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_1_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_1_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_1_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_1_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_1_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_1_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_1_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_1_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_1_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_1_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_1_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_1_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_1_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_1_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_1_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_1_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_1_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_1_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_1_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_1_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_1_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_1_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_1_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_1_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_1_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_1_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_1_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_1_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_1_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_1_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_1_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_1_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_1_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_1_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_1_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_1_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_1_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_1_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_1_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_1_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_1_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_1_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_1_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_1_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_1_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_1_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_1_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_1_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_1_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_1_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_1_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_1_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_1_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_1_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_1_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_1_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_1_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_1_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_1_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_1_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_1_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_1_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_1_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_1_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_1_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_1_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH3_1_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH3_1_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH3_1_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH3_1_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH3_1_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH3_1_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH3_1_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH3_1_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH3_1_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH3_1_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH3_1_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH3_1_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH3_1_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH3_1_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH3_1_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH3_1_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH3_1_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH3_1_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH3_1_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH3_1_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH3_1_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_1_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_1_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_1_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_1_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_1_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_1_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_1_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_1_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_1_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_1_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_1_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_1_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_1_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_1_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_1_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_1_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_1_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_1_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_1_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_1_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_1_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_1_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_1_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_1_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_1_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_1_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_1_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_1_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_1_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_1_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_1_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_1_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_1_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_1_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_1_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_1_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH3_1_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH3_1_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH3_1_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH3_1_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH3_1_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH3_1_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH3_1_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH3_1_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH3_1_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH3_1_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH3_1_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH3_1_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH3_1_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH3_1_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH3_1_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH3_1_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH3_1_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH3_1_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH3_1_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH3_1_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH3_1_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH3_1_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH3_1_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH3_1_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH3_1_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH3_1_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_1_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_1_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_1_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_1_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_1_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_1_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_1_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_1_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_1_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_1_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_1_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_1_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_1_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_1_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_1_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_1_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_1_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_1_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_1_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_1_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_1_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_1_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_1_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_1_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_1_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_1_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_1_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_1_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_1_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_1_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_1_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_1_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_1_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_1_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_1_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_1_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_1_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_1_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_1_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_1_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_1_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_1_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_1_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_1_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_1_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_1_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_1_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_1_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_1_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_1_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_1_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_1_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_1_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_1_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_1_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_1_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_1_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_1_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_1_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_1_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_1_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_1_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_1_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_1_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_1_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_1_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_1_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_1_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_1_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_1_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_1_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_1_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_1_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_1_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_1_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_1_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_1_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_1_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_1_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_1_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_1_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_1_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_1_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_1_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_1_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_1_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_1_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_1_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_1_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_1_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_1_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_1_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_1_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_1_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_1_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_1_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_1_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_1_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_1_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_1_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_1_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_1_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_1_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_1_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_1_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_1_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_1_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_1_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_1_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_1_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_1_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_1_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_1_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_1_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_1_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_1_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_1_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_1_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_1_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_1_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_1_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_1_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_1_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_1_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_1_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_1_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_1_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_1_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_1_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_1_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_1_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_1_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_1_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_1_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_1_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_1_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_1_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_1_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_1_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_1_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_1_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_1_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_1_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_1_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_1_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_1_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_1_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_1_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_1_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_1_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_1_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_1_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_1_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_1_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_1_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_1_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_1_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_1_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_1_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_1_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_1_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_1_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_1_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_1_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_1_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_1_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_1_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_1_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_1_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_1_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_1_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_1_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_1_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_1_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_1_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_1_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH4_1_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH4_1_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH4_1_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH4_1_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH4_1_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH4_1_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH4_1_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH4_1_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH4_1_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH4_1_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH4_1_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH4_1_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH4_1_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH4_1_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH4_1_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH4_1_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH4_1_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH4_1_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH4_1_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH4_1_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH4_1_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_1_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_1_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_1_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_1_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_1_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_1_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_1_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_1_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_1_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_1_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_1_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_1_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_1_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_1_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_1_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_1_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_1_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_1_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_1_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_1_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_1_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_1_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_1_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_1_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_1_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_1_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_1_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_1_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_1_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_1_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_1_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_1_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_1_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_1_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_1_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_1_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH4_1_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH4_1_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH4_1_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH4_1_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH4_1_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH4_1_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH4_1_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH4_1_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH4_1_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH4_1_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH4_1_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH4_1_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH4_1_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH4_1_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH4_1_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH4_1_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH4_1_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH4_1_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH4_1_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH4_1_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH4_1_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH4_1_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH4_1_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH4_1_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH4_1_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH4_1_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_1_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_1_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_1_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_1_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_1_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_1_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_1_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_1_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_1_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_1_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_1_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_1_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_1_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_1_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_1_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_1_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_1_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_1_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_1_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_1_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_1_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_1_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_1_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_1_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_1_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_1_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_1_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_1_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_1_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_1_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_1_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_1_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_1_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_1_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_1_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_1_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_1_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_1_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_1_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_1_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_1_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_1_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_1_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_1_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_1_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_1_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_1_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_1_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_1_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_1_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_1_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_1_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_1_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_1_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_1_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_1_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_1_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_1_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_1_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_1_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_1_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_1_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_1_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_1_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_1_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_1_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_1_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_1_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_1_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_1_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_1_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_1_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_1_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_1_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_1_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_1_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_1_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_1_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_1_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_1_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_1_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_1_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_1_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_1_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_1_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_1_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_1_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_1_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_1_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_1_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_1_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_1_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_1_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_1_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_1_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_1_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_1_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_1_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_1_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_1_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_1_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_1_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_1_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_1_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_1_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_1_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_1_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_1_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_1_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_1_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_1_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_1_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_1_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_1_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_1_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_1_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_1_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_1_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_1_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_1_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_1_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_1_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_1_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_1_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_1_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_1_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_1_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_1_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_1_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_1_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_1_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_1_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_1_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_1_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_1_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_1_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_1_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_1_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_1_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_1_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_1_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_1_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_1_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_1_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_1_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_1_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_1_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_1_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_1_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_1_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_1_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_1_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_1_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_1_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_1_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_1_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_1_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_1_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_1_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_1_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_1_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_1_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_1_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_1_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_1_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_1_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_1_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_1_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_1_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_1_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_1_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_1_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_1_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_1_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_1_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_1_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH5_1_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH5_1_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH5_1_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH5_1_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH5_1_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH5_1_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH5_1_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH5_1_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH5_1_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH5_1_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH5_1_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH5_1_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH5_1_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH5_1_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH5_1_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH5_1_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH5_1_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH5_1_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH5_1_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH5_1_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH5_1_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_1_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_1_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_1_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_1_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_1_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_1_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_1_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_1_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_1_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_1_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_1_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_1_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_1_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_1_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_1_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_1_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_1_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_1_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_1_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_1_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_1_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_1_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_1_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_1_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_1_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_1_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_1_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_1_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_1_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_1_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_1_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_1_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_1_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_1_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_1_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_1_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH5_1_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH5_1_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH5_1_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH5_1_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH5_1_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH5_1_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH5_1_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH5_1_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH5_1_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH5_1_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH5_1_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH5_1_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH5_1_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH5_1_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH5_1_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH5_1_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH5_1_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH5_1_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH5_1_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH5_1_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH5_1_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH5_1_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH5_1_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH5_1_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH5_1_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH5_1_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_1_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_1_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_1_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_1_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_1_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_1_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_1_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_1_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_1_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_1_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_1_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_1_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_1_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_1_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_1_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_1_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_1_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_1_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_1_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_1_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_1_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_1_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_1_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_1_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_1_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_1_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_1_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_1_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_1_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_1_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_1_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_1_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_1_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_1_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_1_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_1_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_1_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_1_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_1_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_1_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_1_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_1_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_1_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_1_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_1_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_1_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_1_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_1_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_1_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_1_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_1_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_1_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_1_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_1_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_1_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_1_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_1_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_1_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_1_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_1_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_1_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_1_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_1_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_1_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_1_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_1_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_1_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_1_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_1_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_1_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_1_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_1_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_1_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_1_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_1_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_1_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_1_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_1_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_1_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_1_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_1_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_1_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_1_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_1_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_1_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_1_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_1_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_1_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_1_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_1_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_1_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_1_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_1_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_1_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_1_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_1_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_1_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_1_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_1_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_1_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_1_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_1_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_1_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_1_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_1_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_1_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_1_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_1_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_1_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_1_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_1_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_1_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_1_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_1_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_1_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_1_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_1_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_1_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_1_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_1_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_1_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_1_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_1_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_1_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_1_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_1_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_1_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_1_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_1_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_1_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_1_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_1_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_1_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_1_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_1_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_1_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_1_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_1_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_1_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_1_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_1_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_1_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_1_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_1_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_1_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_1_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_1_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_1_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_1_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_1_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_1_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_1_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_1_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_1_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_1_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_1_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_1_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_1_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_1_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_1_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_1_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_1_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_1_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_1_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_1_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_1_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_1_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_1_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_1_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_1_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_1_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_1_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_1_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_1_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_1_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_1_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH6_1_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH6_1_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH6_1_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH6_1_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH6_1_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH6_1_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH6_1_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH6_1_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH6_1_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH6_1_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH6_1_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH6_1_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH6_1_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH6_1_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH6_1_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH6_1_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH6_1_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH6_1_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH6_1_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH6_1_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH6_1_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_1_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_1_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_1_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_1_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_1_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_1_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_1_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_1_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_1_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_1_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_1_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_1_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_1_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_1_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_1_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_1_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_1_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_1_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_1_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_1_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_1_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_1_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_1_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_1_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_1_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_1_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_1_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_1_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_1_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_1_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_1_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_1_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_1_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_1_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_1_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_1_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH6_1_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH6_1_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH6_1_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH6_1_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH6_1_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH6_1_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH6_1_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH6_1_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH6_1_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH6_1_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH6_1_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH6_1_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH6_1_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH6_1_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH6_1_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH6_1_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH6_1_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH6_1_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH6_1_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH6_1_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH6_1_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH6_1_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH6_1_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH6_1_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH6_1_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH6_1_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_1_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_1_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_1_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_1_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_1_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_1_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_1_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_1_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_1_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_1_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_1_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_1_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_1_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_1_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_1_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_1_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_1_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_1_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_1_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_1_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_1_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_1_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_1_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_1_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_1_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_1_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_1_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_1_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_1_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_1_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_1_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_1_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_1_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_1_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_1_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_1_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_1_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_1_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_1_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_1_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_1_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_1_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_1_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_1_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_1_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_1_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_1_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_1_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_1_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_1_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_1_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_1_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_1_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_1_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_1_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_1_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_1_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_1_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_1_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_1_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_1_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_1_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_1_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_1_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_1_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_1_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_1_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_1_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_1_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_1_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_1_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_1_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_1_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_1_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_1_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_1_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_1_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_1_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_1_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_1_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_1_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_1_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_1_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_1_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_1_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_1_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_1_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_1_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_1_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_1_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_1_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_1_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_1_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_1_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_1_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_1_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_1_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_1_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_1_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_1_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_1_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_1_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_1_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_1_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_1_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_1_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_1_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_1_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_1_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_1_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_1_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_1_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_1_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_1_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_1_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_1_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_1_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_1_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_1_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_1_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_1_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_1_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_1_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_1_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_1_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_1_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_1_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_1_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_1_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_1_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_1_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_1_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_1_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_1_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_1_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_1_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_1_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_1_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_1_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_1_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_1_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_1_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_1_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_1_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_1_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_1_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_1_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_1_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_1_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_1_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_1_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_1_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_1_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_1_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_1_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_1_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_1_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_1_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_1_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_1_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_1_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_1_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_1_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_1_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_1_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_1_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_1_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_1_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_1_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_1_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_1_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_1_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_1_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_1_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_1_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_1_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH7_1_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH7_1_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH7_1_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH7_1_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH7_1_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH7_1_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH7_1_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH7_1_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH7_1_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH7_1_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH7_1_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH7_1_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH7_1_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH7_1_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH7_1_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH7_1_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH7_1_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH7_1_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH7_1_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH7_1_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH7_1_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_1_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_1_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_1_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_1_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_1_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_1_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_1_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_1_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_1_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_1_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_1_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_1_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_1_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_1_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_1_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_1_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_1_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_1_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_1_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_1_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_1_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_1_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_1_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_1_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_1_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_1_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_1_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_1_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_1_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_1_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_1_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_1_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_1_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_1_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_1_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_1_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH7_1_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH7_1_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH7_1_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH7_1_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH7_1_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH7_1_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH7_1_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH7_1_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH7_1_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH7_1_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH7_1_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH7_1_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH7_1_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH7_1_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH7_1_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH7_1_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH7_1_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH7_1_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH7_1_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH7_1_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH7_1_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH7_1_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH7_1_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH7_1_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH7_1_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH7_1_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_1_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_1_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_1_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_1_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_1_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_1_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_1_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_1_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_1_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_1_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_1_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_1_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_1_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_1_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_1_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_1_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_1_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_1_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_1_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_1_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_1_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_1_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_1_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_1_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_1_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_1_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_1_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_1_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_1_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_1_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_1_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_1_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_1_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_1_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_1_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_1_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_1_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_1_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_1_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_1_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_1_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_1_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_1_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_1_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_1_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_1_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_1_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_1_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_1_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_1_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_1_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_1_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_1_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_1_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_1_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_1_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_1_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_1_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_1_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_1_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_1_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_1_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_1_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_1_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_1_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_1_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_1_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_1_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_1_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_1_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_1_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_1_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_1_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_1_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_1_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_1_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_1_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_1_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_1_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_1_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_1_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_1_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_1_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_1_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_1_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_1_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_1_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_1_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_1_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_1_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_1_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_1_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_1_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_1_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_1_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_1_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_1_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_1_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_1_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_1_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_1_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_1_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_1_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_1_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_1_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_1_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_1_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_1_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_1_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_1_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_1_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_1_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_1_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_1_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_1_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_1_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_1_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_1_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_1_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_1_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_1_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_1_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_1_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_1_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_1_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_1_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_1_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_1_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_1_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_1_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_1_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_1_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_1_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_1_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_1_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_1_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_1_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_1_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_1_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_1_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_1_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_1_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_1_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_1_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_1_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_1_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_1_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_1_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_1_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_1_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_1_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_1_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_1_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_1_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_1_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_1_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_1_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_1_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_1_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_1_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_1_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_1_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_1_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_1_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_1_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_1_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_1_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_1_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_1_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_1_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_1_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_1_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_1_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_1_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_1_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_1_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_1_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_1_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_1_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_1_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_1_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_1_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_1_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_1_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_1_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_1_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_1_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_1_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_1_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_1_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_1_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_1_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH0_2_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH0_2_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH0_2_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH0_2_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH0_2_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH0_2_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH0_2_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH0_2_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH0_2_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH0_2_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH0_2_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH0_2_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH0_2_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH0_2_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH0_2_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH0_2_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH0_2_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH0_2_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH0_2_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH0_2_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH0_2_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_2_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_2_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_2_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_2_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_2_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_2_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_2_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_2_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_2_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_2_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_2_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_2_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_2_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_2_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_2_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_2_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_2_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_2_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_2_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_2_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_2_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_2_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_2_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_2_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_2_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_2_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_2_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_2_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_2_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_2_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_2_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_2_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_2_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_2_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_2_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_2_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH0_2_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH0_2_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH0_2_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH0_2_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH0_2_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH0_2_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH0_2_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH0_2_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH0_2_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH0_2_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH0_2_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH0_2_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH0_2_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH0_2_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH0_2_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH0_2_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH0_2_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH0_2_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH0_2_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH0_2_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH0_2_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH0_2_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH0_2_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH0_2_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH0_2_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH0_2_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_2_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_2_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_2_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_2_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_2_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_2_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_2_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_2_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_2_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_2_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_2_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_2_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_2_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_2_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_2_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_2_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_2_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_2_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_2_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_2_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_2_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_2_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_2_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_2_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_2_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_2_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_2_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_2_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_2_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_2_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_2_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_2_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_2_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_2_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_2_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_2_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_2_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_2_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_2_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_2_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_2_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_2_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_2_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_2_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_2_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_2_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_2_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_2_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_2_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_2_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_2_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_2_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_2_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_2_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_2_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_2_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_2_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_2_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_2_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_2_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_2_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_2_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_2_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_2_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_2_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_2_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_2_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_2_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_2_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_2_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_2_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_2_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_2_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_2_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_2_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_2_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_2_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_2_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_2_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_2_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_2_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_2_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_2_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_2_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_2_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_2_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_2_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_2_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_2_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_2_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_2_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_2_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_2_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_2_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_2_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_2_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_2_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_2_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_2_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_2_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_2_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_2_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_2_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_2_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_2_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_2_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_2_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_2_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_2_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_2_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_2_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_2_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_2_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_2_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_2_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_2_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_2_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_2_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_2_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_2_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_2_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_2_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_2_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_2_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_2_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_2_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_2_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_2_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_2_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_2_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_2_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_2_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_2_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_2_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_2_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_2_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_2_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_2_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_2_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_2_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_2_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_2_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_2_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_2_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_2_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_2_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_2_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_2_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_2_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_2_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_2_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_2_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_2_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_2_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_2_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_2_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_2_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_2_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_2_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_2_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_2_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_2_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_2_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_2_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_2_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_2_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_2_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_2_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_2_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_2_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_2_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_2_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_2_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_2_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_2_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_2_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH1_2_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH1_2_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH1_2_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH1_2_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH1_2_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH1_2_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH1_2_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH1_2_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH1_2_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH1_2_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH1_2_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH1_2_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH1_2_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH1_2_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH1_2_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH1_2_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH1_2_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH1_2_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH1_2_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH1_2_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH1_2_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_2_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_2_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_2_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_2_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_2_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_2_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_2_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_2_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_2_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_2_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_2_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_2_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_2_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_2_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_2_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_2_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_2_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_2_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_2_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_2_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_2_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_2_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_2_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_2_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_2_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_2_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_2_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_2_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_2_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_2_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_2_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_2_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_2_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_2_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_2_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_2_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH1_2_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH1_2_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH1_2_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH1_2_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH1_2_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH1_2_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH1_2_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH1_2_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH1_2_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH1_2_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH1_2_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH1_2_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH1_2_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH1_2_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH1_2_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH1_2_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH1_2_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH1_2_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH1_2_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH1_2_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH1_2_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH1_2_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH1_2_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH1_2_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH1_2_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH1_2_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_2_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_2_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_2_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_2_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_2_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_2_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_2_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_2_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_2_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_2_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_2_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_2_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_2_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_2_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_2_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_2_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_2_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_2_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_2_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_2_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_2_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_2_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_2_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_2_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_2_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_2_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_2_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_2_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_2_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_2_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_2_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_2_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_2_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_2_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_2_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_2_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_2_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_2_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_2_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_2_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_2_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_2_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_2_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_2_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_2_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_2_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_2_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_2_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_2_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_2_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_2_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_2_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_2_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_2_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_2_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_2_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_2_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_2_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_2_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_2_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_2_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_2_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_2_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_2_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_2_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_2_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_2_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_2_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_2_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_2_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_2_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_2_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_2_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_2_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_2_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_2_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_2_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_2_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_2_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_2_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_2_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_2_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_2_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_2_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_2_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_2_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_2_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_2_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_2_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_2_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_2_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_2_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_2_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_2_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_2_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_2_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_2_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_2_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_2_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_2_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_2_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_2_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_2_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_2_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_2_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_2_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_2_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_2_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_2_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_2_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_2_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_2_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_2_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_2_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_2_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_2_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_2_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_2_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_2_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_2_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_2_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_2_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_2_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_2_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_2_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_2_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_2_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_2_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_2_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_2_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_2_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_2_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_2_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_2_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_2_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_2_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_2_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_2_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_2_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_2_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_2_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_2_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_2_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_2_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_2_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_2_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_2_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_2_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_2_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_2_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_2_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_2_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_2_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_2_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_2_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_2_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_2_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_2_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_2_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_2_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_2_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_2_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_2_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_2_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_2_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_2_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_2_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_2_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_2_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_2_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_2_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_2_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_2_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_2_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_2_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_2_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH2_2_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH2_2_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH2_2_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH2_2_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH2_2_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH2_2_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH2_2_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH2_2_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH2_2_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH2_2_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH2_2_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH2_2_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH2_2_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH2_2_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH2_2_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH2_2_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH2_2_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH2_2_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH2_2_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH2_2_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH2_2_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_2_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_2_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_2_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_2_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_2_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_2_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_2_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_2_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_2_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_2_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_2_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_2_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_2_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_2_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_2_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_2_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_2_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_2_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_2_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_2_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_2_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_2_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_2_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_2_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_2_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_2_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_2_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_2_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_2_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_2_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_2_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_2_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_2_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_2_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_2_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_2_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH2_2_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH2_2_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH2_2_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH2_2_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH2_2_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH2_2_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH2_2_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH2_2_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH2_2_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH2_2_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH2_2_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH2_2_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH2_2_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH2_2_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH2_2_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH2_2_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH2_2_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH2_2_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH2_2_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH2_2_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH2_2_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH2_2_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH2_2_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH2_2_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH2_2_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH2_2_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_2_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_2_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_2_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_2_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_2_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_2_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_2_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_2_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_2_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_2_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_2_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_2_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_2_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_2_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_2_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_2_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_2_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_2_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_2_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_2_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_2_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_2_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_2_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_2_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_2_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_2_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_2_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_2_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_2_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_2_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_2_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_2_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_2_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_2_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_2_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_2_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_2_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_2_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_2_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_2_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_2_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_2_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_2_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_2_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_2_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_2_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_2_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_2_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_2_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_2_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_2_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_2_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_2_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_2_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_2_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_2_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_2_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_2_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_2_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_2_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_2_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_2_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_2_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_2_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_2_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_2_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_2_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_2_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_2_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_2_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_2_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_2_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_2_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_2_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_2_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_2_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_2_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_2_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_2_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_2_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_2_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_2_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_2_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_2_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_2_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_2_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_2_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_2_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_2_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_2_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_2_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_2_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_2_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_2_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_2_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_2_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_2_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_2_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_2_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_2_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_2_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_2_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_2_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_2_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_2_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_2_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_2_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_2_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_2_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_2_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_2_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_2_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_2_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_2_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_2_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_2_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_2_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_2_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_2_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_2_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_2_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_2_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_2_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_2_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_2_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_2_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_2_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_2_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_2_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_2_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_2_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_2_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_2_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_2_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_2_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_2_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_2_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_2_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_2_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_2_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_2_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_2_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_2_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_2_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_2_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_2_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_2_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_2_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_2_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_2_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_2_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_2_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_2_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_2_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_2_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_2_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_2_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_2_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_2_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_2_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_2_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_2_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_2_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_2_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_2_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_2_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_2_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_2_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_2_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_2_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_2_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_2_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_2_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_2_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_2_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_2_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH3_2_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH3_2_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH3_2_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH3_2_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH3_2_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH3_2_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH3_2_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH3_2_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH3_2_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH3_2_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH3_2_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH3_2_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH3_2_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH3_2_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH3_2_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH3_2_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH3_2_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH3_2_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH3_2_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH3_2_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH3_2_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_2_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_2_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_2_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_2_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_2_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_2_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_2_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_2_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_2_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_2_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_2_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_2_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_2_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_2_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_2_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_2_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_2_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_2_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_2_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_2_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_2_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_2_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_2_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_2_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_2_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_2_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_2_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_2_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_2_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_2_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_2_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_2_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_2_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_2_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_2_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_2_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH3_2_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH3_2_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH3_2_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH3_2_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH3_2_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH3_2_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH3_2_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH3_2_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH3_2_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH3_2_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH3_2_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH3_2_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH3_2_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH3_2_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH3_2_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH3_2_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH3_2_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH3_2_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH3_2_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH3_2_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH3_2_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH3_2_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH3_2_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH3_2_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH3_2_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH3_2_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_2_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_2_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_2_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_2_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_2_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_2_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_2_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_2_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_2_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_2_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_2_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_2_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_2_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_2_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_2_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_2_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_2_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_2_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_2_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_2_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_2_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_2_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_2_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_2_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_2_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_2_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_2_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_2_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_2_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_2_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_2_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_2_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_2_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_2_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_2_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_2_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_2_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_2_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_2_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_2_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_2_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_2_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_2_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_2_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_2_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_2_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_2_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_2_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_2_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_2_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_2_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_2_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_2_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_2_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_2_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_2_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_2_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_2_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_2_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_2_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_2_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_2_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_2_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_2_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_2_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_2_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_2_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_2_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_2_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_2_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_2_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_2_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_2_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_2_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_2_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_2_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_2_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_2_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_2_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_2_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_2_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_2_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_2_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_2_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_2_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_2_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_2_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_2_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_2_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_2_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_2_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_2_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_2_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_2_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_2_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_2_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_2_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_2_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_2_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_2_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_2_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_2_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_2_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_2_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_2_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_2_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_2_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_2_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_2_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_2_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_2_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_2_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_2_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_2_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_2_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_2_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_2_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_2_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_2_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_2_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_2_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_2_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_2_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_2_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_2_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_2_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_2_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_2_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_2_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_2_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_2_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_2_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_2_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_2_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_2_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_2_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_2_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_2_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_2_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_2_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_2_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_2_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_2_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_2_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_2_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_2_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_2_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_2_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_2_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_2_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_2_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_2_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_2_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_2_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_2_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_2_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_2_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_2_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_2_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_2_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_2_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_2_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_2_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_2_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_2_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_2_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_2_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_2_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_2_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_2_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_2_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_2_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_2_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_2_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_2_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_2_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH4_2_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH4_2_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH4_2_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH4_2_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH4_2_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH4_2_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH4_2_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH4_2_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH4_2_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH4_2_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH4_2_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH4_2_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH4_2_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH4_2_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH4_2_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH4_2_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH4_2_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH4_2_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH4_2_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH4_2_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH4_2_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_2_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_2_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_2_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_2_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_2_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_2_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_2_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_2_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_2_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_2_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_2_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_2_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_2_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_2_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_2_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_2_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_2_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_2_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_2_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_2_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_2_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_2_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_2_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_2_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_2_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_2_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_2_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_2_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_2_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_2_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_2_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_2_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_2_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_2_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_2_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_2_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH4_2_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH4_2_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH4_2_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH4_2_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH4_2_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH4_2_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH4_2_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH4_2_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH4_2_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH4_2_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH4_2_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH4_2_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH4_2_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH4_2_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH4_2_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH4_2_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH4_2_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH4_2_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH4_2_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH4_2_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH4_2_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH4_2_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH4_2_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH4_2_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH4_2_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH4_2_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_2_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_2_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_2_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_2_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_2_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_2_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_2_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_2_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_2_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_2_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_2_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_2_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_2_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_2_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_2_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_2_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_2_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_2_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_2_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_2_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_2_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_2_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_2_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_2_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_2_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_2_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_2_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_2_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_2_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_2_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_2_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_2_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_2_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_2_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_2_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_2_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_2_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_2_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_2_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_2_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_2_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_2_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_2_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_2_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_2_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_2_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_2_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_2_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_2_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_2_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_2_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_2_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_2_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_2_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_2_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_2_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_2_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_2_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_2_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_2_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_2_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_2_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_2_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_2_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_2_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_2_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_2_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_2_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_2_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_2_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_2_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_2_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_2_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_2_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_2_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_2_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_2_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_2_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_2_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_2_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_2_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_2_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_2_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_2_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_2_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_2_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_2_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_2_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_2_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_2_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_2_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_2_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_2_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_2_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_2_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_2_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_2_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_2_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_2_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_2_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_2_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_2_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_2_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_2_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_2_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_2_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_2_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_2_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_2_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_2_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_2_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_2_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_2_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_2_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_2_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_2_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_2_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_2_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_2_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_2_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_2_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_2_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_2_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_2_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_2_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_2_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_2_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_2_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_2_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_2_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_2_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_2_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_2_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_2_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_2_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_2_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_2_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_2_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_2_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_2_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_2_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_2_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_2_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_2_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_2_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_2_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_2_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_2_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_2_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_2_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_2_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_2_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_2_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_2_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_2_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_2_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_2_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_2_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_2_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_2_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_2_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_2_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_2_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_2_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_2_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_2_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_2_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_2_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_2_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_2_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_2_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_2_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_2_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_2_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_2_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_2_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH5_2_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH5_2_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH5_2_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH5_2_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH5_2_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH5_2_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH5_2_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH5_2_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH5_2_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH5_2_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH5_2_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH5_2_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH5_2_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH5_2_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH5_2_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH5_2_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH5_2_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH5_2_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH5_2_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH5_2_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH5_2_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_2_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_2_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_2_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_2_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_2_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_2_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_2_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_2_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_2_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_2_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_2_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_2_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_2_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_2_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_2_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_2_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_2_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_2_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_2_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_2_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_2_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_2_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_2_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_2_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_2_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_2_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_2_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_2_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_2_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_2_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_2_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_2_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_2_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_2_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_2_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_2_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH5_2_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH5_2_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH5_2_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH5_2_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH5_2_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH5_2_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH5_2_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH5_2_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH5_2_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH5_2_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH5_2_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH5_2_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH5_2_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH5_2_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH5_2_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH5_2_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH5_2_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH5_2_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH5_2_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH5_2_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH5_2_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH5_2_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH5_2_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH5_2_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH5_2_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH5_2_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_2_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_2_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_2_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_2_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_2_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_2_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_2_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_2_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_2_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_2_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_2_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_2_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_2_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_2_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_2_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_2_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_2_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_2_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_2_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_2_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_2_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_2_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_2_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_2_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_2_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_2_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_2_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_2_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_2_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_2_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_2_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_2_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_2_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_2_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_2_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_2_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_2_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_2_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_2_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_2_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_2_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_2_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_2_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_2_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_2_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_2_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_2_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_2_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_2_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_2_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_2_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_2_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_2_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_2_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_2_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_2_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_2_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_2_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_2_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_2_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_2_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_2_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_2_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_2_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_2_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_2_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_2_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_2_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_2_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_2_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_2_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_2_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_2_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_2_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_2_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_2_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_2_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_2_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_2_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_2_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_2_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_2_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_2_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_2_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_2_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_2_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_2_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_2_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_2_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_2_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_2_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_2_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_2_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_2_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_2_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_2_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_2_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_2_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_2_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_2_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_2_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_2_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_2_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_2_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_2_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_2_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_2_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_2_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_2_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_2_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_2_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_2_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_2_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_2_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_2_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_2_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_2_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_2_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_2_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_2_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_2_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_2_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_2_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_2_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_2_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_2_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_2_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_2_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_2_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_2_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_2_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_2_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_2_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_2_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_2_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_2_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_2_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_2_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_2_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_2_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_2_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_2_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_2_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_2_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_2_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_2_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_2_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_2_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_2_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_2_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_2_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_2_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_2_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_2_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_2_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_2_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_2_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_2_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_2_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_2_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_2_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_2_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_2_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_2_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_2_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_2_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_2_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_2_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_2_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_2_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_2_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_2_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_2_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_2_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_2_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_2_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH6_2_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH6_2_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH6_2_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH6_2_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH6_2_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH6_2_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH6_2_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH6_2_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH6_2_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH6_2_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH6_2_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH6_2_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH6_2_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH6_2_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH6_2_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH6_2_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH6_2_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH6_2_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH6_2_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH6_2_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH6_2_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_2_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_2_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_2_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_2_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_2_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_2_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_2_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_2_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_2_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_2_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_2_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_2_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_2_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_2_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_2_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_2_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_2_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_2_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_2_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_2_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_2_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_2_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_2_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_2_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_2_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_2_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_2_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_2_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_2_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_2_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_2_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_2_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_2_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_2_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_2_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_2_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH6_2_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH6_2_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH6_2_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH6_2_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH6_2_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH6_2_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH6_2_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH6_2_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH6_2_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH6_2_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH6_2_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH6_2_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH6_2_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH6_2_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH6_2_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH6_2_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH6_2_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH6_2_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH6_2_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH6_2_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH6_2_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH6_2_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH6_2_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH6_2_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH6_2_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH6_2_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_2_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_2_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_2_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_2_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_2_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_2_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_2_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_2_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_2_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_2_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_2_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_2_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_2_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_2_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_2_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_2_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_2_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_2_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_2_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_2_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_2_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_2_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_2_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_2_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_2_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_2_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_2_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_2_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_2_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_2_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_2_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_2_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_2_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_2_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_2_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_2_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_2_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_2_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_2_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_2_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_2_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_2_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_2_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_2_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_2_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_2_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_2_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_2_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_2_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_2_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_2_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_2_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_2_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_2_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_2_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_2_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_2_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_2_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_2_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_2_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_2_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_2_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_2_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_2_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_2_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_2_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_2_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_2_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_2_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_2_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_2_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_2_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_2_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_2_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_2_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_2_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_2_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_2_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_2_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_2_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_2_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_2_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_2_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_2_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_2_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_2_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_2_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_2_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_2_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_2_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_2_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_2_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_2_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_2_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_2_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_2_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_2_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_2_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_2_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_2_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_2_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_2_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_2_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_2_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_2_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_2_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_2_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_2_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_2_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_2_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_2_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_2_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_2_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_2_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_2_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_2_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_2_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_2_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_2_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_2_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_2_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_2_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_2_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_2_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_2_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_2_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_2_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_2_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_2_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_2_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_2_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_2_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_2_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_2_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_2_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_2_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_2_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_2_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_2_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_2_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_2_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_2_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_2_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_2_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_2_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_2_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_2_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_2_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_2_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_2_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_2_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_2_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_2_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_2_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_2_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_2_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_2_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_2_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_2_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_2_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_2_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_2_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_2_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_2_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_2_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_2_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_2_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_2_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_2_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_2_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_2_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_2_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_2_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_2_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_2_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_2_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH7_2_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH7_2_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH7_2_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH7_2_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH7_2_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH7_2_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH7_2_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH7_2_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH7_2_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH7_2_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH7_2_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH7_2_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH7_2_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH7_2_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH7_2_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH7_2_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH7_2_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH7_2_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH7_2_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH7_2_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH7_2_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_2_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_2_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_2_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_2_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_2_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_2_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_2_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_2_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_2_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_2_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_2_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_2_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_2_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_2_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_2_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_2_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_2_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_2_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_2_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_2_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_2_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_2_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_2_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_2_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_2_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_2_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_2_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_2_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_2_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_2_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_2_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_2_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_2_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_2_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_2_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_2_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH7_2_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH7_2_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH7_2_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH7_2_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH7_2_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH7_2_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH7_2_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH7_2_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH7_2_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH7_2_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH7_2_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH7_2_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH7_2_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH7_2_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH7_2_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH7_2_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH7_2_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH7_2_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH7_2_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH7_2_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH7_2_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH7_2_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH7_2_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH7_2_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH7_2_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH7_2_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_2_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_2_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_2_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_2_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_2_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_2_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_2_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_2_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_2_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_2_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_2_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_2_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_2_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_2_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_2_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_2_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_2_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_2_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_2_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_2_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_2_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_2_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_2_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_2_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_2_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_2_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_2_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_2_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_2_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_2_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_2_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_2_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_2_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_2_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_2_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_2_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_2_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_2_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_2_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_2_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_2_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_2_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_2_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_2_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_2_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_2_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_2_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_2_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_2_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_2_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_2_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_2_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_2_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_2_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_2_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_2_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_2_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_2_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_2_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_2_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_2_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_2_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_2_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_2_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_2_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_2_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_2_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_2_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_2_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_2_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_2_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_2_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_2_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_2_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_2_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_2_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_2_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_2_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_2_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_2_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_2_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_2_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_2_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_2_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_2_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_2_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_2_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_2_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_2_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_2_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_2_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_2_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_2_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_2_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_2_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_2_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_2_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_2_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_2_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_2_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_2_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_2_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_2_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_2_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_2_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_2_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_2_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_2_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_2_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_2_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_2_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_2_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_2_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_2_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_2_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_2_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_2_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_2_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_2_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_2_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_2_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_2_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_2_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_2_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_2_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_2_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_2_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_2_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_2_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_2_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_2_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_2_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_2_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_2_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_2_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_2_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_2_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_2_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_2_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_2_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_2_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_2_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_2_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_2_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_2_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_2_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_2_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_2_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_2_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_2_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_2_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_2_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_2_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_2_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_2_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_2_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_2_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_2_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_2_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_2_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_2_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_2_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_2_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_2_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_2_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_2_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_2_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_2_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_2_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_2_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_2_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_2_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_2_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_2_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_2_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_2_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_2_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_2_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_2_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_2_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_2_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_2_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_2_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_2_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_2_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_2_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_2_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_2_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_2_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_2_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_2_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_2_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH0_3_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH0_3_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH0_3_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH0_3_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH0_3_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH0_3_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH0_3_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH0_3_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH0_3_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH0_3_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH0_3_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH0_3_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH0_3_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH0_3_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH0_3_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH0_3_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH0_3_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH0_3_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH0_3_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH0_3_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH0_3_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_3_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_3_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_3_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_3_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_3_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_3_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_3_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_3_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_3_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_3_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_3_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_3_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_3_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_3_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_3_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_3_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_3_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_3_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_3_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_3_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_3_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_3_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_3_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_3_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_3_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_3_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_3_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_3_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_3_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_3_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH0_3_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH0_3_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH0_3_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH0_3_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH0_3_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH0_3_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH0_3_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH0_3_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH0_3_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH0_3_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH0_3_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH0_3_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH0_3_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH0_3_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH0_3_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH0_3_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH0_3_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH0_3_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH0_3_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH0_3_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH0_3_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH0_3_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH0_3_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH0_3_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH0_3_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH0_3_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH0_3_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH0_3_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH0_3_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH0_3_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH0_3_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH0_3_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_3_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_3_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_3_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_3_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_3_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_3_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_3_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_3_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_3_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_3_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_3_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_3_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_3_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_3_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_3_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_3_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_3_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_3_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_3_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_3_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_3_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_3_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_3_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_3_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_3_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_3_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_3_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_3_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_3_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_3_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_3_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_3_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_3_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_3_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_3_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_3_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_3_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_3_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_3_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_3_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_3_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_3_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_3_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_3_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_3_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_3_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_3_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_3_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_3_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_3_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_3_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_3_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_3_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_3_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_3_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_3_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_3_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_3_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_3_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_3_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_3_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_3_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_3_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_3_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_3_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_3_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_3_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_3_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_3_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_3_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_3_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_3_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_3_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_3_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_3_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_3_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_3_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_3_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_3_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_3_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_3_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_3_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_3_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_3_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_3_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_3_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_3_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_3_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_3_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_3_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_3_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_3_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_3_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_3_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_3_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_3_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_3_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_3_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_3_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_3_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_3_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_3_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_3_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_3_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_3_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_3_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_3_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_3_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_3_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_3_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_3_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_3_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_3_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_3_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_3_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_3_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_3_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_3_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_3_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_3_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_3_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_3_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_3_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_3_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_3_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_3_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_3_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_3_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_3_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_3_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_3_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_3_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_3_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_3_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_3_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_3_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_3_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_3_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_3_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_3_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_3_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_3_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_3_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_3_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_3_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_3_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_3_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_3_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_3_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_3_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_3_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_3_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_3_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH0_3_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH0_3_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH0_3_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH0_3_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH0_3_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH0_3_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH0_3_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH0_3_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH0_3_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH0_3_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH0_3_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH0_3_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH0_3_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH0_3_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH0_3_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH0_3_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH0_3_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH0_3_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH0_3_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH0_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH0_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH0_3_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH0_3_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH0_3_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH0_3_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH1_3_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH1_3_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH1_3_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH1_3_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH1_3_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH1_3_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH1_3_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH1_3_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH1_3_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH1_3_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH1_3_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH1_3_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH1_3_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH1_3_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH1_3_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH1_3_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH1_3_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH1_3_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH1_3_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH1_3_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH1_3_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_3_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_3_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_3_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_3_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_3_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_3_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_3_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_3_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_3_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_3_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_3_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_3_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_3_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_3_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_3_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_3_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_3_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_3_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_3_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_3_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_3_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_3_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_3_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_3_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_3_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_3_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_3_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_3_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_3_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_3_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH1_3_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH1_3_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH1_3_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH1_3_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH1_3_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH1_3_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH1_3_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH1_3_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH1_3_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH1_3_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH1_3_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH1_3_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH1_3_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH1_3_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH1_3_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH1_3_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH1_3_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH1_3_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH1_3_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH1_3_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH1_3_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH1_3_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH1_3_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH1_3_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH1_3_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH1_3_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH1_3_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH1_3_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH1_3_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH1_3_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH1_3_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH1_3_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_3_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_3_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_3_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_3_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_3_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_3_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_3_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_3_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_3_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_3_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_3_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_3_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_3_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_3_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_3_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_3_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_3_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_3_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_3_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_3_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_3_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_3_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_3_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_3_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_3_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_3_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_3_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_3_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_3_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_3_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_3_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_3_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_3_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_3_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_3_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_3_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_3_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_3_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_3_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_3_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_3_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_3_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_3_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_3_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_3_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_3_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_3_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_3_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_3_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_3_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_3_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_3_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_3_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_3_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_3_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_3_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_3_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_3_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_3_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_3_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_3_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_3_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_3_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_3_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_3_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_3_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_3_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_3_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_3_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_3_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_3_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_3_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_3_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_3_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_3_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_3_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_3_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_3_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_3_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_3_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_3_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_3_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_3_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_3_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_3_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_3_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_3_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_3_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_3_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_3_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_3_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_3_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_3_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_3_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_3_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_3_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_3_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_3_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_3_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_3_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_3_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_3_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_3_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_3_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_3_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_3_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_3_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_3_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_3_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_3_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_3_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_3_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_3_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_3_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_3_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_3_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_3_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_3_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_3_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_3_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_3_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_3_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_3_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_3_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_3_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_3_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_3_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_3_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_3_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_3_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_3_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_3_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_3_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_3_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_3_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_3_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_3_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_3_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_3_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_3_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_3_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_3_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_3_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_3_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_3_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_3_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_3_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_3_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_3_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_3_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_3_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_3_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_3_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH1_3_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH1_3_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH1_3_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH1_3_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH1_3_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH1_3_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH1_3_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH1_3_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH1_3_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH1_3_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH1_3_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH1_3_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH1_3_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH1_3_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH1_3_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH1_3_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH1_3_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH1_3_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH1_3_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH1_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH1_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH1_3_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH1_3_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH1_3_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH1_3_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH2_3_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH2_3_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH2_3_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH2_3_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH2_3_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH2_3_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH2_3_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH2_3_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH2_3_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH2_3_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH2_3_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH2_3_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH2_3_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH2_3_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH2_3_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH2_3_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH2_3_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH2_3_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH2_3_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH2_3_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH2_3_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_3_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_3_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_3_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_3_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_3_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_3_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_3_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_3_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_3_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_3_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_3_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_3_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_3_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_3_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_3_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_3_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_3_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_3_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_3_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_3_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_3_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_3_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_3_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_3_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_3_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_3_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_3_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_3_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_3_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_3_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH2_3_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH2_3_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH2_3_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH2_3_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH2_3_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH2_3_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH2_3_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH2_3_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH2_3_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH2_3_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH2_3_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH2_3_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH2_3_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH2_3_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH2_3_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH2_3_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH2_3_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH2_3_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH2_3_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH2_3_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH2_3_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH2_3_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH2_3_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH2_3_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH2_3_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH2_3_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH2_3_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH2_3_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH2_3_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH2_3_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH2_3_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH2_3_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_3_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_3_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_3_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_3_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_3_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_3_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_3_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_3_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_3_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_3_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_3_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_3_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_3_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_3_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_3_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_3_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_3_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_3_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_3_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_3_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_3_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_3_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_3_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_3_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_3_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_3_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_3_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_3_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_3_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_3_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_3_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_3_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_3_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_3_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_3_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_3_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_3_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_3_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_3_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_3_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_3_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_3_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_3_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_3_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_3_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_3_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_3_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_3_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_3_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_3_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_3_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_3_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_3_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_3_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_3_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_3_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_3_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_3_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_3_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_3_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_3_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_3_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_3_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_3_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_3_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_3_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_3_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_3_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_3_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_3_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_3_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_3_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_3_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_3_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_3_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_3_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_3_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_3_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_3_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_3_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_3_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_3_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_3_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_3_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_3_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_3_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_3_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_3_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_3_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_3_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_3_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_3_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_3_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_3_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_3_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_3_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_3_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_3_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_3_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_3_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_3_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_3_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_3_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_3_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_3_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_3_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_3_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_3_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_3_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_3_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_3_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_3_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_3_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_3_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_3_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_3_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_3_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_3_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_3_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_3_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_3_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_3_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_3_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_3_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_3_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_3_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_3_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_3_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_3_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_3_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_3_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_3_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_3_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_3_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_3_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_3_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_3_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_3_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_3_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_3_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_3_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_3_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_3_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_3_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_3_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_3_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_3_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_3_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_3_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_3_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_3_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_3_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_3_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH2_3_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH2_3_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH2_3_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH2_3_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH2_3_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH2_3_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH2_3_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH2_3_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH2_3_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH2_3_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH2_3_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH2_3_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH2_3_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH2_3_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH2_3_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH2_3_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH2_3_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH2_3_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH2_3_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH2_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH2_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH2_3_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH2_3_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH2_3_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH2_3_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH3_3_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH3_3_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH3_3_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH3_3_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH3_3_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH3_3_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH3_3_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH3_3_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH3_3_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH3_3_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH3_3_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH3_3_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH3_3_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH3_3_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH3_3_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH3_3_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH3_3_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH3_3_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH3_3_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH3_3_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH3_3_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_3_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_3_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_3_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_3_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_3_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_3_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_3_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_3_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_3_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_3_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_3_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_3_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_3_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_3_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_3_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_3_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_3_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_3_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_3_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_3_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_3_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_3_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_3_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_3_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_3_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_3_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_3_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_3_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_3_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_3_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH3_3_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH3_3_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH3_3_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH3_3_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH3_3_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH3_3_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH3_3_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH3_3_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH3_3_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH3_3_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH3_3_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH3_3_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH3_3_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH3_3_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH3_3_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH3_3_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH3_3_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH3_3_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH3_3_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH3_3_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH3_3_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH3_3_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH3_3_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH3_3_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH3_3_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH3_3_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH3_3_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH3_3_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH3_3_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH3_3_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH3_3_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH3_3_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_3_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_3_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_3_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_3_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_3_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_3_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_3_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_3_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_3_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_3_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_3_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_3_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_3_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_3_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_3_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_3_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_3_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_3_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_3_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_3_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_3_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_3_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_3_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_3_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_3_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_3_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_3_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_3_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_3_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_3_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_3_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_3_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_3_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_3_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_3_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_3_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_3_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_3_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_3_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_3_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_3_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_3_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_3_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_3_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_3_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_3_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_3_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_3_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_3_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_3_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_3_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_3_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_3_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_3_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_3_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_3_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_3_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_3_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_3_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_3_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_3_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_3_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_3_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_3_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_3_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_3_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_3_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_3_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_3_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_3_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_3_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_3_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_3_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_3_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_3_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_3_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_3_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_3_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_3_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_3_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_3_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_3_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_3_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_3_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_3_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_3_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_3_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_3_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_3_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_3_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_3_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_3_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_3_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_3_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_3_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_3_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_3_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_3_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_3_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_3_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_3_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_3_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_3_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_3_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_3_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_3_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_3_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_3_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_3_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_3_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_3_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_3_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_3_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_3_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_3_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_3_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_3_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_3_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_3_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_3_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_3_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_3_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_3_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_3_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_3_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_3_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_3_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_3_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_3_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_3_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_3_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_3_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_3_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_3_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_3_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_3_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_3_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_3_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_3_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_3_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_3_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_3_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_3_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_3_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_3_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_3_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_3_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_3_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_3_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_3_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_3_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_3_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_3_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH3_3_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH3_3_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH3_3_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH3_3_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH3_3_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH3_3_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH3_3_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH3_3_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH3_3_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH3_3_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH3_3_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH3_3_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH3_3_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH3_3_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH3_3_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH3_3_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH3_3_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH3_3_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH3_3_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH3_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH3_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH3_3_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH3_3_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH3_3_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH3_3_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH4_3_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH4_3_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH4_3_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH4_3_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH4_3_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH4_3_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH4_3_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH4_3_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH4_3_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH4_3_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH4_3_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH4_3_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH4_3_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH4_3_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH4_3_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH4_3_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH4_3_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH4_3_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH4_3_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH4_3_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH4_3_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_3_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_3_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_3_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_3_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_3_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_3_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_3_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_3_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_3_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_3_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_3_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_3_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_3_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_3_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_3_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_3_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_3_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_3_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_3_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_3_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_3_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_3_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_3_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_3_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_3_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_3_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_3_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_3_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_3_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_3_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH4_3_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH4_3_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH4_3_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH4_3_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH4_3_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH4_3_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH4_3_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH4_3_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH4_3_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH4_3_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH4_3_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH4_3_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH4_3_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH4_3_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH4_3_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH4_3_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH4_3_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH4_3_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH4_3_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH4_3_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH4_3_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH4_3_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH4_3_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH4_3_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH4_3_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH4_3_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH4_3_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH4_3_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH4_3_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH4_3_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH4_3_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH4_3_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_3_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_3_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_3_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_3_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_3_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_3_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_3_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_3_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_3_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_3_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_3_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_3_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_3_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_3_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_3_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_3_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_3_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_3_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_3_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_3_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_3_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_3_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_3_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_3_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_3_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_3_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_3_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_3_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_3_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_3_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_3_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_3_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_3_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_3_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_3_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_3_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_3_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_3_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_3_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_3_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_3_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_3_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_3_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_3_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_3_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_3_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_3_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_3_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_3_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_3_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_3_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_3_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_3_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_3_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_3_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_3_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_3_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_3_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_3_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_3_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_3_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_3_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_3_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_3_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_3_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_3_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_3_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_3_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_3_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_3_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_3_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_3_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_3_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_3_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_3_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_3_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_3_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_3_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_3_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_3_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_3_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_3_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_3_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_3_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_3_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_3_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_3_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_3_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_3_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_3_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_3_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_3_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_3_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_3_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_3_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_3_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_3_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_3_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_3_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_3_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_3_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_3_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_3_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_3_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_3_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_3_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_3_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_3_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_3_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_3_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_3_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_3_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_3_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_3_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_3_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_3_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_3_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_3_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_3_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_3_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_3_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_3_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_3_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_3_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_3_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_3_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_3_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_3_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_3_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_3_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_3_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_3_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_3_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_3_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_3_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_3_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_3_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_3_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_3_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_3_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_3_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_3_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_3_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_3_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_3_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_3_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_3_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_3_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_3_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_3_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_3_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_3_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_3_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH4_3_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH4_3_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH4_3_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH4_3_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH4_3_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH4_3_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH4_3_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH4_3_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH4_3_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH4_3_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH4_3_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH4_3_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH4_3_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH4_3_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH4_3_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH4_3_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH4_3_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH4_3_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH4_3_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH4_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH4_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH4_3_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH4_3_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH4_3_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH4_3_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH5_3_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH5_3_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH5_3_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH5_3_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH5_3_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH5_3_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH5_3_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH5_3_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH5_3_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH5_3_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH5_3_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH5_3_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH5_3_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH5_3_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH5_3_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH5_3_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH5_3_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH5_3_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH5_3_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH5_3_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH5_3_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_3_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_3_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_3_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_3_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_3_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_3_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_3_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_3_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_3_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_3_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_3_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_3_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_3_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_3_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_3_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_3_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_3_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_3_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_3_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_3_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_3_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_3_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_3_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_3_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_3_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_3_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_3_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_3_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_3_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_3_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH5_3_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH5_3_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH5_3_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH5_3_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH5_3_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH5_3_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH5_3_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH5_3_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH5_3_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH5_3_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH5_3_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH5_3_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH5_3_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH5_3_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH5_3_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH5_3_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH5_3_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH5_3_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH5_3_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH5_3_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH5_3_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH5_3_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH5_3_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH5_3_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH5_3_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH5_3_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH5_3_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH5_3_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH5_3_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH5_3_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH5_3_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH5_3_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_3_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_3_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_3_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_3_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_3_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_3_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_3_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_3_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_3_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_3_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_3_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_3_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_3_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_3_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_3_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_3_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_3_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_3_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_3_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_3_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_3_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_3_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_3_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_3_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_3_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_3_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_3_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_3_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_3_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_3_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_3_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_3_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_3_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_3_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_3_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_3_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_3_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_3_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_3_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_3_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_3_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_3_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_3_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_3_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_3_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_3_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_3_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_3_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_3_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_3_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_3_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_3_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_3_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_3_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_3_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_3_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_3_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_3_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_3_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_3_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_3_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_3_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_3_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_3_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_3_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_3_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_3_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_3_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_3_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_3_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_3_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_3_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_3_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_3_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_3_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_3_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_3_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_3_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_3_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_3_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_3_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_3_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_3_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_3_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_3_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_3_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_3_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_3_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_3_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_3_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_3_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_3_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_3_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_3_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_3_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_3_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_3_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_3_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_3_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_3_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_3_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_3_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_3_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_3_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_3_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_3_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_3_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_3_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_3_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_3_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_3_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_3_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_3_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_3_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_3_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_3_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_3_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_3_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_3_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_3_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_3_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_3_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_3_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_3_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_3_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_3_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_3_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_3_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_3_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_3_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_3_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_3_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_3_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_3_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_3_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_3_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_3_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_3_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_3_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_3_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_3_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_3_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_3_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_3_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_3_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_3_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_3_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_3_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_3_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_3_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_3_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_3_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_3_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH5_3_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH5_3_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH5_3_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH5_3_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH5_3_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH5_3_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH5_3_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH5_3_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH5_3_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH5_3_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH5_3_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH5_3_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH5_3_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH5_3_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH5_3_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH5_3_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH5_3_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH5_3_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH5_3_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH5_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH5_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH5_3_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH5_3_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH5_3_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH5_3_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH6_3_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH6_3_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH6_3_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH6_3_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH6_3_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH6_3_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH6_3_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH6_3_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH6_3_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH6_3_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH6_3_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH6_3_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH6_3_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH6_3_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH6_3_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH6_3_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH6_3_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH6_3_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH6_3_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH6_3_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH6_3_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_3_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_3_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_3_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_3_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_3_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_3_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_3_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_3_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_3_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_3_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_3_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_3_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_3_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_3_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_3_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_3_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_3_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_3_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_3_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_3_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_3_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_3_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_3_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_3_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_3_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_3_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_3_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_3_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_3_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_3_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH6_3_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH6_3_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH6_3_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH6_3_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH6_3_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH6_3_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH6_3_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH6_3_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH6_3_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH6_3_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH6_3_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH6_3_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH6_3_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH6_3_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH6_3_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH6_3_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH6_3_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH6_3_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH6_3_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH6_3_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH6_3_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH6_3_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH6_3_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH6_3_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH6_3_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH6_3_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH6_3_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH6_3_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH6_3_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH6_3_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH6_3_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH6_3_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_3_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_3_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_3_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_3_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_3_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_3_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_3_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_3_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_3_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_3_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_3_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_3_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_3_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_3_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_3_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_3_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_3_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_3_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_3_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_3_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_3_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_3_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_3_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_3_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_3_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_3_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_3_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_3_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_3_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_3_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_3_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_3_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_3_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_3_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_3_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_3_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_3_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_3_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_3_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_3_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_3_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_3_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_3_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_3_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_3_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_3_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_3_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_3_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_3_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_3_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_3_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_3_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_3_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_3_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_3_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_3_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_3_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_3_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_3_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_3_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_3_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_3_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_3_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_3_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_3_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_3_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_3_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_3_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_3_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_3_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_3_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_3_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_3_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_3_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_3_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_3_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_3_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_3_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_3_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_3_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_3_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_3_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_3_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_3_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_3_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_3_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_3_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_3_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_3_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_3_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_3_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_3_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_3_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_3_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_3_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_3_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_3_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_3_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_3_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_3_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_3_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_3_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_3_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_3_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_3_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_3_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_3_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_3_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_3_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_3_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_3_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_3_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_3_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_3_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_3_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_3_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_3_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_3_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_3_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_3_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_3_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_3_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_3_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_3_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_3_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_3_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_3_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_3_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_3_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_3_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_3_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_3_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_3_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_3_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_3_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_3_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_3_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_3_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_3_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_3_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_3_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_3_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_3_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_3_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_3_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_3_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_3_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_3_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_3_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_3_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_3_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_3_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_3_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH6_3_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH6_3_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH6_3_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH6_3_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH6_3_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH6_3_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH6_3_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH6_3_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH6_3_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH6_3_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH6_3_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH6_3_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH6_3_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH6_3_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH6_3_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH6_3_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH6_3_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH6_3_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH6_3_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH6_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH6_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH6_3_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH6_3_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH6_3_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH6_3_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n\n\n#define UMCCH7_3_BaseAddrCS0__CSEnable__SHIFT                                                                 0x0\n#define UMCCH7_3_BaseAddrCS0__BaseAddr__SHIFT                                                                 0x1\n#define UMCCH7_3_BaseAddrCS0__CSEnable_MASK                                                                   0x00000001L\n#define UMCCH7_3_BaseAddrCS0__BaseAddr_MASK                                                                   0xFFFFFFFEL\n\n#define UMCCH7_3_AddrMaskCS01__AddrMask__SHIFT                                                                0x1\n#define UMCCH7_3_AddrMaskCS01__AddrMask_MASK                                                                  0xFFFFFFFEL\n\n#define UMCCH7_3_AddrSelCS01__BankBit0__SHIFT                                                                 0x0\n#define UMCCH7_3_AddrSelCS01__BankBit1__SHIFT                                                                 0x4\n#define UMCCH7_3_AddrSelCS01__BankBit2__SHIFT                                                                 0x8\n#define UMCCH7_3_AddrSelCS01__BankBit3__SHIFT                                                                 0xc\n#define UMCCH7_3_AddrSelCS01__BankBit4__SHIFT                                                                 0x10\n#define UMCCH7_3_AddrSelCS01__RowLo__SHIFT                                                                    0x18\n#define UMCCH7_3_AddrSelCS01__RowHi__SHIFT                                                                    0x1c\n#define UMCCH7_3_AddrSelCS01__BankBit0_MASK                                                                   0x0000000FL\n#define UMCCH7_3_AddrSelCS01__BankBit1_MASK                                                                   0x000000F0L\n#define UMCCH7_3_AddrSelCS01__BankBit2_MASK                                                                   0x00000F00L\n#define UMCCH7_3_AddrSelCS01__BankBit3_MASK                                                                   0x0000F000L\n#define UMCCH7_3_AddrSelCS01__BankBit4_MASK                                                                   0x001F0000L\n#define UMCCH7_3_AddrSelCS01__RowLo_MASK                                                                      0x0F000000L\n#define UMCCH7_3_AddrSelCS01__RowHi_MASK                                                                      0xF0000000L\n\n#define UMCCH7_3_AddrHashBank0__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_3_AddrHashBank0__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_3_AddrHashBank0__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_3_AddrHashBank0__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_3_AddrHashBank0__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_3_AddrHashBank0__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_3_AddrHashBank1__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_3_AddrHashBank1__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_3_AddrHashBank1__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_3_AddrHashBank1__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_3_AddrHashBank1__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_3_AddrHashBank1__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_3_AddrHashBank2__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_3_AddrHashBank2__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_3_AddrHashBank2__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_3_AddrHashBank2__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_3_AddrHashBank2__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_3_AddrHashBank2__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_3_AddrHashBank3__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_3_AddrHashBank3__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_3_AddrHashBank3__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_3_AddrHashBank3__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_3_AddrHashBank3__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_3_AddrHashBank3__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_3_AddrHashBank4__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_3_AddrHashBank4__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_3_AddrHashBank4__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_3_AddrHashBank4__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_3_AddrHashBank4__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_3_AddrHashBank4__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_3_AddrHashBank5__XorEnable__SHIFT                                                              0x0\n#define UMCCH7_3_AddrHashBank5__ColXor__SHIFT                                                                 0x1\n#define UMCCH7_3_AddrHashBank5__RowXor__SHIFT                                                                 0xe\n#define UMCCH7_3_AddrHashBank5__XorEnable_MASK                                                                0x00000001L\n#define UMCCH7_3_AddrHashBank5__ColXor_MASK                                                                   0x00003FFEL\n#define UMCCH7_3_AddrHashBank5__RowXor_MASK                                                                   0xFFFFC000L\n\n#define UMCCH7_3_EccErrCntSel__EccErrCntCsSel__SHIFT                                                          0x0\n#define UMCCH7_3_EccErrCntSel__EccErrInt__SHIFT                                                               0xc\n#define UMCCH7_3_EccErrCntSel__EccErrCntEn__SHIFT                                                             0xf\n#define UMCCH7_3_EccErrCntSel__EccErrCntCsSel_MASK                                                            0x0000000FL\n#define UMCCH7_3_EccErrCntSel__EccErrInt_MASK                                                                 0x00003000L\n#define UMCCH7_3_EccErrCntSel__EccErrCntEn_MASK                                                               0x00008000L\n\n#define UMCCH7_3_EccErrCnt__EccErrCnt__SHIFT                                                                  0x0\n#define UMCCH7_3_EccErrCnt__EccErrCnt_MASK                                                                    0x0000FFFFL\n\n#define UMCCH7_3_PerfMonCtlClk__GlblResetMsk__SHIFT                                                           0x0\n#define UMCCH7_3_PerfMonCtlClk__ClkGate__SHIFT                                                                0x16\n#define UMCCH7_3_PerfMonCtlClk__GlblReset__SHIFT                                                              0x18\n#define UMCCH7_3_PerfMonCtlClk__GlblMonEn__SHIFT                                                              0x19\n#define UMCCH7_3_PerfMonCtlClk__NumCounters__SHIFT                                                            0x1a\n#define UMCCH7_3_PerfMonCtlClk__CtrClkEn__SHIFT                                                               0x1f\n#define UMCCH7_3_PerfMonCtlClk__GlblResetMsk_MASK                                                             0x000001FFL\n#define UMCCH7_3_PerfMonCtlClk__ClkGate_MASK                                                                  0x00400000L\n#define UMCCH7_3_PerfMonCtlClk__GlblReset_MASK                                                                0x01000000L\n#define UMCCH7_3_PerfMonCtlClk__GlblMonEn_MASK                                                                0x02000000L\n#define UMCCH7_3_PerfMonCtlClk__NumCounters_MASK                                                              0x3C000000L\n#define UMCCH7_3_PerfMonCtlClk__CtrClkEn_MASK                                                                 0x80000000L\n\n#define UMCCH7_3_PerfMonCtrClk_Lo__Data__SHIFT                                                                0x0\n#define UMCCH7_3_PerfMonCtrClk_Lo__Data_MASK                                                                  0xFFFFFFFFL\n\n#define UMCCH7_3_PerfMonCtrClk_Hi__Data__SHIFT                                                                0x0\n#define UMCCH7_3_PerfMonCtrClk_Hi__Overflow__SHIFT                                                            0x10\n#define UMCCH7_3_PerfMonCtrClk_Hi__Data_MASK                                                                  0x0000FFFFL\n#define UMCCH7_3_PerfMonCtrClk_Hi__Overflow_MASK                                                              0x00010000L\n\n#define UMCCH7_3_PerfMonCtl1__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_3_PerfMonCtl1__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_3_PerfMonCtl1__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_3_PerfMonCtl1__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_3_PerfMonCtl1__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_3_PerfMonCtl1__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_3_PerfMonCtl1__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_3_PerfMonCtl1__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_3_PerfMonCtl1__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_3_PerfMonCtl1__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_3_PerfMonCtl1__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_3_PerfMonCtl1__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_3_PerfMonCtl1__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_3_PerfMonCtl1__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_3_PerfMonCtl1__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_3_PerfMonCtl1__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_3_PerfMonCtr1_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr1_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_3_PerfMonCtr1_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr1_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_3_PerfMonCtr1_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_3_PerfMonCtr1_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_3_PerfMonCtr1_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_3_PerfMonCtr1_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_3_PerfMonCtr1_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_3_PerfMonCtr1_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_3_PerfMonCtl2__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_3_PerfMonCtl2__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_3_PerfMonCtl2__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_3_PerfMonCtl2__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_3_PerfMonCtl2__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_3_PerfMonCtl2__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_3_PerfMonCtl2__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_3_PerfMonCtl2__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_3_PerfMonCtl2__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_3_PerfMonCtl2__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_3_PerfMonCtl2__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_3_PerfMonCtl2__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_3_PerfMonCtl2__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_3_PerfMonCtl2__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_3_PerfMonCtl2__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_3_PerfMonCtl2__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_3_PerfMonCtr2_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr2_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_3_PerfMonCtr2_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr2_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_3_PerfMonCtr2_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_3_PerfMonCtr2_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_3_PerfMonCtr2_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_3_PerfMonCtr2_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_3_PerfMonCtr2_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_3_PerfMonCtr2_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_3_PerfMonCtl3__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_3_PerfMonCtl3__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_3_PerfMonCtl3__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_3_PerfMonCtl3__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_3_PerfMonCtl3__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_3_PerfMonCtl3__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_3_PerfMonCtl3__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_3_PerfMonCtl3__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_3_PerfMonCtl3__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_3_PerfMonCtl3__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_3_PerfMonCtl3__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_3_PerfMonCtl3__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_3_PerfMonCtl3__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_3_PerfMonCtl3__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_3_PerfMonCtl3__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_3_PerfMonCtl3__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_3_PerfMonCtr3_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr3_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_3_PerfMonCtr3_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr3_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_3_PerfMonCtr3_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_3_PerfMonCtr3_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_3_PerfMonCtr3_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_3_PerfMonCtr3_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_3_PerfMonCtr3_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_3_PerfMonCtr3_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_3_PerfMonCtl4__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_3_PerfMonCtl4__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_3_PerfMonCtl4__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_3_PerfMonCtl4__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_3_PerfMonCtl4__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_3_PerfMonCtl4__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_3_PerfMonCtl4__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_3_PerfMonCtl4__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_3_PerfMonCtl4__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_3_PerfMonCtl4__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_3_PerfMonCtl4__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_3_PerfMonCtl4__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_3_PerfMonCtl4__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_3_PerfMonCtl4__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_3_PerfMonCtl4__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_3_PerfMonCtl4__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_3_PerfMonCtr4_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr4_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_3_PerfMonCtr4_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr4_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_3_PerfMonCtr4_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_3_PerfMonCtr4_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_3_PerfMonCtr4_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_3_PerfMonCtr4_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_3_PerfMonCtr4_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_3_PerfMonCtr4_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_3_PerfMonCtl5__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_3_PerfMonCtl5__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_3_PerfMonCtl5__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_3_PerfMonCtl5__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_3_PerfMonCtl5__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_3_PerfMonCtl5__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_3_PerfMonCtl5__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_3_PerfMonCtl5__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_3_PerfMonCtl5__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_3_PerfMonCtl5__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_3_PerfMonCtl5__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_3_PerfMonCtl5__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_3_PerfMonCtl5__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_3_PerfMonCtl5__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_3_PerfMonCtl5__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_3_PerfMonCtl5__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_3_PerfMonCtr5_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr5_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_3_PerfMonCtr5_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr5_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_3_PerfMonCtr5_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_3_PerfMonCtr5_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_3_PerfMonCtr5_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_3_PerfMonCtr5_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_3_PerfMonCtr5_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_3_PerfMonCtr5_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_3_PerfMonCtl6__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_3_PerfMonCtl6__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_3_PerfMonCtl6__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_3_PerfMonCtl6__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_3_PerfMonCtl6__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_3_PerfMonCtl6__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_3_PerfMonCtl6__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_3_PerfMonCtl6__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_3_PerfMonCtl6__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_3_PerfMonCtl6__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_3_PerfMonCtl6__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_3_PerfMonCtl6__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_3_PerfMonCtl6__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_3_PerfMonCtl6__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_3_PerfMonCtl6__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_3_PerfMonCtl6__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_3_PerfMonCtr6_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr6_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_3_PerfMonCtr6_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr6_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_3_PerfMonCtr6_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_3_PerfMonCtr6_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_3_PerfMonCtr6_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_3_PerfMonCtr6_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_3_PerfMonCtr6_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_3_PerfMonCtr6_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_3_PerfMonCtl7__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_3_PerfMonCtl7__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_3_PerfMonCtl7__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_3_PerfMonCtl7__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_3_PerfMonCtl7__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_3_PerfMonCtl7__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_3_PerfMonCtl7__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_3_PerfMonCtl7__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_3_PerfMonCtl7__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_3_PerfMonCtl7__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_3_PerfMonCtl7__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_3_PerfMonCtl7__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_3_PerfMonCtl7__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_3_PerfMonCtl7__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_3_PerfMonCtl7__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_3_PerfMonCtl7__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_3_PerfMonCtr7_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr7_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_3_PerfMonCtr7_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr7_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_3_PerfMonCtr7_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_3_PerfMonCtr7_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_3_PerfMonCtr7_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_3_PerfMonCtr7_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_3_PerfMonCtr7_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_3_PerfMonCtr7_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n#define UMCCH7_3_PerfMonCtl8__EventSelect__SHIFT                                                              0x0\n#define UMCCH7_3_PerfMonCtl8__RdWrMask__SHIFT                                                                 0x8\n#define UMCCH7_3_PerfMonCtl8__PriorityMask__SHIFT                                                             0xa\n#define UMCCH7_3_PerfMonCtl8__ReqSizeMask__SHIFT                                                              0xe\n#define UMCCH7_3_PerfMonCtl8__BankSel__SHIFT                                                                  0x10\n#define UMCCH7_3_PerfMonCtl8__VCSel__SHIFT                                                                    0x18\n#define UMCCH7_3_PerfMonCtl8__SubChanMask__SHIFT                                                              0x1d\n#define UMCCH7_3_PerfMonCtl8__Enable__SHIFT                                                                   0x1f\n#define UMCCH7_3_PerfMonCtl8__EventSelect_MASK                                                                0x000000FFL\n#define UMCCH7_3_PerfMonCtl8__RdWrMask_MASK                                                                   0x00000300L\n#define UMCCH7_3_PerfMonCtl8__PriorityMask_MASK                                                               0x00003C00L\n#define UMCCH7_3_PerfMonCtl8__ReqSizeMask_MASK                                                                0x0000C000L\n#define UMCCH7_3_PerfMonCtl8__BankSel_MASK                                                                    0x00FF0000L\n#define UMCCH7_3_PerfMonCtl8__VCSel_MASK                                                                      0x1F000000L\n#define UMCCH7_3_PerfMonCtl8__SubChanMask_MASK                                                                0x60000000L\n#define UMCCH7_3_PerfMonCtl8__Enable_MASK                                                                     0x80000000L\n\n#define UMCCH7_3_PerfMonCtr8_Lo__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr8_Lo__Data_MASK                                                                    0xFFFFFFFFL\n\n#define UMCCH7_3_PerfMonCtr8_Hi__Data__SHIFT                                                                  0x0\n#define UMCCH7_3_PerfMonCtr8_Hi__Overflow__SHIFT                                                              0x10\n#define UMCCH7_3_PerfMonCtr8_Hi__ThreshCntEn__SHIFT                                                           0x12\n#define UMCCH7_3_PerfMonCtr8_Hi__ThreshCnt__SHIFT                                                             0x14\n#define UMCCH7_3_PerfMonCtr8_Hi__Data_MASK                                                                    0x0000FFFFL\n#define UMCCH7_3_PerfMonCtr8_Hi__Overflow_MASK                                                                0x00010000L\n#define UMCCH7_3_PerfMonCtr8_Hi__ThreshCntEn_MASK                                                             0x000C0000L\n#define UMCCH7_3_PerfMonCtr8_Hi__ThreshCnt_MASK                                                               0xFFF00000L\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}