
ubuntu-preinstalled/mcookie:     file format elf32-littlearm


Disassembly of section .init:

00000d98 <.init>:
 d98:	push	{r3, lr}
 d9c:	bl	15fc <strspn@plt+0x520>
 da0:	pop	{r3, pc}

Disassembly of section .plt:

00000da4 <raise@plt-0x14>:
     da4:	push	{lr}		; (str lr, [sp, #-4]!)
     da8:	ldr	lr, [pc, #4]	; db4 <raise@plt-0x4>
     dac:	add	lr, pc, lr
     db0:	ldr	pc, [lr, #8]!
     db4:	andeq	r4, r1, r0, lsl #2

00000db8 <raise@plt>:
     db8:	add	ip, pc, #0, 12
     dbc:	add	ip, ip, #20, 20	; 0x14000
     dc0:	ldr	pc, [ip, #256]!	; 0x100

00000dc4 <strcmp@plt>:
     dc4:	add	ip, pc, #0, 12
     dc8:	add	ip, ip, #20, 20	; 0x14000
     dcc:	ldr	pc, [ip, #248]!	; 0xf8

00000dd0 <__cxa_finalize@plt>:
     dd0:	add	ip, pc, #0, 12
     dd4:	add	ip, ip, #20, 20	; 0x14000
     dd8:	ldr	pc, [ip, #240]!	; 0xf0

00000ddc <strtol@plt>:
     ddc:	add	ip, pc, #0, 12
     de0:	add	ip, ip, #20, 20	; 0x14000
     de4:	ldr	pc, [ip, #232]!	; 0xe8

00000de8 <srandom@plt>:
     de8:	add	ip, pc, #0, 12
     dec:	add	ip, ip, #20, 20	; 0x14000
     df0:	ldr	pc, [ip, #224]!	; 0xe0

00000df4 <strcspn@plt>:
     df4:	add	ip, pc, #0, 12
     df8:	add	ip, ip, #20, 20	; 0x14000
     dfc:	ldr	pc, [ip, #216]!	; 0xd8

00000e00 <read@plt>:
     e00:	add	ip, pc, #0, 12
     e04:	add	ip, ip, #20, 20	; 0x14000
     e08:	ldr	pc, [ip, #208]!	; 0xd0

00000e0c <getuid@plt>:
     e0c:	add	ip, pc, #0, 12
     e10:	add	ip, ip, #20, 20	; 0x14000
     e14:	ldr	pc, [ip, #200]!	; 0xc8

00000e18 <free@plt>:
     e18:	add	ip, pc, #0, 12
     e1c:	add	ip, ip, #20, 20	; 0x14000
     e20:	ldr	pc, [ip, #192]!	; 0xc0

00000e24 <nanosleep@plt>:
     e24:	add	ip, pc, #0, 12
     e28:	add	ip, ip, #20, 20	; 0x14000
     e2c:	ldr	pc, [ip, #184]!	; 0xb8

00000e30 <ferror@plt>:
     e30:	add	ip, pc, #0, 12
     e34:	add	ip, ip, #20, 20	; 0x14000
     e38:	ldr	pc, [ip, #176]!	; 0xb0

00000e3c <strndup@plt>:
     e3c:			; <UNDEFINED> instruction: 0xe7fd4778
     e40:	add	ip, pc, #0, 12
     e44:	add	ip, ip, #20, 20	; 0x14000
     e48:	ldr	pc, [ip, #164]!	; 0xa4

00000e4c <_exit@plt>:
     e4c:	add	ip, pc, #0, 12
     e50:	add	ip, ip, #20, 20	; 0x14000
     e54:	ldr	pc, [ip, #156]!	; 0x9c

00000e58 <memcpy@plt>:
     e58:			; <UNDEFINED> instruction: 0xe7fd4778
     e5c:	add	ip, pc, #0, 12
     e60:	add	ip, ip, #20, 20	; 0x14000
     e64:	ldr	pc, [ip, #144]!	; 0x90

00000e68 <__memset_chk@plt>:
     e68:	add	ip, pc, #0, 12
     e6c:	add	ip, ip, #20, 20	; 0x14000
     e70:	ldr	pc, [ip, #136]!	; 0x88

00000e74 <__strtoull_internal@plt>:
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #20, 20	; 0x14000
     e7c:	ldr	pc, [ip, #128]!	; 0x80

00000e80 <jrand48@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #20, 20	; 0x14000
     e88:	ldr	pc, [ip, #120]!	; 0x78

00000e8c <dcgettext@plt>:
     e8c:			; <UNDEFINED> instruction: 0xe7fd4778
     e90:	add	ip, pc, #0, 12
     e94:	add	ip, ip, #20, 20	; 0x14000
     e98:	ldr	pc, [ip, #108]!	; 0x6c

00000e9c <strdup@plt>:
     e9c:			; <UNDEFINED> instruction: 0xe7fd4778
     ea0:	add	ip, pc, #0, 12
     ea4:	add	ip, ip, #20, 20	; 0x14000
     ea8:	ldr	pc, [ip, #96]!	; 0x60

00000eac <__stack_chk_fail@plt>:
     eac:	add	ip, pc, #0, 12
     eb0:	add	ip, ip, #20, 20	; 0x14000
     eb4:	ldr	pc, [ip, #88]!	; 0x58

00000eb8 <textdomain@plt>:
     eb8:	add	ip, pc, #0, 12
     ebc:	add	ip, ip, #20, 20	; 0x14000
     ec0:	ldr	pc, [ip, #80]!	; 0x50

00000ec4 <err@plt>:
     ec4:	add	ip, pc, #0, 12
     ec8:	add	ip, ip, #20, 20	; 0x14000
     ecc:	ldr	pc, [ip, #72]!	; 0x48

00000ed0 <gettimeofday@plt>:
     ed0:	add	ip, pc, #0, 12
     ed4:	add	ip, ip, #20, 20	; 0x14000
     ed8:	ldr	pc, [ip, #64]!	; 0x40

00000edc <__fpending@plt>:
     edc:	add	ip, pc, #0, 12
     ee0:	add	ip, ip, #20, 20	; 0x14000
     ee4:	ldr	pc, [ip, #56]!	; 0x38

00000ee8 <open64@plt>:
     ee8:	add	ip, pc, #0, 12
     eec:	add	ip, ip, #20, 20	; 0x14000
     ef0:	ldr	pc, [ip, #48]!	; 0x30

00000ef4 <malloc@plt>:
     ef4:	add	ip, pc, #0, 12
     ef8:	add	ip, ip, #20, 20	; 0x14000
     efc:	ldr	pc, [ip, #40]!	; 0x28

00000f00 <__libc_start_main@plt>:
     f00:	add	ip, pc, #0, 12
     f04:	add	ip, ip, #20, 20	; 0x14000
     f08:	ldr	pc, [ip, #32]!

00000f0c <__gmon_start__@plt>:
     f0c:	add	ip, pc, #0, 12
     f10:	add	ip, ip, #20, 20	; 0x14000
     f14:	ldr	pc, [ip, #24]!

00000f18 <getopt_long@plt>:
     f18:	add	ip, pc, #0, 12
     f1c:	add	ip, ip, #20, 20	; 0x14000
     f20:	ldr	pc, [ip, #16]!

00000f24 <__ctype_b_loc@plt>:
     f24:	add	ip, pc, #0, 12
     f28:	add	ip, ip, #20, 20	; 0x14000
     f2c:	ldr	pc, [ip, #8]!

00000f30 <getpid@plt>:
     f30:	add	ip, pc, #0, 12
     f34:	add	ip, ip, #20, 20	; 0x14000
     f38:	ldr	pc, [ip, #0]!

00000f3c <exit@plt>:
     f3c:	add	ip, pc, #0, 12
     f40:	add	ip, ip, #77824	; 0x13000
     f44:	ldr	pc, [ip, #4088]!	; 0xff8

00000f48 <syscall@plt>:
     f48:	add	ip, pc, #0, 12
     f4c:	add	ip, ip, #77824	; 0x13000
     f50:	ldr	pc, [ip, #4080]!	; 0xff0

00000f54 <strtoul@plt>:
     f54:	add	ip, pc, #0, 12
     f58:	add	ip, ip, #77824	; 0x13000
     f5c:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f60 <strlen@plt>:
     f60:	add	ip, pc, #0, 12
     f64:	add	ip, ip, #77824	; 0x13000
     f68:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f6c <strchr@plt>:
     f6c:	add	ip, pc, #0, 12
     f70:	add	ip, ip, #77824	; 0x13000
     f74:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f78 <warnx@plt>:
     f78:	add	ip, pc, #0, 12
     f7c:	add	ip, ip, #77824	; 0x13000
     f80:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f84 <__errno_location@plt>:
     f84:	add	ip, pc, #0, 12
     f88:	add	ip, ip, #77824	; 0x13000
     f8c:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f90 <__cxa_atexit@plt>:
     f90:			; <UNDEFINED> instruction: 0xe7fd4778
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #77824	; 0x13000
     f9c:	ldr	pc, [ip, #4028]!	; 0xfbc

00000fa0 <__vasprintf_chk@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #77824	; 0x13000
     fa8:	ldr	pc, [ip, #4020]!	; 0xfb4

00000fac <memset@plt>:
     fac:			; <UNDEFINED> instruction: 0xe7fd4778
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #77824	; 0x13000
     fb8:	ldr	pc, [ip, #4008]!	; 0xfa8

00000fbc <fgetc@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #77824	; 0x13000
     fc4:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fc8 <__printf_chk@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #77824	; 0x13000
     fd0:	ldr	pc, [ip, #3992]!	; 0xf98

00000fd4 <strtod@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #77824	; 0x13000
     fdc:	ldr	pc, [ip, #3984]!	; 0xf90

00000fe0 <__fprintf_chk@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #77824	; 0x13000
     fe8:	ldr	pc, [ip, #3976]!	; 0xf88

00000fec <fclose@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #77824	; 0x13000
     ff4:	ldr	pc, [ip, #3968]!	; 0xf80

00000ff8 <fcntl64@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #77824	; 0x13000
    1000:	ldr	pc, [ip, #3960]!	; 0xf78

00001004 <setlocale@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #77824	; 0x13000
    100c:	ldr	pc, [ip, #3952]!	; 0xf70

00001010 <errx@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #77824	; 0x13000
    1018:	ldr	pc, [ip, #3944]!	; 0xf68

0000101c <warn@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #77824	; 0x13000
    1024:	ldr	pc, [ip, #3936]!	; 0xf60

00001028 <fputc@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #77824	; 0x13000
    1030:	ldr	pc, [ip, #3928]!	; 0xf58

00001034 <localeconv@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #77824	; 0x13000
    103c:	ldr	pc, [ip, #3920]!	; 0xf50

00001040 <putc@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #77824	; 0x13000
    1048:	ldr	pc, [ip, #3912]!	; 0xf48

0000104c <getppid@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #77824	; 0x13000
    1054:	ldr	pc, [ip, #3904]!	; 0xf40

00001058 <__strtoll_internal@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #77824	; 0x13000
    1060:	ldr	pc, [ip, #3896]!	; 0xf38

00001064 <bindtextdomain@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #77824	; 0x13000
    106c:	ldr	pc, [ip, #3888]!	; 0xf30

00001070 <__tls_get_addr@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #77824	; 0x13000
    1078:	ldr	pc, [ip, #3880]!	; 0xf28

0000107c <getrandom@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #77824	; 0x13000
    1084:	ldr	pc, [ip, #3872]!	; 0xf20

00001088 <random@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #77824	; 0x13000
    1090:	ldr	pc, [ip, #3864]!	; 0xf18

00001094 <fputs@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #77824	; 0x13000
    109c:	ldr	pc, [ip, #3856]!	; 0xf10

000010a0 <strncmp@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #77824	; 0x13000
    10a8:	ldr	pc, [ip, #3848]!	; 0xf08

000010ac <abort@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #77824	; 0x13000
    10b4:	ldr	pc, [ip, #3840]!	; 0xf00

000010b8 <close@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #77824	; 0x13000
    10c0:	ldr	pc, [ip, #3832]!	; 0xef8

000010c4 <dcngettext@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #77824	; 0x13000
    10cc:	ldr	pc, [ip, #3824]!	; 0xef0

000010d0 <__snprintf_chk@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #77824	; 0x13000
    10d8:	ldr	pc, [ip, #3816]!	; 0xee8

000010dc <strspn@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #77824	; 0x13000
    10e4:	ldr	pc, [ip, #3808]!	; 0xee0

Disassembly of section .text:

000010e8 <.text>:
    10e8:	svcmi	0x00f0e92d
    10ec:	sfm	f2, 4, [sp, #-448]!	; 0xfffffe40
    10f0:	strmi	r8, [r5], -r2, lsl #22
    10f4:	ldrvc	pc, [r8], #-2271	; 0xfffff721
    10f8:			; <UNDEFINED> instruction: 0xf8df460e
    10fc:	tstcs	r0, r8, lsl r4
    1100:			; <UNDEFINED> instruction: 0xf8df447f
    1104:	sbclt	r8, r7, r4, lsl r4
    1108:	ldrlt	pc, [r0], #-2271	; 0xfffff721
    110c:	ldmpl	fp!, {r2, sl, fp, sp, pc}^
    1110:			; <UNDEFINED> instruction: 0xf8df44f8
    1114:	strtmi	r9, [r0], -ip, lsl #8
    1118:	movtls	r6, #22555	; 0x581b
    111c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1120:	svc	0x0046f7ff
    1124:	strdcs	r4, [r6], -pc	; <UNPREDICTABLE>
    1128:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
    112c:			; <UNDEFINED> instruction: 0xf7ff4ffe
    1130:	ldmibmi	lr!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    1134:	ldrbtmi	r4, [r9], #1600	; 0x640
    1138:	ldrbtmi	r4, [pc], #-1145	; 1140 <strspn@plt+0x64>
    113c:	svc	0x0092f7ff
    1140:			; <UNDEFINED> instruction: 0xf7ff4640
    1144:	ldmmi	sl!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    1148:	mvnhi	pc, #14614528	; 0xdf0000
    114c:			; <UNDEFINED> instruction: 0xf0024478
    1150:	ldrbtmi	pc, [r8], #3833	; 0xef9	; <UNPREDICTABLE>
    1154:	movwls	r0, #8363	; 0x20ab
    1158:	movwcs	fp, #7956	; 0x1f14
    115c:	movwls	r2, #13056	; 0x3300
    1160:	ldrbmi	r2, [fp], -r0, lsl #4
    1164:	ldrtmi	r9, [r1], -r0, lsl #4
    1168:	strtmi	r4, [r8], -r2, asr #12
    116c:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    1170:	rsble	r1, r5, r3, asr #24
    1174:	stmdacs	r0!, {r1, r2, r4, r6, fp, ip, sp}
    1178:	orrhi	pc, sl, r0, lsl #4
    117c:			; <UNDEFINED> instruction: 0xf010e8df
    1180:	orreq	r0, r8, r3, asr #32
    1184:	orreq	r0, r8, r8, lsl #3
    1188:	orreq	r0, r8, r8, lsl #3
    118c:	orreq	r0, r8, r8, lsl #3
    1190:	orreq	r0, r8, r8, lsl #3
    1194:	orreq	r0, r8, r8, lsl #3
    1198:	orreq	r0, r8, r8, lsl #3
    119c:	orreq	r0, r8, r8, lsl #3
    11a0:	orreq	r0, r8, r8, lsr r0
    11a4:	orreq	r0, r8, r0, lsl r1
    11a8:	orreq	r0, r8, r8, lsl #3
    11ac:	eoreq	r0, r8, r8, lsl #3
    11b0:	orreq	r0, r8, r8, lsl #3
    11b4:	orreq	r0, r8, r8, lsl #3
    11b8:	orreq	r0, r8, r8, lsl #3
    11bc:	orreq	r0, r8, r8, lsl #3
    11c0:			; <UNDEFINED> instruction: 0xf8940021
    11c4:			; <UNDEFINED> instruction: 0xf0433068
    11c8:			; <UNDEFINED> instruction: 0xf8840301
    11cc:	strb	r3, [r7, r8, rrx]
    11d0:	andcs	r4, r5, #222208	; 0x36400
    11d4:	andcs	r4, r0, r9, asr #12
    11d8:			; <UNDEFINED> instruction: 0xf8d358fb
    11dc:			; <UNDEFINED> instruction: 0xf7ffa000
    11e0:			; <UNDEFINED> instruction: 0x4601ee58
    11e4:			; <UNDEFINED> instruction: 0xf0014650
    11e8:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    11ec:			; <UNDEFINED> instruction: 0xe7b70118
    11f0:	bicslt	r6, r2, r2, lsr #27
    11f4:	blmi	ff41c980 <strspn@plt+0xff41b8a4>
    11f8:	strbvs	r1, [r0, #3144]!	; 0xc48
    11fc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1200:	eorcc	pc, r1, r2, asr #16
    1204:	stmibmi	sp, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    1208:	andcs	r2, r0, r5, lsl #4
    120c:			; <UNDEFINED> instruction: 0xf7ff4479
    1210:	bmi	ff2fcb18 <strspn@plt+0xff2fba3c>
    1214:	ldmpl	sl!, {r0, r1, r3, r6, r7, r8, r9, fp, lr}
    1218:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    121c:	andcs	r4, r1, r1, lsl #12
    1220:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
    1224:			; <UNDEFINED> instruction: 0xf7ff2000
    1228:	stmdals	r2, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
    122c:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1230:	ldmdblt	r8, {r1, r9, sl, lr}
    1234:	blcs	27e48 <strspn@plt+0x26d6c>
    1238:	msrhi	SPSR_c, r0, asr #32
    123c:	ldrb	r6, [r9, r0, lsr #11]
    1240:	tstcs	r8, #212, 18	; 0x350000
    1244:	andle	r4, r3, r3, lsl r3
    1248:	stmdacs	r0, {r5, r6, r7, r8, sl, fp, sp, lr}
    124c:	teqhi	r4, r0	; <UNPREDICTABLE>
    1250:			; <UNDEFINED> instruction: 0xf0004620
    1254:			; <UNDEFINED> instruction: 0x6de3fb5d
    1258:	rsble	r2, fp, r0, lsl #22
    125c:			; <UNDEFINED> instruction: 0xf04f4bba
    1260:			; <UNDEFINED> instruction: 0xf8df0800
    1264:			; <UNDEFINED> instruction: 0xf8dfb2e8
    1268:	ldrbtmi	sl, [fp], #-744	; 0xfffffd18
    126c:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    1270:	bcc	43ca98 <strspn@plt+0x43b9bc>
    1274:			; <UNDEFINED> instruction: 0xf996e00f
    1278:	ldmiblt	sp, {r0, ip, lr}
    127c:	strtmi	r4, [r0], -r9, lsr #12
    1280:	blx	83d288 <strspn@plt+0x83c1ac>
    1284:	mlscc	r8, r4, r8, pc	; <UNPREDICTABLE>
    1288:	ldrble	r0, [r0], #-2011	; 0xfffff825
    128c:			; <UNDEFINED> instruction: 0xf1086de3
    1290:	ldrmi	r0, [r8, #2049]	; 0x801
    1294:	sfmvs	f5, 1, [r3, #312]!	; 0x138
    1298:	eorvs	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    129c:	mulcc	r0, r6, r9
    12a0:	rscle	r2, r8, sp, lsr #22
    12a4:	ldrtmi	r2, [r0], -r0, lsl #2
    12a8:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
    12ac:	movwls	r1, #11779	; 0x2e03
    12b0:	stmdbls	r2, {r1, r3, r4, r8, r9, fp, ip, lr, pc}
    12b4:			; <UNDEFINED> instruction: 0xf0004620
    12b8:			; <UNDEFINED> instruction: 0xf894fa05
    12bc:	ldrbeq	r3, [sl, r8, rrx]
    12c0:	blls	b6338 <strspn@plt+0xb525c>
    12c4:	rscle	r2, r1, r0, lsl #22
    12c8:			; <UNDEFINED> instruction: 0xf7ff4618
    12cc:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    12d0:	stmibmi	r0!, {r2, r3, r4, r6, r7, ip, lr, pc}
    12d4:	andcs	r2, r0, r5, lsl #4
    12d8:			; <UNDEFINED> instruction: 0xf7ff4479
    12dc:			; <UNDEFINED> instruction: 0x4632edda
    12e0:	andcs	r4, r1, r1, lsl #12
    12e4:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    12e8:	bne	43cb50 <strspn@plt+0x43ba74>
    12ec:	andcs	r2, r0, r5, lsl #4
    12f0:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    12f4:			; <UNDEFINED> instruction: 0xf7ff4631
    12f8:	bfi	lr, r2, (invalid: 29:7)
    12fc:			; <UNDEFINED> instruction: 0xf8df4603
    1300:			; <UNDEFINED> instruction: 0xf04fc258
    1304:	movwls	r0, #15877	; 0x3e05
    1308:			; <UNDEFINED> instruction: 0x4651465a
    130c:			; <UNDEFINED> instruction: 0xf8572000
    1310:			; <UNDEFINED> instruction: 0xf8cd500c
    1314:			; <UNDEFINED> instruction: 0xf8d5e000
    1318:			; <UNDEFINED> instruction: 0xf7ff9000
    131c:	blls	fce74 <strspn@plt+0xfbd98>
    1320:	strls	r2, [r0], -r1, lsl #2
    1324:	strbmi	r4, [r8], -r2, lsl #12
    1328:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
    132c:	strmi	lr, [r3], -r9, asr #15
    1330:	strb	r9, [r4, r2, lsl #10]!
    1334:	stcvs	13, cr10, [r0, #148]!	; 0x94
    1338:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    133c:	strtmi	r2, [r8], -r0, lsl #3
    1340:			; <UNDEFINED> instruction: 0xffc0f000
    1344:	addcs	r4, r0, #42991616	; 0x2900000
    1348:			; <UNDEFINED> instruction: 0xf0004620
    134c:			; <UNDEFINED> instruction: 0xf894fe91
    1350:	ldrbeq	r3, [r9, r8, rrx]
    1354:	adcshi	pc, r8, r0, lsl #2
    1358:	stmdage	r1!, {r7, r9, sl, fp, lr}
    135c:	ldrbtmi	r4, [lr], #-1569	; 0xfffff9df
    1360:			; <UNDEFINED> instruction: 0xf0004604
    1364:			; <UNDEFINED> instruction: 0xf814fee1
    1368:	ldrtmi	r2, [r1], -r1, lsl #22
    136c:			; <UNDEFINED> instruction: 0xf7ff2001
    1370:	adcmi	lr, r5, #44, 28	; 0x2c0
    1374:	blmi	1eb5b58 <strspn@plt+0x1eb4a7c>
    1378:	ldmpl	fp!, {r1, r3, sp}^
    137c:			; <UNDEFINED> instruction: 0xf7ff6819
    1380:	bmi	1e3cd08 <strspn@plt+0x1e3bc2c>
    1384:	ldrbtmi	r4, [sl], #-2915	; 0xfffff49d
    1388:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    138c:	subsmi	r9, sl, r5, asr #22
    1390:	adcshi	pc, fp, r0, asr #32
    1394:	sublt	r2, r7, r0
    1398:	blhi	bc694 <strspn@plt+0xbb5b8>
    139c:	svchi	0x00f0e8bd
    13a0:	andcs	r4, r5, #113664	; 0x1bc00
    13a4:	andcs	r4, r0, r0, ror r9
    13a8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    13ac:			; <UNDEFINED> instruction: 0xf7ff681c
    13b0:			; <UNDEFINED> instruction: 0x4621ed70
    13b4:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    13b8:	andcs	r4, r5, #108, 18	; 0x1b0000
    13bc:	ldrbtmi	r2, [r9], #-0
    13c0:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    13c4:	tstcs	r1, lr, asr fp
    13c8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    13cc:	strtmi	r4, [r0], -r2, lsl #12
    13d0:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    13d4:	andcs	r4, sl, r1, lsr #12
    13d8:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    13dc:	andcs	r4, r5, #100, 18	; 0x190000
    13e0:	ldrbtmi	r2, [r9], #-0
    13e4:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    13e8:			; <UNDEFINED> instruction: 0xf7ff4621
    13ec:	stmdbmi	r1!, {r2, r4, r6, r9, sl, fp, sp, lr, pc}^
    13f0:	andcs	r2, r0, r5, lsl #4
    13f4:			; <UNDEFINED> instruction: 0xf7ff4479
    13f8:	strtmi	lr, [r1], -ip, asr #26
    13fc:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1400:	andcs	r4, r5, #1523712	; 0x174000
    1404:	ldrbtmi	r2, [r9], #-0
    1408:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    140c:			; <UNDEFINED> instruction: 0xf7ff4621
    1410:	ldmdbmi	sl, {r1, r6, r9, sl, fp, sp, lr, pc}^
    1414:	andcs	r2, r0, r5, lsl #4
    1418:			; <UNDEFINED> instruction: 0xf7ff4479
    141c:			; <UNDEFINED> instruction: 0x4621ed3a
    1420:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
    1424:	andcs	r4, r5, #1409024	; 0x158000
    1428:	ldrbtmi	r2, [r9], #-0
    142c:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1430:			; <UNDEFINED> instruction: 0xf7ff4621
    1434:			; <UNDEFINED> instruction: 0x4621ee30
    1438:			; <UNDEFINED> instruction: 0xf7ff200a
    143c:	ldmdbmi	r1, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    1440:	andcs	r2, r0, r5, lsl #4
    1444:			; <UNDEFINED> instruction: 0xf7ff4479
    1448:	stmdbmi	pc, {r2, r5, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    144c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1450:	andcs	r4, r0, r3, lsl #12
    1454:			; <UNDEFINED> instruction: 0xf7ff9302
    1458:	stmdbmi	ip, {r2, r3, r4, r8, sl, fp, sp, lr, pc}^
    145c:	ldrbtmi	r4, [r9], #-2636	; 0xfffff5b4
    1460:	stmdbmi	ip, {r8, ip, pc}^
    1464:	blls	92654 <strspn@plt+0x91578>
    1468:	andls	r4, r1, r9, ror r4
    146c:			; <UNDEFINED> instruction: 0xf7ff2001
    1470:	stmdbmi	r9, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
    1474:	andcs	r2, r0, r5, lsl #4
    1478:			; <UNDEFINED> instruction: 0xf7ff4479
    147c:	bmi	11fc8ac <strspn@plt+0x11fb7d0>
    1480:			; <UNDEFINED> instruction: 0x4601447a
    1484:			; <UNDEFINED> instruction: 0xf7ff2001
    1488:	andcs	lr, r0, r0, lsr #27
    148c:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    1490:	andcs	r4, r5, #50176	; 0xc400
    1494:	andcs	r4, r0, r2, asr #18
    1498:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    149c:			; <UNDEFINED> instruction: 0xf7ff681c
    14a0:	blmi	9fc888 <strspn@plt+0x9fb7ac>
    14a4:	ldmpl	fp!, {r0, r8, sp}^
    14a8:			; <UNDEFINED> instruction: 0x4602681b
    14ac:			; <UNDEFINED> instruction: 0xf7ff4620
    14b0:	mulcs	r1, r8, sp
    14b4:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    14b8:	andcs	r4, r5, #950272	; 0xe8000
    14bc:			; <UNDEFINED> instruction: 0xf7ff4479
    14c0:			; <UNDEFINED> instruction: 0xf7ffece8
    14c4:			; <UNDEFINED> instruction: 0xe6c3ed5a
    14c8:			; <UNDEFINED> instruction: 0xf04f4e23
    14cc:	bmi	d844e8 <strspn@plt+0xd8340c>
    14d0:	ldmdbmi	r6!, {r7, r8, r9, sp}
    14d4:	ldmibpl	lr!, {sp}
    14d8:			; <UNDEFINED> instruction: 0xf8cd447a
    14dc:	ldrbtmi	ip, [r9], #-0
    14e0:			; <UNDEFINED> instruction: 0xf7ff6836
    14e4:	strdls	lr, [r2], -r0
    14e8:			; <UNDEFINED> instruction: 0xffc8f000
    14ec:	tstcs	r1, r2, lsl #20
    14f0:	ldrtmi	r4, [r0], -r3, lsl #12
    14f4:	orrcs	r9, r0, #0, 6
    14f8:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    14fc:	stmdbmi	ip!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
    1500:	bls	8950c <strspn@plt+0x88430>
    1504:			; <UNDEFINED> instruction: 0xf7ff4479
    1508:			; <UNDEFINED> instruction: 0xf7ffecde
    150c:	svclt	0x0000ecd0
    1510:			; <UNDEFINED> instruction: 0x00013db0
    1514:	andeq	r0, r0, r8, lsr #2
    1518:	andeq	r2, r0, ip, ror #28
    151c:	andeq	r3, r1, r8, lsr #24
    1520:	andeq	r2, r0, lr, ror #28
    1524:			; <UNDEFINED> instruction: 0x00002eb6
    1528:	andeq	r3, r1, r6, ror sp
    152c:	andeq	r2, r0, r0, lsr lr
    1530:	strdeq	r0, [r0], -r5
    1534:	andeq	r3, r0, lr, lsl r0
    1538:	andeq	r0, r0, r8, asr #2
    153c:			; <UNDEFINED> instruction: 0x00002db0
    1540:	andeq	r0, r0, r0, asr #2
    1544:			; <UNDEFINED> instruction: 0x00002db0
    1548:	andeq	r2, r0, sl, lsr pc
    154c:	andeq	r2, r0, r8, asr #30
    1550:	andeq	r2, r0, lr, asr pc
    1554:	andeq	r2, r0, ip, lsl #30
    1558:	andeq	r0, r0, ip, lsr #2
    155c:	andeq	r2, r0, sl, asr #29
    1560:	andeq	r0, r0, r8, lsr r1
    1564:	andeq	r3, r1, sl, lsr #22
    1568:	andeq	r2, r0, lr, lsr #24
    156c:	andeq	r2, r0, r6, lsr #24
    1570:	andeq	r2, r0, r2, lsl ip
    1574:	andeq	r2, r0, r4, lsr #24
    1578:	andeq	r2, r0, lr, lsl ip
    157c:	andeq	r2, r0, r0, asr #24
    1580:	andeq	r2, r0, lr, ror #24
    1584:	andeq	r2, r0, r8, lsl #25
    1588:	muleq	r0, r2, ip
    158c:			; <UNDEFINED> instruction: 0x00002cb2
    1590:	andeq	r2, r0, ip, lsl #25
    1594:	muleq	r0, r4, ip
    1598:	andeq	r2, r0, r8, lsr #25
    159c:			; <UNDEFINED> instruction: 0x00002cbc
    15a0:	andeq	r2, r0, lr, lsr #25
    15a4:			; <UNDEFINED> instruction: 0x00002cbc
    15a8:	andeq	r2, r0, r0, lsr #26
    15ac:	andeq	r2, r0, r2, lsr sp
    15b0:	andeq	r2, r0, r4, lsl #21
    15b4:	bleq	3d6f8 <strspn@plt+0x3c61c>
    15b8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    15bc:	strbtmi	fp, [sl], -r2, lsl #24
    15c0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    15c4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    15c8:	ldrmi	sl, [sl], #776	; 0x308
    15cc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    15d0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    15d4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    15d8:			; <UNDEFINED> instruction: 0xf85a4b06
    15dc:	stmdami	r6, {r0, r1, ip, sp}
    15e0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    15e4:	stc	7, cr15, [ip], {255}	; 0xff
    15e8:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    15ec:	andeq	r3, r1, r8, asr #17
    15f0:	andeq	r0, r0, ip, lsl r1
    15f4:	andeq	r0, r0, r4, lsr r1
    15f8:	andeq	r0, r0, ip, lsr r1
    15fc:	ldr	r3, [pc, #20]	; 1618 <strspn@plt+0x53c>
    1600:	ldr	r2, [pc, #20]	; 161c <strspn@plt+0x540>
    1604:	add	r3, pc, r3
    1608:	ldr	r2, [r3, r2]
    160c:	cmp	r2, #0
    1610:	bxeq	lr
    1614:	b	f0c <__gmon_start__@plt>
    1618:	andeq	r3, r1, r8, lsr #17
    161c:	andeq	r0, r0, r0, lsr r1
    1620:	blmi	1d3640 <strspn@plt+0x1d2564>
    1624:	bmi	1d280c <strspn@plt+0x1d1730>
    1628:	addmi	r4, r3, #2063597568	; 0x7b000000
    162c:	andle	r4, r3, sl, ror r4
    1630:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1634:	ldrmi	fp, [r8, -r3, lsl #2]
    1638:	svclt	0x00004770
    163c:	andeq	r3, r1, r4, ror #19
    1640:	andeq	r3, r1, r0, ror #19
    1644:	andeq	r3, r1, r4, lsl #17
    1648:	andeq	r0, r0, r4, lsr #2
    164c:	stmdbmi	r9, {r3, fp, lr}
    1650:	bmi	252838 <strspn@plt+0x25175c>
    1654:	bne	252840 <strspn@plt+0x251764>
    1658:	svceq	0x00cb447a
    165c:			; <UNDEFINED> instruction: 0x01a1eb03
    1660:	andle	r1, r3, r9, asr #32
    1664:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1668:	ldrmi	fp, [r8, -r3, lsl #2]
    166c:	svclt	0x00004770
    1670:			; <UNDEFINED> instruction: 0x000139b8
    1674:			; <UNDEFINED> instruction: 0x000139b4
    1678:	andeq	r3, r1, r8, asr r8
    167c:	andeq	r0, r0, r4, asr #2
    1680:	blmi	2aeaa8 <strspn@plt+0x2ad9cc>
    1684:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1688:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    168c:	blmi	26fc40 <strspn@plt+0x26eb64>
    1690:	ldrdlt	r5, [r3, -r3]!
    1694:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1698:			; <UNDEFINED> instruction: 0xf7ff6818
    169c:			; <UNDEFINED> instruction: 0xf7ffeb9a
    16a0:	blmi	1c15a4 <strspn@plt+0x1c04c8>
    16a4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    16a8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    16ac:	andeq	r3, r1, r2, lsl #19
    16b0:	andeq	r3, r1, r8, lsr #16
    16b4:	andeq	r0, r0, r0, lsr #2
    16b8:	andeq	r3, r1, sl, ror #18
    16bc:	andeq	r3, r1, r2, ror #18
    16c0:	svclt	0x0000e7c4
    16c4:	svcmi	0x00f0e92d
    16c8:	beq	3d80c <strspn@plt+0x3c730>
    16cc:	blhi	bcb88 <strspn@plt+0xbbaac>
    16d0:	bleq	3d814 <strspn@plt+0x3c738>
    16d4:	ldrcc	lr, [r8], #-2512	; 0xfffff630
    16d8:	beq	43cf00 <strspn@plt+0x43be24>
    16dc:			; <UNDEFINED> instruction: 0xf5ad4856
    16e0:	cdp	13, 0, cr5, cr8, cr1, {4}
    16e4:	ldmdbmi	r5, {r4, r7, r9, fp, ip}^
    16e8:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    16ec:	addpl	pc, r1, #54525952	; 0x3400000
    16f0:	strcc	lr, [r2], #-2509	; 0xfffff633
    16f4:	stmdapl	r1, {r0, r3, r8, r9, sl, fp, sp, pc}^
    16f8:			; <UNDEFINED> instruction: 0xf1024323
    16fc:	stmdavs	r9, {r2, r9}
    1700:			; <UNDEFINED> instruction: 0xf04f6011
    1704:	svclt	0x00020100
    1708:	orrpl	pc, r0, #1325400064	; 0x4f000000
    170c:	stmib	sp, {sl, sp}^
    1710:	vshl.s8	d19, d2, d11
    1714:			; <UNDEFINED> instruction: 0xf6c02380
    1718:	movwls	r6, #21478	; 0x53e6
    171c:	movwls	sl, #19210	; 0x4b0a
    1720:	andne	lr, r2, #3620864	; 0x374000
    1724:	bl	fec4a72c <strspn@plt+0xfec49650>
    1728:	movwls	r0, #778	; 0x30a
    172c:	movweq	lr, #47970	; 0xbb62
    1730:	ldmib	sp, {r0, r8, r9, ip, pc}^
    1734:			; <UNDEFINED> instruction: 0xf6401200
    1738:	addsmi	r7, r4, #-67108861	; 0xfc000003
    173c:	addmi	fp, fp, #8, 30
    1740:	vst1.16	{d29-d32}, [pc :128], sl
    1744:	smlabbcs	r0, r0, r2, r5
    1748:			; <UNDEFINED> instruction: 0x46144638
    174c:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    1750:			; <UNDEFINED> instruction: 0xf04f9b04
    1754:	strbmi	r0, [lr], -r0, lsl #18
    1758:			; <UNDEFINED> instruction: 0xf1a3463d
    175c:	cdp	8, 1, cr0, cr8, cr12, {0}
    1760:			; <UNDEFINED> instruction: 0x46220a90
    1764:			; <UNDEFINED> instruction: 0xf7ff4629
    1768:	stmdacs	r0, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    176c:	bne	938ba4 <strspn@plt+0x937ac8>
    1770:	strmi	r4, [r1], #1029	; 0x405
    1774:	mrc	0, 0, sp, cr8, cr14, {1}
    1778:			; <UNDEFINED> instruction: 0x46220a90
    177c:	strcs	r4, [r0], -r9, lsr #12
    1780:	bl	fbf784 <strspn@plt+0xfbe6a8>
    1784:	ldclle	8, cr2, [r2]
    1788:			; <UNDEFINED> instruction: 0xf7ffd008
    178c:	stmdavs	r3, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1790:	svclt	0x00182b04
    1794:	tstle	r1, fp, lsl #22
    1798:	stcle	14, cr2, [r0, #-16]!
    179c:	svceq	0x0000f1b9
    17a0:	stflsd	f5, [r4], {40}	; 0x28
    17a4:	andcs	r4, r1, #59768832	; 0x3900000
    17a8:	beq	43d010 <strspn@plt+0x43bf34>
    17ac:			; <UNDEFINED> instruction: 0xf8042300
    17b0:			; <UNDEFINED> instruction: 0xf0003c04
    17b4:	stmdbmi	r2!, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    17b8:	orrpl	pc, r1, #54525952	; 0x3400000
    17bc:	movwcc	r4, #18975	; 0x4a1f
    17c0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    17c4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    17c8:	teqle	r2, r1, asr r0
    17cc:			; <UNDEFINED> instruction: 0x46594650
    17d0:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    17d4:	ldc	0, cr11, [sp], #12
    17d8:	pop	{r1, r8, r9, fp, pc}
    17dc:	blls	1657a4 <strspn@plt+0x1646c8>
    17e0:	strbmi	r2, [r0], -r0, lsl #2
    17e4:			; <UNDEFINED> instruction: 0xf8c83601
    17e8:			; <UNDEFINED> instruction: 0xf8c81000
    17ec:			; <UNDEFINED> instruction: 0xf7ff3004
    17f0:			; <UNDEFINED> instruction: 0xe7b4eb1a
    17f4:	beq	27c464 <strspn@plt+0x27b388>
    17f8:	bl	12d3130 <strspn@plt+0x12d2054>
    17fc:	strtmi	r7, [r2], -r9, ror #23
    1800:	beq	43d068 <strspn@plt+0x43bf8c>
    1804:			; <UNDEFINED> instruction: 0xf0004639
    1808:	ldmib	sp, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}^
    180c:	strmi	r3, [r3, #1026]!	; 0x402
    1810:	ldrmi	fp, [sl, #3848]	; 0xf08
    1814:	strb	sp, [r4, r4, lsl #7]
    1818:	tstcs	r0, r2, lsl #22
    181c:	bl	fe8d3104 <strspn@plt+0xfe8d2028>
    1820:	vst3.8	{d16-d18}, [pc], sl
    1824:	strtmi	r5, [r2], -r0, lsl #7
    1828:	bl	7bf82c <strspn@plt+0x7be750>
    182c:	orrle	r2, pc, r0, lsl #24
    1830:			; <UNDEFINED> instruction: 0xf7ffe7e5
    1834:	svclt	0x0000eb3c
    1838:	andeq	r3, r1, r6, asr #15
    183c:	andeq	r0, r0, r8, lsr #2
    1840:	strdeq	r3, [r1], -r0
    1844:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1848:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    184c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1850:			; <UNDEFINED> instruction: 0xf7ff4620
    1854:	strmi	lr, [r7], -r4, asr #22
    1858:			; <UNDEFINED> instruction: 0xf7ff4620
    185c:	strmi	lr, [r6], -sl, ror #21
    1860:			; <UNDEFINED> instruction: 0xf7ff4620
    1864:	strmi	lr, [r4], -r4, asr #23
    1868:			; <UNDEFINED> instruction: 0xb128bb66
    186c:	bl	fe2bf870 <strspn@plt+0xfe2be794>
    1870:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1874:	tstle	r7, r9, lsl #22
    1878:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    187c:			; <UNDEFINED> instruction: 0x4620681c
    1880:	bl	b3f884 <strspn@plt+0xb3e7a8>
    1884:	strtmi	r4, [r0], -r6, lsl #12
    1888:	b	ff4bf88c <strspn@plt+0xff4be7b0>
    188c:	strtmi	r4, [r0], -r5, lsl #12
    1890:	bl	feb3f894 <strspn@plt+0xfeb3e7b8>
    1894:	bllt	f530ac <strspn@plt+0xf51fd0>
    1898:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    189c:	bl	1cbf8a0 <strspn@plt+0x1cbe7c4>
    18a0:	blcs	25b8b4 <strspn@plt+0x25a7d8>
    18a4:	ldfltp	f5, [r8, #44]!	; 0x2c
    18a8:	rscle	r2, r5, r0, lsr #22
    18ac:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    18b0:	andcs	r2, r0, r5, lsl #4
    18b4:			; <UNDEFINED> instruction: 0xf7ff4479
    18b8:			; <UNDEFINED> instruction: 0xf7ffeaec
    18bc:			; <UNDEFINED> instruction: 0x2001ebb0
    18c0:	b	ff13f8c4 <strspn@plt+0xff13e7e8>
    18c4:	bl	17bf8c8 <strspn@plt+0x17be7ec>
    18c8:	stccs	8, cr6, [r0], {3}
    18cc:	blcs	836084 <strspn@plt+0x834fa8>
    18d0:	andvs	fp, r4, r8, lsl pc
    18d4:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    18d8:	andcs	r2, r0, r5, lsl #4
    18dc:			; <UNDEFINED> instruction: 0xf7ff4479
    18e0:			; <UNDEFINED> instruction: 0xf7ffead8
    18e4:	strb	lr, [sl, sl, asr #22]!
    18e8:	mvnle	r2, r0, lsl #16
    18ec:	bl	12bf8f0 <strspn@plt+0x12be814>
    18f0:	blcs	81b904 <strspn@plt+0x81a828>
    18f4:	andvs	fp, r4, r8, lsl pc
    18f8:	svclt	0x0000e7e1
    18fc:	andeq	r3, r1, r6, ror #12
    1900:	andeq	r0, r0, r8, lsr r1
    1904:	andeq	r0, r0, ip, lsr #2
    1908:	andeq	r2, r0, r8, lsr #13
    190c:	andeq	r2, r0, r0, lsl #13
    1910:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
    1914:	addcc	pc, r9, #77594624	; 0x4a00000
    1918:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
    191c:	sbcvc	pc, sp, #216006656	; 0xce00000
    1920:			; <UNDEFINED> instruction: 0xf64d6003
    1924:	strdvs	r4, [r2], #-62	; 0xffffffc2
    1928:			; <UNDEFINED> instruction: 0x03baf6c9
    192c:	rsbsmi	pc, r6, #1342177284	; 0x50000004
    1930:	vaddl.s8	q11, d17, d3
    1934:	movwcs	r0, #562	; 0x232
    1938:	movwcs	lr, #14784	; 0x39c0
    193c:	ldrbmi	r6, [r0, -r3, asr #2]!
    1940:	svcmi	0x00f0e92d
    1944:	cmnmi	r8, #-1610612732	; 0xa0000004	; <UNPREDICTABLE>
    1948:	strmi	lr, [r2, #-2512]	; 0xfffff630
    194c:	msrvc	SPSR_fx, #-805306356	; 0xd000000c
    1950:	addlt	r6, pc, r6, asr #17
    1954:	stmdavs	r4, {r0, r2, r5, r6, lr}^
    1958:	vadd.i8	d22, d11, d10
    195c:	eormi	r7, r5, r6, asr r8
    1960:	stmiaeq	r7, {r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^
    1964:	stmdavs	r6, {r0, r2, r4, r5, r6, lr}
    1968:	andls	r4, r3, #318767104	; 0x13000000
    196c:	stmdavs	lr, {r0, r1, r4, r5, sl, lr}^
    1970:	ldrmi	r6, [sp], #-2242	; 0xfffff73e
    1974:			; <UNDEFINED> instruction: 0x3701e9d0
    1978:	ldrmi	r4, [r0], #1200	; 0x4b0
    197c:	bl	dbb8c <strspn@plt+0xdaab0>
    1980:	b	fe0daf5c <strspn@plt+0xfe0d9e80>
    1984:	eormi	r0, ip, r7, lsl #8
    1988:	subsmi	r9, r4, r4, lsl #12
    198c:	stmvs	pc, {r1, r6, fp, sp, lr}	; <UNPREDICTABLE>
    1990:	b	fe092aa8 <strspn@plt+0xfe0919cc>
    1994:	stmiavs	sl, {r0, r2, r9, sl}^
    1998:	bicseq	pc, fp, #1879048196	; 0x70000004
    199c:	msrmi	CPSR_, #536870924	; 0x2000000c
    19a0:	bl	152a94 <strspn@plt+0x1519b8>
    19a4:	andls	r5, r1, #52, 16	; 0x340000
    19a8:	streq	lr, [r8], -r6, lsl #20
    19ac:			; <UNDEFINED> instruction: 0xf64c6882
    19b0:	vqdmulh.s<illegal width 8>	d22, d28, d2[7]
    19b4:			; <UNDEFINED> instruction: 0x97051cbd
    19b8:	stmdavs	r2, {r0, r1, r4, sl, lr}^
    19bc:	vmla.i8	d22, d4, d15
    19c0:	subsmi	r6, r6, r3, lsl lr
    19c4:	andeq	lr, r8, #544768	; 0x85000
    19c8:	blls	52a48 <strspn@plt+0x5196c>
    19cc:			; <UNDEFINED> instruction: 0xf6ca9706
    19d0:	bl	205298 <strspn@plt+0x2041bc>
    19d4:	ldrmi	r3, [ip], #1782	; 0x6f6
    19d8:	eorsmi	r6, r2, r3, asr #16
    19dc:	b	fe211b8c <strspn@plt+0xfe210ab0>
    19e0:	ldrmi	r0, [ip], #1030	; 0x406
    19e4:			; <UNDEFINED> instruction: 0x73aff640
    19e8:	vmls.i<illegal width 8>	d20, d15, d2[4]
    19ec:	ldrtmi	r5, [fp], #-892	; 0xfffffc84
    19f0:			; <UNDEFINED> instruction: 0xb01cf8d1
    19f4:	vldmiacs	r2!, {d14-d16}
    19f8:	b	112a74 <strspn@plt+0x111998>
    19fc:	stmdbvs	sl, {r2, r3, r8, r9}^
    1a00:	movweq	lr, #35459	; 0x8a83
    1a04:	streq	lr, [ip, -r6, lsl #21]
    1a08:	vshl.s8	d20, d27, d12
    1a0c:	vaddhn.i16	d22, q2, q13
    1a10:	andls	r7, r7, #-2030043136	; 0x87000000
    1a14:	cmnvs	r3, #12, 22	; 0x3000
    1a18:	b	1d2a70 <strspn@plt+0x1d1994>
    1a1c:	stmibvs	sp, {r0, r1, r9}
    1a20:	rsbsmi	r4, r2, r4, asr #8
    1a24:	vshl.s8	d20, d18, d15
    1a28:	strtmi	r7, [pc], -pc, lsr #17
    1a2c:	streq	lr, [r3, #-2700]	; 0xfffff574
    1a30:	ldrtpl	lr, [r2], #-2819	; 0xfffff4fd
    1a34:	ldrbtmi	r4, [r6], #-1214	; 0xfffffb42
    1a38:	vmlaeq.f32	s28, s8, s10
    1a3c:	vmlaeq.f32	s28, s25, s28
    1a40:	ldrtmi	r9, [r6], #1800	; 0x708
    1a44:	strpl	pc, [r1, -r9, asr #4]
    1a48:	strbpl	pc, [r6, -pc, asr #13]	; <UNPREDICTABLE>
    1a4c:	streq	lr, [r4, #-2691]	; 0xfffff57d
    1a50:	vmovcc.f64	d30, #228	; 0xbf200000 -0.625
    1a54:	bl	1d2bd8 <strspn@plt+0x1d1afc>
    1a58:	b	142290 <strspn@plt+0x1411b4>
    1a5c:	bvs	34369c <strspn@plt+0x3425c0>
    1a60:	ldrmi	r4, [r7], #-95	; 0xffffffa1
    1a64:	streq	lr, [lr], -r4, lsl #21
    1a68:	stmdacc	r4, {r3, r6, r7, r9, sl, ip, sp, lr, pc}^
    1a6c:			; <UNDEFINED> instruction: 0xf6499502
    1a70:	bls	831d8 <strspn@plt+0x820fc>
    1a74:	strne	pc, [r0, #1734]	; 0x6c6
    1a78:	ldrcs	lr, [r7, lr, lsl #22]!
    1a7c:	ldrsbtls	pc, [r0], -r1	; <UNPREDICTABLE>
    1a80:			; <UNDEFINED> instruction: 0xf8d14415
    1a84:	strtmi	sl, [fp], #-56	; 0xffffffc8
    1a88:	streq	lr, [r7, #-2566]	; 0xfffff5fa
    1a8c:	bvs	1391c28 <strspn@plt+0x1390b4c>
    1a90:			; <UNDEFINED> instruction: 0x4632441d
    1a94:	ldrbvs	lr, [r5, #-2823]!	; 0xfffff4f9
    1a98:	streq	lr, [r7], -lr, lsl #21
    1a9c:	andls	r4, r9, #144, 8	; 0x90000000
    1aa0:	andeq	lr, r4, #8, 22	; 0x2000
    1aa4:	stmdaeq	r5, {r1, r2, r9, fp, sp, lr, pc}
    1aa8:	b	fe21c4e0 <strspn@plt+0xfe21b404>
    1aac:	b	fe1c3aec <strspn@plt+0xfe1c2a10>
    1ab0:	ldrmi	r0, [r0], #773	; 0x305
    1ab4:	strtmi	pc, [r4], -r4, lsr #11
    1ab8:	strls	r3, [sl], #-3663	; 0xfffff1b1
    1abc:	ldmdapl	r8!, {r0, r2, r8, r9, fp, sp, lr, pc}
    1ac0:	b	d2da0 <strspn@plt+0xd1cc4>
    1ac4:	bvs	ff3032ec <strspn@plt+0xff302210>
    1ac8:	vqadd.s8	q10, <illegal reg q6.5>, q15
    1acc:	ldrtmi	r7, [r6], #702	; 0x2be
    1ad0:	subsne	pc, ip, #200, 12	; 0xc800000
    1ad4:	movweq	lr, #35461	; 0x8a85
    1ad8:	bl	212b68 <strspn@plt+0x211a8c>
    1adc:	ldrmi	r3, [r7], #-1790	; 0xfffff902
    1ae0:	andeq	lr, r6, #12288	; 0x3000
    1ae4:	msrne	CPSR_x, #268435460	; 0x10000004
    1ae8:			; <UNDEFINED> instruction: 0xf6c6406a
    1aec:	ldrtmi	r3, [sl], #-912	; 0xfffffc70
    1af0:			; <UNDEFINED> instruction: 0x0c06ea88
    1af4:			; <UNDEFINED> instruction: 0xf8d1444b
    1af8:	bl	1b9bd0 <strspn@plt+0x1b8af4>
    1afc:	ldrmi	r2, [sp], #-690	; 0xfffffd4e
    1b00:	movweq	lr, #10764	; 0x2a0c
    1b04:	lfmne	f7, 1, [r3], {71}	; 0x47
    1b08:	movweq	lr, #35459	; 0x8a83
    1b0c:	ldcpl	6, cr15, [r8], {207}	; 0xcf
    1b10:	b	fe192bc4 <strspn@plt+0xfe191ae8>
    1b14:	ldrbtmi	r0, [r4], #1794	; 0x702
    1b18:	bl	a6b50 <strspn@plt+0xa5a74>
    1b1c:	strbtmi	r6, [r0], #883	; 0x373
    1b20:			; <UNDEFINED> instruction: 0x0c03ea07
    1b24:	streq	lr, [r3, #-2690]	; 0xfffff57e
    1b28:			; <UNDEFINED> instruction: 0x0c06ea8c
    1b2c:	strcc	pc, [lr, r4, asr #4]
    1b30:	vmls.i<illegal width 8>	d20, d26, d0[1]
    1b34:			; <UNDEFINED> instruction: 0xf8d16779
    1b38:	ldrbmi	r8, [r7], #-60	; 0xffffffc4
    1b3c:			; <UNDEFINED> instruction: 0x5c3ceb03
    1b40:	b	152c40 <strspn@plt+0x151b64>
    1b44:			; <UNDEFINED> instruction: 0xf640010c
    1b48:	subsmi	r0, r1, r1, lsr #14
    1b4c:	ldrne	pc, [r4, r4, asr #13]!
    1b50:	strbmi	r4, [r7], #-1073	; 0xfffffbcf
    1b54:	streq	lr, [ip], -r3, lsl #21
    1b58:	bl	312c48 <strspn@plt+0x311b6c>
    1b5c:	vand	<illegal reg q9.5>, q9, <illegal reg q8.5>
    1b60:	b	1970f0 <strspn@plt+0x196014>
    1b64:	cdpls	7, 0, cr0, cr4, cr1, {0}
    1b68:	vshr.s8	q10, <illegal reg q7.5>, #1
    1b6c:	ldrmi	r6, [r7], #-1310	; 0xfffffae2
    1b70:	strtmi	r4, [fp], #-1077	; 0xfffffbcb
    1b74:	bl	68f9c <strspn@plt+0x67ec0>
    1b78:	vaba.s8	d18, d27, d23
    1b7c:	b	fe04f484 <strspn@plt+0xfe04e3a8>
    1b80:	vsubl.s8	q8, d12, d7
    1b84:	strtmi	r0, [lr], #-1600	; 0xfffff9c0
    1b88:	streq	lr, [ip, #-2562]	; 0xfffff5fe
    1b8c:			; <UNDEFINED> instruction: 0xf645404d
    1b90:	ldrmi	r2, [sp], #-593	; 0xfffffdaf
    1b94:	subsvs	pc, lr, #536870924	; 0x2000000c
    1b98:	strtmi	r4, [r2], #-1126	; 0xfffffb9a
    1b9c:	ldrbvs	lr, [r5, #2823]!	; 0xb07
    1ba0:	b	fe1d2bd0 <strspn@plt+0xfe1d1af4>
    1ba4:	stcls	12, cr0, [r3], {5}
    1ba8:	tsteq	r1, ip, lsl #20
    1bac:	lfmeq	f7, 3, [sp], {65}	; 0x41
    1bb0:	vshr.s8	q10, <illegal reg q12.5>, #3
    1bb4:	strmi	r6, [lr], #-3119	; 0xfffff3d1
    1bb8:	vmla.i8	d25, d12, d7
    1bbc:			; <UNDEFINED> instruction: 0xf6ce73aa
    1bc0:	bl	146aa0 <strspn@plt+0x1459c4>
    1bc4:	strmi	r5, [ip], #1782	; 0x6f6
    1bc8:	smlabbeq	r6, r5, sl, lr
    1bcc:	eorsmi	r4, r9, r3, lsr #8
    1bd0:	rsbmi	r4, r9, fp, lsr r4
    1bd4:	ldrbmi	pc, [r3, -r1, asr #4]	; <UNPREDICTABLE>
    1bd8:	stmdbls	sl, {r1, r3, sl, lr}
    1bdc:	strbcs	pc, [r4, -r0, asr #5]	; <UNPREDICTABLE>
    1be0:	bl	192e98 <strspn@plt+0x191dbc>
    1be4:	strmi	r4, [pc], #-690	; 1bec <strspn@plt+0xb10>
    1be8:	smlabbeq	r2, r6, sl, lr
    1bec:	eormi	r4, r9, r7, lsr r4
    1bf0:	strvs	pc, [r1, #590]	; 0x24e
    1bf4:			; <UNDEFINED> instruction: 0xf6cd4071
    1bf8:	strmi	r0, [fp], #-1441	; 0xfffffa5f
    1bfc:	ldrmi	r4, [r5], #-1093	; 0xfffffbbb
    1c00:	bl	a8c20 <strspn@plt+0xa7b44>
    1c04:	b	fe08e8d8 <strspn@plt+0xfe08d7fc>
    1c08:	eorsmi	r0, r1, r3, lsl #2
    1c0c:	strbcc	pc, [r8], pc, asr #12	; <UNPREDICTABLE>
    1c10:	vshr.s8	q10, <illegal reg q0.5>, #2
    1c14:	strbtmi	r7, [r1], #-1747	; 0xfffff92d
    1c18:	ldrmi	r4, [lr], #-1062	; 0xfffffbda
    1c1c:	bl	e8c2c <strspn@plt+0xe7b50>
    1c20:	b	fe0da3ec <strspn@plt+0xfe0d9310>
    1c24:	b	304c30 <strspn@plt+0x303b54>
    1c28:			; <UNDEFINED> instruction: 0xf64c0202
    1c2c:	subsmi	r5, sl, r6, ror #25
    1c30:	sfmne	f7, 3, [r1], #776	; 0x308
    1c34:	bls	252c98 <strspn@plt+0x251bbc>
    1c38:	ldrbpl	lr, [r7, r1, lsl #22]!
    1c3c:	b	fe052e94 <strspn@plt+0xfe051db8>
    1c40:	strmi	r0, [ip], #519	; 0x207
    1c44:	vqadd.s8	d20, d0, d10
    1c48:	ldrdmi	r7, [sl], #-54	; 0xffffffca
    1c4c:	teqcc	r7, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
    1c50:	ldrbmi	r4, [r3], #-1045	; 0xfffffbeb
    1c54:	movwls	r4, #54331	; 0xd43b
    1c58:	ldrmi	lr, [r5, #2823]!	; 0xb07
    1c5c:	b	fe1e8868 <strspn@plt+0xfe1e778c>
    1c60:	andmi	r0, sl, r5, lsl #4
    1c64:	orrpl	pc, r7, r0, asr #12
    1c68:	vshr.s8	q10, q13, #1
    1c6c:	ldrmi	r4, [r6], #-469	; 0xfffffe2b
    1c70:	movwls	r4, #46105	; 0xb419
    1c74:	bl	152d20 <strspn@plt+0x151c44>
    1c78:	blls	34f558 <strspn@plt+0x34e47c>
    1c7c:	andeq	lr, r6, #544768	; 0x85000
    1c80:	vqadd.s8	d20, d1, d26
    1c84:	rsbmi	r4, sl, sp, ror #15
    1c88:	ldrbpl	pc, [sl, -r4, asr #5]	; <UNPREDICTABLE>
    1c8c:	strtmi	r4, [r7], #-1122	; 0xfffffb9e
    1c90:	bl	192d74 <strspn@plt+0x191c98>
    1c94:	b	fe19a864 <strspn@plt+0xfe199788>
    1c98:	b	304ca8 <strspn@plt+0x303bcc>
    1c9c:			; <UNDEFINED> instruction: 0xf64e0505
    1ca0:	rsbsmi	r1, r5, r5, lsl #24
    1ca4:	stclne	6, cr15, [r3], #808	; 0x328
    1ca8:	ldrbtmi	r4, [r4], #1067	; 0x42b
    1cac:	bl	92f04 <strspn@plt+0x91e28>
    1cb0:	b	fe096c84 <strspn@plt+0xfe095ba8>
    1cb4:	eorsmi	r0, r5, r3, lsl #10
    1cb8:	ldrbtcc	pc, [r8], sl, asr #4	; <UNPREDICTABLE>
    1cbc:			; <UNDEFINED> instruction: 0xf6cf4055
    1cc0:	strtmi	r4, [r9], #-1775	; 0xfffff911
    1cc4:	bl	e90e0 <strspn@plt+0xe8004>
    1cc8:	strtmi	r4, [lr], #-433	; 0xfffffe4f
    1ccc:	streq	lr, [r1, #-2691]	; 0xfffff57d
    1cd0:	andsmi	r4, r5, lr, lsl r4
    1cd4:	sbcscs	pc, r9, #64, 4
    1cd8:	vmov.i32	q10, #109	; 0x0000006d
    1cdc:	strtmi	r7, [pc], #-623	; 1ce4 <strspn@plt+0xc08>
    1ce0:	strmi	r4, [sl], #-1114	; 0xfffffba6
    1ce4:	ldrcc	lr, [r7, -r1, lsl #22]!
    1ce8:	streq	lr, [r7, #-2689]	; 0xfffff57f
    1cec:			; <UNDEFINED> instruction: 0xf644401d
    1cf0:	submi	r4, sp, sl, lsl #7
    1cf4:	msrpl	CPSR_fx, #200, 12	; 0xc800000
    1cf8:	strbmi	r4, [fp], #-1125	; 0xfffffb9b
    1cfc:	bl	1d2df0 <strspn@plt+0x1d1d14>
    1d00:	b	fe1db4dc <strspn@plt+0xfe1da400>
    1d04:	b	304d20 <strspn@plt+0x303c44>
    1d08:	tstls	r1, r1, lsl #2
    1d0c:			; <UNDEFINED> instruction: 0xf5a19907
    1d10:	stmdbls	r1, {r3, r4, r5, r7, sl, fp, sp}
    1d14:	lfmvs	f7, 1, [lr], #688	; 0x2b0
    1d18:	strtmi	r4, [ip], #121	; 0x79
    1d1c:	bl	152d5c <strspn@plt+0x151c80>
    1d20:	b	fe157900 <strspn@plt+0xfe156824>
    1d24:	eorsmi	r0, r9, r6, lsl #2
    1d28:	strvs	pc, [r1, pc, asr #4]
    1d2c:	vmla.i<illegal width 8>	d20, d8, d1[6]
    1d30:	strmi	r7, [sl], #-1905	; 0xfffff88f
    1d34:	ldrtmi	r4, [r7], #-1063	; 0xfffffbd9
    1d38:	bl	1a8d68 <strspn@plt+0x1a7c8c>
    1d3c:	b	fe19280c <strspn@plt+0xfe191730>
    1d40:	andmi	r0, sp, r2, lsl #2
    1d44:	vqadd.s8	q10, q3, <illegal reg q10.5>
    1d48:	strtmi	r1, [fp], #-1570	; 0xfffff9de
    1d4c:			; <UNDEFINED> instruction: 0xf6c69d0c
    1d50:	bl	977cc <strspn@plt+0x966f0>
    1d54:	strtmi	r3, [lr], #-819	; 0xfffffccd
    1d58:	ldrmi	r4, [r6], #-89	; 0xffffffa7
    1d5c:	subsmi	r4, sl, r1, ror #8
    1d60:	streq	pc, [ip, #-1603]	; 0xfffff9bd
    1d64:	strbpl	pc, [r5, #1743]!	; 0x6cf	; <UNPREDICTABLE>
    1d68:	teqvc	r1, r3, lsl #22
    1d6c:	submi	r4, sl, r5, asr r4
    1d70:	ldrtmi	r4, [sl], #-1053	; 0xfffffbe3
    1d74:	svcls	0x0004404b
    1d78:	mcrrcs	6, 4, pc, r4, cr14	; <UNPREDICTABLE>
    1d7c:	rsbspl	lr, r2, #1024	; 0x400
    1d80:	lfmmi	f7, 1, [lr], #808	; 0x328
    1d84:	ldrtmi	r4, [ip], #83	; 0x53
    1d88:	strmi	r4, [ip], #1075	; 0x433
    1d8c:	mcrls	0, 0, r4, cr6, cr1, {2}
    1d90:	teqmi	r3, #2048	; 0x800
    1d94:	strvc	pc, [r9, ip, asr #12]!
    1d98:			; <UNDEFINED> instruction: 0xf6c44059
    1d9c:	strtmi	r3, [r9], #-2014	; 0xfffff822
    1da0:	ldrmi	r4, [r7], #-1079	; 0xfffffbc9
    1da4:	bl	d1f14 <strspn@plt+0xd0e38>
    1da8:			; <UNDEFINED> instruction: 0xf6442171
    1dac:	submi	r3, sl, r0, ror #12
    1db0:	ldrtvs	pc, [fp], pc, asr #5	; <UNPREDICTABLE>
    1db4:	ldrbmi	r4, [lr], #-1122	; 0xfffffb9e
    1db8:	submi	r4, fp, lr, lsl r4
    1dbc:	eorsvc	lr, r2, #1024	; 0x400
    1dc0:	ldrbmi	pc, [r0, #-1611]!	; 0xfffff9b5	; <UNPREDICTABLE>
    1dc4:			; <UNDEFINED> instruction: 0xf6cb4053
    1dc8:	ldrtmi	r6, [fp], #-1471	; 0xfffffa41
    1dcc:	strmi	r4, [sp], #-1061	; 0xfffffbdb
    1dd0:	bl	91f1c <strspn@plt+0x90e40>
    1dd4:			; <UNDEFINED> instruction: 0xf6475373
    1dd8:	subsmi	r6, r9, r6, asr #25
    1ddc:	ldceq	6, cr15, [fp], {194}	; 0xc2
    1de0:	ldrbtmi	r4, [r4], #1073	; 0x431
    1de4:			; <UNDEFINED> instruction: 0xf5a44494
    1de8:	bl	c6ff0 <strspn@plt+0xc5f14>
    1dec:	subsmi	r4, sl, r1, lsr r1
    1df0:	strcc	pc, [r3, r4, lsr #13]
    1df4:	strls	r4, [sl, -sl, asr #32]
    1df8:	cdpls	4, 0, cr4, cr3, cr10, {1}
    1dfc:	ldrbvc	pc, [sl, r2, asr #4]!	; <UNPREDICTABLE>
    1e00:	strcs	pc, [r1, lr, asr #13]!
    1e04:	rsbscs	lr, r2, #1024	; 0x400
    1e08:	cfstrsls	mvf4, [fp], {55}	; 0x37
    1e0c:	submi	r4, fp, pc, lsl r4
    1e10:	vqadd.s8	q10, <illegal reg q1.5>, <illegal reg q1.5>
    1e14:	strbtmi	r0, [r3], #-1669	; 0xfffff97b
    1e18:	strbtmi	pc, [pc], sp, asr #5	; <UNPREDICTABLE>
    1e1c:	strls	r4, [r1], #-1062	; 0xfffffbda
    1e20:	teqvc	r3, #2048	; 0x800
    1e24:	subsmi	r4, r1, lr, lsl #8
    1e28:	subsmi	r9, r9, r8, lsl #24
    1e2c:	strpl	pc, [r5, #-1601]	; 0xfffff9bf
    1e30:	vmvn.i32	d20, #589824	; 0x00090000
    1e34:	strtmi	r4, [r5], #-1416	; 0xfffffa78
    1e38:	bl	e8e64 <strspn@plt+0xe7d88>
    1e3c:	ldrmi	r5, [r5], #-369	; 0xfffffe8f
    1e40:	vqadd.s8	q10, <illegal reg q6.5>, q5
    1e44:	submi	r0, sl, r9, lsr ip
    1e48:	ldclne	6, cr15, [r4], {205}	; 0xcd
    1e4c:	strtmi	r4, [r4], #1074	; 0x432
    1e50:	umaalmi	r4, fp, ip, r4
    1e54:	eorsmi	lr, r2, #1024	; 0x400
    1e58:	strbne	pc, [r5, r9, asr #12]!	; <UNPREDICTABLE>
    1e5c:	vshr.s8	q10, <illegal reg q1.5>, #2
    1e60:	strtmi	r6, [fp], #-2011	; 0xfffff825
    1e64:	strmi	r4, [pc], #-1103	; 1e6c <strspn@plt+0xd90>
    1e68:	bl	91fb4 <strspn@plt+0x90ed8>
    1e6c:			; <UNDEFINED> instruction: 0xf6472373
    1e70:	ldrshmi	r4, [r9], #-104	; 0xffffff98
    1e74:	strtvc	pc, [r2], r1, asr #13
    1e78:	strbmi	r4, [r6], #-1121	; 0xfffffb9f
    1e7c:	subsmi	r4, sl, r6, lsl r4
    1e80:	teqvc	r1, r3, lsl #22
    1e84:	submi	r9, sl, r5, lsl #24
    1e88:	strbvs	pc, [r5, #-581]!	; 0xfffffdbb	; <UNPREDICTABLE>
    1e8c:			; <UNDEFINED> instruction: 0xf2cc443a
    1e90:	strtmi	r4, [r5], #-1452	; 0xfffffa54
    1e94:	bl	69aa8 <strspn@plt+0x689cc>
    1e98:	ldrmi	r5, [sp], #-626	; 0xfffffd8e
    1e9c:	vhadd.s8	q10, q1, <illegal reg q5.5>
    1ea0:	subsmi	r2, r3, r4, asr #24
    1ea4:	sfmmi	f7, 1, [r9], #-828	; 0xfffffcc4
    1ea8:	ldrtmi	r4, [ip], #1075	; 0x433
    1eac:	streq	lr, [r2, -r1, lsl #21]
    1eb0:	bl	930e8 <strspn@plt+0x9200c>
    1eb4:			; <UNDEFINED> instruction: 0xf64f4333
    1eb8:			; <UNDEFINED> instruction: 0x405f7197
    1ebc:	smlawtcc	sl, r4, r2, pc	; <UNPREDICTABLE>
    1ec0:	ldrbmi	r4, [r9], #-1085	; 0xfffffbc3
    1ec4:	vqshl.s8	d20, d1, d2
    1ec8:	bl	d0d6c <strspn@plt+0xcfc90>
    1ecc:			; <UNDEFINED> instruction: 0xf6ca2575
    1ed0:	b	1950d28 <strspn@plt+0x194fc4c>
    1ed4:	ldrbmi	r0, [r3], #514	; 0x202
    1ed8:	ldrmi	r4, [fp], #90	; 0x5a
    1edc:	svcls	0x00074462
    1ee0:	ldrteq	pc, [r9], -sl, asr #4	; <UNPREDICTABLE>
    1ee4:	ldrmi	pc, [r3], pc, asr #13
    1ee8:	adcsvs	lr, r2, #5120	; 0x1400
    1eec:	b	1892fec <strspn@plt+0x1891f10>
    1ef0:	strtmi	r0, [lr], #-771	; 0xfffffcfd
    1ef4:			; <UNDEFINED> instruction: 0xf645406b
    1ef8:	ldrmi	r1, [r9], #-1987	; 0xfffff83d
    1efc:	ldrbpl	pc, [fp, -r6, asr #5]	; <UNPREDICTABLE>
    1f00:	cfstrsls	mvf4, [r1], {79}	; 0x4f
    1f04:			; <UNDEFINED> instruction: 0x51b1eb02
    1f08:	b	1852f6c <strspn@plt+0x1851e90>
    1f0c:			; <UNDEFINED> instruction: 0xf64c0505
    1f10:			; <UNDEFINED> instruction: 0x40554c92
    1f14:	stcvc	6, cr15, [ip], {200}	; 0xc8
    1f18:	blls	1131cc <strspn@plt+0x1120f0>
    1f1c:			; <UNDEFINED> instruction: 0xf64544a4
    1f20:	bl	5866c <strspn@plt+0x57590>
    1f24:	strmi	r4, [ip], #2939	; 0xb7b
    1f28:	andeq	lr, r2, #438272	; 0x6b000
    1f2c:	stmibpl	r4, {r3, r6, r7, r9, ip, sp, lr, pc}
    1f30:	ldrmi	r4, [r9], #74	; 0x4a
    1f34:	blls	92f94 <strspn@plt+0x91eb8>
    1f38:	bvs	13ff85c <strspn@plt+0x13fe780>
    1f3c:	bvc	fea3fa5c <strspn@plt+0xfea3e980>
    1f40:	ldrbtcs	lr, [r6], fp, lsl #22
    1f44:	b	19931b4 <strspn@plt+0x19920d8>
    1f48:	blls	282354 <strspn@plt+0x281278>
    1f4c:	smlabbeq	fp, r1, sl, lr
    1f50:	strmi	r4, [pc], #-1201	; 1f58 <strspn@plt+0xe7c>
    1f54:	cfstrsls	mvf4, [r8, #-364]	; 0xfffffe94
    1f58:	addvs	pc, r2, #74448896	; 0x4700000
    1f5c:	ldrvs	lr, [r7, r6, lsl #22]!
    1f60:	b	19d37d8 <strspn@plt+0x19d26fc>
    1f64:	ldrtmi	r0, [sl], #2827	; 0xb0b
    1f68:	bleq	1bc99c <strspn@plt+0x1bb8c0>
    1f6c:	mvnvs	pc, #-536870908	; 0xe0000004
    1f70:			; <UNDEFINED> instruction: 0xf6cf44dc
    1f74:	strbmi	r6, [r3], #-812	; 0xfffffcd4
    1f78:	ldmdacc	r4, {r2, r6, r9, ip, sp, lr, pc}
    1f7c:	fldmiaxpl	ip!, {d14-d16}	;@ Deprecated
    1f80:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
    1f84:	streq	lr, [r6], -ip, ror #20
    1f88:	bleq	33cb9c <strspn@plt+0x33bac0>
    1f8c:	strtmi	r4, [r8], #126	; 0x7e
    1f90:	vqshl.s8	d20, d20, d1
    1f94:			; <UNDEFINED> instruction: 0xf6c415a1
    1f98:	stmdbls	r6, {r3, r8, sl, sp, lr}
    1f9c:	ldrbtmi	lr, [r4], #-2828	; 0xfffff4f4
    1fa0:	b	191317c <strspn@plt+0x19120a0>
    1fa4:	strtmi	r0, [r0], #1799	; 0x707
    1fa8:	streq	lr, [ip, -r7, lsl #21]
    1fac:	subsvc	pc, r3, #-268435444	; 0xf000000c
    1fb0:	strmi	r4, [sl], #-1103	; 0xfffffbb1
    1fb4:	vmla.i8	d25, d15, d12
    1fb8:	bl	10d894 <strspn@plt+0x10c7b8>
    1fbc:			; <UNDEFINED> instruction: 0xf6cb27f7
    1fc0:	b	19d98b0 <strspn@plt+0x19d87d4>
    1fc4:	ldrtmi	r0, [sp], #-3084	; 0xfffff3f4
    1fc8:			; <UNDEFINED> instruction: 0x0c04ea8c
    1fcc:	ldrbmi	r4, [r4], #1166	; 0x48e
    1fd0:	vceq.f32	d25, d13, d5
    1fd4:			; <UNDEFINED> instruction: 0xf6c221bb
    1fd8:	bl	1ca73c <strspn@plt+0x1c9660>
    1fdc:	ldrtmi	r6, [r1], #-3260	; 0xfffff344
    1fe0:	streq	lr, [r4], #-2668	; 0xfffff594
    1fe4:	rsbsmi	r4, ip, r2, ror #8
    1fe8:	ldrbmi	r9, [ip], #-2825	; 0xfffff4f7
    1fec:	ldrcc	pc, [r1], sp, asr #4
    1ff0:	strcc	pc, [r6], lr, asr #13
    1ff4:	ldrtpl	lr, [r4], #2828	; 0xb0c
    1ff8:	b	1913078 <strspn@plt+0x1911f9c>
    1ffc:	strtmi	r0, [r6], #1799	; 0x707
    2000:	streq	lr, [ip, -r7, lsl #21]
    2004:	ldrtmi	r6, [r8], #2051	; 0x803
    2008:	ldmdami	r8!, {r2, r8, r9, fp, sp, lr, pc}^
    200c:			; <UNDEFINED> instruction: 0x0c0cea68
    2010:	b	fe31311c <strspn@plt+0xfe312040>
    2014:	strbtmi	r0, [r5], #-3076	; 0xfffff3fc
    2018:	ldrbcs	lr, [r5, #2824]!	; 0xb08
    201c:	streq	lr, [r4], #-2661	; 0xfffff59b
    2020:	b	fe1130e0 <strspn@plt+0xfe112004>
    2024:	strtmi	r0, [r2], #-1032	; 0xfffffbf8
    2028:	adcsvs	lr, r2, #5120	; 0x1400
    202c:	stmdaeq	r8, {r1, r5, r6, r9, fp, sp, lr, pc}
    2030:	b	fe213084 <strspn@plt+0xfe211fa8>
    2034:	andvs	r0, r3, r5, lsl #16
    2038:	stmiavs	r3, {r1, r2, r6, r7, sl, lr}^
    203c:	vmovpl.f64	d14, #226	; 0xbf100000 -0.5625000
    2040:	streq	lr, [r5, #-2670]	; 0xfffff592
    2044:	subsmi	r4, r5, r3, ror r4
    2048:	strtmi	r6, [r9], #-195	; 0xffffff3d
    204c:	bl	39c160 <strspn@plt+0x39b084>
    2050:	b	185261c <strspn@plt+0x1851540>
    2054:	strmi	r0, [fp], #-514	; 0xfffffdfe
    2058:	vmlaeq.f32	s28, s29, s4
    205c:	ldrbtmi	r6, [r6], #-2178	; 0xfffff77e
    2060:	addvs	r4, r1, r1, lsl r4
    2064:	ldrbtcs	lr, [r6], r3, lsl #22
    2068:	andlt	r6, pc, r6, asr #32
    206c:	svchi	0x00f0e8bd
    2070:	push	{r0, r1, r8, fp, sp, lr}
    2074:			; <UNDEFINED> instruction: 0x460641f0
    2078:	stmdbvs	r0, {r4, r7, r9, sl, lr}^
    207c:	vshr.u64	q8, q1, #61
    2080:	ldmne	r2, {r0, r2, r6, r7, r8, r9, sl}^
    2084:	ldreq	pc, [r8, #-262]	; 0xfffffefa
    2088:	andcc	fp, r1, r8, lsr #30
    208c:	svcvc	0x00fcf413
    2090:	subsvc	lr, r8, r0, lsl #22
    2094:	teqvs	r2, ip, lsl #12
    2098:	andle	r6, lr, r0, ror r1
    209c:	subeq	pc, r0, #-1073741775	; 0xc0000031
    20a0:	ldrmi	r1, [r0, #2536]	; 0x9e8
    20a4:	ldrmi	sp, [r4], #-824	; 0xfffffcc8
    20a8:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    20ac:	ldrtmi	r4, [r0], -r9, lsr #12
    20b0:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    20b4:	stmdaeq	r0, {r3, r5, r7, r8, ip, sp, lr, pc}^
    20b8:			; <UNDEFINED> instruction: 0xf1b844b8
    20bc:	ldmdble	r0!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp}
    20c0:	strbeq	pc, [r0, -r8, lsr #3]	; <UNPREDICTABLE>
    20c4:	ldreq	pc, [pc, -r7, lsr #32]!
    20c8:	strtmi	r3, [r7], #-1856	; 0xfffff8c0
    20cc:	sqteqs	f7, f4
    20d0:			; <UNDEFINED> instruction: 0xf8d4462b
    20d4:	ldrcc	ip, [r0], #-0
    20d8:	stceq	8, cr15, [ip], {84}	; 0x54
    20dc:			; <UNDEFINED> instruction: 0xf8543310
    20e0:			; <UNDEFINED> instruction: 0xf8542c08
    20e4:	ldrbmi	r1, [r4, #-3076]!	; 0xfffff3fc
    20e8:	ldcgt	8, cr15, [r0], {67}	; 0x43
    20ec:	stceq	8, cr15, [ip], {67}	; 0x43
    20f0:	stccs	8, cr15, [r8], {67}	; 0x43
    20f4:	stcne	8, cr15, [r4], {67}	; 0x43
    20f8:	strtmi	sp, [r9], -fp, ror #3
    20fc:			; <UNDEFINED> instruction: 0xf7ff4630
    2100:	adcsmi	pc, ip, #7936	; 0x1f00
    2104:			; <UNDEFINED> instruction: 0xf008d1e2
    2108:			; <UNDEFINED> instruction: 0x4642083f
    210c:			; <UNDEFINED> instruction: 0x46284639
    2110:	ldrhmi	lr, [r0, #141]!	; 0x8d
    2114:	mcrlt	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2118:	pop	{r1, r6, r9, sl, lr}
    211c:			; <UNDEFINED> instruction: 0xf7fe41f0
    2120:			; <UNDEFINED> instruction: 0x4627be9b
    2124:	svclt	0x0000e7f1
    2128:			; <UNDEFINED> instruction: 0xf101b5f8
    212c:	stmdbvs	fp, {r3, r4, r9, sl}
    2130:	strmi	r4, [ip], -r5, lsl #12
    2134:	vaddw.u8	q9, <illegal reg q9.5>, d0
    2138:			; <UNDEFINED> instruction: 0xf1c303c5
    213c:	ldmne	r0!, {r0, r1, r2, r3, r4, r5, r9}^
    2140:			; <UNDEFINED> instruction: 0xf1002a07
    2144:	ldrbtpl	r0, [r1], #1
    2148:	tstcs	r0, r1, lsr #16
    214c:	svc	0x0030f7fe
    2150:			; <UNDEFINED> instruction: 0x46204631
    2154:	blx	ffd4015a <strspn@plt+0xffd3f07e>
    2158:	tstcs	r0, r8, lsr r2
    215c:			; <UNDEFINED> instruction: 0xf7fe4630
    2160:	stmdbvs	r2!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    2164:	stmdbvs	r3!, {r0, r4, r5, r9, sl, lr}^
    2168:	strvs	r4, [r2, #-1568]!	; 0xfffff9e0
    216c:			; <UNDEFINED> instruction: 0xf7ff6563
    2170:	stmdavs	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2174:	subscs	r6, r8, #6750208	; 0x670000
    2178:	stmiavs	r3!, {r1, r2, r5, r7, fp, sp, lr}^
    217c:	tstcs	r0, r9, lsr #32
    2180:	adcvs	r6, lr, pc, rrx
    2184:	pop	{r0, r1, r3, r5, r6, r7, sp, lr}
    2188:			; <UNDEFINED> instruction: 0xf7fe40f8
    218c:			; <UNDEFINED> instruction: 0xf1c3bf0f
    2190:	tstcs	r0, r7, lsr r2
    2194:	svc	0x000cf7fe
    2198:	svclt	0x0000e7e3
    219c:	tstcs	r0, r8, lsr #20
    21a0:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
    21a4:	addlt	r4, r4, sl, ror r4
    21a8:	ldmpl	r3, {r0, sl, fp, sp, pc}^
    21ac:	ldmdavs	fp, {r5, r9, sl, lr}
    21b0:			; <UNDEFINED> instruction: 0xf04f9303
    21b4:			; <UNDEFINED> instruction: 0xf7fe0300
    21b8:			; <UNDEFINED> instruction: 0xf7feee8c
    21bc:			; <UNDEFINED> instruction: 0x4605eeba
    21c0:	mcr	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    21c4:	andcc	lr, r1, #3620864	; 0x374000
    21c8:	subsmi	r4, r8, r3, asr r0
    21cc:	andmi	lr, r5, r0, lsl #21
    21d0:	mcr	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    21d4:	mcr	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    21d8:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    21dc:	ldrmi	r4, [r8], -r6, lsl #12
    21e0:	svc	0x0046f7fe
    21e4:	blls	54a40 <strspn@plt+0x53964>
    21e8:	stmne	r5, {r0, r1, r4, r5, r6, lr}
    21ec:			; <UNDEFINED> instruction: 0xf7fe5283
    21f0:	blls	bdeb0 <strspn@plt+0xbcdd4>
    21f4:	strmi	r2, [r2], -r0, lsl #2
    21f8:	stcls	6, cr4, [r1], {32}
    21fc:	rsbhi	r4, sl, sl, asr r0
    2200:	ldrne	r4, [fp], #-99	; 0xffffff9d
    2204:			; <UNDEFINED> instruction: 0xf7fe80ab
    2208:	ldmib	sp, {r2, r5, r6, r9, sl, fp, sp, lr, pc}^
    220c:	subsmi	r4, ip, r1, lsl #6
    2210:	ldreq	pc, [pc], #-20	; 2218 <strspn@plt+0x113c>
    2214:			; <UNDEFINED> instruction: 0xf7fed003
    2218:	stccc	15, cr14, [r1], {56}	; 0x38
    221c:	bmi	2b6a10 <strspn@plt+0x2b5934>
    2220:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2224:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2228:	subsmi	r9, sl, r3, lsl #22
    222c:	andlt	sp, r4, r1, lsl #2
    2230:			; <UNDEFINED> instruction: 0xf7febd70
    2234:	svclt	0x0000ee3c
    2238:	andeq	r2, r1, sl, ror #27
    223c:	andeq	r0, r0, r0
    2240:	andeq	r2, r1, ip, lsl #26
    2244:	andeq	r0, r0, r8, lsr #2
    2248:	andeq	r2, r1, lr, lsl #25
    224c:			; <UNDEFINED> instruction: 0x4605b538
    2250:			; <UNDEFINED> instruction: 0xf7fe460c
    2254:	blne	187dec4 <strspn@plt+0x187cde8>
    2258:			; <UNDEFINED> instruction: 0xf0013101
    225c:	stmdbne	r8, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}^
    2260:	svclt	0x0000bd38
    2264:	vst2.8	{d20-d21}, [pc :64], r5
    2268:	ldrlt	r2, [r0, #-256]	; 0xffffff00
    226c:			; <UNDEFINED> instruction: 0xf7fe4478
    2270:	mcrrne	14, 3, lr, r3, cr12
    2274:			; <UNDEFINED> instruction: 0x4604bf18
    2278:	stccs	0, cr13, [r0], {21}
    227c:			; <UNDEFINED> instruction: 0xf7ffda03
    2280:	strtmi	pc, [r0], -sp, lsl #31
    2284:	tstcs	r1, r0, lsl sp
    2288:			; <UNDEFINED> instruction: 0xf7fe4620
    228c:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2290:			; <UNDEFINED> instruction: 0xf040dbf5
    2294:	tstcs	r2, r1, lsl #4
    2298:			; <UNDEFINED> instruction: 0xf7fe4620
    229c:			; <UNDEFINED> instruction: 0xf7ffeeae
    22a0:	qsub16mi	pc, r0, sp	; <UNPREDICTABLE>
    22a4:	stmdami	r6, {r4, r8, sl, fp, ip, sp, pc}
    22a8:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    22ac:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    22b0:			; <UNDEFINED> instruction: 0xf7fe4478
    22b4:			; <UNDEFINED> instruction: 0x4604ee1a
    22b8:	svclt	0x0000e7df
    22bc:	andeq	r1, r0, r8, ror #31
    22c0:			; <UNDEFINED> instruction: 0x00001fb4
    22c4:	blmi	1ad4c74 <strspn@plt+0x1ad3b98>
    22c8:	push	{r1, r3, r4, r5, r6, sl, lr}
    22cc:	strdlt	r4, [r7], r0
    22d0:			; <UNDEFINED> instruction: 0x460658d3
    22d4:	ldmdavs	fp, {r0, r3, r7, r9, sl, lr}
    22d8:			; <UNDEFINED> instruction: 0xf04f9305
    22dc:			; <UNDEFINED> instruction: 0xf7fe0300
    22e0:			; <UNDEFINED> instruction: 0x4607ee52
    22e4:	svceq	0x0000f1b9
    22e8:	addshi	pc, r0, r0
    22ec:			; <UNDEFINED> instruction: 0xf6452500
    22f0:	vmull.s<illegal width 8>	<illegal reg q8.5>, d0, d0[0]
    22f4:			; <UNDEFINED> instruction: 0x46a87a73
    22f8:	ldrtmi	r4, [r3], ip, asr #12
    22fc:	strtmi	r2, [r1], -r1, lsl #4
    2300:			; <UNDEFINED> instruction: 0xf8c74658
    2304:			; <UNDEFINED> instruction: 0xf7fe8000
    2308:	stmdacs	r0, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    230c:	bne	939724 <strspn@plt+0x938648>
    2310:	andsle	r4, r0, r3, lsl #9
    2314:	ldrb	r2, [r1, r0, lsl #10]!
    2318:	stccs	8, cr6, [r7, #-236]	; 0xffffff14
    231c:	blcs	2f2284 <strspn@plt+0x2f11a8>
    2320:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    2324:	strcc	r2, [r1, #-256]	; 0xffffff00
    2328:	andhi	pc, r4, sp, asr #17
    232c:	andge	pc, r8, sp, asr #17
    2330:	ldcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2334:	ldmdavs	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2338:	suble	r2, r2, r6, lsr #22
    233c:			; <UNDEFINED> instruction: 0xff2ef7ff
    2340:	strcs	r4, [r0], #-1589	; 0xfffff9cb
    2344:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2348:			; <UNDEFINED> instruction: 0xf8153401
    234c:	strmi	r3, [r1, #2817]!	; 0xb01
    2350:	rscne	lr, r0, r3, lsl #21
    2354:	stceq	8, cr15, [r1], {5}
    2358:	stmdami	r1, {r2, r4, r5, r6, r7, fp, ip, lr, pc}^
    235c:	svcmi	0x0041ad03
    2360:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    2364:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2368:	stmdaeq	r0, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    236c:	muleq	r3, r8, r8
    2370:			; <UNDEFINED> instruction: 0xa004f9b8
    2374:	rsccs	r9, r0, r3
    2378:	andsne	pc, r0, sp, lsr #17
    237c:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    2380:	andeq	lr, r0, sl, lsl #21
    2384:	andeq	pc, r4, r8, lsr #17
    2388:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    238c:	ldcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2390:	blcc	803f0 <strspn@plt+0x7f314>
    2394:	b	fe0d3a20 <strspn@plt+0xfe0d2944>
    2398:			; <UNDEFINED> instruction: 0xf80610e0
    239c:	ldmle	r3!, {r0, sl, fp}^
    23a0:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    23a4:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    23a8:	bmi	ce8fbc <strspn@plt+0xce7ee0>
    23ac:	eorspl	r4, fp, sl, ror r4
    23b0:	ldmpl	r3, {r4, r5, r8, r9, fp, lr}^
    23b4:	blls	15c424 <strspn@plt+0x15b348>
    23b8:	qdaddle	r4, sl, lr
    23bc:	pop	{r0, r1, r2, ip, sp, pc}
    23c0:			; <UNDEFINED> instruction: 0xf7ff8ff0
    23c4:			; <UNDEFINED> instruction: 0xf1b0ff4f
    23c8:	blle	fedc43d0 <strspn@plt+0xfedc32f4>
    23cc:			; <UNDEFINED> instruction: 0xf645b1d4
    23d0:			; <UNDEFINED> instruction: 0xf10d1740
    23d4:	vmlsl.s8	q8, d0, d4
    23d8:	strcs	r7, [r0, #-1907]	; 0xfffff88d
    23dc:	ldrbmi	r4, [r9], -r2, lsr #12
    23e0:			; <UNDEFINED> instruction: 0xf7fe4640
    23e4:	stmdacs	r0, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
    23e8:	bne	939818 <strspn@plt+0x93873c>
    23ec:	andle	r4, r9, r3, lsl #9
    23f0:	ldrbmi	r4, [r9], -r2, lsr #12
    23f4:	strcs	r4, [r0, #-1600]	; 0xfffff9c0
    23f8:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    23fc:	ldclle	8, cr2, [r4]
    2400:	ldcle	13, cr2, [fp, #-32]	; 0xffffffe0
    2404:			; <UNDEFINED> instruction: 0xf7fe4640
    2408:			; <UNDEFINED> instruction: 0xe797ee58
    240c:	blcs	99c420 <strspn@plt+0x99b344>
    2410:			; <UNDEFINED> instruction: 0xf7ffd01c
    2414:	ldmdami	r5, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2418:	ldrbtmi	r4, [r8], #-3858	; 0xfffff0ee
    241c:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2420:	ldm	r4, {r2, r3, r4, r5, fp, ip}
    2424:			; <UNDEFINED> instruction: 0xf9b40003
    2428:	andls	r5, r3, r4
    242c:			; <UNDEFINED> instruction: 0xf8ad20e0
    2430:			; <UNDEFINED> instruction: 0xf7fe1010
    2434:	rsbmi	lr, r8, sl, lsl #27
    2438:	ldr	r8, [r1, r0, lsr #1]!
    243c:	ldrbmi	r2, [r0], -r0, lsl #2
    2440:	stmib	sp, {r0, r8, sl, ip, sp}^
    2444:			; <UNDEFINED> instruction: 0xf7fe1701
    2448:	strb	lr, [r7, lr, ror #25]
    244c:			; <UNDEFINED> instruction: 0xff0af7ff
    2450:	blle	ff78c458 <strspn@plt+0xff78b37c>
    2454:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    2458:			; <UNDEFINED> instruction: 0xf7fee7db
    245c:	svclt	0x0000ed28
    2460:	andeq	r2, r1, r2, ror #24
    2464:	andeq	r0, r0, r0
    2468:	andeq	r2, r1, r2, lsr #24
    246c:	andeq	r2, r1, sl, lsr #23
    2470:	andeq	r2, r1, r8, ror #23
    2474:	andeq	r0, r0, r8, lsr #2
    2478:	andeq	r2, r1, r4, lsl #22
    247c:	andcs	r4, r5, #32768	; 0x8000
    2480:	ldrbtmi	r2, [r9], #-0
    2484:	stclt	7, cr15, [r2, #-1016]	; 0xfffffc08
    2488:	andeq	r1, r0, lr, ror #27
    248c:	andeq	r0, r0, r0
    2490:	andvs	r2, fp, r0, lsl #6
    2494:			; <UNDEFINED> instruction: 0xb328b410
    2498:	mulmi	r0, r0, r9
    249c:	tstle	ip, pc, lsr #24
    24a0:	mulcc	r1, r0, r9
    24a4:	andcc	r4, r1, r4, lsl #12
    24a8:	rscsle	r2, r9, pc, lsr #22
    24ac:	andvs	r2, fp, r1, lsl #6
    24b0:	mulcc	r1, r4, r9
    24b4:	svclt	0x00182b2f
    24b8:	andle	r2, sl, r0, lsl #22
    24bc:			; <UNDEFINED> instruction: 0xf1c04603
    24c0:	ldmdane	sl, {r1}
    24c4:			; <UNDEFINED> instruction: 0xf913600a
    24c8:	bcs	e0d4 <strspn@plt+0xcff8>
    24cc:	bcs	bf2134 <strspn@plt+0xbf1058>
    24d0:			; <UNDEFINED> instruction: 0x4620d1f7
    24d4:	blmi	140650 <strspn@plt+0x13f574>
    24d8:	stccs	7, cr4, [r0], {112}	; 0x70
    24dc:			; <UNDEFINED> instruction: 0x4604d0f9
    24e0:	strb	r3, [r3, r1]!
    24e4:	ldrb	r4, [r4, r4, lsl #12]!
    24e8:			; <UNDEFINED> instruction: 0x460eb570
    24ec:	mulne	r0, r0, r9
    24f0:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    24f4:	cmplt	r1, r8, lsl #12
    24f8:			; <UNDEFINED> instruction: 0x4630295c
    24fc:			; <UNDEFINED> instruction: 0xf7fed008
    2500:	ldmdblt	r8!, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    2504:	strpl	r3, [r9, -r1, lsl #8]!
    2508:	stmdbcs	r0, {r5, r9, sl, lr}
    250c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    2510:			; <UNDEFINED> instruction: 0xf993192b
    2514:			; <UNDEFINED> instruction: 0xb12b3001
    2518:	strpl	r3, [r9, -r2, lsl #8]!
    251c:	stmdbcs	r0, {r5, r9, sl, lr}
    2520:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    2524:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2528:	mvnsmi	lr, sp, lsr #18
    252c:	bmi	8d3d8c <strspn@plt+0x8d2cb0>
    2530:	blmi	8ee740 <strspn@plt+0x8ed664>
    2534:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    2538:	strmi	r4, [r8], r4, lsl #12
    253c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2540:			; <UNDEFINED> instruction: 0xf04f9301
    2544:	strls	r0, [r0, -r0, lsl #6]
    2548:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    254c:	tstlt	r4, r7
    2550:	mulcc	r0, r4, r9
    2554:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    2558:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    255c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    2560:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2564:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    2568:	ldrtmi	r4, [fp], -r5, lsl #12
    256c:			; <UNDEFINED> instruction: 0x46694632
    2570:			; <UNDEFINED> instruction: 0xf7fe4620
    2574:	stmdavs	fp!, {r7, sl, fp, sp, lr, pc}
    2578:	blls	30bcc <strspn@plt+0x2faf0>
    257c:	rscle	r4, sl, r3, lsr #5
    2580:			; <UNDEFINED> instruction: 0xf993b11b
    2584:	blcs	e58c <strspn@plt+0xd4b0>
    2588:	bmi	436d24 <strspn@plt+0x435c48>
    258c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2590:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2594:	subsmi	r9, sl, r1, lsl #22
    2598:	andlt	sp, r2, sp, lsl #2
    259c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    25a0:	blcs	894dd4 <strspn@plt+0x893cf8>
    25a4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    25a8:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    25ac:	strbmi	r4, [r2], -r3, lsr #12
    25b0:			; <UNDEFINED> instruction: 0xf7fe4479
    25b4:			; <UNDEFINED> instruction: 0xf7feec88
    25b8:	svclt	0x0000ec7a
    25bc:	andeq	r2, r1, sl, ror r9
    25c0:	andeq	r0, r0, r8, lsr #2
    25c4:	andeq	r2, r1, r6, lsr #21
    25c8:	andeq	r1, r0, r8, lsr #26
    25cc:	andeq	r2, r1, r2, lsr #18
    25d0:	andeq	r2, r1, r0, ror #20
    25d4:	ldrdeq	r1, [r0], -r8
    25d8:	addlt	fp, r3, r0, lsl #10
    25dc:	tstls	r0, r7, lsl #24
    25e0:			; <UNDEFINED> instruction: 0xf7fe9001
    25e4:	ldrbtmi	lr, [ip], #-3280	; 0xfffff330
    25e8:	ldmib	sp, {r1, r5, r8, sp}^
    25ec:	andvs	r2, r1, r0, lsl #6
    25f0:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    25f4:			; <UNDEFINED> instruction: 0xf7fe4479
    25f8:	svclt	0x0000ec66
    25fc:	andeq	r2, r1, lr, lsl sl
    2600:	muleq	r0, r4, ip
    2604:			; <UNDEFINED> instruction: 0x4604b538
    2608:			; <UNDEFINED> instruction: 0xf7ff460d
    260c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2610:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    2614:	lfmlt	f5, 1, [r8, #-0]
    2618:	strtmi	r4, [r0], -r9, lsr #12
    261c:			; <UNDEFINED> instruction: 0xffdcf7ff
    2620:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    2624:			; <UNDEFINED> instruction: 0x47706018
    2628:	andeq	r2, r1, r2, ror #19
    262c:	svcmi	0x00f0e92d
    2630:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    2634:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    2638:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    263c:			; <UNDEFINED> instruction: 0xf8df2500
    2640:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    2644:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    2648:	movwls	r6, #55323	; 0xd81b
    264c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2650:	strmi	lr, [r0, #-2505]	; 0xfffff637
    2654:	strmi	r9, [r5], -r2, lsl #4
    2658:	ldc	7, cr15, [r4], {254}	; 0xfe
    265c:	stccs	6, cr4, [r0, #-16]
    2660:	adchi	pc, r9, r0
    2664:	mulvs	r0, r5, r9
    2668:			; <UNDEFINED> instruction: 0xf0002e00
    266c:			; <UNDEFINED> instruction: 0xf7fe80a4
    2670:			; <UNDEFINED> instruction: 0x462aec5a
    2674:	strmi	r6, [r2], r1, lsl #16
    2678:			; <UNDEFINED> instruction: 0xf912e001
    267c:	rscslt	r6, r3, #1, 30
    2680:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    2684:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    2688:	mcrcs	1, 1, sp, cr13, cr7, {7}
    268c:	addshi	pc, r3, r0
    2690:	bleq	c3eacc <strspn@plt+0xc3d9f0>
    2694:	ldrmi	r4, [sl], -r8, lsr #12
    2698:	ldrbmi	r6, [r9], -r3, lsr #32
    269c:			; <UNDEFINED> instruction: 0xf7fe930c
    26a0:	vmlsls.f64	d14, d28, d26
    26a4:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    26a8:	smlabteq	r0, sp, r9, lr
    26ac:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    26b0:			; <UNDEFINED> instruction: 0xf0402d00
    26b4:	mcrcs	0, 0, r8, cr0, cr3, {4}
    26b8:	tsthi	r6, r0	; <UNPREDICTABLE>
    26bc:	mulpl	r0, r6, r9
    26c0:			; <UNDEFINED> instruction: 0xf0002d00
    26c4:	andcs	r8, r0, #12, 2
    26c8:	cdp	3, 0, cr2, cr8, cr0, {0}
    26cc:			; <UNDEFINED> instruction: 0x4657ba10
    26d0:	andsls	pc, r8, sp, asr #17
    26d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    26d8:			; <UNDEFINED> instruction: 0x469246b1
    26dc:			; <UNDEFINED> instruction: 0xf999469b
    26e0:	bcs	1a4a6ec <strspn@plt+0x1a49610>
    26e4:	addhi	pc, sp, r0
    26e8:	msreq	CPSR_, r2, lsr #32
    26ec:			; <UNDEFINED> instruction: 0xf0402942
    26f0:			; <UNDEFINED> instruction: 0xf99980e9
    26f4:	bcs	a704 <strspn@plt+0x9628>
    26f8:	bicshi	pc, r3, r0
    26fc:	ldc	7, cr15, [sl], {254}	; 0xfe
    2700:	subsle	r2, r8, r0, lsl #16
    2704:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    2708:			; <UNDEFINED> instruction: 0x4630d055
    270c:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    2710:	movweq	lr, #47706	; 0xba5a
    2714:	cmple	lr, r5, lsl #12
    2718:	mulne	r0, r9, r9
    271c:	suble	r2, sl, r0, lsl #18
    2720:			; <UNDEFINED> instruction: 0x462a4630
    2724:			; <UNDEFINED> instruction: 0xf7fe4649
    2728:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    272c:			; <UNDEFINED> instruction: 0xf919d143
    2730:	strbmi	ip, [sp], #-5
    2734:	svceq	0x0030f1bc
    2738:			; <UNDEFINED> instruction: 0xf108d10a
    273c:	bl	fea04748 <strspn@plt+0xfea0366c>
    2740:	bl	14335c <strspn@plt+0x142280>
    2744:			; <UNDEFINED> instruction: 0xf9150803
    2748:			; <UNDEFINED> instruction: 0xf1bccf01
    274c:	rscsle	r0, r8, r0, lsr pc
    2750:			; <UNDEFINED> instruction: 0xf833683b
    2754:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2758:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    275c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    2760:	strtmi	r2, [r8], -r0, lsl #6
    2764:	bne	43dfcc <strspn@plt+0x43cef0>
    2768:	eorvs	r4, r3, sl, lsl r6
    276c:			; <UNDEFINED> instruction: 0xf7fe930c
    2770:			; <UNDEFINED> instruction: 0xf8ddeb82
    2774:	strmi	r9, [r9, #48]!	; 0x30
    2778:	strmi	r6, [r2], r5, lsr #16
    277c:			; <UNDEFINED> instruction: 0xf000468b
    2780:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    2784:	adchi	pc, r6, r0
    2788:	mvnscc	pc, #16, 2
    278c:			; <UNDEFINED> instruction: 0xf1419304
    2790:	movwls	r3, #21503	; 0x53ff
    2794:	ldrdeq	lr, [r4, -sp]
    2798:	mvnscc	pc, #79	; 0x4f
    279c:	andeq	pc, r2, #111	; 0x6f
    27a0:	svclt	0x0008428b
    27a4:			; <UNDEFINED> instruction: 0xd3274282
    27a8:	svceq	0x0000f1b9
    27ac:			; <UNDEFINED> instruction: 0xf999d003
    27b0:	bcs	a7b8 <strspn@plt+0x96dc>
    27b4:	tstcs	r6, #-1073741788	; 0xc0000024
    27b8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    27bc:	bmi	ff49a850 <strspn@plt+0xff499774>
    27c0:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    27c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    27c8:	subsmi	r9, sl, sp, lsl #22
    27cc:	orrshi	pc, r6, r0, asr #32
    27d0:	andlt	r4, pc, r8, lsr #12
    27d4:	blhi	bdad0 <strspn@plt+0xbc9f4>
    27d8:	svchi	0x00f0e8bd
    27dc:			; <UNDEFINED> instruction: 0xf1109b01
    27e0:			; <UNDEFINED> instruction: 0xf04f37ff
    27e4:			; <UNDEFINED> instruction: 0xf06f31ff
    27e8:			; <UNDEFINED> instruction: 0xf1430002
    27ec:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    27f0:	adcsmi	fp, r8, #8, 30
    27f4:	svcge	0x005ff4bf
    27f8:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    27fc:	rsbmi	sp, fp, #913408	; 0xdf000
    2800:			; <UNDEFINED> instruction: 0xf999e7dc
    2804:			; <UNDEFINED> instruction: 0xf0222002
    2808:	bcs	1083090 <strspn@plt+0x1081fb4>
    280c:	svcge	0x0076f47f
    2810:	mulcs	r3, r9, r9
    2814:			; <UNDEFINED> instruction: 0xf47f2a00
    2818:			; <UNDEFINED> instruction: 0x464eaf71
    281c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2820:			; <UNDEFINED> instruction: 0x9018f8dd
    2824:	blge	13cf60 <strspn@plt+0x13be84>
    2828:	ldcmi	3, cr9, [r8, #24]!
    282c:	mulne	r0, r6, r9
    2830:			; <UNDEFINED> instruction: 0x4628447d
    2834:			; <UNDEFINED> instruction: 0xf7fe9109
    2838:	stmdbls	r9, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    283c:			; <UNDEFINED> instruction: 0xf0002800
    2840:	blne	10e2d2c <strspn@plt+0x10e1c50>
    2844:			; <UNDEFINED> instruction: 0xf1039309
    2848:			; <UNDEFINED> instruction: 0xf1be0e01
    284c:			; <UNDEFINED> instruction: 0xf0000f00
    2850:	blls	1a2d80 <strspn@plt+0x1a1ca4>
    2854:	mrscs	r2, (UNDEF: 0)
    2858:	blvc	ff8fd19c <strspn@plt+0xff8fc0c0>
    285c:	blls	542cc <strspn@plt+0x531f0>
    2860:			; <UNDEFINED> instruction: 0xf0402b00
    2864:	b	1422d2c <strspn@plt+0x1421c50>
    2868:	cmple	r7, r1, lsl #6
    286c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2870:	rdfnee	f0, f5, f0
    2874:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2878:	and	r4, r4, ip, lsr #13
    287c:	movweq	lr, #23124	; 0x5a54
    2880:	ldfccp	f7, [pc], #48	; 28b8 <strspn@plt+0x17dc>
    2884:	blx	36d66 <strspn@plt+0x35c8a>
    2888:			; <UNDEFINED> instruction: 0xf1bcf20b
    288c:	blx	292892 <strspn@plt+0x2917b6>
    2890:	blx	fe80b09e <strspn@plt+0xfe809fc2>
    2894:	strmi	r0, [sl], #-266	; 0xfffffef6
    2898:			; <UNDEFINED> instruction: 0xf0004611
    289c:	strcs	r8, [r0], #-252	; 0xffffff04
    28a0:	bcs	bca8 <strspn@plt+0xabcc>
    28a4:	blx	fe836c56 <strspn@plt+0xfe835b7a>
    28a8:			; <UNDEFINED> instruction: 0xf04f670a
    28ac:	blx	fea860b6 <strspn@plt+0xfea84fda>
    28b0:	ldrtmi	r2, [lr], -r2, lsl #6
    28b4:	bl	10c8f14 <strspn@plt+0x10c7e38>
    28b8:	blcs	34f8 <strspn@plt+0x241c>
    28bc:	strcs	sp, [r1], #-222	; 0xffffff22
    28c0:	ldrb	r2, [fp, r0, lsl #10]
    28c4:			; <UNDEFINED> instruction: 0xf47f2a00
    28c8:			; <UNDEFINED> instruction: 0xe7a6af19
    28cc:			; <UNDEFINED> instruction: 0xf43f2d00
    28d0:			; <UNDEFINED> instruction: 0xe791af72
    28d4:	movweq	lr, #47706	; 0xba5a
    28d8:	svcge	0x0066f47f
    28dc:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    28e0:	stmib	r9, {sl, ip, sp}^
    28e4:	strb	r3, [sl, -r0, lsl #8]!
    28e8:	strcc	lr, [r0], #-2525	; 0xfffff623
    28ec:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    28f0:	strb	r3, [r4, -r0, lsl #8]!
    28f4:			; <UNDEFINED> instruction: 0x4e0ae9dd
    28f8:	smlabteq	r0, sp, r9, lr
    28fc:	streq	pc, [r1, #-111]!	; 0xffffff91
    2900:	tstlt	r3, r2, lsl #22
    2904:			; <UNDEFINED> instruction: 0xf8c39b02
    2908:	ldmib	sp, {sp, lr, pc}^
    290c:	strmi	r1, [fp], -r4, lsl #4
    2910:	svclt	0x00144313
    2914:	movwcs	r2, #769	; 0x301
    2918:	svceq	0x0000f1be
    291c:	movwcs	fp, #3848	; 0xf08
    2920:			; <UNDEFINED> instruction: 0xf0002b00
    2924:	blls	262bf8 <strspn@plt+0x261b1c>
    2928:			; <UNDEFINED> instruction: 0xf8cd2001
    292c:	tstcs	r0, r4, lsr #32
    2930:	ldfccp	f7, [pc], #12	; 2944 <strspn@plt+0x1868>
    2934:	strtmi	r9, [r8], r6, lsl #22
    2938:	b	13e7948 <strspn@plt+0x13e686c>
    293c:	ldrmi	r7, [sl], r3, ror #23
    2940:	b	153a958 <strspn@plt+0x153987c>
    2944:			; <UNDEFINED> instruction: 0xf10c0305
    2948:			; <UNDEFINED> instruction: 0xd11d3cff
    294c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2950:	svccc	0x00fff1bc
    2954:	andcs	pc, r1, #10240	; 0x2800
    2958:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    295c:	ldrmi	r4, [r1], -sl, lsl #8
    2960:	strcs	sp, [r0], #-18	; 0xffffffee
    2964:	bcs	bd6c <strspn@plt+0xac90>
    2968:	blx	fe836d1e <strspn@plt+0xfe835c42>
    296c:			; <UNDEFINED> instruction: 0xf04f670a
    2970:	blx	fea8617a <strspn@plt+0xfea8509e>
    2974:	ldrtmi	r2, [lr], -r2, lsl #6
    2978:	bl	10c8fd8 <strspn@plt+0x10c7efc>
    297c:	blcs	35bc <strspn@plt+0x24e0>
    2980:	strcs	sp, [r1], #-223	; 0xffffff21
    2984:	ldrb	r2, [ip, r0, lsl #10]
    2988:	smlabteq	r6, sp, r9, lr
    298c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2990:			; <UNDEFINED> instruction: 0xf04f0104
    2994:			; <UNDEFINED> instruction: 0x9c020a0a
    2998:	bleq	3eadc <strspn@plt+0x3da00>
    299c:			; <UNDEFINED> instruction: 0xf8dd2900
    29a0:	svclt	0x00088024
    29a4:	tstle	r1, #720896	; 0xb0000
    29a8:	movweq	lr, #43802	; 0xab1a
    29ac:	andeq	lr, fp, #76800	; 0x12c00
    29b0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    29b4:	movweq	lr, #43795	; 0xab13
    29b8:	andeq	lr, fp, #67584	; 0x10800
    29bc:	beq	fd610 <strspn@plt+0xfc534>
    29c0:	bleq	bd6d0 <strspn@plt+0xbc5f4>
    29c4:	svclt	0x0008458b
    29c8:	mvnle	r4, #545259520	; 0x20800000
    29cc:	svceq	0x0000f1b8
    29d0:	tstcs	r0, r2, lsl r0
    29d4:	movweq	lr, #43802	; 0xab1a
    29d8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    29dc:	andeq	lr, fp, #76800	; 0x12c00
    29e0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    29e4:	movweq	lr, #43795	; 0xab13
    29e8:	andeq	lr, fp, #67584	; 0x10800
    29ec:	beq	fd640 <strspn@plt+0xfc564>
    29f0:	bleq	bd700 <strspn@plt+0xbc624>
    29f4:	mvnle	r4, r8, lsl #11
    29f8:	strcs	r2, [r0, -r1, lsl #12]
    29fc:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2a00:	strmi	lr, [r4, #-2525]	; 0xfffff623
    2a04:	andsls	pc, r0, sp, asr #17
    2a08:	strtmi	r4, [r9], -r0, lsr #12
    2a0c:	movwcs	r2, #522	; 0x20a
    2a10:			; <UNDEFINED> instruction: 0xf9caf001
    2a14:	strtmi	r4, [r9], -r0, lsr #12
    2a18:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2a1c:			; <UNDEFINED> instruction: 0x46994690
    2a20:	movwcs	r2, #522	; 0x20a
    2a24:			; <UNDEFINED> instruction: 0xf9c0f001
    2a28:	bl	11c90fc <strspn@plt+0x11c8020>
    2a2c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2a30:			; <UNDEFINED> instruction: 0x0c0ceb4c
    2a34:	bl	13090a8 <strspn@plt+0x1307fcc>
    2a38:	ldrtmi	r0, [r2], -r7, lsl #24
    2a3c:			; <UNDEFINED> instruction: 0x463b18de
    2a40:	streq	lr, [ip, -ip, asr #22]
    2a44:	strmi	r4, [sp], -r4, lsl #12
    2a48:	svceq	0x0000f1b8
    2a4c:			; <UNDEFINED> instruction: 0x4650d014
    2a50:			; <UNDEFINED> instruction: 0xf0014659
    2a54:	strbmi	pc, [r2], -r9, lsr #19	; <UNPREDICTABLE>
    2a58:			; <UNDEFINED> instruction: 0xf001464b
    2a5c:	strmi	pc, [fp], -r5, lsr #19
    2a60:	ldmib	sp, {r1, r9, sl, lr}^
    2a64:			; <UNDEFINED> instruction: 0xf0010106
    2a68:	blls	410ec <strspn@plt+0x40010>
    2a6c:	movwls	r1, #2075	; 0x81b
    2a70:	bl	106967c <strspn@plt+0x10685a0>
    2a74:	movwls	r0, #4867	; 0x1303
    2a78:	movwcs	lr, #10717	; 0x29dd
    2a7c:	svclt	0x00082b00
    2a80:	sbcle	r2, r1, #40960	; 0xa000
    2a84:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2a88:			; <UNDEFINED> instruction: 0x9010f8dd
    2a8c:	movwcs	lr, #2525	; 0x9dd
    2a90:	movwcs	lr, #2505	; 0x9c9
    2a94:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2a98:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    2a9c:	smlabteq	r0, sp, r9, lr
    2aa0:	strbmi	lr, [lr], -lr, lsr #14
    2aa4:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2aa8:			; <UNDEFINED> instruction: 0x9018f8dd
    2aac:	blge	13d1e8 <strspn@plt+0x13c10c>
    2ab0:	ldrt	r9, [sl], r6, lsl #6
    2ab4:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2ab8:			; <UNDEFINED> instruction: 0xf7fe4628
    2abc:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    2ac0:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2ac4:	blls	3c4a8 <strspn@plt+0x3b3cc>
    2ac8:	stcls	7, cr2, [r6, #-0]
    2acc:	blx	fe89433e <strspn@plt+0xfe893262>
    2ad0:	ldrmi	r2, [lr], -r5, lsl #6
    2ad4:	blx	ff8e96e2 <strspn@plt+0xff8e8606>
    2ad8:	svccs	0x00006705
    2adc:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2ae0:	tstcs	r0, r1
    2ae4:	blls	bc5e8 <strspn@plt+0xbb50c>
    2ae8:	blcs	144c4 <strspn@plt+0x133e8>
    2aec:	svcge	0x000af47f
    2af0:	strcc	lr, [r0], #-2525	; 0xfffff623
    2af4:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2af8:	strbt	r3, [r0], -r0, lsl #8
    2afc:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b00:	andeq	r2, r1, lr, ror #16
    2b04:	andeq	r0, r0, r8, lsr #2
    2b08:	andeq	r2, r1, lr, ror #13
    2b0c:	andeq	r1, r0, r4, ror #20
    2b10:	andeq	r1, r0, sl, ror #15
    2b14:			; <UNDEFINED> instruction: 0xf7ff2200
    2b18:	svclt	0x0000bd89
    2b1c:	mvnsmi	lr, sp, lsr #18
    2b20:	strmi	r4, [r7], -r8, lsl #13
    2b24:			; <UNDEFINED> instruction: 0x4605b1d8
    2b28:			; <UNDEFINED> instruction: 0xf7fee007
    2b2c:	rsclt	lr, r4, #252, 18	; 0x3f0000
    2b30:			; <UNDEFINED> instruction: 0xf8336803
    2b34:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2b38:	strtmi	sp, [lr], -r4, lsl #10
    2b3c:	blmi	80f98 <strspn@plt+0x7febc>
    2b40:	mvnsle	r2, r0, lsl #24
    2b44:	svceq	0x0000f1b8
    2b48:			; <UNDEFINED> instruction: 0xf8c8d001
    2b4c:	adcsmi	r6, lr, #0
    2b50:			; <UNDEFINED> instruction: 0xf996d908
    2b54:	andcs	r3, r1, r0
    2b58:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2b5c:	strdlt	r8, [r9, -r0]
    2b60:	andeq	pc, r0, r8, asr #17
    2b64:	ldmfd	sp!, {sp}
    2b68:	svclt	0x000081f0
    2b6c:	mvnsmi	lr, sp, lsr #18
    2b70:	strmi	r4, [r7], -r8, lsl #13
    2b74:			; <UNDEFINED> instruction: 0x4605b1d8
    2b78:			; <UNDEFINED> instruction: 0xf7fee007
    2b7c:	rsclt	lr, r4, #212, 18	; 0x350000
    2b80:			; <UNDEFINED> instruction: 0xf8336803
    2b84:	ldrbeq	r3, [fp], #20
    2b88:	strtmi	sp, [lr], -r4, lsl #10
    2b8c:	blmi	80fe8 <strspn@plt+0x7ff0c>
    2b90:	mvnsle	r2, r0, lsl #24
    2b94:	svceq	0x0000f1b8
    2b98:			; <UNDEFINED> instruction: 0xf8c8d001
    2b9c:	adcsmi	r6, lr, #0
    2ba0:			; <UNDEFINED> instruction: 0xf996d908
    2ba4:	andcs	r3, r1, r0
    2ba8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2bac:	strdlt	r8, [r9, -r0]
    2bb0:	andeq	pc, r0, r8, asr #17
    2bb4:	ldmfd	sp!, {sp}
    2bb8:	svclt	0x000081f0
    2bbc:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2bc0:	strdlt	fp, [r2], r0
    2bc4:	bmi	76d7e8 <strspn@plt+0x76c70c>
    2bc8:	cfstrsge	mvf4, [sl], {121}	; 0x79
    2bcc:	blvc	140d20 <strspn@plt+0x13fc44>
    2bd0:	stmpl	sl, {r1, r2, r9, sl, lr}
    2bd4:	andls	r6, r1, #1179648	; 0x120000
    2bd8:	andeq	pc, r0, #79	; 0x4f
    2bdc:	and	r9, r5, r0, lsl #6
    2be0:	ldrtmi	r4, [r0], -r9, lsr #12
    2be4:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2be8:	cmnlt	r0, r8, lsl #8
    2bec:	stcne	8, cr15, [r8], {84}	; 0x54
    2bf0:			; <UNDEFINED> instruction: 0xf854b1b1
    2bf4:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2bf8:			; <UNDEFINED> instruction: 0x4630b195
    2bfc:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c00:	mvnle	r2, r0, lsl #16
    2c04:	bmi	38ac10 <strspn@plt+0x389b34>
    2c08:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2c0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c10:	subsmi	r9, sl, r1, lsl #22
    2c14:	andlt	sp, r2, sp, lsl #2
    2c18:	ldrhtmi	lr, [r0], #141	; 0x8d
    2c1c:	ldrbmi	fp, [r0, -r3]!
    2c20:	ldrtmi	r4, [r3], -r8, lsl #16
    2c24:	ldrtmi	r4, [sl], -r8, lsl #18
    2c28:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2c2c:			; <UNDEFINED> instruction: 0xf7fe6800
    2c30:			; <UNDEFINED> instruction: 0xf7fee9f0
    2c34:	svclt	0x0000e93c
    2c38:	andeq	r2, r1, r8, ror #5
    2c3c:	andeq	r0, r0, r8, lsr #2
    2c40:	andeq	r2, r1, r6, lsr #5
    2c44:	ldrdeq	r2, [r1], -ip
    2c48:	andeq	r1, r0, lr, asr r6
    2c4c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2c50:	subslt	r4, r4, #16777216	; 0x1000000
    2c54:	and	r4, r3, r3, lsl #12
    2c58:	mulle	r8, r4, r2
    2c5c:	andle	r4, r5, fp, lsl #5
    2c60:	mulcs	r0, r3, r9
    2c64:	movwcc	r4, #5656	; 0x1618
    2c68:	mvnsle	r2, r0, lsl #20
    2c6c:			; <UNDEFINED> instruction: 0xf85d2000
    2c70:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2c74:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2c78:	andcs	fp, sl, #56, 10	; 0xe000000
    2c7c:	strmi	r4, [sp], -r4, lsl #12
    2c80:	stc2l	7, cr15, [r0], {255}	; 0xff
    2c84:	svccc	0x0080f5b0
    2c88:	addlt	sp, r0, #268435456	; 0x10000000
    2c8c:			; <UNDEFINED> instruction: 0x4629bd38
    2c90:			; <UNDEFINED> instruction: 0xf7ff4620
    2c94:	svclt	0x0000fca1
    2c98:	andscs	fp, r0, #56, 10	; 0xe000000
    2c9c:	strmi	r4, [sp], -r4, lsl #12
    2ca0:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2ca4:	svccc	0x0080f5b0
    2ca8:	addlt	sp, r0, #268435456	; 0x10000000
    2cac:			; <UNDEFINED> instruction: 0x4629bd38
    2cb0:			; <UNDEFINED> instruction: 0xf7ff4620
    2cb4:	svclt	0x0000fc91
    2cb8:	strt	r2, [r3], #522	; 0x20a
    2cbc:	strt	r2, [r1], #528	; 0x210
    2cc0:	blmi	8d5550 <strspn@plt+0x8d4474>
    2cc4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2cc8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2ccc:	strmi	r2, [r4], -r0, lsl #12
    2cd0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2cd4:			; <UNDEFINED> instruction: 0xf04f9301
    2cd8:	strls	r0, [r0], -r0, lsl #6
    2cdc:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ce0:	tstlt	r4, r6
    2ce4:	mulcc	r0, r4, r9
    2ce8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2cec:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2cf0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2cf4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2cf8:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cfc:	ldrtmi	r4, [r3], -r5, lsl #12
    2d00:	strbtmi	r2, [r9], -sl, lsl #4
    2d04:			; <UNDEFINED> instruction: 0xf7fe4620
    2d08:	stmdavs	fp!, {r3, r5, r7, r8, fp, sp, lr, pc}
    2d0c:	blls	31340 <strspn@plt+0x30264>
    2d10:	rscle	r4, sl, r3, lsr #5
    2d14:			; <UNDEFINED> instruction: 0xf993b11b
    2d18:	blcs	ed20 <strspn@plt+0xdc44>
    2d1c:	bmi	3f74b8 <strspn@plt+0x3f63dc>
    2d20:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2d24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2d28:	subsmi	r9, sl, r1, lsl #22
    2d2c:	andlt	sp, r3, ip, lsl #2
    2d30:	bmi	2f24f8 <strspn@plt+0x2f141c>
    2d34:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2d38:	bicsle	r6, r6, r0, lsl r8
    2d3c:	strtmi	r4, [r3], -r9, lsl #18
    2d40:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2d44:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d48:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d4c:	andeq	r2, r1, ip, ror #3
    2d50:	andeq	r0, r0, r8, lsr #2
    2d54:	andeq	r2, r1, r2, lsl r3
    2d58:	muleq	r0, r4, r5
    2d5c:	andeq	r2, r1, lr, lsl #3
    2d60:	andeq	r2, r1, lr, asr #5
    2d64:	andeq	r1, r0, r6, asr #10
    2d68:			; <UNDEFINED> instruction: 0x4606b5f8
    2d6c:			; <UNDEFINED> instruction: 0xf7ff460f
    2d70:			; <UNDEFINED> instruction: 0xf110ffa7
    2d74:			; <UNDEFINED> instruction: 0xf1414400
    2d78:	cfstr32cs	mvfx0, [r1, #-0]
    2d7c:	stccs	15, cr11, [r0], {8}
    2d80:	lfmlt	f5, 3, [r8]
    2d84:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d88:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    2d8c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2d90:	andvs	r4, r4, sl, lsr r6
    2d94:	stmdbmi	r3, {r3, fp, sp, lr}
    2d98:			; <UNDEFINED> instruction: 0xf7fe4479
    2d9c:	svclt	0x0000e894
    2da0:	andeq	r2, r1, r6, ror r2
    2da4:	strdeq	r1, [r0], -r0
    2da8:			; <UNDEFINED> instruction: 0x4605b538
    2dac:			; <UNDEFINED> instruction: 0xf7ff460c
    2db0:			; <UNDEFINED> instruction: 0xf500ffdb
    2db4:			; <UNDEFINED> instruction: 0xf5b34300
    2db8:	andle	r3, r1, #128, 30	; 0x200
    2dbc:	lfmlt	f3, 1, [r8, #-0]
    2dc0:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dc4:	strtmi	r4, [r2], -r5, lsl #18
    2dc8:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    2dcc:	andvs	r4, r4, fp, lsr #12
    2dd0:	stmdbmi	r3, {r3, fp, sp, lr}
    2dd4:			; <UNDEFINED> instruction: 0xf7fe4479
    2dd8:	svclt	0x0000e876
    2ddc:	andeq	r2, r1, sl, lsr r2
    2de0:			; <UNDEFINED> instruction: 0x000014b4
    2de4:			; <UNDEFINED> instruction: 0xf7ff220a
    2de8:	svclt	0x0000bb9f
    2dec:			; <UNDEFINED> instruction: 0xf7ff2210
    2df0:	svclt	0x0000bb9b
    2df4:	blmi	895680 <strspn@plt+0x8945a4>
    2df8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2dfc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2e00:	strmi	r2, [r4], -r0, lsl #12
    2e04:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2e08:			; <UNDEFINED> instruction: 0xf04f9301
    2e0c:	strls	r0, [r0], -r0, lsl #6
    2e10:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e14:	tstlt	r4, r6
    2e18:	mulcc	r0, r4, r9
    2e1c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2e20:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2e24:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2e28:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2e2c:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e30:	strbtmi	r4, [r9], -r5, lsl #12
    2e34:			; <UNDEFINED> instruction: 0xf7fe4620
    2e38:	stmdavs	fp!, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    2e3c:	blls	31470 <strspn@plt+0x30394>
    2e40:	rscle	r4, ip, r3, lsr #5
    2e44:			; <UNDEFINED> instruction: 0xf993b11b
    2e48:	blcs	ee50 <strspn@plt+0xdd74>
    2e4c:	bmi	3f75f0 <strspn@plt+0x3f6514>
    2e50:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2e54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e58:	subsmi	r9, sl, r1, lsl #22
    2e5c:	andlt	sp, r3, ip, lsl #2
    2e60:	bmi	2f2628 <strspn@plt+0x2f154c>
    2e64:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2e68:	bicsle	r6, r8, r0, lsl r8
    2e6c:	strtmi	r4, [r3], -r9, lsl #18
    2e70:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2e74:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e78:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e7c:	strheq	r2, [r1], -r8
    2e80:	andeq	r0, r0, r8, lsr #2
    2e84:	ldrdeq	r2, [r1], -lr
    2e88:	andeq	r1, r0, r0, ror #8
    2e8c:	andeq	r2, r1, lr, asr r0
    2e90:	muleq	r1, lr, r1
    2e94:	andeq	r1, r0, r6, lsl r4
    2e98:	blmi	8d5728 <strspn@plt+0x8d464c>
    2e9c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2ea0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2ea4:	strmi	r2, [r4], -r0, lsl #12
    2ea8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2eac:			; <UNDEFINED> instruction: 0xf04f9301
    2eb0:	strls	r0, [r0], -r0, lsl #6
    2eb4:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2eb8:	tstlt	r4, r6
    2ebc:	mulcc	r0, r4, r9
    2ec0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2ec4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2ec8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2ecc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2ed0:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ed4:	andcs	r4, sl, #5242880	; 0x500000
    2ed8:	strtmi	r4, [r0], -r9, ror #12
    2edc:	svc	0x007ef7fd
    2ee0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2ee4:	adcmi	r9, r3, #0, 22
    2ee8:	tstlt	fp, fp, ror #1
    2eec:	mulcc	r0, r3, r9
    2ef0:	mvnle	r2, r0, lsl #22
    2ef4:	blmi	315738 <strspn@plt+0x31465c>
    2ef8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2efc:	blls	5cf6c <strspn@plt+0x5be90>
    2f00:	qaddle	r4, sl, ip
    2f04:	ldcllt	0, cr11, [r0, #12]!
    2f08:	blcs	89573c <strspn@plt+0x894660>
    2f0c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2f10:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2f14:	ldrtmi	r4, [sl], -r3, lsr #12
    2f18:			; <UNDEFINED> instruction: 0xf7fd4479
    2f1c:			; <UNDEFINED> instruction: 0xf7fdefd4
    2f20:	svclt	0x0000efc6
    2f24:	andeq	r2, r1, r4, lsl r0
    2f28:	andeq	r0, r0, r8, lsr #2
    2f2c:	andeq	r2, r1, sl, lsr r1
    2f30:			; <UNDEFINED> instruction: 0x000013bc
    2f34:			; <UNDEFINED> instruction: 0x00011fb8
    2f38:	strdeq	r2, [r1], -r8
    2f3c:	andeq	r1, r0, r0, ror r3
    2f40:	blmi	8d57d0 <strspn@plt+0x8d46f4>
    2f44:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2f48:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2f4c:	strmi	r2, [r4], -r0, lsl #12
    2f50:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2f54:			; <UNDEFINED> instruction: 0xf04f9301
    2f58:	strls	r0, [r0], -r0, lsl #6
    2f5c:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f60:	tstlt	r4, r6
    2f64:	mulcc	r0, r4, r9
    2f68:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2f6c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2f70:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2f74:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2f78:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f7c:	andcs	r4, sl, #5242880	; 0x500000
    2f80:	strtmi	r4, [r0], -r9, ror #12
    2f84:	svc	0x00e6f7fd
    2f88:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2f8c:	adcmi	r9, r3, #0, 22
    2f90:	tstlt	fp, fp, ror #1
    2f94:	mulcc	r0, r3, r9
    2f98:	mvnle	r2, r0, lsl #22
    2f9c:	blmi	3157e0 <strspn@plt+0x314704>
    2fa0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2fa4:	blls	5d014 <strspn@plt+0x5bf38>
    2fa8:	qaddle	r4, sl, ip
    2fac:	ldcllt	0, cr11, [r0, #12]!
    2fb0:	blcs	8957e4 <strspn@plt+0x894708>
    2fb4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2fb8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2fbc:	ldrtmi	r4, [sl], -r3, lsr #12
    2fc0:			; <UNDEFINED> instruction: 0xf7fd4479
    2fc4:			; <UNDEFINED> instruction: 0xf7fdef80
    2fc8:	svclt	0x0000ef72
    2fcc:	andeq	r1, r1, ip, ror #30
    2fd0:	andeq	r0, r0, r8, lsr #2
    2fd4:	muleq	r1, r2, r0
    2fd8:	andeq	r1, r0, r4, lsl r3
    2fdc:	andeq	r1, r1, r0, lsl pc
    2fe0:	andeq	r2, r1, r0, asr r0
    2fe4:	andeq	r1, r0, r8, asr #5
    2fe8:	blmi	655850 <strspn@plt+0x654774>
    2fec:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2ff0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2ff4:	strbtmi	r4, [r9], -ip, lsl #12
    2ff8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2ffc:			; <UNDEFINED> instruction: 0xf04f9303
    3000:			; <UNDEFINED> instruction: 0xf7ff0300
    3004:	orrslt	pc, r0, r7, lsl #27
    3008:	svc	0x00bcf7fd
    300c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    3010:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    3014:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    3018:	strtmi	r4, [r2], -fp, lsr #12
    301c:			; <UNDEFINED> instruction: 0xf7fd4479
    3020:	stmdbmi	lr, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3024:	strtmi	r4, [r2], -fp, lsr #12
    3028:			; <UNDEFINED> instruction: 0xf7fd4479
    302c:	bmi	33effc <strspn@plt+0x33df20>
    3030:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3034:	ldrdeq	lr, [r0, -sp]
    3038:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    303c:	subsmi	r9, sl, r3, lsl #22
    3040:	andlt	sp, r5, r1, lsl #2
    3044:			; <UNDEFINED> instruction: 0xf7fdbd30
    3048:	svclt	0x0000ef32
    304c:	andeq	r1, r1, r4, asr #29
    3050:	andeq	r0, r0, r8, lsr #2
    3054:	strdeq	r1, [r1], -r6
    3058:	andeq	r1, r0, ip, ror #4
    305c:	andeq	r1, r0, r0, ror #4
    3060:	andeq	r1, r1, lr, ror lr
    3064:			; <UNDEFINED> instruction: 0x460cb510
    3068:			; <UNDEFINED> instruction: 0xf7ff4611
    306c:	ldc	14, cr15, [pc, #780]	; 3380 <strspn@plt+0x22a4>
    3070:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    3074:	vcvt.f64.s32	d7, s0
    3078:	vstr	d21, [r4, #924]	; 0x39c
    307c:	vadd.f32	s14, s0, s0
    3080:	vnmul.f64	d0, d0, d5
    3084:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    3088:	vstr	d0, [r4, #768]	; 0x300
    308c:	vldrlt	s0, [r0, #-4]
    3090:	andeq	r0, r0, r0
    3094:	smlawbmi	lr, r0, r4, r8
    3098:	rsbsmi	pc, r0, #0, 8
    309c:			; <UNDEFINED> instruction: 0xf5b24603
    30a0:			; <UNDEFINED> instruction: 0xf1014f80
    30a4:	push	{r2, sl, fp}
    30a8:	svclt	0x00044ff0
    30ac:			; <UNDEFINED> instruction: 0xf04f460a
    30b0:			; <UNDEFINED> instruction: 0xf1010a64
    30b4:			; <UNDEFINED> instruction: 0xf1010901
    30b8:			; <UNDEFINED> instruction: 0xf1010802
    30bc:			; <UNDEFINED> instruction: 0xf1010e03
    30c0:			; <UNDEFINED> instruction: 0xf1010705
    30c4:			; <UNDEFINED> instruction: 0xf1010606
    30c8:			; <UNDEFINED> instruction: 0xf1010507
    30cc:			; <UNDEFINED> instruction: 0xf1010408
    30d0:	svclt	0x00080009
    30d4:	blge	2c10e4 <strspn@plt+0x2c0008>
    30d8:			; <UNDEFINED> instruction: 0xf5b2d03f
    30dc:	svclt	0x00024f20
    30e0:			; <UNDEFINED> instruction: 0xf04f460a
    30e4:			; <UNDEFINED> instruction: 0xf8020a6c
    30e8:	eorsle	sl, r6, sl, lsl #22
    30ec:	svcpl	0x0000f5b2
    30f0:	strmi	fp, [sl], -r2, lsl #30
    30f4:	beq	18ff238 <strspn@plt+0x18fe15c>
    30f8:	blge	2c1108 <strspn@plt+0x2c002c>
    30fc:			; <UNDEFINED> instruction: 0xf5b2d02d
    3100:	svclt	0x00024fc0
    3104:			; <UNDEFINED> instruction: 0xf04f460a
    3108:			; <UNDEFINED> instruction: 0xf8020a62
    310c:	eorle	sl, r4, sl, lsl #22
    3110:	svcmi	0x0040f5b2
    3114:	strmi	fp, [sl], -r2, lsl #30
    3118:	beq	1cff25c <strspn@plt+0x1cfe180>
    311c:	blge	2c112c <strspn@plt+0x2c0050>
    3120:			; <UNDEFINED> instruction: 0xf5b2d01b
    3124:	svclt	0x00025f80
    3128:			; <UNDEFINED> instruction: 0xf04f460a
    312c:			; <UNDEFINED> instruction: 0xf8020a70
    3130:	andsle	sl, r2, sl, lsl #22
    3134:	svcmi	0x0000f5b2
    3138:	strmi	fp, [sl], -r2, lsl #30
    313c:	beq	b7f280 <strspn@plt+0xb7e1a4>
    3140:	blge	2c1150 <strspn@plt+0x2c0074>
    3144:	strmi	sp, [r2], -r9
    3148:	strtmi	r4, [ip], -r0, lsr #12
    314c:			; <UNDEFINED> instruction: 0x463e4635
    3150:	ldrbtmi	r4, [r4], r7, ror #12
    3154:	strbmi	r4, [r8], r6, asr #13
    3158:			; <UNDEFINED> instruction: 0xf4134689
    315c:			; <UNDEFINED> instruction: 0xf0037f80
    3160:	svclt	0x00140a40
    3164:	bleq	1cbf2a8 <strspn@plt+0x1cbe1cc>
    3168:	bleq	b7f2ac <strspn@plt+0xb7e1d0>
    316c:	svceq	0x0080f013
    3170:	andlt	pc, r0, r9, lsl #17
    3174:			; <UNDEFINED> instruction: 0xf04fbf14
    3178:			; <UNDEFINED> instruction: 0xf04f0977
    317c:			; <UNDEFINED> instruction: 0xf413092d
    3180:			; <UNDEFINED> instruction: 0xf8886f00
    3184:	eorsle	r9, pc, r0
    3188:	svceq	0x0000f1ba
    318c:			; <UNDEFINED> instruction: 0xf04fbf14
    3190:			; <UNDEFINED> instruction: 0xf04f0873
    3194:			; <UNDEFINED> instruction: 0xf0130853
    3198:			; <UNDEFINED> instruction: 0xf88e0f20
    319c:	svclt	0x00148000
    31a0:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    31a4:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    31a8:	svceq	0x0010f013
    31ac:	and	pc, r0, ip, lsl #17
    31b0:	stceq	0, cr15, [r8], {3}
    31b4:			; <UNDEFINED> instruction: 0xf04fbf14
    31b8:			; <UNDEFINED> instruction: 0xf04f0e77
    31bc:			; <UNDEFINED> instruction: 0xf4130e2d
    31c0:			; <UNDEFINED> instruction: 0xf8876f80
    31c4:	eorsle	lr, r1, r0
    31c8:	svceq	0x0000f1bc
    31cc:			; <UNDEFINED> instruction: 0x2773bf14
    31d0:			; <UNDEFINED> instruction: 0xf0132753
    31d4:	eorsvc	r0, r7, r4, lsl #30
    31d8:	uhadd16cs	fp, r2, r4
    31dc:			; <UNDEFINED> instruction: 0xf013262d
    31e0:	eorvc	r0, lr, r2, lsl #30
    31e4:	streq	pc, [r1, #-3]
    31e8:	uhadd16cs	fp, r7, r4
    31ec:	eorvc	r2, r6, sp, lsr #12
    31f0:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    31f4:	svclt	0x00142d00
    31f8:	cmpcs	r4, #116, 6	; 0xd0000001
    31fc:	movwcs	r7, #3
    3200:	andsvc	r4, r3, r8, lsl #12
    3204:	svchi	0x00f0e8bd
    3208:	svceq	0x0000f1ba
    320c:			; <UNDEFINED> instruction: 0xf04fbf14
    3210:			; <UNDEFINED> instruction: 0xf04f0878
    3214:	ldr	r0, [lr, sp, lsr #16]!
    3218:	svclt	0x00142d00
    321c:			; <UNDEFINED> instruction: 0x232d2378
    3220:	movwcs	r7, #3
    3224:	andsvc	r4, r3, r8, lsl #12
    3228:	svchi	0x00f0e8bd
    322c:	svceq	0x0000f1bc
    3230:			; <UNDEFINED> instruction: 0x2778bf14
    3234:	strb	r2, [ip, sp, lsr #14]
    3238:	svcmi	0x00f0e92d
    323c:			; <UNDEFINED> instruction: 0xf04fb097
    3240:	stmib	sp, {r0, sl, fp}^
    3244:	bmi	1f8be6c <strspn@plt+0x1f8ad90>
    3248:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    324c:			; <UNDEFINED> instruction: 0x078258d3
    3250:			; <UNDEFINED> instruction: 0xf10dbf54
    3254:			; <UNDEFINED> instruction: 0xf10d082c
    3258:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    325c:			; <UNDEFINED> instruction: 0xf04f9315
    3260:	svclt	0x00450300
    3264:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3268:	strbmi	r2, [r6], r0, lsr #6
    326c:	eorcc	pc, ip, sp, lsl #17
    3270:			; <UNDEFINED> instruction: 0xf1a3230a
    3274:			; <UNDEFINED> instruction: 0xf1c30120
    3278:	blx	b03b00 <strspn@plt+0xb02a24>
    327c:	blx	33fa8c <strspn@plt+0x33e9b0>
    3280:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    3284:	andne	lr, r8, #3620864	; 0x374000
    3288:	vst1.8	{d15-d16}, [r3], ip
    328c:	svclt	0x000842aa
    3290:			; <UNDEFINED> instruction: 0xf0c042a1
    3294:	movwcc	r8, #41099	; 0xa08b
    3298:	mvnle	r2, r6, asr #22
    329c:			; <UNDEFINED> instruction: 0xf64c223c
    32a0:			; <UNDEFINED> instruction: 0xf6cc45cd
    32a4:			; <UNDEFINED> instruction: 0xf04f45cc
    32a8:			; <UNDEFINED> instruction: 0xf1a231ff
    32ac:	blx	fe945736 <strspn@plt+0xfe94465a>
    32b0:	blx	5c6c0 <strspn@plt+0x5b5e4>
    32b4:	blx	822c4 <strspn@plt+0x811e8>
    32b8:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    32bc:			; <UNDEFINED> instruction: 0x0c09ea4c
    32c0:			; <UNDEFINED> instruction: 0xf1c24c61
    32c4:	svcls	0x00090920
    32c8:			; <UNDEFINED> instruction: 0xf909fa21
    32cc:	b	13144c4 <strspn@plt+0x13133e8>
    32d0:	stmiaeq	sp!, {r0, r3, sl, fp}^
    32d4:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    32d8:	blx	193524 <strspn@plt+0x192448>
    32dc:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    32e0:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    32e4:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    32e8:	streq	lr, [r1], #-2598	; 0xfffff5da
    32ec:			; <UNDEFINED> instruction: 0xf1ba40d6
    32f0:	svclt	0x000c0f42
    32f4:			; <UNDEFINED> instruction: 0xf0002100
    32f8:	bcc	803704 <strspn@plt+0x802628>
    32fc:	streq	lr, [r9], -r6, asr #20
    3300:	vpmax.s8	d15, d2, d23
    3304:	andge	pc, r0, lr, lsl #17
    3308:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    330c:	addhi	pc, r4, r0
    3310:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    3314:			; <UNDEFINED> instruction: 0xf88e2269
    3318:	subcs	r2, r2, #1
    331c:	andcs	pc, r2, lr, lsl #17
    3320:	andvc	r2, sl, r0, lsl #4
    3324:	andeq	lr, r5, #84, 20	; 0x54000
    3328:			; <UNDEFINED> instruction: 0xf1a3d04a
    332c:			; <UNDEFINED> instruction: 0xf1c30114
    3330:	blx	905008 <strspn@plt+0x903f2c>
    3334:	blx	17fb40 <strspn@plt+0x17ea64>
    3338:	blcc	d40f5c <strspn@plt+0xd3fe80>
    333c:	blx	95402c <strspn@plt+0x952f50>
    3340:	blx	97ff54 <strspn@plt+0x97ee78>
    3344:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    3348:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    334c:			; <UNDEFINED> instruction: 0xf04f1d50
    3350:			; <UNDEFINED> instruction: 0xf1410300
    3354:	andcs	r0, sl, #0, 2
    3358:	stc2	0, cr15, [r6, #-0]
    335c:	movwcs	r2, #522	; 0x20a
    3360:	strmi	r4, [fp], r2, lsl #13
    3364:	stc2	0, cr15, [r0, #-0]
    3368:	subsle	r4, r8, r3, lsl r3
    336c:	movweq	lr, #47706	; 0xba5a
    3370:			; <UNDEFINED> instruction: 0xf7fdd026
    3374:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
    3378:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    337c:	subsle	r2, r7, r0, lsl #20
    3380:	mulcc	r0, r2, r9
    3384:	bmi	c717b8 <strspn@plt+0xc706dc>
    3388:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    338c:			; <UNDEFINED> instruction: 0x23204d30
    3390:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    3394:	ldrmi	r4, [r9], -r0, lsr #12
    3398:			; <UNDEFINED> instruction: 0xf8cd2201
    339c:	stmib	sp, {r3, r4, pc}^
    33a0:	strls	sl, [r1], -r4, lsl #22
    33a4:			; <UNDEFINED> instruction: 0xf7fd9500
    33a8:	muls	r5, r4, lr
    33ac:	andeq	pc, sl, #-1073741780	; 0xc000002c
    33b0:	svcge	0x0075f47f
    33b4:	movtcs	r9, #11784	; 0x2e08
    33b8:	andcs	pc, r1, lr, lsl #17
    33bc:	andcc	pc, r0, lr, lsl #17
    33c0:			; <UNDEFINED> instruction: 0xac0d4a24
    33c4:	stmib	sp, {r5, r8, r9, sp}^
    33c8:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    33cc:	andls	r4, r0, #32, 12	; 0x2000000
    33d0:	andcs	r4, r1, #26214400	; 0x1900000
    33d4:	mrc	7, 3, APSR_nzcv, cr12, cr13, {7}
    33d8:			; <UNDEFINED> instruction: 0xf7fd4620
    33dc:	bmi	7be96c <strspn@plt+0x7bd890>
    33e0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    33e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33e8:	subsmi	r9, sl, r5, lsl fp
    33ec:	andslt	sp, r7, r6, lsr #2
    33f0:	svchi	0x00f0e8bd
    33f4:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    33f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    33fc:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3400:			; <UNDEFINED> instruction: 0xf0002264
    3404:	stmdbcs	r0, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    3408:	svclt	0x00084682
    340c:	strmi	r2, [fp], sl, lsl #16
    3410:	strcc	fp, [r1], -r8, lsl #30
    3414:	ldrb	sp, [r3, sl, lsr #3]
    3418:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    341c:	ldrbmi	lr, [r0], -r0, lsl #15
    3420:	andcs	r4, sl, #93323264	; 0x5900000
    3424:			; <UNDEFINED> instruction: 0xf0002300
    3428:			; <UNDEFINED> instruction: 0x4682fcbf
    342c:	ldr	r4, [sp, fp, lsl #13]
    3430:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    3434:	bmi	2bd2e0 <strspn@plt+0x2bc204>
    3438:			; <UNDEFINED> instruction: 0xe7a6447a
    343c:	ldc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    3440:	andeq	r1, r1, r6, ror #24
    3444:	andeq	r0, r0, r8, lsr #2
    3448:	andeq	r0, r0, r4, ror #31
    344c:	andeq	r0, r0, r4, lsr #30
    3450:	andeq	r0, r0, r6, lsr #30
    3454:	strdeq	r0, [r0], -sl
    3458:	andeq	r1, r1, lr, asr #21
    345c:	andeq	r0, r0, sl, ror lr
    3460:	andeq	r0, r0, r4, ror lr
    3464:	suble	r2, r5, r0, lsl #16
    3468:	mvnsmi	lr, #737280	; 0xb4000
    346c:			; <UNDEFINED> instruction: 0xf9904698
    3470:	orrlt	r3, r3, #0
    3474:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    3478:	ldrmi	r4, [r7], -r9, lsl #13
    347c:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    3480:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    3484:	svceq	0x0000f1b8
    3488:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    348c:			; <UNDEFINED> instruction: 0x4605bb1c
    3490:	strtmi	r2, [lr], -ip, lsr #22
    3494:	svccs	0x0001f915
    3498:	bllt	b7500 <strspn@plt+0xb6424>
    349c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    34a0:	bne	c77d0c <strspn@plt+0xc76c30>
    34a4:	mcrrne	7, 12, r4, r3, cr0
    34a8:			; <UNDEFINED> instruction: 0xf849d015
    34ac:	strcc	r0, [r1], #-36	; 0xffffffdc
    34b0:	mulcc	r0, r6, r9
    34b4:			; <UNDEFINED> instruction: 0xf995b1bb
    34b8:			; <UNDEFINED> instruction: 0xb1a33000
    34bc:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    34c0:	strtmi	r2, [r8], -ip, lsr #22
    34c4:			; <UNDEFINED> instruction: 0xf915462e
    34c8:	mvnle	r2, r1, lsl #30
    34cc:	svclt	0x00082a00
    34d0:	adcsmi	r4, r0, #48234496	; 0x2e00000
    34d4:			; <UNDEFINED> instruction: 0xf04fd3e5
    34d8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    34dc:	adcmi	r8, r7, #248, 6	; 0xe0000003
    34e0:	ldrmi	sp, [r3], -r4, lsl #18
    34e4:			; <UNDEFINED> instruction: 0x4620e7d4
    34e8:	mvnshi	lr, #12386304	; 0xbd0000
    34ec:	andeq	pc, r1, pc, rrx
    34f0:	mvnshi	lr, #12386304	; 0xbd0000
    34f4:	rscscc	pc, pc, pc, asr #32
    34f8:	svclt	0x00004770
    34fc:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    3500:			; <UNDEFINED> instruction: 0xf990461c
    3504:	blx	fed5750c <strspn@plt+0xfed56430>
    3508:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    350c:	svclt	0x00082c00
    3510:	ldmiblt	r3, {r0, r8, r9, sp}
    3514:	addsmi	r6, r6, #2490368	; 0x260000
    3518:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    351c:	eorvs	fp, r3, r1, lsl pc
    3520:	bl	4f52c <strspn@plt+0x4e450>
    3524:	blne	fe483b44 <strspn@plt+0xfe482a68>
    3528:			; <UNDEFINED> instruction: 0xf7ff9b04
    352c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3530:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    3534:	eorvs	r4, r3, r3, lsl #8
    3538:			; <UNDEFINED> instruction: 0xf04fbd70
    353c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    3540:	rscscc	pc, pc, pc, asr #32
    3544:	svclt	0x00004770
    3548:	mvnsmi	lr, #737280	; 0xb4000
    354c:			; <UNDEFINED> instruction: 0xf381fab1
    3550:	bcs	5ac4 <strspn@plt+0x49e8>
    3554:	movwcs	fp, #7944	; 0x1f08
    3558:	svclt	0x00082800
    355c:	blcs	c168 <strspn@plt+0xb08c>
    3560:			; <UNDEFINED> instruction: 0xf990d13d
    3564:	strmi	r3, [r0], r0
    3568:	pkhbtmi	r4, r9, r6, lsl #12
    356c:	strcs	r4, [r1, -r4, lsl #12]
    3570:			; <UNDEFINED> instruction: 0x4625b31b
    3574:			; <UNDEFINED> instruction: 0xf1042b2c
    3578:	strbmi	r0, [r0], -r1, lsl #8
    357c:	mulcs	r0, r4, r9
    3580:	eorle	r4, r1, r0, lsr #13
    3584:	strtmi	fp, [r5], -r2, ror #19
    3588:	bl	fe954030 <strspn@plt+0xfe952f54>
    358c:	eorle	r0, r2, #0, 2
    3590:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    3594:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    3598:	rsceq	lr, r0, #323584	; 0x4f000
    359c:	vpmax.u8	d15, d3, d7
    35a0:			; <UNDEFINED> instruction: 0xf819db0c
    35a4:	movwmi	r1, #45058	; 0xb002
    35a8:	andcc	pc, r2, r9, lsl #16
    35ac:	mulcc	r0, r5, r9
    35b0:			; <UNDEFINED> instruction: 0xf994b11b
    35b4:	blcs	f5bc <strspn@plt+0xe4e0>
    35b8:	ldrdcs	sp, [r0], -fp
    35bc:	mvnshi	lr, #12386304	; 0xbd0000
    35c0:	ldrmi	r1, [r3], -ip, ror #24
    35c4:	ldrb	r4, [r4, r0, lsl #13]
    35c8:	svclt	0x00082a00
    35cc:	adcmi	r4, r8, #38797312	; 0x2500000
    35d0:	smlatbeq	r0, r5, fp, lr
    35d4:			; <UNDEFINED> instruction: 0xf04fd3dc
    35d8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    35dc:			; <UNDEFINED> instruction: 0xf06f83f8
    35e0:			; <UNDEFINED> instruction: 0xe7eb0015
    35e4:			; <UNDEFINED> instruction: 0xf381fab1
    35e8:	bcs	5b5c <strspn@plt+0x4a80>
    35ec:	movwcs	fp, #7944	; 0x1f08
    35f0:	svclt	0x00082800
    35f4:	bllt	ff0cc200 <strspn@plt+0xff0cb124>
    35f8:	mvnsmi	lr, sp, lsr #18
    35fc:			; <UNDEFINED> instruction: 0xf9904606
    3600:	ldrmi	r3, [r7], -r0
    3604:	strmi	r4, [r4], -r8, lsl #13
    3608:	strtmi	fp, [r5], -fp, ror #3
    360c:			; <UNDEFINED> instruction: 0xf1042b2c
    3610:	ldrtmi	r0, [r0], -r1, lsl #8
    3614:	mulcs	r0, r4, r9
    3618:	andsle	r4, fp, r6, lsr #12
    361c:			; <UNDEFINED> instruction: 0x4625b9b2
    3620:	bl	fe9540c8 <strspn@plt+0xfe952fec>
    3624:	andsle	r0, ip, #0, 2
    3628:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    362c:			; <UNDEFINED> instruction: 0xf8d8db0c
    3630:	tstmi	r8, #0
    3634:	andeq	pc, r0, r8, asr #17
    3638:	mulcc	r0, r5, r9
    363c:			; <UNDEFINED> instruction: 0xf994b11b
    3640:	blcs	f648 <strspn@plt+0xe56c>
    3644:	andcs	sp, r0, r1, ror #3
    3648:	ldrhhi	lr, [r0, #141]!	; 0x8d
    364c:	ldrmi	r1, [r3], -ip, ror #24
    3650:	ldrb	r4, [sl, r6, lsl #12]
    3654:	svclt	0x00082a00
    3658:	adcmi	r4, r8, #38797312	; 0x2500000
    365c:	smlatbeq	r0, r5, fp, lr
    3660:			; <UNDEFINED> instruction: 0xf04fd3e2
    3664:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3668:			; <UNDEFINED> instruction: 0xf06f81f0
    366c:			; <UNDEFINED> instruction: 0x47700015
    3670:	mvnsmi	lr, #737280	; 0xb4000
    3674:	bmi	f54ed0 <strspn@plt+0xf53df4>
    3678:	blmi	f54ef8 <strspn@plt+0xf53e1c>
    367c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    3680:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3684:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3688:			; <UNDEFINED> instruction: 0xf04f9303
    368c:			; <UNDEFINED> instruction: 0xf8cd0300
    3690:	tstlt	r8, #8
    3694:	strmi	r6, [r4], -lr
    3698:	strmi	r6, [r8], lr, lsr #32
    369c:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    36a0:	andls	pc, r0, r0, asr #17
    36a4:			; <UNDEFINED> instruction: 0xf9944607
    36a8:	blcs	e8f6b0 <strspn@plt+0xe8e5d4>
    36ac:	stmdbge	r2, {r1, r5, ip, lr, pc}
    36b0:	strtmi	r2, [r0], -sl, lsl #4
    36b4:			; <UNDEFINED> instruction: 0xf7fd9101
    36b8:			; <UNDEFINED> instruction: 0xf8c8eb92
    36bc:	eorvs	r0, r8, r0
    36c0:	bllt	1a1d7a8 <strspn@plt+0x1a1c6cc>
    36c4:	blcs	2a2d4 <strspn@plt+0x291f8>
    36c8:	adcmi	fp, r3, #24, 30	; 0x60
    36cc:			; <UNDEFINED> instruction: 0xf993d028
    36d0:	stmdbls	r1, {sp}
    36d4:	eorle	r2, r6, sl, lsr sl
    36d8:	eorle	r2, r9, sp, lsr #20
    36dc:	bmi	94b6e4 <strspn@plt+0x94a608>
    36e0:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    36e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    36e8:	subsmi	r9, sl, r3, lsl #22
    36ec:	andlt	sp, r5, fp, lsr r1
    36f0:	mvnshi	lr, #12386304	; 0xbd0000
    36f4:	stmdbge	r2, {r0, sl, ip, sp}
    36f8:	strtmi	r2, [r0], -sl, lsl #4
    36fc:	bl	1bc16f8 <strspn@plt+0x1bc061c>
    3700:	ldmdavs	fp!, {r3, r5, sp, lr}
    3704:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    3708:			; <UNDEFINED> instruction: 0xf990b150
    370c:	blne	f714 <strspn@plt+0xe638>
    3710:			; <UNDEFINED> instruction: 0xf080fab0
    3714:	blcs	5c1c <strspn@plt+0x4b40>
    3718:	andcs	fp, r1, r8, lsl pc
    371c:	sbcsle	r2, sp, r0, lsl #16
    3720:	rscscc	pc, pc, pc, asr #32
    3724:			; <UNDEFINED> instruction: 0xf993e7db
    3728:	stmdblt	sl, {r0, sp}
    372c:	ldrb	r6, [r6, lr, lsr #32]
    3730:	andcs	r1, sl, #92, 24	; 0x5c00
    3734:	eorsvs	r2, fp, r0, lsl #6
    3738:	movwls	r4, #9760	; 0x2620
    373c:	bl	13c1738 <strspn@plt+0x13c065c>
    3740:	ldmdavs	fp!, {r3, r5, sp, lr}
    3744:	mvnle	r2, r0, lsl #22
    3748:	blcs	2a358 <strspn@plt+0x2927c>
    374c:			; <UNDEFINED> instruction: 0xf993d0e8
    3750:	blne	6cb758 <strspn@plt+0x6ca67c>
    3754:			; <UNDEFINED> instruction: 0xf383fab3
    3758:	bcs	5ccc <strspn@plt+0x4bf0>
    375c:	movwcs	fp, #7960	; 0x1f18
    3760:	adcsle	r2, fp, r0, lsl #22
    3764:			; <UNDEFINED> instruction: 0xf7fde7dc
    3768:	svclt	0x0000eba2
    376c:	andeq	r1, r1, r2, lsr r8
    3770:	andeq	r0, r0, r8, lsr #2
    3774:	andeq	r1, r1, lr, asr #15
    3778:	mvnsmi	lr, #737280	; 0xb4000
    377c:	stcmi	14, cr1, [sl], #-12
    3780:	bmi	aaf99c <strspn@plt+0xaae8c0>
    3784:	movwcs	fp, #7960	; 0x1f18
    3788:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    378c:	movwcs	fp, #3848	; 0xf08
    3790:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    3794:			; <UNDEFINED> instruction: 0xf04f9203
    3798:	blcs	3fa0 <strspn@plt+0x2ec4>
    379c:	svcge	0x0001d03f
    37a0:	strmi	sl, [sp], -r2, lsl #28
    37a4:	blx	fed7b7f8 <strspn@plt+0xfed7a71c>
    37a8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    37ac:	svclt	0x00082c00
    37b0:	strbmi	r2, [r1, #769]	; 0x301
    37b4:			; <UNDEFINED> instruction: 0xf043bf18
    37b8:	bllt	8c43c4 <strspn@plt+0x8c32e8>
    37bc:	strtmi	r4, [r9], -sl, asr #12
    37c0:			; <UNDEFINED> instruction: 0xf7fd4620
    37c4:	ldmiblt	r0!, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    37c8:	andeq	lr, r9, r4, lsl #22
    37cc:	ldrtmi	r4, [r9], -r5, asr #8
    37d0:	mrc2	7, 2, pc, cr14, cr14, {7}
    37d4:			; <UNDEFINED> instruction: 0x46044631
    37d8:			; <UNDEFINED> instruction: 0xf7fe4628
    37dc:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    37e0:	bl	6697ec <strspn@plt+0x668710>
    37e4:	strmi	r0, [r5], -r8, lsl #6
    37e8:	blcs	7781c <strspn@plt+0x76740>
    37ec:			; <UNDEFINED> instruction: 0xb11cd1db
    37f0:	mulcc	r0, r4, r9
    37f4:	andle	r2, r4, pc, lsr #22
    37f8:			; <UNDEFINED> instruction: 0xf995b12d
    37fc:	blcs	bcf804 <strspn@plt+0xbce728>
    3800:	ldrdcs	sp, [r1], -r1
    3804:	andcs	lr, r0, r0
    3808:	blmi	216034 <strspn@plt+0x214f58>
    380c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3810:	blls	dd880 <strspn@plt+0xdc7a4>
    3814:	qaddle	r4, sl, r4
    3818:	pop	{r0, r2, ip, sp, pc}
    381c:			; <UNDEFINED> instruction: 0x461883f0
    3820:			; <UNDEFINED> instruction: 0xf7fde7f2
    3824:	svclt	0x0000eb44
    3828:	andeq	r1, r1, r8, lsr #14
    382c:	andeq	r0, r0, r8, lsr #2
    3830:	andeq	r1, r1, r4, lsr #13
    3834:	mvnsmi	lr, #737280	; 0xb4000
    3838:	movweq	lr, #6736	; 0x1a50
    383c:	strmi	sp, [ip], -r5, lsr #32
    3840:			; <UNDEFINED> instruction: 0x46054616
    3844:	cmnlt	r1, #56, 6	; 0xe0000000
    3848:	bl	fe2c1844 <strspn@plt+0xfe2c0768>
    384c:	addsmi	r4, lr, #201326595	; 0xc000003
    3850:	svclt	0x00884607
    3854:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3858:	bl	1b98b0 <strspn@plt+0x1b87d4>
    385c:			; <UNDEFINED> instruction: 0xf1090900
    3860:			; <UNDEFINED> instruction: 0xf7fd0001
    3864:	strmi	lr, [r0], r8, asr #22
    3868:	strtmi	fp, [r9], -r0, ror #2
    386c:			; <UNDEFINED> instruction: 0xf7fd463a
    3870:	bl	23e450 <strspn@plt+0x23d374>
    3874:	ldrtmi	r0, [r2], -r7
    3878:			; <UNDEFINED> instruction: 0xf7fd4621
    387c:	movwcs	lr, #2800	; 0xaf0
    3880:	andcc	pc, r9, r8, lsl #16
    3884:	pop	{r6, r9, sl, lr}
    3888:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    388c:	mvnsmi	lr, #12386304	; 0xbd0000
    3890:			; <UNDEFINED> instruction: 0xf7fd4478
    3894:	strtmi	fp, [r0], -r3, lsl #22
    3898:	pop	{r0, r4, r9, sl, lr}
    389c:			; <UNDEFINED> instruction: 0xf7fd43f8
    38a0:	pop	{r0, r2, r3, r6, r7, r9, fp, ip, sp, pc}
    38a4:			; <UNDEFINED> instruction: 0xf7fd43f8
    38a8:	svclt	0x0000baf9
    38ac:	andeq	r0, r0, r0, asr r7
    38b0:			; <UNDEFINED> instruction: 0x460ab538
    38b4:	strmi	r4, [ip], -r5, lsl #12
    38b8:			; <UNDEFINED> instruction: 0x4608b119
    38bc:	bl	14418b8 <strspn@plt+0x14407dc>
    38c0:	strtmi	r4, [r1], -r2, lsl #12
    38c4:	pop	{r3, r5, r9, sl, lr}
    38c8:			; <UNDEFINED> instruction: 0xf7ff4038
    38cc:	svclt	0x0000bfb3
    38d0:	tstcs	r1, lr, lsl #8
    38d4:	addlt	fp, r5, r0, lsl r5
    38d8:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    38dc:			; <UNDEFINED> instruction: 0xf8dfab07
    38e0:	strmi	ip, [r4], -r0, rrx
    38e4:			; <UNDEFINED> instruction: 0xf85344fe
    38e8:	stmdage	r2, {r2, r8, r9, fp, sp}
    38ec:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    38f0:	ldrdgt	pc, [r0], -ip
    38f4:	andgt	pc, ip, sp, asr #17
    38f8:	stceq	0, cr15, [r0], {79}	; 0x4f
    38fc:			; <UNDEFINED> instruction: 0xf7fd9301
    3900:			; <UNDEFINED> instruction: 0x1e02eb50
    3904:	strcs	fp, [r0], #-4024	; 0xfffff048
    3908:	strtmi	sp, [r0], -r7, lsl #22
    390c:			; <UNDEFINED> instruction: 0xf7ff9902
    3910:			; <UNDEFINED> instruction: 0x4604ff91
    3914:			; <UNDEFINED> instruction: 0xf7fd9802
    3918:	bmi	2be320 <strspn@plt+0x2bd244>
    391c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3920:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3924:	subsmi	r9, sl, r3, lsl #22
    3928:	strtmi	sp, [r0], -r5, lsl #2
    392c:	pop	{r0, r2, ip, sp, pc}
    3930:	andlt	r4, r3, r0, lsl r0
    3934:			; <UNDEFINED> instruction: 0xf7fd4770
    3938:	svclt	0x0000eaba
    393c:	andeq	r1, r1, ip, asr #11
    3940:	andeq	r0, r0, r8, lsr #2
    3944:	muleq	r1, r2, r5
    3948:	mvnsmi	lr, #737280	; 0xb4000
    394c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3950:	bmi	d553bc <strspn@plt+0xd542e0>
    3954:	blmi	d6fb68 <strspn@plt+0xd6ea8c>
    3958:			; <UNDEFINED> instruction: 0xf996447a
    395c:	ldmpl	r3, {lr}^
    3960:	movwls	r6, #6171	; 0x181b
    3964:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3968:	eorsle	r2, r4, r0, lsl #24
    396c:	strmi	r4, [r8], r5, lsl #12
    3970:			; <UNDEFINED> instruction: 0x46394630
    3974:	bl	fecc1970 <strspn@plt+0xfecc0894>
    3978:			; <UNDEFINED> instruction: 0x56361834
    397c:	suble	r2, ip, r0, lsl #28
    3980:	svceq	0x0000f1b9
    3984:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3988:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    398c:	b	ffbc1988 <strspn@plt+0xffbc08ac>
    3990:	eorsle	r2, r5, r0, lsl #16
    3994:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3998:	movwcs	r4, #1641	; 0x669
    399c:	andvs	pc, r0, sp, lsl #17
    39a0:			; <UNDEFINED> instruction: 0xf88d4648
    39a4:			; <UNDEFINED> instruction: 0xf7fe3001
    39a8:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    39ac:	andeq	pc, r0, r8, asr #17
    39b0:	mulcc	r1, r3, r9
    39b4:	svclt	0x00181af6
    39b8:	blcs	d1c4 <strspn@plt+0xc0e8>
    39bc:	strcs	fp, [r1], -r8, lsl #30
    39c0:	andcc	fp, r2, lr, asr fp
    39c4:	strtpl	r1, [r1], -r6, lsr #16
    39c8:			; <UNDEFINED> instruction: 0x4638b119
    39cc:	b	ff3c19c8 <strspn@plt+0xff3c08ec>
    39d0:			; <UNDEFINED> instruction: 0x464cb318
    39d4:	bmi	5dba94 <strspn@plt+0x5da9b8>
    39d8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    39dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    39e0:	subsmi	r9, sl, r1, lsl #22
    39e4:			; <UNDEFINED> instruction: 0x4620d11e
    39e8:	pop	{r0, r1, ip, sp, pc}
    39ec:			; <UNDEFINED> instruction: 0x463983f0
    39f0:			; <UNDEFINED> instruction: 0xf7fd4620
    39f4:			; <UNDEFINED> instruction: 0xf8c8ea00
    39f8:	strtmi	r0, [r0], #-0
    39fc:	strb	r6, [sl, r8, lsr #32]!
    3a00:			; <UNDEFINED> instruction: 0x46204639
    3a04:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3a08:	andeq	pc, r0, r8, asr #17
    3a0c:	strtpl	r1, [r1], -r6, lsr #16
    3a10:			; <UNDEFINED> instruction: 0x4638b131
    3a14:	b	feac1a10 <strspn@plt+0xfeac0934>
    3a18:	eorvs	fp, ip, r0, lsl r9
    3a1c:	ldrb	r2, [sl, r0, lsl #8]
    3a20:	ldrb	r6, [r8, lr, lsr #32]
    3a24:	b	10c1a20 <strspn@plt+0x10c0944>
    3a28:	andeq	r1, r1, r8, asr r5
    3a2c:	andeq	r0, r0, r8, lsr #2
    3a30:	andeq	r0, r0, r2, asr #18
    3a34:	ldrdeq	r1, [r1], -r6
    3a38:			; <UNDEFINED> instruction: 0x4604b510
    3a3c:	stmdacs	sl, {r0, sp, lr, pc}
    3a40:	strtmi	sp, [r0], -r6
    3a44:	b	feec1a40 <strspn@plt+0xfeec0964>
    3a48:	mvnsle	r1, r3, asr #24
    3a4c:	ldclt	0, cr2, [r0, #-4]
    3a50:	ldclt	0, cr2, [r0, #-0]
    3a54:	andeq	r0, r0, r0
    3a58:			; <UNDEFINED> instruction: 0xf0002900
    3a5c:	b	fe023f5c <strspn@plt+0xfe022e80>
    3a60:	svclt	0x00480c01
    3a64:	cdpne	2, 4, cr4, cr10, cr9, {2}
    3a68:	tsthi	pc, r0	; <UNPREDICTABLE>
    3a6c:	svclt	0x00480003
    3a70:	addmi	r4, fp, #805306372	; 0x30000004
    3a74:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    3a78:			; <UNDEFINED> instruction: 0xf0004211
    3a7c:	blx	fece3f10 <strspn@plt+0xfece2e34>
    3a80:	blx	fec80494 <strspn@plt+0xfec7f3b8>
    3a84:	bl	fe83fc90 <strspn@plt+0xfe83ebb4>
    3a88:			; <UNDEFINED> instruction: 0xf1c20202
    3a8c:	andge	r0, r4, pc, lsl r2
    3a90:	andne	lr, r2, #0, 22
    3a94:	andeq	pc, r0, pc, asr #32
    3a98:	svclt	0x00004697
    3a9c:	andhi	pc, r0, pc, lsr #7
    3aa0:	svcvc	0x00c1ebb3
    3aa4:	bl	10336ac <strspn@plt+0x10325d0>
    3aa8:	svclt	0x00280000
    3aac:	bicvc	lr, r1, #166912	; 0x28c00
    3ab0:	svcvc	0x0081ebb3
    3ab4:	bl	10336bc <strspn@plt+0x10325e0>
    3ab8:	svclt	0x00280000
    3abc:	orrvc	lr, r1, #166912	; 0x28c00
    3ac0:	svcvc	0x0041ebb3
    3ac4:	bl	10336cc <strspn@plt+0x10325f0>
    3ac8:	svclt	0x00280000
    3acc:	movtvc	lr, #7075	; 0x1ba3
    3ad0:	svcvc	0x0001ebb3
    3ad4:	bl	10336dc <strspn@plt+0x1032600>
    3ad8:	svclt	0x00280000
    3adc:	movwvc	lr, #7075	; 0x1ba3
    3ae0:	svcvs	0x00c1ebb3
    3ae4:	bl	10336ec <strspn@plt+0x1032610>
    3ae8:	svclt	0x00280000
    3aec:	bicvs	lr, r1, #166912	; 0x28c00
    3af0:	svcvs	0x0081ebb3
    3af4:	bl	10336fc <strspn@plt+0x1032620>
    3af8:	svclt	0x00280000
    3afc:	orrvs	lr, r1, #166912	; 0x28c00
    3b00:	svcvs	0x0041ebb3
    3b04:	bl	103370c <strspn@plt+0x1032630>
    3b08:	svclt	0x00280000
    3b0c:	movtvs	lr, #7075	; 0x1ba3
    3b10:	svcvs	0x0001ebb3
    3b14:	bl	103371c <strspn@plt+0x1032640>
    3b18:	svclt	0x00280000
    3b1c:	movwvs	lr, #7075	; 0x1ba3
    3b20:	svcpl	0x00c1ebb3
    3b24:	bl	103372c <strspn@plt+0x1032650>
    3b28:	svclt	0x00280000
    3b2c:	bicpl	lr, r1, #166912	; 0x28c00
    3b30:	svcpl	0x0081ebb3
    3b34:	bl	103373c <strspn@plt+0x1032660>
    3b38:	svclt	0x00280000
    3b3c:	orrpl	lr, r1, #166912	; 0x28c00
    3b40:	svcpl	0x0041ebb3
    3b44:	bl	103374c <strspn@plt+0x1032670>
    3b48:	svclt	0x00280000
    3b4c:	movtpl	lr, #7075	; 0x1ba3
    3b50:	svcpl	0x0001ebb3
    3b54:	bl	103375c <strspn@plt+0x1032680>
    3b58:	svclt	0x00280000
    3b5c:	movwpl	lr, #7075	; 0x1ba3
    3b60:	svcmi	0x00c1ebb3
    3b64:	bl	103376c <strspn@plt+0x1032690>
    3b68:	svclt	0x00280000
    3b6c:	bicmi	lr, r1, #166912	; 0x28c00
    3b70:	svcmi	0x0081ebb3
    3b74:	bl	103377c <strspn@plt+0x10326a0>
    3b78:	svclt	0x00280000
    3b7c:	orrmi	lr, r1, #166912	; 0x28c00
    3b80:	svcmi	0x0041ebb3
    3b84:	bl	103378c <strspn@plt+0x10326b0>
    3b88:	svclt	0x00280000
    3b8c:	movtmi	lr, #7075	; 0x1ba3
    3b90:	svcmi	0x0001ebb3
    3b94:	bl	103379c <strspn@plt+0x10326c0>
    3b98:	svclt	0x00280000
    3b9c:	movwmi	lr, #7075	; 0x1ba3
    3ba0:	svccc	0x00c1ebb3
    3ba4:	bl	10337ac <strspn@plt+0x10326d0>
    3ba8:	svclt	0x00280000
    3bac:	biccc	lr, r1, #166912	; 0x28c00
    3bb0:	svccc	0x0081ebb3
    3bb4:	bl	10337bc <strspn@plt+0x10326e0>
    3bb8:	svclt	0x00280000
    3bbc:	orrcc	lr, r1, #166912	; 0x28c00
    3bc0:	svccc	0x0041ebb3
    3bc4:	bl	10337cc <strspn@plt+0x10326f0>
    3bc8:	svclt	0x00280000
    3bcc:	movtcc	lr, #7075	; 0x1ba3
    3bd0:	svccc	0x0001ebb3
    3bd4:	bl	10337dc <strspn@plt+0x1032700>
    3bd8:	svclt	0x00280000
    3bdc:	movwcc	lr, #7075	; 0x1ba3
    3be0:	svccs	0x00c1ebb3
    3be4:	bl	10337ec <strspn@plt+0x1032710>
    3be8:	svclt	0x00280000
    3bec:	biccs	lr, r1, #166912	; 0x28c00
    3bf0:	svccs	0x0081ebb3
    3bf4:	bl	10337fc <strspn@plt+0x1032720>
    3bf8:	svclt	0x00280000
    3bfc:	orrcs	lr, r1, #166912	; 0x28c00
    3c00:	svccs	0x0041ebb3
    3c04:	bl	103380c <strspn@plt+0x1032730>
    3c08:	svclt	0x00280000
    3c0c:	movtcs	lr, #7075	; 0x1ba3
    3c10:	svccs	0x0001ebb3
    3c14:	bl	103381c <strspn@plt+0x1032740>
    3c18:	svclt	0x00280000
    3c1c:	movwcs	lr, #7075	; 0x1ba3
    3c20:	svcne	0x00c1ebb3
    3c24:	bl	103382c <strspn@plt+0x1032750>
    3c28:	svclt	0x00280000
    3c2c:	bicne	lr, r1, #166912	; 0x28c00
    3c30:	svcne	0x0081ebb3
    3c34:	bl	103383c <strspn@plt+0x1032760>
    3c38:	svclt	0x00280000
    3c3c:	orrne	lr, r1, #166912	; 0x28c00
    3c40:	svcne	0x0041ebb3
    3c44:	bl	103384c <strspn@plt+0x1032770>
    3c48:	svclt	0x00280000
    3c4c:	movtne	lr, #7075	; 0x1ba3
    3c50:	svcne	0x0001ebb3
    3c54:	bl	103385c <strspn@plt+0x1032780>
    3c58:	svclt	0x00280000
    3c5c:	movwne	lr, #7075	; 0x1ba3
    3c60:	svceq	0x00c1ebb3
    3c64:	bl	103386c <strspn@plt+0x1032790>
    3c68:	svclt	0x00280000
    3c6c:	biceq	lr, r1, #166912	; 0x28c00
    3c70:	svceq	0x0081ebb3
    3c74:	bl	103387c <strspn@plt+0x10327a0>
    3c78:	svclt	0x00280000
    3c7c:	orreq	lr, r1, #166912	; 0x28c00
    3c80:	svceq	0x0041ebb3
    3c84:	bl	103388c <strspn@plt+0x10327b0>
    3c88:	svclt	0x00280000
    3c8c:	movteq	lr, #7075	; 0x1ba3
    3c90:	svceq	0x0001ebb3
    3c94:	bl	103389c <strspn@plt+0x10327c0>
    3c98:	svclt	0x00280000
    3c9c:	movweq	lr, #7075	; 0x1ba3
    3ca0:	svceq	0x0000f1bc
    3ca4:	submi	fp, r0, #72, 30	; 0x120
    3ca8:	b	fe715a70 <strspn@plt+0xfe714994>
    3cac:	svclt	0x00480f00
    3cb0:	ldrbmi	r4, [r0, -r0, asr #4]!
    3cb4:	andcs	fp, r0, r8, lsr pc
    3cb8:	b	13f38d0 <strspn@plt+0x13f27f4>
    3cbc:			; <UNDEFINED> instruction: 0xf04070ec
    3cc0:	ldrbmi	r0, [r0, -r1]!
    3cc4:			; <UNDEFINED> instruction: 0xf281fab1
    3cc8:	andseq	pc, pc, #-2147483600	; 0x80000030
    3ccc:	svceq	0x0000f1bc
    3cd0:			; <UNDEFINED> instruction: 0xf002fa23
    3cd4:	submi	fp, r0, #72, 30	; 0x120
    3cd8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    3cdc:			; <UNDEFINED> instruction: 0xf06fbfc8
    3ce0:	svclt	0x00b84000
    3ce4:	andmi	pc, r0, pc, asr #32
    3ce8:	ldmdalt	r6!, {ip, sp, lr, pc}^
    3cec:	rscsle	r2, r4, r0, lsl #18
    3cf0:	andmi	lr, r3, sp, lsr #18
    3cf4:	mrc2	7, 5, pc, cr3, cr15, {7}
    3cf8:			; <UNDEFINED> instruction: 0x4006e8bd
    3cfc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3d00:	smlatbeq	r3, r1, fp, lr
    3d04:	svclt	0x00004770
    3d08:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3d0c:	svclt	0x00be2900
    3d10:			; <UNDEFINED> instruction: 0xf04f2000
    3d14:	and	r4, r6, r0, lsl #2
    3d18:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3d1c:			; <UNDEFINED> instruction: 0xf06fbf1c
    3d20:			; <UNDEFINED> instruction: 0xf04f4100
    3d24:			; <UNDEFINED> instruction: 0xf00030ff
    3d28:			; <UNDEFINED> instruction: 0xf1adb857
    3d2c:	stmdb	sp!, {r3, sl, fp}^
    3d30:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3d34:	blcs	3a960 <strspn@plt+0x39884>
    3d38:			; <UNDEFINED> instruction: 0xf000db1a
    3d3c:			; <UNDEFINED> instruction: 0xf8ddf853
    3d40:	ldmib	sp, {r2, sp, lr, pc}^
    3d44:	andlt	r2, r4, r2, lsl #6
    3d48:	submi	r4, r0, #112, 14	; 0x1c00000
    3d4c:	cmpeq	r1, r1, ror #22
    3d50:	blle	6ce958 <strspn@plt+0x6cd87c>
    3d54:			; <UNDEFINED> instruction: 0xf846f000
    3d58:	ldrd	pc, [r4], -sp
    3d5c:	movwcs	lr, #10717	; 0x29dd
    3d60:	submi	fp, r0, #4
    3d64:	cmpeq	r1, r1, ror #22
    3d68:	bl	18d46b8 <strspn@plt+0x18d35dc>
    3d6c:	ldrbmi	r0, [r0, -r3, asr #6]!
    3d70:	bl	18d46c0 <strspn@plt+0x18d35e4>
    3d74:			; <UNDEFINED> instruction: 0xf0000343
    3d78:			; <UNDEFINED> instruction: 0xf8ddf835
    3d7c:	ldmib	sp, {r2, sp, lr, pc}^
    3d80:	andlt	r2, r4, r2, lsl #6
    3d84:	bl	185468c <strspn@plt+0x18535b0>
    3d88:	ldrbmi	r0, [r0, -r1, asr #2]!
    3d8c:	bl	18d46dc <strspn@plt+0x18d3600>
    3d90:			; <UNDEFINED> instruction: 0xf0000343
    3d94:			; <UNDEFINED> instruction: 0xf8ddf827
    3d98:	ldmib	sp, {r2, sp, lr, pc}^
    3d9c:	andlt	r2, r4, r2, lsl #6
    3da0:	bl	18d46f0 <strspn@plt+0x18d3614>
    3da4:	ldrbmi	r0, [r0, -r3, asr #6]!
    3da8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3dac:	svclt	0x00082900
    3db0:	svclt	0x001c2800
    3db4:	mvnscc	pc, pc, asr #32
    3db8:	rscscc	pc, pc, pc, asr #32
    3dbc:	stmdalt	ip, {ip, sp, lr, pc}
    3dc0:	stfeqd	f7, [r8], {173}	; 0xad
    3dc4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3dc8:			; <UNDEFINED> instruction: 0xf80cf000
    3dcc:	ldrd	pc, [r4], -sp
    3dd0:	movwcs	lr, #10717	; 0x29dd
    3dd4:	ldrbmi	fp, [r0, -r4]!
    3dd8:			; <UNDEFINED> instruction: 0xf04fb502
    3ddc:			; <UNDEFINED> instruction: 0xf7fc0008
    3de0:	stclt	15, cr14, [r2, #-944]	; 0xfffffc50
    3de4:	svclt	0x00084299
    3de8:	push	{r4, r7, r9, lr}
    3dec:			; <UNDEFINED> instruction: 0x46044ff0
    3df0:	andcs	fp, r0, r8, lsr pc
    3df4:			; <UNDEFINED> instruction: 0xf8dd460d
    3df8:	svclt	0x0038c024
    3dfc:	cmnle	fp, #1048576	; 0x100000
    3e00:			; <UNDEFINED> instruction: 0x46994690
    3e04:			; <UNDEFINED> instruction: 0xf283fab3
    3e08:	rsbsle	r2, r0, r0, lsl #22
    3e0c:			; <UNDEFINED> instruction: 0xf385fab5
    3e10:	rsble	r2, r8, r0, lsl #26
    3e14:			; <UNDEFINED> instruction: 0xf1a21ad2
    3e18:	blx	2476a0 <strspn@plt+0x2465c4>
    3e1c:	blx	242a2c <strspn@plt+0x241950>
    3e20:			; <UNDEFINED> instruction: 0xf1c2f30e
    3e24:	b	12c5aac <strspn@plt+0x12c49d0>
    3e28:	blx	a06a3c <strspn@plt+0xa05960>
    3e2c:	b	1300a50 <strspn@plt+0x12ff974>
    3e30:	blx	206a44 <strspn@plt+0x205968>
    3e34:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    3e38:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3e3c:	andcs	fp, r0, ip, lsr pc
    3e40:	movwle	r4, #42497	; 0xa601
    3e44:	bl	fed0be50 <strspn@plt+0xfed0ad74>
    3e48:	blx	4e78 <strspn@plt+0x3d9c>
    3e4c:	blx	84028c <strspn@plt+0x83f1b0>
    3e50:	bl	1980a74 <strspn@plt+0x197f998>
    3e54:	tstmi	r9, #46137344	; 0x2c00000
    3e58:	bcs	140a0 <strspn@plt+0x12fc4>
    3e5c:	b	13f7f54 <strspn@plt+0x13f6e78>
    3e60:	b	13c5fd0 <strspn@plt+0x13c4ef4>
    3e64:	b	12063d8 <strspn@plt+0x12052fc>
    3e68:	ldrmi	r7, [r6], -fp, asr #17
    3e6c:	bl	fed3bea0 <strspn@plt+0xfed3adc4>
    3e70:	bl	1944a98 <strspn@plt+0x19439bc>
    3e74:	ldmne	fp, {r0, r3, r9, fp}^
    3e78:	beq	2beba8 <strspn@plt+0x2bdacc>
    3e7c:			; <UNDEFINED> instruction: 0xf14a1c5c
    3e80:	cfsh32cc	mvfx0, mvfx1, #0
    3e84:	strbmi	sp, [sp, #-7]
    3e88:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3e8c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    3e90:	adfccsz	f4, f1, #5.0
    3e94:	blx	178678 <strspn@plt+0x17759c>
    3e98:	blx	941abc <strspn@plt+0x9409e0>
    3e9c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    3ea0:	vseleq.f32	s30, s28, s11
    3ea4:	blx	94a2ac <strspn@plt+0x9491d0>
    3ea8:	b	1101eb8 <strspn@plt+0x1100ddc>
    3eac:			; <UNDEFINED> instruction: 0xf1a2040e
    3eb0:			; <UNDEFINED> instruction: 0xf1c20720
    3eb4:	blx	20573c <strspn@plt+0x204660>
    3eb8:	blx	140ac8 <strspn@plt+0x13f9ec>
    3ebc:	blx	141ae0 <strspn@plt+0x140a04>
    3ec0:	b	11006d0 <strspn@plt+0x10ff5f4>
    3ec4:	blx	904ae8 <strspn@plt+0x903a0c>
    3ec8:	bl	11816e8 <strspn@plt+0x118060c>
    3ecc:	teqmi	r3, #1073741824	; 0x40000000
    3ed0:	strbmi	r1, [r5], -r0, lsl #21
    3ed4:	tsteq	r3, r1, ror #22
    3ed8:	svceq	0x0000f1bc
    3edc:	stmib	ip, {r0, ip, lr, pc}^
    3ee0:	pop	{r8, sl, lr}
    3ee4:	blx	fed27eac <strspn@plt+0xfed26dd0>
    3ee8:	msrcc	CPSR_, #132, 6	; 0x10000002
    3eec:	blx	fee3dd3c <strspn@plt+0xfee3cc60>
    3ef0:	blx	fed80918 <strspn@plt+0xfed7f83c>
    3ef4:	eorcc	pc, r0, #335544322	; 0x14000002
    3ef8:	orrle	r2, fp, r0, lsl #26
    3efc:	svclt	0x0000e7f3
    3f00:	mvnsmi	lr, #737280	; 0xb4000
    3f04:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3f08:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3f0c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3f10:	svc	0x0042f7fc
    3f14:	blne	1d95110 <strspn@plt+0x1d94034>
    3f18:	strhle	r1, [sl], -r6
    3f1c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3f20:	svccc	0x0004f855
    3f24:	strbmi	r3, [sl], -r1, lsl #8
    3f28:	ldrtmi	r4, [r8], -r1, asr #12
    3f2c:	adcmi	r4, r6, #152, 14	; 0x2600000
    3f30:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3f34:	svclt	0x000083f8
    3f38:	andeq	r0, r1, lr, lsr lr
    3f3c:	andeq	r0, r1, r4, lsr lr
    3f40:	svclt	0x00004770
    3f44:	tstcs	r0, r2, lsl #22
    3f48:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3f4c:	stmdalt	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f50:	strheq	r1, [r1], -r8

Disassembly of section .fini:

00003f54 <.fini>:
    3f54:	push	{r3, lr}
    3f58:	pop	{r3, pc}
