#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug  2 14:12:58 2019
# Process ID: 15217
# Current directory: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj
# Command line: vivado -source vivado_project.tcl
# Log file: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/vivado.log
# Journal file: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/vivado.jou
#-----------------------------------------------------------
start_gui
source vivado_project.tcl
# create_project project project_X -part xcu250-figd2104-2L-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/applications/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 6609.117 ; gain = 160.047 ; free physical = 42131 ; free virtual = 92969
# add_files ../ila_axi_MM_rtl/ila_axi_MM_rtl.xci
# add_files ../ila_ctrl_logic/ila_ctrl_logic.xci
# add_files ../krnl_wr_axi_lite_cmd_fifo_ctrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./create_bram_sys.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2019.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xcu250-figd2104-2L-e
#    set_property BOARD_PART xilinx.com:au250:part0:1.0 [current_project]
# }
# variable design_name
# set design_name bram_sys
# set run_remote_bd_flow 1
# if { $run_remote_bd_flow == 1 } {
#   # Set the reference directory for source file relative paths (by default 
#   # the value is script directory path)
#   set origin_dir ../bd
# 
#   # Use origin directory path location variable, if specified in the tcl shell
#   if { [info exists ::origin_dir_loc] } {
#      set origin_dir $::origin_dir_loc
#   }
# 
#   set str_bd_folder [file normalize ${origin_dir}]
#   set str_bd_filepath ${str_bd_folder}/${design_name}/${design_name}.bd
# 
#   # Check if remote design exists on disk
#   if { [file exists $str_bd_filepath ] == 1 } {
#      catch {common::send_msg_id "BD_TCL-110" "ERROR" "The remote BD file path <$str_bd_filepath> already exists!"}
#      common::send_msg_id "BD_TCL-008" "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0>."
#      common::send_msg_id "BD_TCL-009" "INFO" "Also make sure there is no design <$design_name> existing in your current project."
# 
#      return 1
#   }
# 
#   # Check if design exists in memory
#   set list_existing_designs [get_bd_designs -quiet $design_name]
#   if { $list_existing_designs ne "" } {
#      catch {common::send_msg_id "BD_TCL-111" "ERROR" "The design <$design_name> already exists in this project! Will not create the remote BD <$design_name> at the folder <$str_bd_folder>."}
# 
#      common::send_msg_id "BD_TCL-010" "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>."
# 
#      return 1
#   }
# 
#   # Check if design exists on disk within project
#   set list_existing_designs [get_files -quiet */${design_name}.bd]
#   if { $list_existing_designs ne "" } {
#      catch {common::send_msg_id "BD_TCL-112" "ERROR" "The design <$design_name> already exists in this project at location:
#     $list_existing_designs"}
#      catch {common::send_msg_id "BD_TCL-113" "ERROR" "Will not create the remote BD <$design_name> at the folder <$str_bd_folder>."}
# 
#      common::send_msg_id "BD_TCL-011" "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>."
# 
#      return 1
#   }
# 
#   # Now can create the remote BD
#   # NOTE - usage of <-dir> will create <$str_bd_folder/$design_name/$design_name.bd>
#   create_bd_design -dir $str_bd_folder $design_name
# } else {
# 
#   # Create regular design
#   if { [catch {create_bd_design $design_name} errmsg] } {
#      common::send_msg_id "BD_TCL-012" "INFO" "Please set a different value to variable <design_name>."
# 
#      return 1
#   }
# }
Wrote  : </home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/bram_sys.bd> 
# current_bd_design $design_name
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:ip:axi_bram_ctrl:4.1\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:ip:axi_gpio:2.0\
# xilinx.com:ip:fifo_generator:13.2\
# xilinx.com:ip:system_ila:1.1\
# "
# 
#    set list_ips_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_bram_ctrl:4.1 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:fifo_generator:13.2 xilinx.com:ip:system_ila:1.1  .
# set bCheckModules 1
# if { $bCheckModules == 1 } {
#    set list_check_mods "\ 
# krnl_wr_axi_lite_cmd_fifo_ctrl\
# "
# 
#    set list_mods_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
# 
#    foreach mod_vlnv $list_check_mods {
#       if { [can_resolve_reference $mod_vlnv] == 0 } {
#          lappend list_mods_missing $mod_vlnv
#       }
#    }
# 
#    if { $list_mods_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
#       common::send_msg_id "BD_TCL-008" "INFO" "Please add source files for the missing module(s) above."
#       set bCheckIPsPassed 0
#    }
# }
INFO: [BD_TCL-6] Checking if the following modules exist in the project's sources:  
krnl_wr_axi_lite_cmd_fifo_ctrl  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set M_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI ]
#   set_property -dict [ list \
#    CONFIG.ADDR_WIDTH {32} \
#    CONFIG.DATA_WIDTH {32} \
#    CONFIG.NUM_READ_OUTSTANDING {2} \
#    CONFIG.NUM_WRITE_OUTSTANDING {256} \
#    CONFIG.PROTOCOL {AXI4LITE} \
#    ] $M_AXI
# 
#   set S_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI ]
#   set_property -dict [ list \
#    CONFIG.ADDR_WIDTH {32} \
#    CONFIG.ARUSER_WIDTH {0} \
#    CONFIG.AWUSER_WIDTH {0} \
#    CONFIG.BUSER_WIDTH {0} \
#    CONFIG.DATA_WIDTH {32} \
#    CONFIG.HAS_BRESP {1} \
#    CONFIG.HAS_BURST {1} \
#    CONFIG.HAS_CACHE {1} \
#    CONFIG.HAS_LOCK {1} \
#    CONFIG.HAS_PROT {1} \
#    CONFIG.HAS_QOS {0} \
#    CONFIG.HAS_REGION {0} \
#    CONFIG.HAS_RRESP {1} \
#    CONFIG.HAS_WSTRB {1} \
#    CONFIG.ID_WIDTH {0} \
#    CONFIG.MAX_BURST_LENGTH {1} \
#    CONFIG.NUM_READ_OUTSTANDING {2} \
#    CONFIG.NUM_READ_THREADS {1} \
#    CONFIG.NUM_WRITE_OUTSTANDING {256} \
#    CONFIG.NUM_WRITE_THREADS {1} \
#    CONFIG.PROTOCOL {AXI4LITE} \
#    CONFIG.READ_WRITE_MODE {READ_WRITE} \
#    CONFIG.RUSER_BITS_PER_BYTE {0} \
#    CONFIG.RUSER_WIDTH {0} \
#    CONFIG.SUPPORTS_NARROW_BURST {0} \
#    CONFIG.WUSER_BITS_PER_BYTE {0} \
#    CONFIG.WUSER_WIDTH {0} \
#    ] $S_AXI
# 
# 
#   # Create ports
#   set s_axi_aclk [ create_bd_port -dir I -type clk s_axi_aclk ]
#   set_property -dict [ list \
#    CONFIG.ASSOCIATED_BUSIF {S_AXI:M_AXI} \
#  ] $s_axi_aclk
#   set s_axi_aresetn [ create_bd_port -dir I -type rst s_axi_aresetn ]
#   set srai_side_band_ctrl [ create_bd_port -dir O -from 31 -to 0 srai_side_band_ctrl ]
# 
#   # Create instance: axi_bram_ctrl_0, and set properties
#   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
#   set_property -dict [ list \
#    CONFIG.ECC_TYPE {0} \
#    CONFIG.PROTOCOL {AXI4LITE} \
#  ] $axi_bram_ctrl_0
# 
#   # Create instance: axi_bram_ctrl_0_bram, and set properties
#   set axi_bram_ctrl_0_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram_ctrl_0_bram ]
#   set_property -dict [ list \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Use_RSTB_Pin {true} \
#  ] $axi_bram_ctrl_0_bram
# 
#   # Create instance: axi_gpio_0, and set properties
#   set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
#   set_property -dict [ list \
#    CONFIG.C_ALL_INPUTS_2 {1} \
#    CONFIG.C_ALL_OUTPUTS {1} \
#    CONFIG.C_GPIO_WIDTH {32} \
#    CONFIG.C_IS_DUAL {1} \
#  ] $axi_gpio_0
# 
#   # Create instance: axi_gpio_1, and set properties
#   set axi_gpio_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1 ]
#   set_property -dict [ list \
#    CONFIG.C_ALL_INPUTS {1} \
#    CONFIG.C_ALL_INPUTS_2 {1} \
#    CONFIG.C_ALL_OUTPUTS {0} \
#    CONFIG.C_GPIO2_WIDTH {11} \
#    CONFIG.C_GPIO_WIDTH {11} \
#    CONFIG.C_IS_DUAL {1} \
#  ] $axi_gpio_1
# 
#   # Create instance: axi_interconnect_0, and set properties
#   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
#   set_property -dict [ list \
#    CONFIG.M00_HAS_DATA_FIFO {0} \
#    CONFIG.M00_HAS_REGSLICE {4} \
#    CONFIG.NUM_MI {4} \
#  ] $axi_interconnect_0
# 
#   # Create instance: fifo_generator_0, and set properties
#   set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0 ]
#   set_property -dict [ list \
#    CONFIG.DATA_WIDTH {32} \
#    CONFIG.Empty_Threshold_Assert_Value_rach {1022} \
#    CONFIG.Empty_Threshold_Assert_Value_wach {1022} \
#    CONFIG.Empty_Threshold_Assert_Value_wrch {1022} \
#    CONFIG.Enable_Data_Counts_rach {false} \
#    CONFIG.Enable_Data_Counts_wach {true} \
#    CONFIG.Enable_Data_Counts_wdch {true} \
#    CONFIG.Enable_Data_Counts_wrch {false} \
#    CONFIG.FIFO_Implementation_axis {Common_Clock_Builtin_FIFO} \
#    CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} \
#    CONFIG.FIFO_Implementation_rdch {Common_Clock_Builtin_FIFO} \
#    CONFIG.FIFO_Implementation_wach {Common_Clock_Block_RAM} \
#    CONFIG.FIFO_Implementation_wdch {Common_Clock_Block_RAM} \
#    CONFIG.FIFO_Implementation_wrch {Common_Clock_Block_RAM} \
#    CONFIG.Full_Threshold_Assert_Value_rach {1023} \
#    CONFIG.Full_Threshold_Assert_Value_wach {1023} \
#    CONFIG.Full_Threshold_Assert_Value_wrch {1023} \
#    CONFIG.INTERFACE_TYPE {AXI_MEMORY_MAPPED} \
#    CONFIG.Input_Depth_rach {1024} \
#    CONFIG.Input_Depth_wach {1024} \
#    CONFIG.Input_Depth_wrch {1024} \
#    CONFIG.PROTOCOL {AXI4_Lite} \
#    CONFIG.Reset_Type {Asynchronous_Reset} \
#    CONFIG.rach_type {Pass_Through_Wire} \
#    CONFIG.rdch_type {Pass_Through_Wire} \
#    CONFIG.wach_type {FIFO} \
#    CONFIG.wrch_type {Pass_Through_Wire} \
#  ] $fifo_generator_0
# 
#   # Create instance: krnl_wr_axi_lite_cmd, and set properties
#   set block_name krnl_wr_axi_lite_cmd_fifo_ctrl
#   set block_cell_name krnl_wr_axi_lite_cmd
#   if { [catch {set krnl_wr_axi_lite_cmd [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $krnl_wr_axi_lite_cmd eq "" } {
#      catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: system_ila_0, and set properties
#   set system_ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0 ]
#   set_property -dict [ list \
#    CONFIG.C_BRAM_CNT {6} \
#    CONFIG.C_INPUT_PIPE_STAGES {2} \
#    CONFIG.C_SLOT_0_AXI_R_SEL_TRIG {0} \
#    CONFIG.C_SLOT_0_AXI_W_SEL_TRIG {0} \
#    CONFIG.C_SLOT_0_TXN_CNTR_EN {0} \
#  ] $system_ila_0
# 
#   # Create instance: system_ila_1, and set properties
#   set system_ila_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_1 ]
#   set_property -dict [ list \
#    CONFIG.C_BRAM_CNT {6} \
#    CONFIG.C_INPUT_PIPE_STAGES {2} \
#    CONFIG.C_SLOT_0_AXI_R_SEL_TRIG {0} \
#    CONFIG.C_SLOT_0_AXI_W_SEL_TRIG {0} \
#    CONFIG.C_SLOT_0_TXN_CNTR_EN {0} \
#  ] $system_ila_1
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_ports S_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
# connect_bd_intf_net -intf_net [get_bd_intf_nets S_AXI_1] [get_bd_intf_ports S_AXI] [get_bd_intf_pins system_ila_0/SLOT_0_AXI]
#   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTA]
#   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB]
#   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins fifo_generator_0/S_AXI]
#   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
#   connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
#   connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins axi_gpio_1/S_AXI] [get_bd_intf_pins axi_interconnect_0/M03_AXI]
#   connect_bd_intf_net -intf_net fifo_generator_0_M_AXI [get_bd_intf_ports M_AXI] [get_bd_intf_pins fifo_generator_0/M_AXI]
# connect_bd_intf_net -intf_net [get_bd_intf_nets fifo_generator_0_M_AXI] [get_bd_intf_ports M_AXI] [get_bd_intf_pins system_ila_1/SLOT_0_AXI]
# 
#   # Create port connections
#   connect_bd_net -net M00_AXI_arready_1 [get_bd_pins axi_interconnect_0/M00_AXI_arready] [get_bd_pins fifo_generator_0/s_axi_arready]
#   connect_bd_net -net M00_AXI_awready_1 [get_bd_pins axi_interconnect_0/M00_AXI_awready] [get_bd_pins fifo_generator_0/s_axi_awready]
#   connect_bd_net -net M00_AXI_bresp_1 [get_bd_pins axi_interconnect_0/M00_AXI_bresp] [get_bd_pins krnl_wr_axi_lite_cmd/BRESP]
#   connect_bd_net -net M00_AXI_bvalid_1 [get_bd_pins axi_interconnect_0/M00_AXI_bvalid] [get_bd_pins krnl_wr_axi_lite_cmd/BVALID]
#   connect_bd_net -net M00_AXI_rdata_1 [get_bd_pins axi_interconnect_0/M00_AXI_rdata] [get_bd_pins fifo_generator_0/s_axi_rdata]
#   connect_bd_net -net M00_AXI_rresp_1 [get_bd_pins axi_interconnect_0/M00_AXI_rresp] [get_bd_pins fifo_generator_0/s_axi_rresp]
#   connect_bd_net -net M00_AXI_rvalid_1 [get_bd_pins axi_interconnect_0/M00_AXI_rvalid] [get_bd_pins fifo_generator_0/s_axi_rvalid]
#   connect_bd_net -net M00_AXI_wready_1 [get_bd_pins axi_interconnect_0/M00_AXI_wready] [get_bd_pins fifo_generator_0/s_axi_wready] [get_bd_pins krnl_wr_axi_lite_cmd/WREADY]
#   connect_bd_net -net axi_gpio_0_gpio_io_o [get_bd_ports srai_side_band_ctrl] [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins axi_gpio_0/gpio_io_o]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_araddr [get_bd_pins axi_interconnect_0/M00_AXI_araddr] [get_bd_pins fifo_generator_0/s_axi_araddr]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_arprot [get_bd_pins axi_interconnect_0/M00_AXI_arprot] [get_bd_pins fifo_generator_0/s_axi_arprot]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_arvalid [get_bd_pins axi_interconnect_0/M00_AXI_arvalid] [get_bd_pins fifo_generator_0/s_axi_arvalid]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_awaddr [get_bd_pins axi_interconnect_0/M00_AXI_awaddr] [get_bd_pins fifo_generator_0/s_axi_awaddr]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_awprot [get_bd_pins axi_interconnect_0/M00_AXI_awprot] [get_bd_pins fifo_generator_0/s_axi_awprot]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_awvalid [get_bd_pins axi_interconnect_0/M00_AXI_awvalid] [get_bd_pins fifo_generator_0/s_axi_awvalid]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_rready [get_bd_pins axi_interconnect_0/M00_AXI_rready] [get_bd_pins fifo_generator_0/s_axi_rready]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_wdata [get_bd_pins axi_interconnect_0/M00_AXI_wdata] [get_bd_pins fifo_generator_0/s_axi_wdata]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_wstrb [get_bd_pins axi_interconnect_0/M00_AXI_wstrb] [get_bd_pins fifo_generator_0/s_axi_wstrb]
#   connect_bd_net -net axi_interconnect_0_M00_AXI_wvalid [get_bd_pins axi_interconnect_0/M00_AXI_wvalid] [get_bd_pins fifo_generator_0/s_axi_wvalid] [get_bd_pins krnl_wr_axi_lite_cmd/WVALID]
#   connect_bd_net -net fifo_generator_0_axi_aw_data_count [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins fifo_generator_0/axi_aw_data_count]
#   connect_bd_net -net fifo_generator_0_axi_w_data_count [get_bd_pins axi_gpio_1/gpio2_io_i] [get_bd_pins fifo_generator_0/axi_w_data_count]
#   connect_bd_net -net krnl_wr_axi_lite_cmd_1_BREADY [get_bd_pins fifo_generator_0/s_axi_bready] [get_bd_pins krnl_wr_axi_lite_cmd/BREADY]
#   connect_bd_net -net s_axi_aclk_0_1 [get_bd_ports s_axi_aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins fifo_generator_0/s_aclk] [get_bd_pins krnl_wr_axi_lite_cmd/ACLK] [get_bd_pins system_ila_0/clk] [get_bd_pins system_ila_1/clk]
#   connect_bd_net -net s_axi_aresetn_0_1 [get_bd_ports s_axi_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins fifo_generator_0/s_aresetn] [get_bd_pins krnl_wr_axi_lite_cmd/ARESETN] [get_bd_pins system_ila_0/resetn] [get_bd_pins system_ila_1/resetn]
# 
#   # Create address segments
#   create_bd_addr_seg -range 0x00008000 -offset 0x01800000 [get_bd_addr_spaces S_AXI] [get_bd_addr_segs M_AXI/Reg] SEG_M_AXI_Reg
#   create_bd_addr_seg -range 0x00004000 -offset 0x01808000 [get_bd_addr_spaces S_AXI] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] SEG_axi_bram_ctrl_0_Mem0
#   create_bd_addr_seg -range 0x00001000 -offset 0x0180C000 [get_bd_addr_spaces S_AXI] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] SEG_axi_gpio_0_Reg
#   create_bd_addr_seg -range 0x00001000 -offset 0x0180D000 [get_bd_addr_spaces S_AXI] [get_bd_addr_segs axi_gpio_1/S_AXI/Reg] SEG_axi_gpio_1_Reg
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] bram_sys_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] bram_sys_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] bram_sys_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] bram_sys_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
WARNING: [IP_Flow 19-3153] Bus Interface 'ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_arready is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_arready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_awready is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_awready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_bresp is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_bvalid is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_rdata is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_rdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_rresp is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_rresp is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_rvalid is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_rvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_wready is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_wready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_araddr is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_araddr is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_arprot is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_arprot is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_arvalid is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_arvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_awaddr is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_awaddr is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_awprot is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_awprot is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_awvalid is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_awvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_rready is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_rready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_wdata is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_wdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_wstrb is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_wstrb is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_interconnect_0/M00_AXI_wvalid is being overridden by the user. This pin will not be connected as a part of interface connection M00_AXI
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_wvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/s_axi_bready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0the address width is 32
WARNING: [BD 41-927] Following properties on pin /krnl_wr_axi_lite_cmd/ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bram_sys_s_axi_aclk 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_rready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_rresp has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_bresp has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_awvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_awready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_awaddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_bready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_awprot has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_bvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_wdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_arprot has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_wstrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_wready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
Wrote  : </home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/bram_sys.bd> 
Wrote  : </home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/ui/bd_d2d84faa.ui> 
update_compile_order -fileset sources_1
generate_target all [get_files  /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/bram_sys.bd]
INFO: [BD 41-1662] The design 'bram_sys.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_rready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_rresp has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_bresp has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_awvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_awready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_awaddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_bready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_awprot has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_bvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_wdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_arprot has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_wstrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_interconnect_0/M00_AXI_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /fifo_generator_0/s_axi_wready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_0_M00_AXI 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/synth/bram_sys.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/sim/bram_sys.v
VHDL Output written to : /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/hdl/bram_sys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block krnl_wr_axi_lite_cmd .
Exporting to file /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/hw_handoff/bram_sys_system_ila_0_0.hwh
Generated Block Design Tcl file /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/hw_handoff/bram_sys_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/synth/bram_sys_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/hw_handoff/bram_sys_system_ila_1_0.hwh
Generated Block Design Tcl file /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/hw_handoff/bram_sys_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/synth/bram_sys_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/hw_handoff/bram_sys.hwh
Generated Block Design Tcl file /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/hw_handoff/bram_sys_bd.tcl
Generated Hardware Definition File /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/synth/bram_sys.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7362.887 ; gain = 192.738 ; free physical = 41503 ; free virtual = 92420
catch { config_ip_cache -export [get_ips -all bram_sys_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all bram_sys_axi_bram_ctrl_0_bram_0] }
catch { config_ip_cache -export [get_ips -all bram_sys_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all bram_sys_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all bram_sys_xbar_0] }
catch { config_ip_cache -export [get_ips -all bram_sys_m00_regslice_0] }
catch { config_ip_cache -export [get_ips -all bram_sys_fifo_generator_0_0] }
catch { config_ip_cache -export [get_ips -all bram_sys_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all bram_sys_system_ila_1_0] }
export_ip_user_files -of_objects [get_files /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/bram_sys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/bram_sys.bd]
launch_runs -jobs 4 {bram_sys_axi_bram_ctrl_0_0_synth_1 bram_sys_axi_bram_ctrl_0_bram_0_synth_1 bram_sys_axi_gpio_0_0_synth_1 bram_sys_axi_gpio_1_0_synth_1 bram_sys_xbar_0_synth_1 bram_sys_m00_regslice_0_synth_1 bram_sys_fifo_generator_0_0_synth_1 bram_sys_krnl_wr_axi_lite_cmd_0_synth_1 bram_sys_system_ila_0_0_synth_1 bram_sys_system_ila_1_0_synth_1}
[Fri Aug  2 14:14:20 2019] Launched bram_sys_axi_bram_ctrl_0_0_synth_1, bram_sys_axi_bram_ctrl_0_bram_0_synth_1, bram_sys_axi_gpio_0_0_synth_1, bram_sys_axi_gpio_1_0_synth_1, bram_sys_xbar_0_synth_1, bram_sys_m00_regslice_0_synth_1, bram_sys_fifo_generator_0_0_synth_1, bram_sys_krnl_wr_axi_lite_cmd_0_synth_1, bram_sys_system_ila_0_0_synth_1, bram_sys_system_ila_1_0_synth_1...
Run output will be captured here:
bram_sys_axi_bram_ctrl_0_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_axi_bram_ctrl_0_0_synth_1/runme.log
bram_sys_axi_bram_ctrl_0_bram_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_axi_bram_ctrl_0_bram_0_synth_1/runme.log
bram_sys_axi_gpio_0_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_axi_gpio_0_0_synth_1/runme.log
bram_sys_axi_gpio_1_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_axi_gpio_1_0_synth_1/runme.log
bram_sys_xbar_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_xbar_0_synth_1/runme.log
bram_sys_m00_regslice_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_m00_regslice_0_synth_1/runme.log
bram_sys_fifo_generator_0_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_fifo_generator_0_0_synth_1/runme.log
bram_sys_krnl_wr_axi_lite_cmd_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_krnl_wr_axi_lite_cmd_0_synth_1/runme.log
bram_sys_system_ila_0_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_system_ila_0_0_synth_1/runme.log
bram_sys_system_ila_1_0_synth_1: /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.runs/bram_sys_system_ila_1_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/bd/bram_sys/bram_sys.bd] -directory /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.ip_user_files/sim_scripts -ip_user_files_dir /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.ip_user_files -ipstatic_source_dir /home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.cache/compile_simlib/modelsim} {questa=/home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.cache/compile_simlib/questa} {ies=/home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.cache/compile_simlib/ies} {xcelium=/home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.cache/compile_simlib/xcelium} {vcs=/home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.cache/compile_simlib/vcs} {riviera=/home/sanjayr/projects/U250/RTL_KERNEL_STREAMING_MSFT/t4_RTL_KER_immedeate_DONE_AXIL_FIFO_SW_START_STOP_SYS_ILA/test1/rtl_vadd_2clks/src/ip/vivado_prj/project_X/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 14:23:12 2019...
