
*** Running vivado
    with args -log sig_gen_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sig_gen_v1_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sig_gen_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jlaw/ece544/sig_gen/sig_gen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
Command: synth_design -top sig_gen_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11376 
WARNING: [Synth 8-2611] redeclaration of ansi port sample is not allowed [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:59]
WARNING: [Synth 8-1082] sample was previously declared with a range [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 895.969 ; gain = 238.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sig_gen_v1_0' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sig_gen_v1_0_S00_AXI' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:412]
INFO: [Synth 8-6157] synthesizing module 'sig_gen' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:23]
	Parameter WAVE_CNT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sawtriramp' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:22]
	Parameter SAMPLE_RATE bound to: 48000 - type: integer 
	Parameter BIT_DEPTH bound to: 24 - type: integer 
	Parameter AMP_MAX bound to: 255 - type: integer 
	Parameter RC_MAX bound to: 255 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tri_ramp' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:13]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_0_0' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_0_0' (1#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_1_0' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_1_0' (2#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_3_0' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_3_0' (3#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_clk_wiz_0' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_clk_wiz_0' (4#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'tri_ramp_clk_wiz_0' has 4 connections declared, but only 3 given [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:111]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_1_1' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_1_1' (5#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_7_0' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_7_0' (6#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_mul_1' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_mul_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_mul_1' (7#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_mul_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'highcycle_o' of module 'tri_ramp_mul_1' has 5 connections declared, but only 4 given [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:129]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_sub_0' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_sub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_sub_0' (8#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_sub_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_0_1' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_0_1' (9#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_1_4' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_1_4' (10#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_7_1' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_7_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_7_1' (11#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_7_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_1_2' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_1_2' (12#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_0_2' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_0_2' (13#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_mul_0' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_mul_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_mul_0' (14#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_mul_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_sout_0' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_sout_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_sout_0' (15#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_sout_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'sample_high_o_RnM' of module 'tri_ramp_sout_0' has 5 connections declared, but only 4 given [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:186]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_8_0' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_8_0' (16#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_8_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_sout_1' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_sout_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_sout_1' (17#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_sout_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'sample_low_o_RnM' of module 'tri_ramp_sout_1' has 5 connections declared, but only 4 given [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:199]
INFO: [Synth 8-6157] synthesizing module 'tri_ramp_floating_point_1_3' [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp_floating_point_1_3' (18#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/.Xil/Vivado-3756-DESKTOP-J9LKVP9/realtime/tri_ramp_floating_point_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_ramp' (19#1) [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:13]
WARNING: [Synth 8-689] width (32) of port connection 'wr' does not match port width (1) of module 'tri_ramp' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:47]
WARNING: [Synth 8-689] width (1) of port connection 'high_cycle_o' does not match port width (32) of module 'tri_ramp' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'sample_high_o' does not match port width (32) of module 'tri_ramp' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:56]
WARNING: [Synth 8-689] width (1) of port connection 'sample_low_o' does not match port width (32) of module 'tri_ramp' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:57]
WARNING: [Synth 8-3848] Net c_i in module/entity sawtriramp does not have driver. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:52]
WARNING: [Synth 8-3848] Net cycle_i in module/entity sawtriramp does not have driver. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:53]
INFO: [Synth 8-6155] done synthesizing module 'sawtriramp' (20#1) [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:22]
WARNING: [Synth 8-6014] Unused sequential element active_reg was removed.  [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:62]
WARNING: [Synth 8-6014] Unused sequential element wave_num_reg was removed.  [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:64]
WARNING: [Synth 8-3848] Net i in module/entity sig_gen does not have driver. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sig_gen' (21#1) [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'sample' does not match port width (32) of module 'sig_gen' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:453]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:234]
INFO: [Synth 8-6155] done synthesizing module 'sig_gen_v1_0_S00_AXI' (22#1) [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sig_gen_v1_0' (23#1) [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:4]
WARNING: [Synth 8-3331] design sig_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sig_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sig_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sig_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sig_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sig_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 946.504 ; gain = 288.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 946.504 ; gain = 288.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 946.504 ; gain = 288.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 946.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/amp'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/amp'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/amp'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/amp'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/amp'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/amp'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/amp'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/amp'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_1/tri_ramp_floating_point_0_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/peak'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_1/tri_ramp_floating_point_0_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/peak'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_1/tri_ramp_floating_point_0_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/peak'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_1/tri_ramp_floating_point_0_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/peak'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_1/tri_ramp_floating_point_0_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/peak'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_1/tri_ramp_floating_point_0_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/peak'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_1/tri_ramp_floating_point_0_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/peak'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_1/tri_ramp_floating_point_0_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/peak'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_0/tri_ramp_floating_point_1_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/amp_max'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_0/tri_ramp_floating_point_1_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/amp_max'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_0/tri_ramp_floating_point_1_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/amp_max'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_0/tri_ramp_floating_point_1_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/amp_max'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_0/tri_ramp_floating_point_1_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/amp_max'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_0/tri_ramp_floating_point_1_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/amp_max'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_0/tri_ramp_floating_point_1_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/amp_max'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_0/tri_ramp_floating_point_1_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/amp_max'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_1/tri_ramp_floating_point_1_1/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_1/tri_ramp_floating_point_1_1/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_1/tri_ramp_floating_point_1_1/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_1/tri_ramp_floating_point_1_1/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_1/tri_ramp_floating_point_1_1/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_1/tri_ramp_floating_point_1_1/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_1/tri_ramp_floating_point_1_1/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_1/tri_ramp_floating_point_1_1/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_2/tri_ramp_floating_point_1_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/rc_max'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_2/tri_ramp_floating_point_1_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/rc_max'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_2/tri_ramp_floating_point_1_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/rc_max'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_2/tri_ramp_floating_point_1_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/rc_max'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_2/tri_ramp_floating_point_1_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/rc_max'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_2/tri_ramp_floating_point_1_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/rc_max'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_2/tri_ramp_floating_point_1_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/rc_max'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_2/tri_ramp_floating_point_1_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/rc_max'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_3_0/tri_ramp_floating_point_3_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/c'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_3_0/tri_ramp_floating_point_3_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/c'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_3_0/tri_ramp_floating_point_3_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/c'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_3_0/tri_ramp_floating_point_3_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/c'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_3_0/tri_ramp_floating_point_3_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/c'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_3_0/tri_ramp_floating_point_3_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/c'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_3_0/tri_ramp_floating_point_3_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/c'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_3_0/tri_ramp_floating_point_3_0/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/c'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/rise_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/rise_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/rise_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/rise_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/rise_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/rise_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/rise_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_2/tri_ramp_floating_point_0_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/rise_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_3/tri_ramp_floating_point_1_3/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_low_sub'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_3/tri_ramp_floating_point_1_3/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_low_sub'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_3/tri_ramp_floating_point_1_3/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_low_sub'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_3/tri_ramp_floating_point_1_3/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_low_sub'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_3/tri_ramp_floating_point_1_3/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_low_sub'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_3/tri_ramp_floating_point_1_3/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_low_sub'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_3/tri_ramp_floating_point_1_3/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_low_sub'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_3/tri_ramp_floating_point_1_3/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_low_sub'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_4/tri_ramp_floating_point_1_4/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/rampDown'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_4/tri_ramp_floating_point_1_4/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/rampDown'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_4/tri_ramp_floating_point_1_4/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/rampDown'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_4/tri_ramp_floating_point_1_4/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/rampDown'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_4/tri_ramp_floating_point_1_4/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/rampDown'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_4/tri_ramp_floating_point_1_4/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/rampDown'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_4/tri_ramp_floating_point_1_4/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/rampDown'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_1_4/tri_ramp_floating_point_1_4/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/rampDown'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_0/tri_ramp_floating_point_7_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/high_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_0/tri_ramp_floating_point_7_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/high_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_0/tri_ramp_floating_point_7_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/high_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_0/tri_ramp_floating_point_7_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/high_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_0/tri_ramp_floating_point_7_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/high_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_0/tri_ramp_floating_point_7_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/high_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_0/tri_ramp_floating_point_7_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/high_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_0/tri_ramp_floating_point_7_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/high_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_1/tri_ramp_floating_point_7_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/rampUp'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_1/tri_ramp_floating_point_7_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/rampUp'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_1/tri_ramp_floating_point_7_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/rampUp'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_1/tri_ramp_floating_point_7_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/rampUp'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_1/tri_ramp_floating_point_7_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/rampUp'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_1/tri_ramp_floating_point_7_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/rampUp'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_1/tri_ramp_floating_point_7_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/rampUp'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_7_1/tri_ramp_floating_point_7_1/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/rampUp'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_low_mul'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_low_mul'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_low_mul'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_low_mul'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_low_mul'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_low_mul'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_low_mul'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_low_mul'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sub_0/tri_ramp_sub_0/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/low_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sub_0/tri_ramp_sub_0/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/low_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sub_0/tri_ramp_sub_0/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/low_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sub_0/tri_ramp_sub_0/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/low_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sub_0/tri_ramp_sub_0/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/low_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sub_0/tri_ramp_sub_0/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/low_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sub_0/tri_ramp_sub_0/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/low_cycle'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sub_0/tri_ramp_sub_0/tri_ramp_sub_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/low_cycle'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_0/tri_ramp_mul_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_high'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_0/tri_ramp_mul_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_high'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_0/tri_ramp_mul_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_high'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_0/tri_ramp_mul_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_high'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_0/tri_ramp_mul_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_high'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_0/tri_ramp_mul_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_high'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_0/tri_ramp_mul_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_high'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_0/tri_ramp_mul_0/tri_ramp_floating_point_8_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_high'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_1/tri_ramp_mul_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/highcycle_o'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_1/tri_ramp_mul_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/highcycle_o'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_1/tri_ramp_mul_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/highcycle_o'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_1/tri_ramp_mul_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/highcycle_o'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_1/tri_ramp_mul_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/highcycle_o'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_1/tri_ramp_mul_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/highcycle_o'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_1/tri_ramp_mul_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/highcycle_o'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_mul_1/tri_ramp_mul_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/highcycle_o'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_0/tri_ramp_sout_0/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_high_o_RnM'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_0/tri_ramp_sout_0/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_high_o_RnM'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_0/tri_ramp_sout_0/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_high_o_RnM'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_0/tri_ramp_sout_0/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_high_o_RnM'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_0/tri_ramp_sout_0/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_high_o_RnM'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_0/tri_ramp_sout_0/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_high_o_RnM'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_0/tri_ramp_sout_0/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_high_o_RnM'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_0/tri_ramp_sout_0/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_high_o_RnM'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_1/tri_ramp_sout_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_low_o_RnM'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_1/tri_ramp_sout_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/sample_low_o_RnM'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_1/tri_ramp_sout_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_low_o_RnM'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_1/tri_ramp_sout_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/sample_low_o_RnM'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_1/tri_ramp_sout_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_low_o_RnM'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_1/tri_ramp_sout_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/sample_low_o_RnM'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_1/tri_ramp_sout_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_low_o_RnM'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_sout_1/tri_ramp_sout_1/tri_ramp_mul_1_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/sample_low_o_RnM'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/clk_wiz'
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst/clk_wiz'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/clk_wiz'
WARNING: [Constraints 18-619] A clock with name 's00_axi_aclk' already exists, overwriting the previous clock with the same name. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst/clk_wiz'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/clk_wiz'
WARNING: [Constraints 18-619] A clock with name 's00_axi_aclk' already exists, overwriting the previous clock with the same name. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst/clk_wiz'
Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/clk_wiz'
WARNING: [Constraints 18-619] A clock with name 's00_axi_aclk' already exists, overwriting the previous clock with the same name. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc] for cell 'sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst/clk_wiz'
Parsing XDC File [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1079.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1079.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1079.383 ; gain = 421.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1079.383 ; gain = 421.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for s00_axi_aclk. (constraint file  c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for s00_axi_aclk. (constraint file  c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/ip/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0/tri_ramp_clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/amp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/amp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/amp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/amp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/peak. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/peak. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/peak. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/peak. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/amp_max. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/amp_max. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/amp_max. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/amp_max. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/rc_max. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/rc_max. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/rc_max. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/rc_max. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/c. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/c. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/c. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/c. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/rise_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/rise_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/rise_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/rise_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/sample_low_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/sample_low_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/sample_low_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/sample_low_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/rampDown. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/rampDown. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/rampDown. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/rampDown. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/high_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/high_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/high_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/high_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/rampUp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/rampUp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/rampUp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/rampUp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/sample_low_mul. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/sample_low_mul. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/sample_low_mul. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/sample_low_mul. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/low_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/low_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/low_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/low_cycle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/sample_high. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/sample_high. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/sample_high. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/sample_high. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/highcycle_o. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/highcycle_o. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/highcycle_o. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/highcycle_o. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/sample_high_o_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/sample_high_o_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/sample_high_o_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/sample_high_o_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/sample_low_o_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/sample_low_o_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/sample_low_o_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/sample_low_o_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[0].sawtriramp /tri_ramp_inst/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[1].sawtriramp /tri_ramp_inst/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[2].sawtriramp /tri_ramp_inst/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sig_gen_v1_0_S00_AXI_inst/nolabel_line445/\genblk1[3].sawtriramp /tri_ramp_inst/clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1079.383 ; gain = 421.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1079.383 ; gain = 421.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  11 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                24x32  Multipliers := 4     
	                32x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 51    
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sawtriramp__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sawtriramp__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sawtriramp__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sawtriramp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Multipliers : 
	                24x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sig_gen 
Detailed RTL Component Info : 
+---Adders : 
	  11 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module sig_gen_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:75]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:50]
INFO: [Synth 8-4471] merging register 'genblk1[1].sawtriramp/amp_reg[31:0]' into 'genblk1[0].sawtriramp/amp_reg[31:0]' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:48]
INFO: [Synth 8-4471] merging register 'genblk1[2].sawtriramp/amp_reg[31:0]' into 'genblk1[0].sawtriramp/amp_reg[31:0]' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:48]
INFO: [Synth 8-4471] merging register 'genblk1[3].sawtriramp/amp_reg[31:0]' into 'genblk1[0].sawtriramp/amp_reg[31:0]' [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:48]
DSP Report: Generating DSP genblk1[0].sawtriramp/amp0, operation Mode is: (A:0xffffff)*B.
DSP Report: operator genblk1[0].sawtriramp/amp0 is absorbed into DSP genblk1[0].sawtriramp/amp0.
DSP Report: operator genblk1[0].sawtriramp/amp0 is absorbed into DSP genblk1[0].sawtriramp/amp0.
DSP Report: Generating DSP genblk1[0].sawtriramp/amp0, operation Mode is: (PCIN>>17)+A*(B:0x7fff).
DSP Report: operator genblk1[0].sawtriramp/amp0 is absorbed into DSP genblk1[0].sawtriramp/amp0.
DSP Report: operator genblk1[0].sawtriramp/amp0 is absorbed into DSP genblk1[0].sawtriramp/amp0.
DSP Report: Generating DSP genblk1[0].sawtriramp/rise_cycle_i0, operation Mode is: A*B.
DSP Report: operator genblk1[0].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[0].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[0].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[0].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[0].sawtriramp/rise_cycle_i0, operation Mode is: A*B.
DSP Report: operator genblk1[0].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[0].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[0].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[0].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[0].sawtriramp/rise_cycle_i0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[0].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[0].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[0].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[0].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[1].sawtriramp/rise_cycle_i0, operation Mode is: A*B.
DSP Report: operator genblk1[1].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[1].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[1].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[1].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[1].sawtriramp/rise_cycle_i0, operation Mode is: A*B.
DSP Report: operator genblk1[1].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[1].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[1].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[1].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[1].sawtriramp/rise_cycle_i0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[1].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[1].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[1].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[1].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[2].sawtriramp/rise_cycle_i0, operation Mode is: A*B.
DSP Report: operator genblk1[2].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[2].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[2].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[2].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[2].sawtriramp/rise_cycle_i0, operation Mode is: A*B.
DSP Report: operator genblk1[2].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[2].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[2].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[2].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[2].sawtriramp/rise_cycle_i0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[2].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[2].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[2].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[2].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[3].sawtriramp/rise_cycle_i0, operation Mode is: A*B.
DSP Report: operator genblk1[3].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[3].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[3].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[3].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[3].sawtriramp/rise_cycle_i0, operation Mode is: A*B.
DSP Report: operator genblk1[3].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[3].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[3].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[3].sawtriramp/rise_cycle_i0.
DSP Report: Generating DSP genblk1[3].sawtriramp/rise_cycle_i0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1[3].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[3].sawtriramp/rise_cycle_i0.
DSP Report: operator genblk1[3].sawtriramp/rise_cycle_i0 is absorbed into DSP genblk1[3].sawtriramp/rise_cycle_i0.
WARNING: [Synth 8-3331] design sig_gen_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design sig_gen_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design sig_gen_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design sig_gen_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design sig_gen_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design sig_gen_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[0].sawtriramp/amp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\wave_active_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\wave_active_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\wave_active_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\wave_active_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[3].sawtriramp/cycle_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_gen_v1_0_S00_AXI_inst/nolabel_line445 /\genblk1[2].sawtriramp/cycle_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sig_gen_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'sig_gen_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'sig_gen_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'sig_gen_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1079.383 ; gain = 421.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sig_gen     | (A:0xffffff)*B          | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | (PCIN>>17)+A*(B:0x7fff) | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sig_gen     | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 's00_axi_aclk'
WARNING: [Synth 8-565] redefining clock 's00_axi_aclk'
WARNING: [Synth 8-565] redefining clock 's00_axi_aclk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1095.594 ; gain = 437.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1169.461 ; gain = 511.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1169.461 ; gain = 511.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst:c_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[0].sawtriramp/tri_ramp_inst:cycle_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst:c_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[1].sawtriramp/tri_ramp_inst:cycle_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst:c_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[2].sawtriramp/tri_ramp_inst:cycle_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst:c_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sig_gen_v1_0_S00_AXI_inst/nolabel_line445/genblk1[3].sawtriramp/tri_ramp_inst:cycle_i[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.461 ; gain = 511.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.461 ; gain = 511.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.461 ; gain = 511.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.461 ; gain = 511.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.461 ; gain = 511.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.461 ; gain = 511.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |tri_ramp_floating_point_0_0 |         4|
|2     |tri_ramp_floating_point_1_0 |         4|
|3     |tri_ramp_floating_point_3_0 |         4|
|4     |tri_ramp_clk_wiz_0          |         4|
|5     |tri_ramp_floating_point_1_1 |         4|
|6     |tri_ramp_floating_point_7_0 |         4|
|7     |tri_ramp_mul_1              |         4|
|8     |tri_ramp_sub_0              |         4|
|9     |tri_ramp_floating_point_0_1 |         4|
|10    |tri_ramp_floating_point_1_4 |         4|
|11    |tri_ramp_floating_point_7_1 |         4|
|12    |tri_ramp_floating_point_1_2 |         4|
|13    |tri_ramp_floating_point_0_2 |         4|
|14    |tri_ramp_mul_0              |         4|
|15    |tri_ramp_sout_0             |         4|
|16    |tri_ramp_floating_point_8_0 |         4|
|17    |tri_ramp_sout_1             |         4|
|18    |tri_ramp_floating_point_1_3 |         4|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |tri_ramp_clk_wiz_0             |     1|
|2     |tri_ramp_clk_wiz_0__4          |     1|
|3     |tri_ramp_clk_wiz_0__5          |     1|
|4     |tri_ramp_clk_wiz_0__6          |     1|
|5     |tri_ramp_floating_point_0_0    |     1|
|6     |tri_ramp_floating_point_0_0__4 |     1|
|7     |tri_ramp_floating_point_0_0__5 |     1|
|8     |tri_ramp_floating_point_0_0__6 |     1|
|9     |tri_ramp_floating_point_0_1    |     1|
|10    |tri_ramp_floating_point_0_1__4 |     1|
|11    |tri_ramp_floating_point_0_1__5 |     1|
|12    |tri_ramp_floating_point_0_1__6 |     1|
|13    |tri_ramp_floating_point_0_2    |     1|
|14    |tri_ramp_floating_point_0_2__4 |     1|
|15    |tri_ramp_floating_point_0_2__5 |     1|
|16    |tri_ramp_floating_point_0_2__6 |     1|
|17    |tri_ramp_floating_point_1_0    |     1|
|18    |tri_ramp_floating_point_1_0__4 |     1|
|19    |tri_ramp_floating_point_1_0__5 |     1|
|20    |tri_ramp_floating_point_1_0__6 |     1|
|21    |tri_ramp_floating_point_1_1    |     1|
|22    |tri_ramp_floating_point_1_1__4 |     1|
|23    |tri_ramp_floating_point_1_1__5 |     1|
|24    |tri_ramp_floating_point_1_1__6 |     1|
|25    |tri_ramp_floating_point_1_2    |     1|
|26    |tri_ramp_floating_point_1_2__4 |     1|
|27    |tri_ramp_floating_point_1_2__5 |     1|
|28    |tri_ramp_floating_point_1_2__6 |     1|
|29    |tri_ramp_floating_point_1_3    |     1|
|30    |tri_ramp_floating_point_1_3__4 |     1|
|31    |tri_ramp_floating_point_1_3__5 |     1|
|32    |tri_ramp_floating_point_1_3__6 |     1|
|33    |tri_ramp_floating_point_1_4    |     1|
|34    |tri_ramp_floating_point_1_4__4 |     1|
|35    |tri_ramp_floating_point_1_4__5 |     1|
|36    |tri_ramp_floating_point_1_4__6 |     1|
|37    |tri_ramp_floating_point_3_0    |     1|
|38    |tri_ramp_floating_point_3_0__4 |     1|
|39    |tri_ramp_floating_point_3_0__5 |     1|
|40    |tri_ramp_floating_point_3_0__6 |     1|
|41    |tri_ramp_floating_point_7_0    |     1|
|42    |tri_ramp_floating_point_7_0__4 |     1|
|43    |tri_ramp_floating_point_7_0__5 |     1|
|44    |tri_ramp_floating_point_7_0__6 |     1|
|45    |tri_ramp_floating_point_7_1    |     1|
|46    |tri_ramp_floating_point_7_1__4 |     1|
|47    |tri_ramp_floating_point_7_1__5 |     1|
|48    |tri_ramp_floating_point_7_1__6 |     1|
|49    |tri_ramp_floating_point_8_0    |     1|
|50    |tri_ramp_floating_point_8_0__4 |     1|
|51    |tri_ramp_floating_point_8_0__5 |     1|
|52    |tri_ramp_floating_point_8_0__6 |     1|
|53    |tri_ramp_mul_0                 |     1|
|54    |tri_ramp_mul_0__4              |     1|
|55    |tri_ramp_mul_0__5              |     1|
|56    |tri_ramp_mul_0__6              |     1|
|57    |tri_ramp_mul_1                 |     1|
|58    |tri_ramp_mul_1__4              |     1|
|59    |tri_ramp_mul_1__5              |     1|
|60    |tri_ramp_mul_1__6              |     1|
|61    |tri_ramp_sout_0                |     1|
|62    |tri_ramp_sout_0__4             |     1|
|63    |tri_ramp_sout_0__5             |     1|
|64    |tri_ramp_sout_0__6             |     1|
|65    |tri_ramp_sout_1                |     1|
|66    |tri_ramp_sout_1__4             |     1|
|67    |tri_ramp_sout_1__5             |     1|
|68    |tri_ramp_sout_1__6             |     1|
|69    |tri_ramp_sub_0                 |     1|
|70    |tri_ramp_sub_0__4              |     1|
|71    |tri_ramp_sub_0__5              |     1|
|72    |tri_ramp_sub_0__6              |     1|
|73    |CARRY4                         |   215|
|74    |DSP48E1                        |    12|
|75    |LUT1                           |    66|
|76    |LUT2                           |   556|
|77    |LUT3                           |   158|
|78    |LUT4                           |    11|
|79    |LUT5                           |    64|
|80    |LUT6                           |    90|
|81    |MUXF7                          |    32|
|82    |FDCE                           |    40|
|83    |FDRE                           |   267|
|84    |FDSE                           |     1|
|85    |IBUF                           |    48|
|86    |OBUF                           |    41|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+----------------------+------+
|      |Instance                      |Module                |Cells |
+------+------------------------------+----------------------+------+
|1     |top                           |                      |  3853|
|2     |  sig_gen_v1_0_S00_AXI_inst   |sig_gen_v1_0_S00_AXI  |  3503|
|3     |    nolabel_line445           |sig_gen               |  3103|
|4     |      \genblk1[0].sawtriramp  |sawtriramp__xdcDup__1 |   585|
|5     |        tri_ramp_inst         |tri_ramp__xdcDup__1   |   563|
|6     |      \genblk1[1].sawtriramp  |sawtriramp__xdcDup__2 |   585|
|7     |        tri_ramp_inst         |tri_ramp__xdcDup__2   |   563|
|8     |      \genblk1[2].sawtriramp  |sawtriramp__xdcDup__3 |   585|
|9     |        tri_ramp_inst         |tri_ramp__xdcDup__3   |   563|
|10    |      \genblk1[3].sawtriramp  |sawtriramp            |   585|
|11    |        tri_ramp_inst         |tri_ramp              |   563|
+------+------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.461 ; gain = 511.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1169.461 ; gain = 378.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1169.461 ; gain = 511.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1169.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1169.461 ; gain = 807.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/sig_gen_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sig_gen_v1_0_utilization_synth.rpt -pb sig_gen_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  6 23:46:57 2021...
