// Seed: 1106127347
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output supply1 id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6 :
  assert property (@(*) id_6) begin : LABEL_0
    $clog2(2);
    ;
  end
  assign id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4[1 : 1'b0]
);
  inout logic [7:0] id_4;
  input wire id_3;
  inout supply0 id_2;
  input wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
