

================================================================
== Vitis HLS Report for 'v_tpgHlsDataFlow_Block_entry36_proc'
================================================================
* Date:           Fri Mar  1 09:43:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  2.893 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|     63|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |icmp_ln377_1_fu_24_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln377_fu_18_p2    |      icmp|   0|  0|  15|           8|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |or_ln377_fu_30_p2      |        or|   0|  0|   2|           1|           1|
    |bPassThru_fu_36_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  36|          19|           8|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    1|          2|
    |ap_return_1  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|    3|          6|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |ap_return_0_preg  |  1|   0|    1|          0|
    |ap_return_1_preg  |  1|   0|    1|          0|
    +------------------+---+----+-----+-----------+
    |Total             |  4|   0|    4|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  v_tpgHlsDataFlow_Block_entry36_proc|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  v_tpgHlsDataFlow_Block_entry36_proc|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  v_tpgHlsDataFlow_Block_entry36_proc|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  v_tpgHlsDataFlow_Block_entry36_proc|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  v_tpgHlsDataFlow_Block_entry36_proc|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  v_tpgHlsDataFlow_Block_entry36_proc|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  v_tpgHlsDataFlow_Block_entry36_proc|  return value|
|ap_return_0      |  out|    1|  ap_ctrl_hs|  v_tpgHlsDataFlow_Block_entry36_proc|  return value|
|ap_return_1      |  out|    1|  ap_ctrl_hs|  v_tpgHlsDataFlow_Block_entry36_proc|  return value|
|colorFormat_val  |   in|    8|     ap_none|                      colorFormat_val|        scalar|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

