17:32:08 **** Incremental Build of configuration Nios II for project FinalProject_app ****
make all 
Info: Building ../FinalProject_app_bsp/
C:/intelFPGA_lite/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../FinalProject_app_bsp/
[BSP build complete]
Info: Compiling text_mode_vga.c to obj/default/text_mode_vga.o
nios2-elf-gcc -xc -MP -MMD -c -I../FinalProject_app_bsp//HAL/inc -I../FinalProject_app_bsp/ -I../FinalProject_app_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/text_mode_vga.o text_mode_vga.c
In file included from text_mode_vga.c:10:0:
../FinalProject_app_bsp/system.h:190:39: warning: initialization makes pointer from integer without a cast [-Wint-conversion]
 #define VGA_TEXT_MODE_CONTROLLER_BASE 0x8000000
                                       ^
text_mode_vga.h:35:52: note: in expansion of macro 'VGA_TEXT_MODE_CONTROLLER_BASE'
 static volatile struct TEXT_VGA_STRUCT* vga_ctrl = VGA_TEXT_MODE_CONTROLLER_BASE;
                                                    ^
text_mode_vga.c: In function 'textVGAColorScreenSaver':
text_mode_vga.c:485:3: warning: implicit declaration of function 'usleep' [-Wimplicit-function-declaration]
   usleep (100000);
   ^
Info: Linking FinalProject_app.elf
nios2-elf-g++  -T'../FinalProject_app_bsp//linker.x' -msys-crt0='../FinalProject_app_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../FinalProject_app_bsp/   -Wl,-Map=FinalProject_app.map   -O0 -g -Wall   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o FinalProject_app.elf obj/default/main.o obj/default/tetris.o obj/default/text_mode_vga.o obj/default/usb_kb.o obj/default/usb_kb/HID.o obj/default/usb_kb/MAX3421E.o obj/default/usb_kb/transfer.o -lm -msys-lib=m
nios2-elf-insert FinalProject_app.elf --thread_model hal --cpu_name nios2_gen2_0 --qsys true --simulation_enabled false --id 0 --sidp 0x80051f0 --timestamp 1638394963 --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name lab7_soc --quartus_project_dir "C:/intelFPGA_lite/18.1/Lab7-1/385Final" --jdi ../..//output_files/Lab7-1.jdi --sopcinfo C:/intelFPGA_lite/18.1/Lab7-1/385Final/software/FinalProject_app_bsp/../../lab7_soc.sopcinfo
Info: (FinalProject_app.elf) 121 KBytes program size (code + initialized data).
Info:                        65406 KBytes free for stack + heap.
Info: Creating FinalProject_app.objdump
nios2-elf-objdump --disassemble --syms --all-header --source FinalProject_app.elf >FinalProject_app.objdump
[FinalProject_app build complete]

17:32:10 Build Finished (took 1s.614ms)

