Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov 16 14:05:43 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file evo_v1_wrapper_timing_summary_routed.rpt -rpx evo_v1_wrapper_timing_summary_routed.rpx
| Design       : evo_v1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.283        0.000                      0                15520        0.039        0.000                      0                15520        4.020        0.000                       0                  5281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.283        0.000                      0                14918        0.039        0.000                      0                14918        4.020        0.000                       0                  5281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.076        0.000                      0                  602        0.612        0.000                      0                  602  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 3.779ns (39.520%)  route 5.783ns (60.480%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.681     2.989    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y3          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/Q
                         net (fo=6, routed)           1.166     4.673    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg_n_0_[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.124     4.797 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.797    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.329 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.329    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.443    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.557    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.671 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.671    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.785 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.785    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.899 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__6/CO[3]
                         net (fo=9, routed)           1.183     7.310    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit10_in
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.434 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1/O
                         net (fo=13, routed)          0.979     8.413    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[1]_INST_0/O
                         net (fo=3, routed)           0.820     9.357    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/Speed[1]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.481 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15/O
                         net (fo=1, routed)           0.605    10.087    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.743 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.743    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.857    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.096 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.566    11.661    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/compare_i0[11]
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.302    11.963 f  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_2/O
                         net (fo=3, routed)           0.464    12.427    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_2_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.551 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    12.551    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X16Y21         FDRE                                         r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.488    12.680    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X16Y21         FDRE (Setup_fdre_C_D)        0.077    12.834    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 1.450ns (15.546%)  route 7.877ns (84.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=77, routed)          7.877    12.400    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X6Y19          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.495    12.688    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y19          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)       -0.031    12.733    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[17]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 3.743ns (39.572%)  route 5.716ns (60.428%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.681     2.989    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y3          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/Q
                         net (fo=6, routed)           1.166     4.673    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg_n_0_[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.124     4.797 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.797    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.329 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.329    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.443    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.557    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.671 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.671    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.785 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.785    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.899 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__6/CO[3]
                         net (fo=9, routed)           1.183     7.310    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit10_in
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.434 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1/O
                         net (fo=13, routed)          0.979     8.413    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[1]_INST_0/O
                         net (fo=3, routed)           0.820     9.357    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/Speed[1]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.481 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15/O
                         net (fo=1, routed)           0.605    10.087    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.743 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.743    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.056 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4/O[3]
                         net (fo=1, routed)           0.451    11.507    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/compare_i0[8]
    SLICE_X18Y20         LUT6 (Prop_lut6_I0_O)        0.306    11.813 f  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=3, routed)           0.511    12.324    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.448 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    12.448    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X18Y20         FDRE                                         r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.489    12.681    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y20         FDRE                                         r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X18Y20         FDRE (Setup_fdre_C_D)        0.031    12.789    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 1.450ns (15.653%)  route 7.814ns (84.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=77, routed)          7.814    12.336    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X42Y8          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.575    12.767    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y8          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[14]/C
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)       -0.045    12.698    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[14]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 3.759ns (39.968%)  route 5.646ns (60.032%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.681     2.989    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y3          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/Q
                         net (fo=6, routed)           1.166     4.673    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg_n_0_[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.124     4.797 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.797    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.329 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.329    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.443    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.557    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.671 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.671    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.785 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.785    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.899 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__6/CO[3]
                         net (fo=9, routed)           1.183     7.310    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit10_in
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.434 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1/O
                         net (fo=13, routed)          0.979     8.413    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[1]_INST_0/O
                         net (fo=3, routed)           0.820     9.357    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/Speed[1]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.481 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15/O
                         net (fo=1, routed)           0.605    10.087    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.743 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.743    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.857    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.079 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.439    11.517    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/compare_i0[9]
    SLICE_X20Y19         LUT6 (Prop_lut6_I0_O)        0.299    11.816 f  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=3, routed)           0.454    12.270    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.394 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    12.394    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X19Y20         FDRE                                         r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.489    12.681    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X19Y20         FDRE (Setup_fdre_C_D)        0.031    12.789    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 1.450ns (15.787%)  route 7.735ns (84.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=77, routed)          7.735    12.257    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[13]
    SLICE_X43Y7          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.575    12.767    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y7          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X43Y7          FDRE (Setup_fdre_C_D)       -0.067    12.676    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 1.450ns (15.821%)  route 7.715ns (84.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=79, routed)          7.715    12.238    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X39Y7          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.574    12.766    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y7          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[11]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X39Y7          FDRE (Setup_fdre_C_D)       -0.081    12.661    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[11]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 1.450ns (15.937%)  route 7.648ns (84.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=83, routed)          7.648    12.171    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X23Y45         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.495    12.687    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y45         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X23Y45         FDRE (Setup_fdre_C_D)       -0.067    12.596    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg8_reg[1]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                         -12.171    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 1.450ns (15.740%)  route 7.762ns (84.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=79, routed)          7.762    12.285    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X42Y6          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.576    12.768    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y6          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.130    12.898    
                         clock uncertainty           -0.154    12.744    
    SLICE_X42Y6          FDRE (Setup_fdre_C_D)       -0.031    12.713    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 3.875ns (41.385%)  route 5.488ns (58.615%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.681     2.989    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y3          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg[1]/Q
                         net (fo=6, routed)           1.166     4.673    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_i_reg_n_0_[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.124     4.797 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.797    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/i__carry_i_8__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.329 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.329    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.443    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__0_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.557    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.671 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.671    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.785 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.785    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.899 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__4_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit1_inferred__0/i__carry__6/CO[3]
                         net (fo=9, routed)           1.183     7.310    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/command_limit10_in
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.434 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1/O
                         net (fo=13, routed)          0.979     8.413    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_1_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.537 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/Command[1]_INST_0/O
                         net (fo=3, routed)           0.820     9.357    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/Speed[1]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.481 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15/O
                         net (fo=1, routed)           0.605    10.087    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_15_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.743 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.743    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/PWM1_carry_i_9_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.857    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_4_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.191 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.293    11.484    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/compare_i0[10]
    SLICE_X17Y19         LUT6 (Prop_lut6_I0_O)        0.303    11.787 f  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[10]_i_2/O
                         net (fo=3, routed)           0.441    12.228    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[10]_i_2_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.352 r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    12.352    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X17Y20         FDRE                                         r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.489    12.681    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y20         FDRE                                         r  evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X17Y20         FDRE (Setup_fdre_C_D)        0.029    12.787    evo_v1_i/Motor_1/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.028%)  route 0.273ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.586     0.927    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.273     1.341    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X4Y50          SRL16E                                       r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.853     1.223    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.302    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.865%)  route 0.241ns (63.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.584     0.925    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.241     1.307    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][27]
    SLICE_X3Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.854     1.224    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.071     1.266    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.583     0.924    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.175    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y44          SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.851     1.221    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.120    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.252%)  route 0.243ns (53.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.565     0.906    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=5, routed)           0.243     1.312    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/si_rs_bvalid
    SLICE_X6Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.357 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     1.357    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i0
    SLICE_X6Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.835     1.205    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.297    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.105%)  route 0.246ns (56.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.552     0.893    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y30         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.246     1.279    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X21Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.324 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.324    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X21Y32         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.822     1.192    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.091     1.249    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.285%)  route 0.254ns (57.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.550     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y27         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[13]/Q
                         net (fo=5, routed)           0.254     1.285    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/Increments[13]
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.330 r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.330    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X19Y28         FDRE                                         r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.819     1.189    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y28         FDRE                                         r  evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.091     1.246    evo_v1_i/Derivator_1/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.320%)  route 0.224ns (63.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.584     0.925    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.224     1.277    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][30]
    SLICE_X3Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.854     1.224    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)        -0.007     1.188    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.011%)  route 0.222ns (59.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.586     0.927    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.148     1.075 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.222     1.296    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][22]
    SLICE_X3Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.853     1.223    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.013     1.207    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.547     0.888    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y25         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[3]/Q
                         net (fo=1, routed)           0.054     1.083    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3[3]
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.045     1.128 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.128    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X24Y25         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.812     1.182    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y25         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.281     0.901    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.121     1.022    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.525%)  route 0.285ns (60.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.590     0.931    evo_v1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.285     1.356    evo_v1_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[1]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.401 r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.401    evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.861     1.231    evo_v1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y46         FDRE                                         r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.092     1.294    evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      evo_v1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y1     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y12    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y3     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y11    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y34    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y32    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y34    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y34    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.254ns (29.145%)  route 3.049ns (70.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.655     2.963    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y28         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           1.241     4.682    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[8]
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.298     4.980 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.464     5.444    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.150     5.594 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.293     5.886    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I1_O)        0.328     6.214 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.051     7.266    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X22Y24         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.478    12.670    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y24         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]/C
                         clock pessimism              0.230    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X22Y24         FDCE (Recov_fdce_C_CLR)     -0.405    12.342    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.254ns (29.145%)  route 3.049ns (70.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.655     2.963    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y28         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           1.241     4.682    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[8]
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.298     4.980 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.464     5.444    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.150     5.594 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.293     5.886    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I1_O)        0.328     6.214 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.051     7.266    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X22Y24         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.478    12.670    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y24         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]/C
                         clock pessimism              0.230    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X22Y24         FDCE (Recov_fdce_C_CLR)     -0.405    12.342    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.254ns (29.145%)  route 3.049ns (70.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.655     2.963    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y28         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           1.241     4.682    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[8]
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.298     4.980 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.464     5.444    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.150     5.594 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.293     5.886    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I1_O)        0.328     6.214 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.051     7.266    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X22Y24         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.478    12.670    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y24         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]/C
                         clock pessimism              0.230    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X22Y24         FDCE (Recov_fdce_C_CLR)     -0.405    12.342    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.254ns (29.145%)  route 3.049ns (70.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.655     2.963    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y28         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           1.241     4.682    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[8]
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.298     4.980 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.464     5.444    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.150     5.594 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.293     5.886    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I1_O)        0.328     6.214 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.051     7.266    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X22Y24         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.478    12.670    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y24         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]/C
                         clock pessimism              0.230    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X22Y24         FDCE (Recov_fdce_C_CLR)     -0.405    12.342    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.254ns (28.932%)  route 3.080ns (71.068%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.655     2.963    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y28         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           1.241     4.682    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[8]
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.298     4.980 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.464     5.444    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.150     5.594 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.293     5.886    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I1_O)        0.328     6.214 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.083     7.297    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X22Y25         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.478    12.670    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y25         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[4]/C
                         clock pessimism              0.265    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X22Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.376    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.254ns (28.932%)  route 3.080ns (71.068%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.655     2.963    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y28         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           1.241     4.682    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[8]
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.298     4.980 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.464     5.444    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.150     5.594 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.293     5.886    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I1_O)        0.328     6.214 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.083     7.297    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X22Y25         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.478    12.670    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y25         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[5]/C
                         clock pessimism              0.265    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X22Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.376    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.254ns (28.932%)  route 3.080ns (71.068%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.655     2.963    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y28         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           1.241     4.682    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[8]
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.298     4.980 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.464     5.444    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.150     5.594 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.293     5.886    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I1_O)        0.328     6.214 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.083     7.297    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X22Y25         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.478    12.670    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y25         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[6]/C
                         clock pessimism              0.265    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X22Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.376    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.254ns (28.932%)  route 3.080ns (71.068%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.655     2.963    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y28         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.478     3.441 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           1.241     4.682    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[8]
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.298     4.980 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17/O
                         net (fo=2, routed)           0.464     5.444    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_17_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.150     5.594 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12/O
                         net (fo=1, routed)           0.293     5.886    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_12_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I1_O)        0.328     6.214 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.083     7.297    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X22Y25         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.478    12.670    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y25         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[7]/C
                         clock pessimism              0.265    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X22Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.376    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.580ns (13.825%)  route 3.615ns (86.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.754     3.062    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y4          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456     3.518 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.835     4.353    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X39Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.477 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         2.780     7.257    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X31Y17         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.491    12.683    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y17         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X31Y17         FDCE (Recov_fdce_C_CLR)     -0.405    12.355    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.580ns (13.825%)  route 3.615ns (86.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.754     3.062    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y4          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456     3.518 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.835     4.353    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X39Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.477 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         2.780     7.257    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X31Y17         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        1.491    12.683    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y17         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[11]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X31Y17         FDCE (Recov_fdce_C_CLR)     -0.405    12.355    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  5.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.831%)  route 0.343ns (62.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.192     1.447    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y28         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.819     1.189    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y28         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.831%)  route 0.343ns (62.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.192     1.447    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y28         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.819     1.189    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y28         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.831%)  route 0.343ns (62.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.192     1.447    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y28         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.819     1.189    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y28         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.831%)  route 0.343ns (62.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.192     1.447    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y28         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.819     1.189    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y28         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.579%)  route 0.362ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.211     1.466    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y30         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.821     1.191    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y30         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[16]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.579%)  route 0.362ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.211     1.466    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y30         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.821     1.191    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y30         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[17]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.579%)  route 0.362ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.211     1.466    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y30         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.821     1.191    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y30         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[18]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.579%)  route 0.362ns (63.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.211     1.466    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y30         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.821     1.191    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y30         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[19]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.209ns (33.696%)  route 0.411ns (66.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.259     1.515    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y32         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.823     1.193    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y32         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X33Y32         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.209ns (33.696%)  route 0.411ns (66.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.554     0.895    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y29         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.152     1.210    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.255 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.259     1.515    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X33Y32         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5289, routed)        0.823     1.193    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y32         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X33Y32         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.676    





