<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d1024_A' is changed to 'fifo_w8_d1024_A_x' due to conflict." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:23:36.010+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:23:36.005+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:23:36.001+0100" type="Warning"/>
      </synLog>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clock&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:39:44.983+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clock&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:39:18.294+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_empty_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_empty_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: d27b3e87&#xA;&#xA;&#xA;Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.199 ; gain = 16.008 ; free physical = 4464 ; free virtual = 37321&#xA;Post Restoration Checksum: NetGraph: 162930cb NumContArr: bc520dbc Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: d27b3e87&#xA;&#xA;&#xA;Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.199 ; gain = 16.008 ; free physical = 4473 ; free virtual = 37331&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: d27b3e87&#xA;&#xA;&#xA;Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.199 ; gain = 16.008 ; free physical = 4448 ; free virtual = 37306&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: d27b3e87&#xA;&#xA;&#xA;Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.199 ; gain = 16.008 ; free physical = 4448 ; free virtual = 37306&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 166a93508&#xA;&#xA;&#xA;Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3158.598 ; gain = 42.406 ; free physical = 4423 ; free virtual = 37279" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:38.192+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;reset&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;reset&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.214+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rgbv_full_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rgbv_full_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.212+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_full_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_full_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.209+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.207+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.204+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.201+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.198+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.197+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.195+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.192+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.190+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;clock&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:38:23.187+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clock&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2737.613 ; gain = 521.035 ; free physical = 3780 ; free virtual = 36389&#xA;Contents of report file './report/my_module_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020&#xA;| Date         : Thu Mar 25 13:35:59 2021&#xA;| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS&#xA;| Command      : report_timing_summary -file ./report/my_module_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7a100t-csg324&#xA;| Speed File   : -1  PRODUCTION 1.23 2018-06-13&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock (0)&#xA;2. checking constant_clock (0)&#xA;3. checking pulse_width_clock (0)&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;5. checking no_input_delay (12)&#xA;6. checking no_output_delay (53)&#xA;7. checking multiple_clock (0)&#xA;8. checking generated_clocks (0)&#xA;9. checking loops (0)&#xA;10. checking partial_input_delay (0)&#xA;11. checking partial_output_delay (0)&#xA;12. checking latch_loops (0)&#xA;&#xA;&#xA;1. checking no_clock (0)&#xA;------------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock (0)&#xA;---------------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;------------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay (12)&#xA;-------------------------------&#xA; There are 12 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay (53)&#xA;--------------------------------&#xA; There are 53 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks (0)&#xA;--------------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops (0)&#xA;---------------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay (0)&#xA;------------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay (0)&#xA;-------------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops (0)&#xA;----------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.761        0.000                      0                46602        0.157        0.000                      0                46602        3.750        0.000                       0                 19665  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock  Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----  ------------       ----------      --------------&#xA;clock  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;clock               1.761        0.000                      0                46602        0.157        0.000                      0                46602        3.750        0.000                       0                 19665  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  clock&#xA;  To Clock:  clock&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.761ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.761ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C&#xA;                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]&#xA;                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             clock&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)&#xA;  Data Path Delay:        2.598ns  (logic 0.773ns (29.755%)  route 1.825ns (70.245%))&#xA;  Logic Levels:           1  (LUT6=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock clock rise edge)      0.000     0.000 r  &#xA;                                                      0.000     0.000 r  clock (IN)&#xA;                         net (fo=19771, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q&#xA;                         net (fo=18, unplaced)        1.022     2.473    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]&#xA;                         LUT6 (Prop_lut6_I0_O)        0.295     2.768 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O&#xA;                         net (fo=2, unplaced)         0.803     3.571    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock clock rise edge)     10.000    10.000 r  &#xA;                                                      0.000    10.000 r  clock (IN)&#xA;                         net (fo=19771, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])&#xA;                                                     -5.557     5.332    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP&#xA;  -------------------------------------------------------------------&#xA;                         required time                          5.332    &#xA;                         arrival time                          -3.571    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.761    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.157ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/and_ln68_reg_1590_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32/D&#xA;                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             clock&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)&#xA;  Data Path Delay:        0.309ns  (logic 0.147ns (47.594%)  route 0.162ns (52.406%))&#xA;  Logic Levels:           0  &#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock clock rise edge)      0.000     0.000 r  &#xA;                                                      0.000     0.000 r  clock (IN)&#xA;                         net (fo=19771, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/and_ln68_reg_1590_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/and_ln68_reg_1590_reg[0]/Q&#xA;                         net (fo=1, unplaced)         0.162     0.719    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/detect_din&#xA;                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock clock rise edge)      0.000     0.000 r  &#xA;                                                      0.000     0.000 r  clock (IN)&#xA;                         net (fo=19771, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/clock&#xA;                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32/CLK&#xA;                         clock pessimism              0.000     0.432    &#xA;                         SRLC32E (Hold_srlc32e_CLK_D)&#xA;                                                      0.130     0.562    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.562    &#xA;                         arrival time                           0.719    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.157    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         clock&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { clock }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macibs_U126/ModuleCompute_macibs_DSP48_0_U/p/CLK&#xA;Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK&#xA;High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:36:00.183+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'my_module_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:29:49.268+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'my_module_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:29:47.492+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'my_module_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:29:45.648+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'my_module_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:29:44.037+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'my_module_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:29:42.247+0100" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
