<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1342' ll='1350' type='bool llvm::TargetLoweringBase::shouldReduceLoadWidth(llvm::SDNode * Load, ISD::LoadExtType ExtTy, llvm::EVT NewVT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1340'>/// Return true if it is profitable to reduce a load to a smaller type.
  /// Example: (i16 (trunc (i32 (load x))) -&gt; i16 load x</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4624' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16isAndLoadExtLoadEPN4llvm14ConstantSDNodeEPNS1_10LoadSDNodeENS1_3EVTERS6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4695' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17isLegalNarrowLdStEPN4llvm12LSBaseSDNodeENS1_3ISD11LoadExtTypeERNS1_3EVTEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='16565' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner28scalarizeExtractedVectorLoadEPN4llvm6SDNodeENS1_3EVTENS1_7SDValueEPNS1_10LoadSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18042' u='c' c='_ZL25narrowExtractedVectorLoadPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2866' u='c' c='_ZNK4llvm14TargetLowering13SimplifySetCCENS_3EVTENS_7SDValueES2_NS_3ISD8CondCodeEbRNS0_15DAGCombinerInfoERKNS_5SDLocE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8139' c='_ZNK4llvm21AArch64TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8143' u='c' c='_ZNK4llvm21AArch64TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='684' c='_ZNK4llvm20AMDGPUTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='688' u='c' c='_ZNK4llvm20AMDGPUTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3094' c='_ZNK4llvm21HexagonTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3097' u='c' c='_ZNK4llvm21HexagonTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4797' c='_ZNK4llvm17X86TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE'/>
