Source Block: hdl/library/common/ad_gt_common_1.v@103:131@HdlStmProcess
  wire    [15:0]  up_drp_rdata_s;
  wire            up_drp_ready_s;

  // drp control

  always @(posedge up_clk) begin
    if (up_drp_lanesel == DRP_ID) begin
      up_drp_sel_int <= up_drp_sel;
      up_drp_addr_int <= up_drp_addr;
      up_drp_wr_int <= up_drp_wr;
      up_drp_wdata_int <= up_drp_wdata;
      up_drp_rdata <= up_drp_rdata_s;
      up_drp_ready <= up_drp_ready_s;
      up_drp_rxrate <= 8'hff;
    end else begin
      up_drp_sel_int <= 1'd0;
      up_drp_addr_int <= 12'd0;
      up_drp_wr_int <= 1'd0;
      up_drp_wdata_int <= 16'd0;
      up_drp_rdata <= 16'd0;
      up_drp_ready <= 1'd0;
      up_drp_rxrate <= 8'd0;
    end
  end

  // instantiations

  generate
  if (GTH_GTX_N == 0) begin

Diff Content:
- 108   always @(posedge up_clk) begin
- 109     if (up_drp_lanesel == DRP_ID) begin
- 110       up_drp_sel_int <= up_drp_sel;
- 111       up_drp_addr_int <= up_drp_addr;
- 112       up_drp_wr_int <= up_drp_wr;
- 113       up_drp_wdata_int <= up_drp_wdata;
- 114       up_drp_rdata <= up_drp_rdata_s;
- 115       up_drp_ready <= up_drp_ready_s;
- 116       up_drp_rxrate <= 8'hff;
- 117     end else begin
- 118       up_drp_sel_int <= 1'd0;
- 119       up_drp_addr_int <= 12'd0;
- 120       up_drp_wr_int <= 1'd0;
- 121       up_drp_wdata_int <= 16'd0;
- 122       up_drp_rdata <= 16'd0;
- 123       up_drp_ready <= 1'd0;
- 124       up_drp_rxrate <= 8'd0;
- 125     end
- 126   end
+ 126   input           up_rstn;
+ 126   input           up_clk;
+ 126   input           up_wreq;
+ 126   input   [13:0]  up_waddr;
+ 126   input   [31:0]  up_wdata;
+ 126   output          up_wack;
+ 126   input           up_rreq;
+ 126   input   [13:0]  up_raddr;
+ 126   output  [31:0]  up_rdata;
+ 126   output          up_rack;
+ 126   wire            up_drp_qpll0_sel_s;
+ 126   wire            up_drp_qpll0_wr_s;
+ 126   wire    [11:0]  up_drp_qpll0_addr_s;
+ 126   wire    [15:0]  up_drp_qpll0_wdata_s;
+ 126   wire    [15:0]  up_drp_qpll0_rdata_s;
+ 126   wire            up_drp_qpll0_ready_s;
+ 126   wire            up_drp_qpll1_sel_s;
+ 126   wire            up_drp_qpll1_wr_s;
+ 126   wire    [11:0]  up_drp_qpll1_addr_s;
+ 126   wire    [15:0]  up_drp_qpll1_wdata_s;
+ 126   wire    [15:0]  up_drp_qpll1_rdata_s;
+ 126   wire            up_drp_qpll1_ready_s;
+ 126   assign qpll_clk[1] = qpll_clk[0];
+ 126   assign qpll_ref_clk[1] = qpll_ref_clk[0];
+ 126   assign qpll_locked[1] = qpll_locked[0];
+ 126   assign qpll_clk[2] = qpll_clk[0];
+ 126   assign qpll_ref_clk[2] = qpll_ref_clk[0];
+ 126   assign qpll_locked[2] = qpll_locked[0];
+ 126   assign qpll_clk[3] = qpll_clk[0];
+ 126   assign qpll_ref_clk[3] = qpll_ref_clk[0];
+ 126   assign qpll_locked[3] = qpll_locked[0];
+ 126   assign qpll_clk[5] = qpll_clk[4];
+ 126   assign qpll_ref_clk[5] = qpll_ref_clk[4];
+ 126   assign qpll_locked[5] = qpll_locked[4];
+ 126   assign qpll_clk[6] = qpll_clk[4];
+ 126   assign qpll_ref_clk[6] = qpll_ref_clk[4];
+ 126   assign qpll_locked[6] = qpll_locked[4];
+ 126   assign qpll_clk[7] = qpll_clk[4];
+ 126   assign qpll_ref_clk[7] = qpll_ref_clk[4];
+ 126   assign qpll_locked[7] = qpll_locked[4];

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_gt_channel_1.v@293:321
    tx_rst_done <= tx_rst_done_s;
  end

  // drp control

  always @(posedge up_clk) begin
    if (up_drp_lanesel == DRP_ID) begin
      up_drp_sel_int <= up_drp_sel;
      up_drp_addr_int <= up_drp_addr;
      up_drp_wr_int <= up_drp_wr;
      up_drp_wdata_int <= up_drp_wdata;
      up_drp_rdata <= up_drp_rdata_s;
      up_drp_ready <= up_drp_ready_s;
      up_drp_rxrate <= rx_rate_s;
    end else begin
      up_drp_sel_int <= 1'd0;
      up_drp_addr_int <= 12'd0;
      up_drp_wr_int <= 1'd0;
      up_drp_wdata_int <= 16'd0;
      up_drp_rdata <= 16'd0;
      up_drp_ready <= 1'd0;
      up_drp_rxrate <= 8'd0;
    end
  end

  // instantiations

  generate
  if (GTH_GTX_N == 0) begin

