vhdl work "C:\Users\Aluno\Documents\Alunos\FPGA\2014\Projeto-SD2-master\contador_50Mhz_1s.vhd"
vhdl work "C:\Users\Aluno\Documents\Alunos\FPGA\2014\Projeto-SD2-master\multplex_displays.vhd"
vhdl work "C:\Users\Aluno\Documents\Alunos\FPGA\2014\Projeto-SD2-master\maquina.vhd"
vhdl work "C:\Users\Aluno\Documents\Alunos\FPGA\2014\Projeto-SD2-master\decodificador_7.vhd"
vhdl work "C:\Users\Aluno\Documents\Alunos\FPGA\2014\Projeto-SD2-master\debouncer.vhd"
vhdl work "C:\Users\Aluno\Documents\Alunos\FPGA\2014\Projeto-SD2-master\conversor_bcd.vhd"
vhdl work "C:\Users\Aluno\Documents\Alunos\FPGA\2014\Projeto-SD2-master\top_lvl.vhd"
