
Serwomotor_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b864  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  0800ba48  0800ba48  0000ca48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf04  0800bf04  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bf04  0800bf04  0000cf04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf0c  0800bf0c  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf0c  0800bf0c  0000cf0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf10  0800bf10  0000cf10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800bf14  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f8  200001d4  0800c0e8  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005cc  0800c0e8  0000d5cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000185bf  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000318f  00000000  00000000  000257c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  00028958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001027  00000000  00000000  00029e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028875  00000000  00000000  0002ae2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a5c  00000000  00000000  000536a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101540  00000000  00000000  0006d100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016e640  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dc0  00000000  00000000  0016e684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00175444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ba2c 	.word	0x0800ba2c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800ba2c 	.word	0x0800ba2c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_frsub>:
 8000cd8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cdc:	e002      	b.n	8000ce4 <__addsf3>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_fsub>:
 8000ce0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ce4 <__addsf3>:
 8000ce4:	0042      	lsls	r2, r0, #1
 8000ce6:	bf1f      	itttt	ne
 8000ce8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cec:	ea92 0f03 	teqne	r2, r3
 8000cf0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cf4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf8:	d06a      	beq.n	8000dd0 <__addsf3+0xec>
 8000cfa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cfe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d02:	bfc1      	itttt	gt
 8000d04:	18d2      	addgt	r2, r2, r3
 8000d06:	4041      	eorgt	r1, r0
 8000d08:	4048      	eorgt	r0, r1
 8000d0a:	4041      	eorgt	r1, r0
 8000d0c:	bfb8      	it	lt
 8000d0e:	425b      	neglt	r3, r3
 8000d10:	2b19      	cmp	r3, #25
 8000d12:	bf88      	it	hi
 8000d14:	4770      	bxhi	lr
 8000d16:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d1a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d1e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4240      	negne	r0, r0
 8000d26:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d2a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d2e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d32:	bf18      	it	ne
 8000d34:	4249      	negne	r1, r1
 8000d36:	ea92 0f03 	teq	r2, r3
 8000d3a:	d03f      	beq.n	8000dbc <__addsf3+0xd8>
 8000d3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d40:	fa41 fc03 	asr.w	ip, r1, r3
 8000d44:	eb10 000c 	adds.w	r0, r0, ip
 8000d48:	f1c3 0320 	rsb	r3, r3, #32
 8000d4c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d50:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d54:	d502      	bpl.n	8000d5c <__addsf3+0x78>
 8000d56:	4249      	negs	r1, r1
 8000d58:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d5c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d60:	d313      	bcc.n	8000d8a <__addsf3+0xa6>
 8000d62:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d66:	d306      	bcc.n	8000d76 <__addsf3+0x92>
 8000d68:	0840      	lsrs	r0, r0, #1
 8000d6a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d6e:	f102 0201 	add.w	r2, r2, #1
 8000d72:	2afe      	cmp	r2, #254	@ 0xfe
 8000d74:	d251      	bcs.n	8000e1a <__addsf3+0x136>
 8000d76:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d7e:	bf08      	it	eq
 8000d80:	f020 0001 	biceq.w	r0, r0, #1
 8000d84:	ea40 0003 	orr.w	r0, r0, r3
 8000d88:	4770      	bx	lr
 8000d8a:	0049      	lsls	r1, r1, #1
 8000d8c:	eb40 0000 	adc.w	r0, r0, r0
 8000d90:	3a01      	subs	r2, #1
 8000d92:	bf28      	it	cs
 8000d94:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d98:	d2ed      	bcs.n	8000d76 <__addsf3+0x92>
 8000d9a:	fab0 fc80 	clz	ip, r0
 8000d9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000da2:	ebb2 020c 	subs.w	r2, r2, ip
 8000da6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000daa:	bfaa      	itet	ge
 8000dac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000db0:	4252      	neglt	r2, r2
 8000db2:	4318      	orrge	r0, r3
 8000db4:	bfbc      	itt	lt
 8000db6:	40d0      	lsrlt	r0, r2
 8000db8:	4318      	orrlt	r0, r3
 8000dba:	4770      	bx	lr
 8000dbc:	f092 0f00 	teq	r2, #0
 8000dc0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dc4:	bf06      	itte	eq
 8000dc6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dca:	3201      	addeq	r2, #1
 8000dcc:	3b01      	subne	r3, #1
 8000dce:	e7b5      	b.n	8000d3c <__addsf3+0x58>
 8000dd0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd8:	bf18      	it	ne
 8000dda:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dde:	d021      	beq.n	8000e24 <__addsf3+0x140>
 8000de0:	ea92 0f03 	teq	r2, r3
 8000de4:	d004      	beq.n	8000df0 <__addsf3+0x10c>
 8000de6:	f092 0f00 	teq	r2, #0
 8000dea:	bf08      	it	eq
 8000dec:	4608      	moveq	r0, r1
 8000dee:	4770      	bx	lr
 8000df0:	ea90 0f01 	teq	r0, r1
 8000df4:	bf1c      	itt	ne
 8000df6:	2000      	movne	r0, #0
 8000df8:	4770      	bxne	lr
 8000dfa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dfe:	d104      	bne.n	8000e0a <__addsf3+0x126>
 8000e00:	0040      	lsls	r0, r0, #1
 8000e02:	bf28      	it	cs
 8000e04:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e08:	4770      	bx	lr
 8000e0a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e0e:	bf3c      	itt	cc
 8000e10:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bxcc	lr
 8000e16:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e1a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e22:	4770      	bx	lr
 8000e24:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e28:	bf16      	itet	ne
 8000e2a:	4608      	movne	r0, r1
 8000e2c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e30:	4601      	movne	r1, r0
 8000e32:	0242      	lsls	r2, r0, #9
 8000e34:	bf06      	itte	eq
 8000e36:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e3a:	ea90 0f01 	teqeq	r0, r1
 8000e3e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e42:	4770      	bx	lr

08000e44 <__aeabi_ui2f>:
 8000e44:	f04f 0300 	mov.w	r3, #0
 8000e48:	e004      	b.n	8000e54 <__aeabi_i2f+0x8>
 8000e4a:	bf00      	nop

08000e4c <__aeabi_i2f>:
 8000e4c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e50:	bf48      	it	mi
 8000e52:	4240      	negmi	r0, r0
 8000e54:	ea5f 0c00 	movs.w	ip, r0
 8000e58:	bf08      	it	eq
 8000e5a:	4770      	bxeq	lr
 8000e5c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e60:	4601      	mov	r1, r0
 8000e62:	f04f 0000 	mov.w	r0, #0
 8000e66:	e01c      	b.n	8000ea2 <__aeabi_l2f+0x2a>

08000e68 <__aeabi_ul2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f04f 0300 	mov.w	r3, #0
 8000e74:	e00a      	b.n	8000e8c <__aeabi_l2f+0x14>
 8000e76:	bf00      	nop

08000e78 <__aeabi_l2f>:
 8000e78:	ea50 0201 	orrs.w	r2, r0, r1
 8000e7c:	bf08      	it	eq
 8000e7e:	4770      	bxeq	lr
 8000e80:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e84:	d502      	bpl.n	8000e8c <__aeabi_l2f+0x14>
 8000e86:	4240      	negs	r0, r0
 8000e88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e8c:	ea5f 0c01 	movs.w	ip, r1
 8000e90:	bf02      	ittt	eq
 8000e92:	4684      	moveq	ip, r0
 8000e94:	4601      	moveq	r1, r0
 8000e96:	2000      	moveq	r0, #0
 8000e98:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e9c:	bf08      	it	eq
 8000e9e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ea2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000ea6:	fabc f28c 	clz	r2, ip
 8000eaa:	3a08      	subs	r2, #8
 8000eac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000eb0:	db10      	blt.n	8000ed4 <__aeabi_l2f+0x5c>
 8000eb2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ebc:	f1c2 0220 	rsb	r2, r2, #32
 8000ec0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ec4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec8:	eb43 0002 	adc.w	r0, r3, r2
 8000ecc:	bf08      	it	eq
 8000ece:	f020 0001 	biceq.w	r0, r0, #1
 8000ed2:	4770      	bx	lr
 8000ed4:	f102 0220 	add.w	r2, r2, #32
 8000ed8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000edc:	f1c2 0220 	rsb	r2, r2, #32
 8000ee0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ee4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee8:	eb43 0002 	adc.w	r0, r3, r2
 8000eec:	bf08      	it	eq
 8000eee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ef2:	4770      	bx	lr

08000ef4 <__aeabi_uldivmod>:
 8000ef4:	b953      	cbnz	r3, 8000f0c <__aeabi_uldivmod+0x18>
 8000ef6:	b94a      	cbnz	r2, 8000f0c <__aeabi_uldivmod+0x18>
 8000ef8:	2900      	cmp	r1, #0
 8000efa:	bf08      	it	eq
 8000efc:	2800      	cmpeq	r0, #0
 8000efe:	bf1c      	itt	ne
 8000f00:	f04f 31ff 	movne.w	r1, #4294967295
 8000f04:	f04f 30ff 	movne.w	r0, #4294967295
 8000f08:	f000 b9be 	b.w	8001288 <__aeabi_idiv0>
 8000f0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f14:	f000 f83c 	bl	8000f90 <__udivmoddi4>
 8000f18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f20:	b004      	add	sp, #16
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_d2lz>:
 8000f24:	b538      	push	{r3, r4, r5, lr}
 8000f26:	2200      	movs	r2, #0
 8000f28:	2300      	movs	r3, #0
 8000f2a:	4604      	mov	r4, r0
 8000f2c:	460d      	mov	r5, r1
 8000f2e:	f7ff fdfd 	bl	8000b2c <__aeabi_dcmplt>
 8000f32:	b928      	cbnz	r0, 8000f40 <__aeabi_d2lz+0x1c>
 8000f34:	4620      	mov	r0, r4
 8000f36:	4629      	mov	r1, r5
 8000f38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f3c:	f000 b80a 	b.w	8000f54 <__aeabi_d2ulz>
 8000f40:	4620      	mov	r0, r4
 8000f42:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f46:	f000 f805 	bl	8000f54 <__aeabi_d2ulz>
 8000f4a:	4240      	negs	r0, r0
 8000f4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f50:	bd38      	pop	{r3, r4, r5, pc}
 8000f52:	bf00      	nop

08000f54 <__aeabi_d2ulz>:
 8000f54:	b5d0      	push	{r4, r6, r7, lr}
 8000f56:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <__aeabi_d2ulz+0x34>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	4606      	mov	r6, r0
 8000f5c:	460f      	mov	r7, r1
 8000f5e:	f7ff fb73 	bl	8000648 <__aeabi_dmul>
 8000f62:	f7ff fe49 	bl	8000bf8 <__aeabi_d2uiz>
 8000f66:	4604      	mov	r4, r0
 8000f68:	f7ff faf4 	bl	8000554 <__aeabi_ui2d>
 8000f6c:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <__aeabi_d2ulz+0x38>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f7ff fb6a 	bl	8000648 <__aeabi_dmul>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	4630      	mov	r0, r6
 8000f7a:	4639      	mov	r1, r7
 8000f7c:	f7ff f9ac 	bl	80002d8 <__aeabi_dsub>
 8000f80:	f7ff fe3a 	bl	8000bf8 <__aeabi_d2uiz>
 8000f84:	4621      	mov	r1, r4
 8000f86:	bdd0      	pop	{r4, r6, r7, pc}
 8000f88:	3df00000 	.word	0x3df00000
 8000f8c:	41f00000 	.word	0x41f00000

08000f90 <__udivmoddi4>:
 8000f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f94:	9d08      	ldr	r5, [sp, #32]
 8000f96:	468e      	mov	lr, r1
 8000f98:	4604      	mov	r4, r0
 8000f9a:	4688      	mov	r8, r1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d14a      	bne.n	8001036 <__udivmoddi4+0xa6>
 8000fa0:	428a      	cmp	r2, r1
 8000fa2:	4617      	mov	r7, r2
 8000fa4:	d962      	bls.n	800106c <__udivmoddi4+0xdc>
 8000fa6:	fab2 f682 	clz	r6, r2
 8000faa:	b14e      	cbz	r6, 8000fc0 <__udivmoddi4+0x30>
 8000fac:	f1c6 0320 	rsb	r3, r6, #32
 8000fb0:	fa01 f806 	lsl.w	r8, r1, r6
 8000fb4:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb8:	40b7      	lsls	r7, r6
 8000fba:	ea43 0808 	orr.w	r8, r3, r8
 8000fbe:	40b4      	lsls	r4, r6
 8000fc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fc4:	fa1f fc87 	uxth.w	ip, r7
 8000fc8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000fcc:	0c23      	lsrs	r3, r4, #16
 8000fce:	fb0e 8811 	mls	r8, lr, r1, r8
 8000fd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fd6:	fb01 f20c 	mul.w	r2, r1, ip
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d909      	bls.n	8000ff2 <__udivmoddi4+0x62>
 8000fde:	18fb      	adds	r3, r7, r3
 8000fe0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000fe4:	f080 80ea 	bcs.w	80011bc <__udivmoddi4+0x22c>
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	f240 80e7 	bls.w	80011bc <__udivmoddi4+0x22c>
 8000fee:	3902      	subs	r1, #2
 8000ff0:	443b      	add	r3, r7
 8000ff2:	1a9a      	subs	r2, r3, r2
 8000ff4:	b2a3      	uxth	r3, r4
 8000ff6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ffa:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ffe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001002:	fb00 fc0c 	mul.w	ip, r0, ip
 8001006:	459c      	cmp	ip, r3
 8001008:	d909      	bls.n	800101e <__udivmoddi4+0x8e>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001010:	f080 80d6 	bcs.w	80011c0 <__udivmoddi4+0x230>
 8001014:	459c      	cmp	ip, r3
 8001016:	f240 80d3 	bls.w	80011c0 <__udivmoddi4+0x230>
 800101a:	443b      	add	r3, r7
 800101c:	3802      	subs	r0, #2
 800101e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001022:	eba3 030c 	sub.w	r3, r3, ip
 8001026:	2100      	movs	r1, #0
 8001028:	b11d      	cbz	r5, 8001032 <__udivmoddi4+0xa2>
 800102a:	40f3      	lsrs	r3, r6
 800102c:	2200      	movs	r2, #0
 800102e:	e9c5 3200 	strd	r3, r2, [r5]
 8001032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001036:	428b      	cmp	r3, r1
 8001038:	d905      	bls.n	8001046 <__udivmoddi4+0xb6>
 800103a:	b10d      	cbz	r5, 8001040 <__udivmoddi4+0xb0>
 800103c:	e9c5 0100 	strd	r0, r1, [r5]
 8001040:	2100      	movs	r1, #0
 8001042:	4608      	mov	r0, r1
 8001044:	e7f5      	b.n	8001032 <__udivmoddi4+0xa2>
 8001046:	fab3 f183 	clz	r1, r3
 800104a:	2900      	cmp	r1, #0
 800104c:	d146      	bne.n	80010dc <__udivmoddi4+0x14c>
 800104e:	4573      	cmp	r3, lr
 8001050:	d302      	bcc.n	8001058 <__udivmoddi4+0xc8>
 8001052:	4282      	cmp	r2, r0
 8001054:	f200 8105 	bhi.w	8001262 <__udivmoddi4+0x2d2>
 8001058:	1a84      	subs	r4, r0, r2
 800105a:	eb6e 0203 	sbc.w	r2, lr, r3
 800105e:	2001      	movs	r0, #1
 8001060:	4690      	mov	r8, r2
 8001062:	2d00      	cmp	r5, #0
 8001064:	d0e5      	beq.n	8001032 <__udivmoddi4+0xa2>
 8001066:	e9c5 4800 	strd	r4, r8, [r5]
 800106a:	e7e2      	b.n	8001032 <__udivmoddi4+0xa2>
 800106c:	2a00      	cmp	r2, #0
 800106e:	f000 8090 	beq.w	8001192 <__udivmoddi4+0x202>
 8001072:	fab2 f682 	clz	r6, r2
 8001076:	2e00      	cmp	r6, #0
 8001078:	f040 80a4 	bne.w	80011c4 <__udivmoddi4+0x234>
 800107c:	1a8a      	subs	r2, r1, r2
 800107e:	0c03      	lsrs	r3, r0, #16
 8001080:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001084:	b280      	uxth	r0, r0
 8001086:	b2bc      	uxth	r4, r7
 8001088:	2101      	movs	r1, #1
 800108a:	fbb2 fcfe 	udiv	ip, r2, lr
 800108e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001092:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001096:	fb04 f20c 	mul.w	r2, r4, ip
 800109a:	429a      	cmp	r2, r3
 800109c:	d907      	bls.n	80010ae <__udivmoddi4+0x11e>
 800109e:	18fb      	adds	r3, r7, r3
 80010a0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80010a4:	d202      	bcs.n	80010ac <__udivmoddi4+0x11c>
 80010a6:	429a      	cmp	r2, r3
 80010a8:	f200 80e0 	bhi.w	800126c <__udivmoddi4+0x2dc>
 80010ac:	46c4      	mov	ip, r8
 80010ae:	1a9b      	subs	r3, r3, r2
 80010b0:	fbb3 f2fe 	udiv	r2, r3, lr
 80010b4:	fb0e 3312 	mls	r3, lr, r2, r3
 80010b8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80010bc:	fb02 f404 	mul.w	r4, r2, r4
 80010c0:	429c      	cmp	r4, r3
 80010c2:	d907      	bls.n	80010d4 <__udivmoddi4+0x144>
 80010c4:	18fb      	adds	r3, r7, r3
 80010c6:	f102 30ff 	add.w	r0, r2, #4294967295
 80010ca:	d202      	bcs.n	80010d2 <__udivmoddi4+0x142>
 80010cc:	429c      	cmp	r4, r3
 80010ce:	f200 80ca 	bhi.w	8001266 <__udivmoddi4+0x2d6>
 80010d2:	4602      	mov	r2, r0
 80010d4:	1b1b      	subs	r3, r3, r4
 80010d6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80010da:	e7a5      	b.n	8001028 <__udivmoddi4+0x98>
 80010dc:	f1c1 0620 	rsb	r6, r1, #32
 80010e0:	408b      	lsls	r3, r1
 80010e2:	fa22 f706 	lsr.w	r7, r2, r6
 80010e6:	431f      	orrs	r7, r3
 80010e8:	fa0e f401 	lsl.w	r4, lr, r1
 80010ec:	fa20 f306 	lsr.w	r3, r0, r6
 80010f0:	fa2e fe06 	lsr.w	lr, lr, r6
 80010f4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80010f8:	4323      	orrs	r3, r4
 80010fa:	fa00 f801 	lsl.w	r8, r0, r1
 80010fe:	fa1f fc87 	uxth.w	ip, r7
 8001102:	fbbe f0f9 	udiv	r0, lr, r9
 8001106:	0c1c      	lsrs	r4, r3, #16
 8001108:	fb09 ee10 	mls	lr, r9, r0, lr
 800110c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001110:	fb00 fe0c 	mul.w	lr, r0, ip
 8001114:	45a6      	cmp	lr, r4
 8001116:	fa02 f201 	lsl.w	r2, r2, r1
 800111a:	d909      	bls.n	8001130 <__udivmoddi4+0x1a0>
 800111c:	193c      	adds	r4, r7, r4
 800111e:	f100 3aff 	add.w	sl, r0, #4294967295
 8001122:	f080 809c 	bcs.w	800125e <__udivmoddi4+0x2ce>
 8001126:	45a6      	cmp	lr, r4
 8001128:	f240 8099 	bls.w	800125e <__udivmoddi4+0x2ce>
 800112c:	3802      	subs	r0, #2
 800112e:	443c      	add	r4, r7
 8001130:	eba4 040e 	sub.w	r4, r4, lr
 8001134:	fa1f fe83 	uxth.w	lr, r3
 8001138:	fbb4 f3f9 	udiv	r3, r4, r9
 800113c:	fb09 4413 	mls	r4, r9, r3, r4
 8001140:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001144:	fb03 fc0c 	mul.w	ip, r3, ip
 8001148:	45a4      	cmp	ip, r4
 800114a:	d908      	bls.n	800115e <__udivmoddi4+0x1ce>
 800114c:	193c      	adds	r4, r7, r4
 800114e:	f103 3eff 	add.w	lr, r3, #4294967295
 8001152:	f080 8082 	bcs.w	800125a <__udivmoddi4+0x2ca>
 8001156:	45a4      	cmp	ip, r4
 8001158:	d97f      	bls.n	800125a <__udivmoddi4+0x2ca>
 800115a:	3b02      	subs	r3, #2
 800115c:	443c      	add	r4, r7
 800115e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001162:	eba4 040c 	sub.w	r4, r4, ip
 8001166:	fba0 ec02 	umull	lr, ip, r0, r2
 800116a:	4564      	cmp	r4, ip
 800116c:	4673      	mov	r3, lr
 800116e:	46e1      	mov	r9, ip
 8001170:	d362      	bcc.n	8001238 <__udivmoddi4+0x2a8>
 8001172:	d05f      	beq.n	8001234 <__udivmoddi4+0x2a4>
 8001174:	b15d      	cbz	r5, 800118e <__udivmoddi4+0x1fe>
 8001176:	ebb8 0203 	subs.w	r2, r8, r3
 800117a:	eb64 0409 	sbc.w	r4, r4, r9
 800117e:	fa04 f606 	lsl.w	r6, r4, r6
 8001182:	fa22 f301 	lsr.w	r3, r2, r1
 8001186:	431e      	orrs	r6, r3
 8001188:	40cc      	lsrs	r4, r1
 800118a:	e9c5 6400 	strd	r6, r4, [r5]
 800118e:	2100      	movs	r1, #0
 8001190:	e74f      	b.n	8001032 <__udivmoddi4+0xa2>
 8001192:	fbb1 fcf2 	udiv	ip, r1, r2
 8001196:	0c01      	lsrs	r1, r0, #16
 8001198:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800119c:	b280      	uxth	r0, r0
 800119e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80011a2:	463b      	mov	r3, r7
 80011a4:	4638      	mov	r0, r7
 80011a6:	463c      	mov	r4, r7
 80011a8:	46b8      	mov	r8, r7
 80011aa:	46be      	mov	lr, r7
 80011ac:	2620      	movs	r6, #32
 80011ae:	fbb1 f1f7 	udiv	r1, r1, r7
 80011b2:	eba2 0208 	sub.w	r2, r2, r8
 80011b6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80011ba:	e766      	b.n	800108a <__udivmoddi4+0xfa>
 80011bc:	4601      	mov	r1, r0
 80011be:	e718      	b.n	8000ff2 <__udivmoddi4+0x62>
 80011c0:	4610      	mov	r0, r2
 80011c2:	e72c      	b.n	800101e <__udivmoddi4+0x8e>
 80011c4:	f1c6 0220 	rsb	r2, r6, #32
 80011c8:	fa2e f302 	lsr.w	r3, lr, r2
 80011cc:	40b7      	lsls	r7, r6
 80011ce:	40b1      	lsls	r1, r6
 80011d0:	fa20 f202 	lsr.w	r2, r0, r2
 80011d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011d8:	430a      	orrs	r2, r1
 80011da:	fbb3 f8fe 	udiv	r8, r3, lr
 80011de:	b2bc      	uxth	r4, r7
 80011e0:	fb0e 3318 	mls	r3, lr, r8, r3
 80011e4:	0c11      	lsrs	r1, r2, #16
 80011e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011ea:	fb08 f904 	mul.w	r9, r8, r4
 80011ee:	40b0      	lsls	r0, r6
 80011f0:	4589      	cmp	r9, r1
 80011f2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80011f6:	b280      	uxth	r0, r0
 80011f8:	d93e      	bls.n	8001278 <__udivmoddi4+0x2e8>
 80011fa:	1879      	adds	r1, r7, r1
 80011fc:	f108 3cff 	add.w	ip, r8, #4294967295
 8001200:	d201      	bcs.n	8001206 <__udivmoddi4+0x276>
 8001202:	4589      	cmp	r9, r1
 8001204:	d81f      	bhi.n	8001246 <__udivmoddi4+0x2b6>
 8001206:	eba1 0109 	sub.w	r1, r1, r9
 800120a:	fbb1 f9fe 	udiv	r9, r1, lr
 800120e:	fb09 f804 	mul.w	r8, r9, r4
 8001212:	fb0e 1119 	mls	r1, lr, r9, r1
 8001216:	b292      	uxth	r2, r2
 8001218:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800121c:	4542      	cmp	r2, r8
 800121e:	d229      	bcs.n	8001274 <__udivmoddi4+0x2e4>
 8001220:	18ba      	adds	r2, r7, r2
 8001222:	f109 31ff 	add.w	r1, r9, #4294967295
 8001226:	d2c4      	bcs.n	80011b2 <__udivmoddi4+0x222>
 8001228:	4542      	cmp	r2, r8
 800122a:	d2c2      	bcs.n	80011b2 <__udivmoddi4+0x222>
 800122c:	f1a9 0102 	sub.w	r1, r9, #2
 8001230:	443a      	add	r2, r7
 8001232:	e7be      	b.n	80011b2 <__udivmoddi4+0x222>
 8001234:	45f0      	cmp	r8, lr
 8001236:	d29d      	bcs.n	8001174 <__udivmoddi4+0x1e4>
 8001238:	ebbe 0302 	subs.w	r3, lr, r2
 800123c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001240:	3801      	subs	r0, #1
 8001242:	46e1      	mov	r9, ip
 8001244:	e796      	b.n	8001174 <__udivmoddi4+0x1e4>
 8001246:	eba7 0909 	sub.w	r9, r7, r9
 800124a:	4449      	add	r1, r9
 800124c:	f1a8 0c02 	sub.w	ip, r8, #2
 8001250:	fbb1 f9fe 	udiv	r9, r1, lr
 8001254:	fb09 f804 	mul.w	r8, r9, r4
 8001258:	e7db      	b.n	8001212 <__udivmoddi4+0x282>
 800125a:	4673      	mov	r3, lr
 800125c:	e77f      	b.n	800115e <__udivmoddi4+0x1ce>
 800125e:	4650      	mov	r0, sl
 8001260:	e766      	b.n	8001130 <__udivmoddi4+0x1a0>
 8001262:	4608      	mov	r0, r1
 8001264:	e6fd      	b.n	8001062 <__udivmoddi4+0xd2>
 8001266:	443b      	add	r3, r7
 8001268:	3a02      	subs	r2, #2
 800126a:	e733      	b.n	80010d4 <__udivmoddi4+0x144>
 800126c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001270:	443b      	add	r3, r7
 8001272:	e71c      	b.n	80010ae <__udivmoddi4+0x11e>
 8001274:	4649      	mov	r1, r9
 8001276:	e79c      	b.n	80011b2 <__udivmoddi4+0x222>
 8001278:	eba1 0109 	sub.w	r1, r1, r9
 800127c:	46c4      	mov	ip, r8
 800127e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001282:	fb09 f804 	mul.w	r8, r9, r4
 8001286:	e7c4      	b.n	8001212 <__udivmoddi4+0x282>

08001288 <__aeabi_idiv0>:
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop

0800128c <MPU6050_Init>:



//Initialize MPU6050
MPU6050_STATE_t MPU6050_Init(MPU6050_t *MPU6050, I2C_HandleTypeDef *Hi2c, uint16_t Address)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	4613      	mov	r3, r2
 8001298:	80fb      	strh	r3, [r7, #6]
    uint8_t CheckID;

    MPU6050->hi2c     = Hi2c;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	68ba      	ldr	r2, [r7, #8]
 800129e:	601a      	str	r2, [r3, #0]
    MPU6050->address  = Address;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	88fa      	ldrh	r2, [r7, #6]
 80012a4:	809a      	strh	r2, [r3, #4]

    CheckID = Read8(MPU6050, 0x75);
 80012a6:	2175      	movs	r1, #117	@ 0x75
 80012a8:	68f8      	ldr	r0, [r7, #12]
 80012aa:	f000 f939 	bl	8001520 <Read8>
 80012ae:	4603      	mov	r3, r0
 80012b0:	75fb      	strb	r3, [r7, #23]
    if (CheckID != 0x68) 										//Checking IMU ID
 80012b2:	7dfb      	ldrb	r3, [r7, #23]
 80012b4:	2b68      	cmp	r3, #104	@ 0x68
 80012b6:	d001      	beq.n	80012bc <MPU6050_Init+0x30>
    {
        return MPU6050_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e036      	b.n	800132a <MPU6050_Init+0x9e>
    }

    if (MPU6050_WakeUp(MPU6050) != MPU6050_OK) 					//Waking up the IMU
 80012bc:	68f8      	ldr	r0, [r7, #12]
 80012be:	f000 f838 	bl	8001332 <MPU6050_WakeUp>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MPU6050_Init+0x40>
    {
        return MPU6050_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e02e      	b.n	800132a <MPU6050_Init+0x9e>
    }
    if (MPU6050_SetAccelerationRange(MPU6050) != MPU6050_OK) 	//Setting acceleration range
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 f97d 	bl	80015cc <MPU6050_SetAccelerationRange>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MPU6050_Init+0x50>
    {
        return MPU6050_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e026      	b.n	800132a <MPU6050_Init+0x9e>
    }
    if (MPU6050_SetGyroRange(MPU6050) != MPU6050_OK) 			//Setting gyro range
 80012dc:	68f8      	ldr	r0, [r7, #12]
 80012de:	f000 f95c 	bl	800159a <MPU6050_SetGyroRange>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MPU6050_Init+0x60>
    {
        return MPU6050_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e01e      	b.n	800132a <MPU6050_Init+0x9e>
    }

    MPU6050->AccelOffset.X = 0.0f;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	f04f 0200 	mov.w	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
    MPU6050->AccelOffset.Y = 0.0f;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
    MPU6050->AccelOffset.Z = 0.0f;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f04f 0200 	mov.w	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
    MPU6050->GyroOffset.X  = 0.0f;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	615a      	str	r2, [r3, #20]
    MPU6050->GyroOffset.Y  = 0.0f;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
    MPU6050->GyroOffset.Z  = 0.0f;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f04f 0200 	mov.w	r2, #0
 800131a:	61da      	str	r2, [r3, #28]

    MPU6050_CalibrateAccel(MPU6050);		//Getting data to calibrate accel
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f000 f9fb 	bl	8001718 <MPU6050_CalibrateAccel>
    MPU6050_CalibrateGyro(MPU6050);			//Getting data to calibrate gyro
 8001322:	68f8      	ldr	r0, [r7, #12]
 8001324:	f000 fb1e 	bl	8001964 <MPU6050_CalibrateGyro>

    //level device and take first measurement
    //MPU6050_DegFromAccel(MPU6050, &MPU6050->FirstMeasure.X, &MPU6050->FirstMeasure.Y);

    return MPU6050_OK;
 8001328:	2300      	movs	r3, #0
}
 800132a:	4618      	mov	r0, r3
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <MPU6050_WakeUp>:
{
    return Read8(MPU6050, 0x75);
}

MPU6050_STATE_t MPU6050_WakeUp(MPU6050_t *MPU6050)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b084      	sub	sp, #16
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
    uint8_t Value = Read8(MPU6050, PWR_MGMT_1);
 800133a:	216b      	movs	r1, #107	@ 0x6b
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f000 f8ef 	bl	8001520 <Read8>
 8001342:	4603      	mov	r3, r0
 8001344:	73fb      	strb	r3, [r7, #15]

    Value &= ~(1 << 6);  // disable sleep
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800134c:	73fb      	strb	r3, [r7, #15]
    Value &= ~(1 << 5);  // disable cycle
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	f023 0320 	bic.w	r3, r3, #32
 8001354:	73fb      	strb	r3, [r7, #15]
    Value |= (1 << 3);   // disable temp sensor
 8001356:	7bfb      	ldrb	r3, [r7, #15]
 8001358:	f043 0308 	orr.w	r3, r3, #8
 800135c:	73fb      	strb	r3, [r7, #15]

    return Write8(MPU6050, PWR_MGMT_1, Value);
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	461a      	mov	r2, r3
 8001362:	216b      	movs	r1, #107	@ 0x6b
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f000 f8f9 	bl	800155c <Write8>
 800136a:	4603      	mov	r3, r0
}
 800136c:	4618      	mov	r0, r3
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	0000      	movs	r0, r0
	...

08001378 <MPU6050_DegFromAccel>:

//Calculating angles from accelerometr data
MPU6050_STATE_t MPU6050_DegFromAccel(MPU6050_t *MPU6050, float *Roll, float *Pitch)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	ed2d 8b02 	vpush	{d8}
 800137e:	b088      	sub	sp, #32
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]
    Data_t Accel;
    MPU6050_ReadAcceleration(MPU6050, &Accel);
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	4619      	mov	r1, r3
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f000 f979 	bl	8001686 <MPU6050_ReadAcceleration>

    // Poprawione obliczenia:
    *Roll  = atan2f(Accel.Y, Accel.Z) * 180.0f / M_PI;
 8001394:	edd7 7a06 	vldr	s15, [r7, #24]
 8001398:	ed97 7a07 	vldr	s14, [r7, #28]
 800139c:	eef0 0a47 	vmov.f32	s1, s14
 80013a0:	eeb0 0a67 	vmov.f32	s0, s15
 80013a4:	f00a f9a2 	bl	800b6ec <atan2f>
 80013a8:	eef0 7a40 	vmov.f32	s15, s0
 80013ac:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001460 <MPU6050_DegFromAccel+0xe8>
 80013b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b4:	ee17 0a90 	vmov	r0, s15
 80013b8:	f7ff f8ee 	bl	8000598 <__aeabi_f2d>
 80013bc:	a326      	add	r3, pc, #152	@ (adr r3, 8001458 <MPU6050_DegFromAccel+0xe0>)
 80013be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c2:	f7ff fa6b 	bl	800089c <__aeabi_ddiv>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4610      	mov	r0, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f7ff fc33 	bl	8000c38 <__aeabi_d2f>
 80013d2:	4602      	mov	r2, r0
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	601a      	str	r2, [r3, #0]
    *Pitch = atan2f(-Accel.X, sqrtf(Accel.Y*Accel.Y + Accel.Z*Accel.Z)) * 180.0f / M_PI;
 80013d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80013dc:	eeb1 8a67 	vneg.f32	s16, s15
 80013e0:	ed97 7a06 	vldr	s14, [r7, #24]
 80013e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80013e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80013f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80013f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001400:	f00a f976 	bl	800b6f0 <sqrtf>
 8001404:	eef0 7a40 	vmov.f32	s15, s0
 8001408:	eef0 0a67 	vmov.f32	s1, s15
 800140c:	eeb0 0a48 	vmov.f32	s0, s16
 8001410:	f00a f96c 	bl	800b6ec <atan2f>
 8001414:	eef0 7a40 	vmov.f32	s15, s0
 8001418:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001460 <MPU6050_DegFromAccel+0xe8>
 800141c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001420:	ee17 0a90 	vmov	r0, s15
 8001424:	f7ff f8b8 	bl	8000598 <__aeabi_f2d>
 8001428:	a30b      	add	r3, pc, #44	@ (adr r3, 8001458 <MPU6050_DegFromAccel+0xe0>)
 800142a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142e:	f7ff fa35 	bl	800089c <__aeabi_ddiv>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	4610      	mov	r0, r2
 8001438:	4619      	mov	r1, r3
 800143a:	f7ff fbfd 	bl	8000c38 <__aeabi_d2f>
 800143e:	4602      	mov	r2, r0
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	601a      	str	r2, [r3, #0]

    return MPU6050_OK;
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	3720      	adds	r7, #32
 800144a:	46bd      	mov	sp, r7
 800144c:	ecbd 8b02 	vpop	{d8}
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	f3af 8000 	nop.w
 8001458:	54442d18 	.word	0x54442d18
 800145c:	400921fb 	.word	0x400921fb
 8001460:	43340000 	.word	0x43340000

08001464 <MPU6050_DegFromGyro>:
//Calculating angles from gyro data
MPU6050_STATE_t MPU6050_DegFromGyro(MPU6050_t *MPU6050, float *RollG, float *PitchG, float *YawG)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	@ 0x28
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
 8001470:	603b      	str	r3, [r7, #0]
    Data_t Gyro;
    MPU6050_ReadGyro(MPU6050, &Gyro);
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	4619      	mov	r1, r3
 8001478:	68f8      	ldr	r0, [r7, #12]
 800147a:	f000 fa37 	bl	80018ec <MPU6050_ReadGyro>

    static uint32_t LastTick = 0;
    uint32_t TimeNow = HAL_GetTick();
 800147e:	f001 f975 	bl	800276c <HAL_GetTick>
 8001482:	6278      	str	r0, [r7, #36]	@ 0x24

    if(LastTick == 0)
 8001484:	4b24      	ldr	r3, [pc, #144]	@ (8001518 <MPU6050_DegFromGyro+0xb4>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d104      	bne.n	8001496 <MPU6050_DegFromGyro+0x32>
    {
    	//init
    	LastTick = TimeNow;
 800148c:	4a22      	ldr	r2, [pc, #136]	@ (8001518 <MPU6050_DegFromGyro+0xb4>)
 800148e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001490:	6013      	str	r3, [r2, #0]
    	return MPU6050_OK;
 8001492:	2300      	movs	r3, #0
 8001494:	e03b      	b.n	800150e <MPU6050_DegFromGyro+0xaa>
    }

    float dt = (float)(TimeNow - LastTick) / 1000;	//ms -> s
 8001496:	4b20      	ldr	r3, [pc, #128]	@ (8001518 <MPU6050_DegFromGyro+0xb4>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014a6:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800151c <MPU6050_DegFromGyro+0xb8>
 80014aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ae:	edc7 7a08 	vstr	s15, [r7, #32]
    LastTick = TimeNow;
 80014b2:	4a19      	ldr	r2, [pc, #100]	@ (8001518 <MPU6050_DegFromGyro+0xb4>)
 80014b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b6:	6013      	str	r3, [r2, #0]

    *RollG  += (Gyro.X) * dt;
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	ed93 7a00 	vldr	s14, [r3]
 80014be:	edd7 6a05 	vldr	s13, [r7, #20]
 80014c2:	edd7 7a08 	vldr	s15, [r7, #32]
 80014c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	edc3 7a00 	vstr	s15, [r3]
    *PitchG += (Gyro.Y) * dt;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	ed93 7a00 	vldr	s14, [r3]
 80014da:	edd7 6a06 	vldr	s13, [r7, #24]
 80014de:	edd7 7a08 	vldr	s15, [r7, #32]
 80014e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	edc3 7a00 	vstr	s15, [r3]
    *YawG   += (Gyro.Z) * dt;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	ed93 7a00 	vldr	s14, [r3]
 80014f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80014fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80014fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001502:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	edc3 7a00 	vstr	s15, [r3]

    return MPU6050_OK;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	3728      	adds	r7, #40	@ 0x28
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200001f0 	.word	0x200001f0
 800151c:	447a0000 	.word	0x447a0000

08001520 <Read8>:
    *pitch = alpha * (*pitch) + (1.0f - alpha) * pitch_accel;
}

//Help functions
static uint8_t Read8(MPU6050_t *MPU6050, uint8_t Register)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b088      	sub	sp, #32
 8001524:	af04      	add	r7, sp, #16
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	460b      	mov	r3, r1
 800152a:	70fb      	strb	r3, [r7, #3]
    uint8_t Value;
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6818      	ldr	r0, [r3, #0]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	889b      	ldrh	r3, [r3, #4]
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	b299      	uxth	r1, r3
 8001538:	78fb      	ldrb	r3, [r7, #3]
 800153a:	b29a      	uxth	r2, r3
 800153c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001540:	9302      	str	r3, [sp, #8]
 8001542:	2301      	movs	r3, #1
 8001544:	9301      	str	r3, [sp, #4]
 8001546:	f107 030f 	add.w	r3, r7, #15
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	2301      	movs	r3, #1
 800154e:	f001 fdd1 	bl	80030f4 <HAL_I2C_Mem_Read>
    return Value;
 8001552:	7bfb      	ldrb	r3, [r7, #15]
}
 8001554:	4618      	mov	r0, r3
 8001556:	3710      	adds	r7, #16
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <Write8>:

static MPU6050_STATE_t Write8(MPU6050_t *MPU6050, uint8_t Register, uint8_t Value)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b086      	sub	sp, #24
 8001560:	af04      	add	r7, sp, #16
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	460b      	mov	r3, r1
 8001566:	70fb      	strb	r3, [r7, #3]
 8001568:	4613      	mov	r3, r2
 800156a:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6818      	ldr	r0, [r3, #0]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	889b      	ldrh	r3, [r3, #4]
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	b299      	uxth	r1, r3
 8001578:	78fb      	ldrb	r3, [r7, #3]
 800157a:	b29a      	uxth	r2, r3
 800157c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001580:	9302      	str	r3, [sp, #8]
 8001582:	2301      	movs	r3, #1
 8001584:	9301      	str	r3, [sp, #4]
 8001586:	1cbb      	adds	r3, r7, #2
 8001588:	9300      	str	r3, [sp, #0]
 800158a:	2301      	movs	r3, #1
 800158c:	f001 fc9e 	bl	8002ecc <HAL_I2C_Mem_Write>
 8001590:	4603      	mov	r3, r0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <MPU6050_SetGyroRange>:
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, Value, 2, MPU6050_TIMEOUT);
    return (int16_t)((Value[0] << 8) | Value[1]);
}

static MPU6050_STATE_t MPU6050_SetGyroRange(MPU6050_t *MPU6050)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b084      	sub	sp, #16
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, GYRO_CONFIG);
 80015a2:	211b      	movs	r1, #27
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff ffbb 	bl	8001520 <Read8>
 80015aa:	4603      	mov	r3, r0
 80015ac:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 4) | (1 << 5) ); // 250/s
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80015b4:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, GYRO_CONFIG, RegisterValue);
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	461a      	mov	r2, r3
 80015ba:	211b      	movs	r1, #27
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff ffcd 	bl	800155c <Write8>
 80015c2:	4603      	mov	r3, r0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <MPU6050_SetAccelerationRange>:

static MPU6050_STATE_t MPU6050_SetAccelerationRange(MPU6050_t *MPU6050)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, ACCEL_CONFIG);
 80015d4:	211c      	movs	r1, #28
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff ffa2 	bl	8001520 <Read8>
 80015dc:	4603      	mov	r3, r0
 80015de:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 4) | (1 << 5) ); // 2g
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80015e6:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, ACCEL_CONFIG, RegisterValue);
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
 80015ea:	461a      	mov	r2, r3
 80015ec:	211c      	movs	r1, #28
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff ffb4 	bl	800155c <Write8>
 80015f4:	4603      	mov	r3, r0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <MPU6050_ReadAccelerationRaw>:
}

// --- surowe i skalowane odczyty Accel/Gyro (prywatne) ---

static MPU6050_STATE_t MPU6050_ReadAccelerationRaw(MPU6050_t *MPU6050, DataRaw_t *AccelRaw)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b088      	sub	sp, #32
 8001602:	af04      	add	r7, sp, #16
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	6039      	str	r1, [r7, #0]
    uint8_t buf[6] = {0};
 8001608:	f107 0308 	add.w	r3, r7, #8
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	809a      	strh	r2, [r3, #4]
    if (HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address)<<1, ACCEL_XOUT_H, 1, buf, 6, MPU6050_TIMEOUT) != HAL_OK)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6818      	ldr	r0, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	889b      	ldrh	r3, [r3, #4]
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	b299      	uxth	r1, r3
 800161e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001622:	9302      	str	r3, [sp, #8]
 8001624:	2306      	movs	r3, #6
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	f107 0308 	add.w	r3, r7, #8
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	2301      	movs	r3, #1
 8001630:	223b      	movs	r2, #59	@ 0x3b
 8001632:	f001 fd5f 	bl	80030f4 <HAL_I2C_Mem_Read>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MPU6050_ReadAccelerationRaw+0x42>
    {
        return MPU6050_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e01e      	b.n	800167e <MPU6050_ReadAccelerationRaw+0x80>
    }

    AccelRaw->X = (int16_t)((buf[0] << 8) | buf[1]);
 8001640:	7a3b      	ldrb	r3, [r7, #8]
 8001642:	b21b      	sxth	r3, r3
 8001644:	021b      	lsls	r3, r3, #8
 8001646:	b21a      	sxth	r2, r3
 8001648:	7a7b      	ldrb	r3, [r7, #9]
 800164a:	b21b      	sxth	r3, r3
 800164c:	4313      	orrs	r3, r2
 800164e:	b21a      	sxth	r2, r3
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	801a      	strh	r2, [r3, #0]
    AccelRaw->Y = (int16_t)((buf[2] << 8) | buf[3]);
 8001654:	7abb      	ldrb	r3, [r7, #10]
 8001656:	b21b      	sxth	r3, r3
 8001658:	021b      	lsls	r3, r3, #8
 800165a:	b21a      	sxth	r2, r3
 800165c:	7afb      	ldrb	r3, [r7, #11]
 800165e:	b21b      	sxth	r3, r3
 8001660:	4313      	orrs	r3, r2
 8001662:	b21a      	sxth	r2, r3
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	805a      	strh	r2, [r3, #2]
    AccelRaw->Z = (int16_t)((buf[4] << 8) | buf[5]);
 8001668:	7b3b      	ldrb	r3, [r7, #12]
 800166a:	b21b      	sxth	r3, r3
 800166c:	021b      	lsls	r3, r3, #8
 800166e:	b21a      	sxth	r2, r3
 8001670:	7b7b      	ldrb	r3, [r7, #13]
 8001672:	b21b      	sxth	r3, r3
 8001674:	4313      	orrs	r3, r2
 8001676:	b21a      	sxth	r2, r3
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	809a      	strh	r2, [r3, #4]
    return MPU6050_OK;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <MPU6050_ReadAcceleration>:

static MPU6050_STATE_t MPU6050_ReadAcceleration(MPU6050_t *MPU6050, Data_t *Accelerations)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b086      	sub	sp, #24
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
 800168e:	6039      	str	r1, [r7, #0]
    DataRaw_t Raw;
    MPU6050_ReadAccelerationRaw(MPU6050, &Raw);
 8001690:	f107 030c 	add.w	r3, r7, #12
 8001694:	4619      	mov	r1, r3
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f7ff ffb1 	bl	80015fe <MPU6050_ReadAccelerationRaw>

    const float ScaleFactor = 16384.0f; // 2g
 800169c:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 80016a0:	617b      	str	r3, [r7, #20]

    Accelerations->X = (float)(Raw.X - MPU6050->AccelOffset.X) / ScaleFactor;
 80016a2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016a6:	ee07 3a90 	vmov	s15, r3
 80016aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80016b4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80016b8:	ed97 7a05 	vldr	s14, [r7, #20]
 80016bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	edc3 7a00 	vstr	s15, [r3]
    Accelerations->Y = (float)(Raw.Y - MPU6050->AccelOffset.Y) / ScaleFactor;
 80016c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016ca:	ee07 3a90 	vmov	s15, r3
 80016ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	edd3 7a03 	vldr	s15, [r3, #12]
 80016d8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80016dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80016e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	edc3 7a01 	vstr	s15, [r3, #4]
    Accelerations->Z = (float)(Raw.Z - MPU6050->AccelOffset.Z) / ScaleFactor;
 80016ea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80016ee:	ee07 3a90 	vmov	s15, r3
 80016f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	edd3 7a04 	vldr	s15, [r3, #16]
 80016fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001700:	ed97 7a05 	vldr	s14, [r7, #20]
 8001704:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	edc3 7a02 	vstr	s15, [r3, #8]

    return MPU6050_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3718      	adds	r7, #24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <MPU6050_CalibrateAccel>:

static MPU6050_STATE_t MPU6050_CalibrateAccel(MPU6050_t *MPU6050)
{
 8001718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800171c:	b092      	sub	sp, #72	@ 0x48
 800171e:	af00      	add	r7, sp, #0
 8001720:	61f8      	str	r0, [r7, #28]
    DataRaw_t Accelerations;
    int64_t SumX = 0, SumY = 0, SumZ = 0;
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	f04f 0300 	mov.w	r3, #0
 8001736:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    uint16_t i;
    const uint16_t Samples = 200; // poprawny typ i warto
 8001746:	23c8      	movs	r3, #200	@ 0xc8
 8001748:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    for(i = 0; i < Samples; i++)
 800174a:	2300      	movs	r3, #0
 800174c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800174e:	e047      	b.n	80017e0 <MPU6050_CalibrateAccel+0xc8>
    {
        if (MPU6050_ReadAccelerationRaw(MPU6050, &Accelerations) != MPU6050_OK)
 8001750:	f107 0320 	add.w	r3, r7, #32
 8001754:	4619      	mov	r1, r3
 8001756:	69f8      	ldr	r0, [r7, #28]
 8001758:	f7ff ff51 	bl	80015fe <MPU6050_ReadAccelerationRaw>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d004      	beq.n	800176c <MPU6050_CalibrateAccel+0x54>
        {
            HAL_Delay(2);
 8001762:	2002      	movs	r0, #2
 8001764:	f001 f80e 	bl	8002784 <HAL_Delay>
            return MPU6050_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e075      	b.n	8001858 <MPU6050_CalibrateAccel+0x140>
        }
        SumX += Accelerations.X;
 800176c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001770:	b21b      	sxth	r3, r3
 8001772:	17da      	asrs	r2, r3, #31
 8001774:	461c      	mov	r4, r3
 8001776:	4615      	mov	r5, r2
 8001778:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800177c:	1911      	adds	r1, r2, r4
 800177e:	6139      	str	r1, [r7, #16]
 8001780:	416b      	adcs	r3, r5
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001788:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
        SumY += Accelerations.Y;
 800178c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001790:	b21b      	sxth	r3, r3
 8001792:	17da      	asrs	r2, r3, #31
 8001794:	4698      	mov	r8, r3
 8001796:	4691      	mov	r9, r2
 8001798:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800179c:	eb12 0108 	adds.w	r1, r2, r8
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	eb43 0309 	adc.w	r3, r3, r9
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80017ac:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
        SumZ += Accelerations.Z;
 80017b0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80017b4:	b21b      	sxth	r3, r3
 80017b6:	17da      	asrs	r2, r3, #31
 80017b8:	469a      	mov	sl, r3
 80017ba:	4693      	mov	fp, r2
 80017bc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80017c0:	eb12 010a 	adds.w	r1, r2, sl
 80017c4:	6039      	str	r1, [r7, #0]
 80017c6:	eb43 030b 	adc.w	r3, r3, fp
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80017d0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        HAL_Delay(1);
 80017d4:	2001      	movs	r0, #1
 80017d6:	f000 ffd5 	bl	8002784 <HAL_Delay>
    for(i = 0; i < Samples; i++)
 80017da:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017dc:	3301      	adds	r3, #1
 80017de:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80017e0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80017e2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d3b3      	bcc.n	8001750 <MPU6050_CalibrateAccel+0x38>
    }

    const float ScaleFactor = 16384.0f; // 2g raw per 1g
 80017e8:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 80017ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    MPU6050->AccelOffset.X = (float)SumX / Samples;
 80017ee:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80017f2:	f7ff fb41 	bl	8000e78 <__aeabi_l2f>
 80017f6:	ee06 0a90 	vmov	s13, r0
 80017fa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80017fc:	ee07 3a90 	vmov	s15, r3
 8001800:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001804:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	edc3 7a02 	vstr	s15, [r3, #8]
    MPU6050->AccelOffset.Y = (float)SumY / Samples;
 800180e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001812:	f7ff fb31 	bl	8000e78 <__aeabi_l2f>
 8001816:	ee06 0a90 	vmov	s13, r0
 800181a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800181c:	ee07 3a90 	vmov	s15, r3
 8001820:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001824:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	edc3 7a03 	vstr	s15, [r3, #12]
    // ustawiamy offset tak, aby po (raw - offset)/ScaleFactor = +1g dla Z
    MPU6050->AccelOffset.Z = ((float)SumZ / Samples) - ScaleFactor;
 800182e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001832:	f7ff fb21 	bl	8000e78 <__aeabi_l2f>
 8001836:	ee06 0a90 	vmov	s13, r0
 800183a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800183c:	ee07 3a90 	vmov	s15, r3
 8001840:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001844:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001848:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800184c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	edc3 7a04 	vstr	s15, [r3, #16]

    return MPU6050_OK;
 8001856:	2300      	movs	r3, #0
}
 8001858:	4618      	mov	r0, r3
 800185a:	3748      	adds	r7, #72	@ 0x48
 800185c:	46bd      	mov	sp, r7
 800185e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001862 <MPU6050_ReadGyroRaw>:

static MPU6050_STATE_t MPU6050_ReadGyroRaw(MPU6050_t *MPU6050, DataRaw_t *GyroRaw)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b088      	sub	sp, #32
 8001866:	af04      	add	r7, sp, #16
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
    uint8_t buf[6] = {0};
 800186c:	f107 0308 	add.w	r3, r7, #8
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	809a      	strh	r2, [r3, #4]
    if (HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address)<<1, GYRO_XOUT_H, 1, buf, 6, MPU6050_TIMEOUT) != HAL_OK)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6818      	ldr	r0, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	889b      	ldrh	r3, [r3, #4]
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	b299      	uxth	r1, r3
 8001882:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	2306      	movs	r3, #6
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	f107 0308 	add.w	r3, r7, #8
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2301      	movs	r3, #1
 8001894:	2243      	movs	r2, #67	@ 0x43
 8001896:	f001 fc2d 	bl	80030f4 <HAL_I2C_Mem_Read>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MPU6050_ReadGyroRaw+0x42>
    {
        return MPU6050_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e01e      	b.n	80018e2 <MPU6050_ReadGyroRaw+0x80>
    }

    GyroRaw->X = (int16_t)((buf[0] << 8) | buf[1]);
 80018a4:	7a3b      	ldrb	r3, [r7, #8]
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	021b      	lsls	r3, r3, #8
 80018aa:	b21a      	sxth	r2, r3
 80018ac:	7a7b      	ldrb	r3, [r7, #9]
 80018ae:	b21b      	sxth	r3, r3
 80018b0:	4313      	orrs	r3, r2
 80018b2:	b21a      	sxth	r2, r3
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	801a      	strh	r2, [r3, #0]
    GyroRaw->Y = (int16_t)((buf[2] << 8) | buf[3]);
 80018b8:	7abb      	ldrb	r3, [r7, #10]
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	021b      	lsls	r3, r3, #8
 80018be:	b21a      	sxth	r2, r3
 80018c0:	7afb      	ldrb	r3, [r7, #11]
 80018c2:	b21b      	sxth	r3, r3
 80018c4:	4313      	orrs	r3, r2
 80018c6:	b21a      	sxth	r2, r3
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	805a      	strh	r2, [r3, #2]
    GyroRaw->Z = (int16_t)((buf[4] << 8) | buf[5]);
 80018cc:	7b3b      	ldrb	r3, [r7, #12]
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	021b      	lsls	r3, r3, #8
 80018d2:	b21a      	sxth	r2, r3
 80018d4:	7b7b      	ldrb	r3, [r7, #13]
 80018d6:	b21b      	sxth	r3, r3
 80018d8:	4313      	orrs	r3, r2
 80018da:	b21a      	sxth	r2, r3
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	809a      	strh	r2, [r3, #4]

    return MPU6050_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <MPU6050_ReadGyro>:

static MPU6050_STATE_t MPU6050_ReadGyro(MPU6050_t *MPU6050, Data_t *GyroCalculated)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
    DataRaw_t Raw;
    MPU6050_ReadGyroRaw(MPU6050, &Raw);
 80018f6:	f107 030c 	add.w	r3, r7, #12
 80018fa:	4619      	mov	r1, r3
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff ffb0 	bl	8001862 <MPU6050_ReadGyroRaw>

    const float ScaleFactor = 131.0f; // 250/s
 8001902:	4b17      	ldr	r3, [pc, #92]	@ (8001960 <MPU6050_ReadGyro+0x74>)
 8001904:	617b      	str	r3, [r7, #20]
    //code with calibrated gyro data
    //GyroCalculated->X = (float)((Raw.X - MPU6050->GyroOffset.X) / ScaleFactor);
    //GyroCalculated->Y = (float)((Raw.Y - MPU6050->GyroOffset.Y) / ScaleFactor);
    //GyroCalculated->Z = (float)((Raw.Z - MPU6050->GyroOffset.Z) / ScaleFactor);

    GyroCalculated->X = (float)((Raw.X) / ScaleFactor);
 8001906:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800190a:	ee07 3a90 	vmov	s15, r3
 800190e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001912:	ed97 7a05 	vldr	s14, [r7, #20]
 8001916:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	edc3 7a00 	vstr	s15, [r3]
    GyroCalculated->Y = (float)((Raw.Y) / ScaleFactor);
 8001920:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001924:	ee07 3a90 	vmov	s15, r3
 8001928:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800192c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001930:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	edc3 7a01 	vstr	s15, [r3, #4]
    GyroCalculated->Z = (float)((Raw.Z) / ScaleFactor);
 800193a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800193e:	ee07 3a90 	vmov	s15, r3
 8001942:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001946:	ed97 7a05 	vldr	s14, [r7, #20]
 800194a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	edc3 7a02 	vstr	s15, [r3, #8]

    return MPU6050_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3718      	adds	r7, #24
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	43030000 	.word	0x43030000

08001964 <MPU6050_CalibrateGyro>:

static MPU6050_STATE_t MPU6050_CalibrateGyro(MPU6050_t *MPU6050)
{
 8001964:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001968:	b092      	sub	sp, #72	@ 0x48
 800196a:	af00      	add	r7, sp, #0
 800196c:	61f8      	str	r0, [r7, #28]
    DataRaw_t Gyro;
    int64_t SumX = 0, SumY = 0, SumZ = 0;
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 800197a:	f04f 0200 	mov.w	r2, #0
 800197e:	f04f 0300 	mov.w	r3, #0
 8001982:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	f04f 0300 	mov.w	r3, #0
 800198e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    uint16_t i;
    const uint16_t Samples = 200;
 8001992:	23c8      	movs	r3, #200	@ 0xc8
 8001994:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    for(i = 0; i < Samples; i++)
 8001996:	2300      	movs	r3, #0
 8001998:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800199a:	e047      	b.n	8001a2c <MPU6050_CalibrateGyro+0xc8>
    {
        if (MPU6050_ReadGyroRaw(MPU6050, &Gyro) != MPU6050_OK)
 800199c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019a0:	4619      	mov	r1, r3
 80019a2:	69f8      	ldr	r0, [r7, #28]
 80019a4:	f7ff ff5d 	bl	8001862 <MPU6050_ReadGyroRaw>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d004      	beq.n	80019b8 <MPU6050_CalibrateGyro+0x54>
        {
            HAL_Delay(2);
 80019ae:	2002      	movs	r0, #2
 80019b0:	f000 fee8 	bl	8002784 <HAL_Delay>
            return MPU6050_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e06e      	b.n	8001a96 <MPU6050_CalibrateGyro+0x132>
        }
        SumX += Gyro.X;
 80019b8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80019bc:	b21b      	sxth	r3, r3
 80019be:	17da      	asrs	r2, r3, #31
 80019c0:	461c      	mov	r4, r3
 80019c2:	4615      	mov	r5, r2
 80019c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80019c8:	1911      	adds	r1, r2, r4
 80019ca:	6139      	str	r1, [r7, #16]
 80019cc:	416b      	adcs	r3, r5
 80019ce:	617b      	str	r3, [r7, #20]
 80019d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80019d4:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
        SumY += Gyro.Y;
 80019d8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80019dc:	b21b      	sxth	r3, r3
 80019de:	17da      	asrs	r2, r3, #31
 80019e0:	4698      	mov	r8, r3
 80019e2:	4691      	mov	r9, r2
 80019e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80019e8:	eb12 0108 	adds.w	r1, r2, r8
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	eb43 0309 	adc.w	r3, r3, r9
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019f8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
        SumZ += Gyro.Z;
 80019fc:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8001a00:	b21b      	sxth	r3, r3
 8001a02:	17da      	asrs	r2, r3, #31
 8001a04:	469a      	mov	sl, r3
 8001a06:	4693      	mov	fp, r2
 8001a08:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001a0c:	eb12 010a 	adds.w	r1, r2, sl
 8001a10:	6039      	str	r1, [r7, #0]
 8001a12:	eb43 030b 	adc.w	r3, r3, fp
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a1c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        HAL_Delay(1);
 8001a20:	2001      	movs	r0, #1
 8001a22:	f000 feaf 	bl	8002784 <HAL_Delay>
    for(i = 0; i < Samples; i++)
 8001a26:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a28:	3301      	adds	r3, #1
 8001a2a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001a2c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001a2e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d3b3      	bcc.n	800199c <MPU6050_CalibrateGyro+0x38>
    }
    MPU6050->GyroOffset.X = (float)SumX / Samples;
 8001a34:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001a38:	f7ff fa1e 	bl	8000e78 <__aeabi_l2f>
 8001a3c:	ee06 0a90 	vmov	s13, r0
 8001a40:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a42:	ee07 3a90 	vmov	s15, r3
 8001a46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	edc3 7a05 	vstr	s15, [r3, #20]
    MPU6050->GyroOffset.Y = (float)SumY / Samples;
 8001a54:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001a58:	f7ff fa0e 	bl	8000e78 <__aeabi_l2f>
 8001a5c:	ee06 0a90 	vmov	s13, r0
 8001a60:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a62:	ee07 3a90 	vmov	s15, r3
 8001a66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	edc3 7a06 	vstr	s15, [r3, #24]
    MPU6050->GyroOffset.Z = (float)SumZ / Samples;
 8001a74:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001a78:	f7ff f9fe 	bl	8000e78 <__aeabi_l2f>
 8001a7c:	ee06 0a90 	vmov	s13, r0
 8001a80:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a82:	ee07 3a90 	vmov	s15, r3
 8001a86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	edc3 7a07 	vstr	s15, [r3, #28]

    return MPU6050_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3748      	adds	r7, #72	@ 0x48
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001aa0 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB4   ------> S_TIM16_CH1
*/
void MX_GPIO_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08a      	sub	sp, #40	@ 0x28
 8001aa4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	60da      	str	r2, [r3, #12]
 8001ab4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab6:	4b37      	ldr	r3, [pc, #220]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aba:	4a36      	ldr	r2, [pc, #216]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001abc:	f043 0304 	orr.w	r3, r3, #4
 8001ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ac2:	4b34      	ldr	r3, [pc, #208]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac6:	f003 0304 	and.w	r3, r3, #4
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ace:	4b31      	ldr	r3, [pc, #196]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad2:	4a30      	ldr	r2, [pc, #192]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001ad4:	f043 0320 	orr.w	r3, r3, #32
 8001ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ada:	4b2e      	ldr	r3, [pc, #184]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ade:	f003 0320 	and.w	r3, r3, #32
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae6:	4b2b      	ldr	r3, [pc, #172]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aea:	4a2a      	ldr	r2, [pc, #168]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001aec:	f043 0301 	orr.w	r3, r3, #1
 8001af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001af2:	4b28      	ldr	r3, [pc, #160]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	60bb      	str	r3, [r7, #8]
 8001afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afe:	4b25      	ldr	r3, [pc, #148]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	4a24      	ldr	r2, [pc, #144]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001b04:	f043 0302 	orr.w	r3, r3, #2
 8001b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b0a:	4b22      	ldr	r3, [pc, #136]	@ (8001b94 <MX_GPIO_Init+0xf4>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b16:	2200      	movs	r2, #0
 8001b18:	2120      	movs	r1, #32
 8001b1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b1e:	f001 f8e5 	bl	8002cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b28:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b32:	f107 0314 	add.w	r3, r7, #20
 8001b36:	4619      	mov	r1, r3
 8001b38:	4817      	ldr	r0, [pc, #92]	@ (8001b98 <MX_GPIO_Init+0xf8>)
 8001b3a:	f000 ff55 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b3e:	2320      	movs	r3, #32
 8001b40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b42:	2301      	movs	r3, #1
 8001b44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b4e:	f107 0314 	add.w	r3, r7, #20
 8001b52:	4619      	mov	r1, r3
 8001b54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b58:	f000 ff46 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b5c:	2310      	movs	r3, #16
 8001b5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b60:	2302      	movs	r3, #2
 8001b62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	4619      	mov	r1, r3
 8001b76:	4809      	ldr	r0, [pc, #36]	@ (8001b9c <MX_GPIO_Init+0xfc>)
 8001b78:	f000 ff36 	bl	80029e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2100      	movs	r1, #0
 8001b80:	2028      	movs	r0, #40	@ 0x28
 8001b82:	f000 fefc 	bl	800297e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b86:	2028      	movs	r0, #40	@ 0x28
 8001b88:	f000 ff13 	bl	80029b2 <HAL_NVIC_EnableIRQ>

}
 8001b8c:	bf00      	nop
 8001b8e:	3728      	adds	r7, #40	@ 0x28
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40021000 	.word	0x40021000
 8001b98:	48000800 	.word	0x48000800
 8001b9c:	48000400 	.word	0x48000400

08001ba0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8001c18 <MX_I2C1_Init+0x78>)
 8001ba8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001baa:	4b1a      	ldr	r3, [pc, #104]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bac:	4a1b      	ldr	r2, [pc, #108]	@ (8001c1c <MX_I2C1_Init+0x7c>)
 8001bae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bb0:	4b18      	ldr	r3, [pc, #96]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bb6:	4b17      	ldr	r3, [pc, #92]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bbc:	4b15      	ldr	r3, [pc, #84]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bc2:	4b14      	ldr	r3, [pc, #80]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bc8:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bce:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bda:	480e      	ldr	r0, [pc, #56]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bdc:	f001 f8db 	bl	8002d96 <HAL_I2C_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001be6:	f000 f977 	bl	8001ed8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001bea:	2100      	movs	r1, #0
 8001bec:	4809      	ldr	r0, [pc, #36]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001bee:	f001 fe5d 	bl	80038ac <HAL_I2CEx_ConfigAnalogFilter>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001bf8:	f000 f96e 	bl	8001ed8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	4805      	ldr	r0, [pc, #20]	@ (8001c14 <MX_I2C1_Init+0x74>)
 8001c00:	f001 fe9f 	bl	8003942 <HAL_I2CEx_ConfigDigitalFilter>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c0a:	f000 f965 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	200001f4 	.word	0x200001f4
 8001c18:	40005400 	.word	0x40005400
 8001c1c:	40b285c2 	.word	0x40b285c2

08001c20 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b09e      	sub	sp, #120	@ 0x78
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c28:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c38:	f107 0310 	add.w	r3, r7, #16
 8001c3c:	2254      	movs	r2, #84	@ 0x54
 8001c3e:	2100      	movs	r1, #0
 8001c40:	4618      	mov	r0, r3
 8001c42:	f006 f978 	bl	8007f36 <memset>
  if(i2cHandle->Instance==I2C1)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a1f      	ldr	r2, [pc, #124]	@ (8001cc8 <HAL_I2C_MspInit+0xa8>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d136      	bne.n	8001cbe <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c50:	2340      	movs	r3, #64	@ 0x40
 8001c52:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c54:	2300      	movs	r3, #0
 8001c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f002 fc9f 	bl	80045a0 <HAL_RCCEx_PeriphCLKConfig>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c68:	f000 f936 	bl	8001ed8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ccc <HAL_I2C_MspInit+0xac>)
 8001c6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c70:	4a16      	ldr	r2, [pc, #88]	@ (8001ccc <HAL_I2C_MspInit+0xac>)
 8001c72:	f043 0302 	orr.w	r3, r3, #2
 8001c76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c78:	4b14      	ldr	r3, [pc, #80]	@ (8001ccc <HAL_I2C_MspInit+0xac>)
 8001c7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c84:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c88:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c8a:	2312      	movs	r3, #18
 8001c8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c96:	2304      	movs	r3, #4
 8001c98:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	480b      	ldr	r0, [pc, #44]	@ (8001cd0 <HAL_I2C_MspInit+0xb0>)
 8001ca2:	f000 fea1 	bl	80029e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ca6:	4b09      	ldr	r3, [pc, #36]	@ (8001ccc <HAL_I2C_MspInit+0xac>)
 8001ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001caa:	4a08      	ldr	r2, [pc, #32]	@ (8001ccc <HAL_I2C_MspInit+0xac>)
 8001cac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cb2:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <HAL_I2C_MspInit+0xac>)
 8001cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001cbe:	bf00      	nop
 8001cc0:	3778      	adds	r7, #120	@ 0x78
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40005400 	.word	0x40005400
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	48000400 	.word	0x48000400

08001cd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cd8:	b086      	sub	sp, #24
 8001cda:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cdc:	f000 fce1 	bl	80026a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ce0:	f000 f880 	bl	8001de4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ce4:	f7ff fedc 	bl	8001aa0 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001ce8:	f000 fc10 	bl	800250c <MX_LPUART1_UART_Init>
  MX_TIM15_Init();
 8001cec:	f000 fa96 	bl	800221c <MX_TIM15_Init>
  MX_TIM1_Init();
 8001cf0:	f000 fa40 	bl	8002174 <MX_TIM1_Init>
  MX_TIM20_Init();
 8001cf4:	f000 fb36 	bl	8002364 <MX_TIM20_Init>
  MX_I2C1_Init();
 8001cf8:	f7ff ff52 	bl	8001ba0 <MX_I2C1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001cfc:	f000 f8bd 	bl	8001e7a <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8001d00:	2100      	movs	r1, #0
 8001d02:	482a      	ldr	r0, [pc, #168]	@ (8001dac <main+0xd8>)
 8001d04:	f002 ffcc 	bl	8004ca0 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 8001d08:	4829      	ldr	r0, [pc, #164]	@ (8001db0 <main+0xdc>)
 8001d0a:	f002 feef 	bl	8004aec <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim20);
 8001d0e:	4829      	ldr	r0, [pc, #164]	@ (8001db4 <main+0xe0>)
 8001d10:	f002 feec 	bl	8004aec <HAL_TIM_Base_Start_IT>

  MPU6050_Init(&MPU6050, &hi2c1, 0x68);
 8001d14:	2268      	movs	r2, #104	@ 0x68
 8001d16:	4928      	ldr	r1, [pc, #160]	@ (8001db8 <main+0xe4>)
 8001d18:	4828      	ldr	r0, [pc, #160]	@ (8001dbc <main+0xe8>)
 8001d1a:	f7ff fab7 	bl	800128c <MPU6050_Init>
		SetAngle(i, 1);
		HAL_Delay(10);

	}
	*/
	  if(InterruptFlag == 1)
 8001d1e:	4b28      	ldr	r3, [pc, #160]	@ (8001dc0 <main+0xec>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d1fa      	bne.n	8001d1e <main+0x4a>
	  {
		  InterruptFlag = 0;
 8001d28:	4b25      	ldr	r3, [pc, #148]	@ (8001dc0 <main+0xec>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	701a      	strb	r2, [r3, #0]
		  //MPU6050_Angle(&MPU6050, &Roll, &Pitch, &Yaw);
		  //MPU6050_DegFromAccel(&MPU6050, &RollA, &PitchA);
		  //MPU6050_DegFromGyro(&MPU6050, &RollG, &PitchG, &YawG);

		 MPU6050_DegFromAccel(&MPU6050, &RollA, &PitchA);
 8001d2e:	4a25      	ldr	r2, [pc, #148]	@ (8001dc4 <main+0xf0>)
 8001d30:	4925      	ldr	r1, [pc, #148]	@ (8001dc8 <main+0xf4>)
 8001d32:	4822      	ldr	r0, [pc, #136]	@ (8001dbc <main+0xe8>)
 8001d34:	f7ff fb20 	bl	8001378 <MPU6050_DegFromAccel>
		 MPU6050_DegFromGyro(&MPU6050, &RollG, &PitchG, &YawG);
 8001d38:	4b24      	ldr	r3, [pc, #144]	@ (8001dcc <main+0xf8>)
 8001d3a:	4a25      	ldr	r2, [pc, #148]	@ (8001dd0 <main+0xfc>)
 8001d3c:	4925      	ldr	r1, [pc, #148]	@ (8001dd4 <main+0x100>)
 8001d3e:	481f      	ldr	r0, [pc, #124]	@ (8001dbc <main+0xe8>)
 8001d40:	f7ff fb90 	bl	8001464 <MPU6050_DegFromGyro>


		  //RollG = MPU6050.GyroDryf.X;
		  //PitchG = MPU6050.GyroDryf.Y;

		  sprintf(Message, "%.3f %.3f %.3f %.3f\r", RollA, PitchA, RollG, PitchG);
 8001d44:	4b20      	ldr	r3, [pc, #128]	@ (8001dc8 <main+0xf4>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe fc25 	bl	8000598 <__aeabi_f2d>
 8001d4e:	4682      	mov	sl, r0
 8001d50:	468b      	mov	fp, r1
 8001d52:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc4 <main+0xf0>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fc1e 	bl	8000598 <__aeabi_f2d>
 8001d5c:	4604      	mov	r4, r0
 8001d5e:	460d      	mov	r5, r1
 8001d60:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd4 <main+0x100>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fc17 	bl	8000598 <__aeabi_f2d>
 8001d6a:	4680      	mov	r8, r0
 8001d6c:	4689      	mov	r9, r1
 8001d6e:	4b18      	ldr	r3, [pc, #96]	@ (8001dd0 <main+0xfc>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7fe fc10 	bl	8000598 <__aeabi_f2d>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001d80:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001d84:	e9cd 4500 	strd	r4, r5, [sp]
 8001d88:	4652      	mov	r2, sl
 8001d8a:	465b      	mov	r3, fp
 8001d8c:	4912      	ldr	r1, [pc, #72]	@ (8001dd8 <main+0x104>)
 8001d8e:	4813      	ldr	r0, [pc, #76]	@ (8001ddc <main+0x108>)
 8001d90:	f006 f86c 	bl	8007e6c <siprintf>
		  HAL_UART_Transmit(&hlpuart1, (uint8_t*) Message, strlen(Message), HAL_MAX_DELAY);
 8001d94:	4811      	ldr	r0, [pc, #68]	@ (8001ddc <main+0x108>)
 8001d96:	f7fe fa93 	bl	80002c0 <strlen>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	b29a      	uxth	r2, r3
 8001d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001da2:	490e      	ldr	r1, [pc, #56]	@ (8001ddc <main+0x108>)
 8001da4:	480e      	ldr	r0, [pc, #56]	@ (8001de0 <main+0x10c>)
 8001da6:	f004 fa8f 	bl	80062c8 <HAL_UART_Transmit>
	  if(InterruptFlag == 1)
 8001daa:	e7b8      	b.n	8001d1e <main+0x4a>
 8001dac:	20000350 	.word	0x20000350
 8001db0:	20000304 	.word	0x20000304
 8001db4:	2000039c 	.word	0x2000039c
 8001db8:	200001f4 	.word	0x200001f4
 8001dbc:	20000248 	.word	0x20000248
 8001dc0:	200002fc 	.word	0x200002fc
 8001dc4:	2000026c 	.word	0x2000026c
 8001dc8:	20000268 	.word	0x20000268
 8001dcc:	20000278 	.word	0x20000278
 8001dd0:	20000274 	.word	0x20000274
 8001dd4:	20000270 	.word	0x20000270
 8001dd8:	0800ba48 	.word	0x0800ba48
 8001ddc:	2000027c 	.word	0x2000027c
 8001de0:	200003e8 	.word	0x200003e8

08001de4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b094      	sub	sp, #80	@ 0x50
 8001de8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dea:	f107 0318 	add.w	r3, r7, #24
 8001dee:	2238      	movs	r2, #56	@ 0x38
 8001df0:	2100      	movs	r1, #0
 8001df2:	4618      	mov	r0, r3
 8001df4:	f006 f89f 	bl	8007f36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
 8001e04:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e06:	2000      	movs	r0, #0
 8001e08:	f001 fde8 	bl	80039dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e14:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e16:	2340      	movs	r3, #64	@ 0x40
 8001e18:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e1e:	2302      	movs	r3, #2
 8001e20:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001e22:	2304      	movs	r3, #4
 8001e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001e26:	2355      	movs	r3, #85	@ 0x55
 8001e28:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e32:	2302      	movs	r3, #2
 8001e34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e36:	f107 0318 	add.w	r3, r7, #24
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f001 fe82 	bl	8003b44 <HAL_RCC_OscConfig>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001e46:	f000 f847 	bl	8001ed8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e4a:	230f      	movs	r3, #15
 8001e4c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	2104      	movs	r1, #4
 8001e62:	4618      	mov	r0, r3
 8001e64:	f002 f980 	bl	8004168 <HAL_RCC_ClockConfig>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001e6e:	f000 f833 	bl	8001ed8 <Error_Handler>
  }
}
 8001e72:	bf00      	nop
 8001e74:	3750      	adds	r7, #80	@ 0x50
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM16_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2100      	movs	r1, #0
 8001e82:	2019      	movs	r0, #25
 8001e84:	f000 fd7b 	bl	800297e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001e88:	2019      	movs	r0, #25
 8001e8a:	f000 fd92 	bl	80029b2 <HAL_NVIC_EnableIRQ>
  /* TIM20_UP_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM20_UP_IRQn, 0, 0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2100      	movs	r1, #0
 8001e92:	204e      	movs	r0, #78	@ 0x4e
 8001e94:	f000 fd73 	bl	800297e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM20_UP_IRQn);
 8001e98:	204e      	movs	r0, #78	@ 0x4e
 8001e9a:	f000 fd8a 	bl	80029b2 <HAL_NVIC_EnableIRQ>
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}
	...

08001ea4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a07      	ldr	r2, [pc, #28]	@ (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d107      	bne.n	8001ec6 <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001eb6:	2120      	movs	r1, #32
 8001eb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ebc:	f000 ff2e 	bl	8002d1c <HAL_GPIO_TogglePin>

		InterruptFlag = 1;
 8001ec0:	4b04      	ldr	r3, [pc, #16]	@ (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	701a      	strb	r2, [r3, #0]
			SetAngle(ServoValue, 1);
		}
	}
	*/

}
 8001ec6:	bf00      	nop
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40012c00 	.word	0x40012c00
 8001ed4:	200002fc 	.word	0x200002fc

08001ed8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001edc:	b672      	cpsid	i
}
 8001ede:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <Error_Handler+0x8>

08001ee4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eea:	4b0f      	ldr	r3, [pc, #60]	@ (8001f28 <HAL_MspInit+0x44>)
 8001eec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eee:	4a0e      	ldr	r2, [pc, #56]	@ (8001f28 <HAL_MspInit+0x44>)
 8001ef0:	f043 0301 	orr.w	r3, r3, #1
 8001ef4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8001f28 <HAL_MspInit+0x44>)
 8001ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	607b      	str	r3, [r7, #4]
 8001f00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f02:	4b09      	ldr	r3, [pc, #36]	@ (8001f28 <HAL_MspInit+0x44>)
 8001f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f06:	4a08      	ldr	r2, [pc, #32]	@ (8001f28 <HAL_MspInit+0x44>)
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f0e:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <HAL_MspInit+0x44>)
 8001f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	603b      	str	r3, [r7, #0]
 8001f18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f1a:	f001 fe03 	bl	8003b24 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40021000 	.word	0x40021000

08001f2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f30:	bf00      	nop
 8001f32:	e7fd      	b.n	8001f30 <NMI_Handler+0x4>

08001f34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f38:	bf00      	nop
 8001f3a:	e7fd      	b.n	8001f38 <HardFault_Handler+0x4>

08001f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f40:	bf00      	nop
 8001f42:	e7fd      	b.n	8001f40 <MemManage_Handler+0x4>

08001f44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f48:	bf00      	nop
 8001f4a:	e7fd      	b.n	8001f48 <BusFault_Handler+0x4>

08001f4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <UsageFault_Handler+0x4>

08001f54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr

08001f62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f82:	f000 fbe1 	bl	8002748 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
	...

08001f8c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f90:	4802      	ldr	r0, [pc, #8]	@ (8001f9c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001f92:	f002 ff97 	bl	8004ec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000304 	.word	0x20000304

08001fa0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001fa4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fa8:	f000 fed2 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fac:	bf00      	nop
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <TIM20_UP_IRQHandler>:

/**
  * @brief This function handles TIM20 update interrupt.
  */
void TIM20_UP_IRQHandler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM20_UP_IRQn 0 */

  /* USER CODE END TIM20_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim20);
 8001fb4:	4802      	ldr	r0, [pc, #8]	@ (8001fc0 <TIM20_UP_IRQHandler+0x10>)
 8001fb6:	f002 ff85 	bl	8004ec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM20_UP_IRQn 1 */

  /* USER CODE END TIM20_UP_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	2000039c 	.word	0x2000039c

08001fc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  return 1;
 8001fc8:	2301      	movs	r3, #1
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <_kill>:

int _kill(int pid, int sig)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fde:	f005 fffd 	bl	8007fdc <__errno>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2216      	movs	r2, #22
 8001fe6:	601a      	str	r2, [r3, #0]
  return -1;
 8001fe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <_exit>:

void _exit (int status)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f7ff ffe7 	bl	8001fd4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002006:	bf00      	nop
 8002008:	e7fd      	b.n	8002006 <_exit+0x12>

0800200a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b086      	sub	sp, #24
 800200e:	af00      	add	r7, sp, #0
 8002010:	60f8      	str	r0, [r7, #12]
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	e00a      	b.n	8002032 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800201c:	f3af 8000 	nop.w
 8002020:	4601      	mov	r1, r0
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	1c5a      	adds	r2, r3, #1
 8002026:	60ba      	str	r2, [r7, #8]
 8002028:	b2ca      	uxtb	r2, r1
 800202a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	3301      	adds	r3, #1
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	429a      	cmp	r2, r3
 8002038:	dbf0      	blt.n	800201c <_read+0x12>
  }

  return len;
 800203a:	687b      	ldr	r3, [r7, #4]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	e009      	b.n	800206a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	60ba      	str	r2, [r7, #8]
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	3301      	adds	r3, #1
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	429a      	cmp	r2, r3
 8002070:	dbf1      	blt.n	8002056 <_write+0x12>
  }
  return len;
 8002072:	687b      	ldr	r3, [r7, #4]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <_close>:

int _close(int file)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002084:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020a4:	605a      	str	r2, [r3, #4]
  return 0;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <_isatty>:

int _isatty(int file)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020bc:	2301      	movs	r3, #1
}
 80020be:	4618      	mov	r0, r3
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b085      	sub	sp, #20
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020ec:	4a14      	ldr	r2, [pc, #80]	@ (8002140 <_sbrk+0x5c>)
 80020ee:	4b15      	ldr	r3, [pc, #84]	@ (8002144 <_sbrk+0x60>)
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020f8:	4b13      	ldr	r3, [pc, #76]	@ (8002148 <_sbrk+0x64>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d102      	bne.n	8002106 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002100:	4b11      	ldr	r3, [pc, #68]	@ (8002148 <_sbrk+0x64>)
 8002102:	4a12      	ldr	r2, [pc, #72]	@ (800214c <_sbrk+0x68>)
 8002104:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002106:	4b10      	ldr	r3, [pc, #64]	@ (8002148 <_sbrk+0x64>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	429a      	cmp	r2, r3
 8002112:	d207      	bcs.n	8002124 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002114:	f005 ff62 	bl	8007fdc <__errno>
 8002118:	4603      	mov	r3, r0
 800211a:	220c      	movs	r2, #12
 800211c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800211e:	f04f 33ff 	mov.w	r3, #4294967295
 8002122:	e009      	b.n	8002138 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002124:	4b08      	ldr	r3, [pc, #32]	@ (8002148 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800212a:	4b07      	ldr	r3, [pc, #28]	@ (8002148 <_sbrk+0x64>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	4a05      	ldr	r2, [pc, #20]	@ (8002148 <_sbrk+0x64>)
 8002134:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002136:	68fb      	ldr	r3, [r7, #12]
}
 8002138:	4618      	mov	r0, r3
 800213a:	3718      	adds	r7, #24
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20020000 	.word	0x20020000
 8002144:	00000400 	.word	0x00000400
 8002148:	20000300 	.word	0x20000300
 800214c:	200005d0 	.word	0x200005d0

08002150 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002154:	4b06      	ldr	r3, [pc, #24]	@ (8002170 <SystemInit+0x20>)
 8002156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800215a:	4a05      	ldr	r2, [pc, #20]	@ (8002170 <SystemInit+0x20>)
 800215c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002160:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <MX_TIM1_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim20;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b088      	sub	sp, #32
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800217a:	f107 0310 	add.w	r3, r7, #16
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	605a      	str	r2, [r3, #4]
 8002184:	609a      	str	r2, [r3, #8]
 8002186:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002188:	1d3b      	adds	r3, r7, #4
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002192:	4b20      	ldr	r3, [pc, #128]	@ (8002214 <MX_TIM1_Init+0xa0>)
 8002194:	4a20      	ldr	r2, [pc, #128]	@ (8002218 <MX_TIM1_Init+0xa4>)
 8002196:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16999;
 8002198:	4b1e      	ldr	r3, [pc, #120]	@ (8002214 <MX_TIM1_Init+0xa0>)
 800219a:	f244 2267 	movw	r2, #16999	@ 0x4267
 800219e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002214 <MX_TIM1_Init+0xa0>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80021a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002214 <MX_TIM1_Init+0xa0>)
 80021a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ae:	4b19      	ldr	r3, [pc, #100]	@ (8002214 <MX_TIM1_Init+0xa0>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021b4:	4b17      	ldr	r3, [pc, #92]	@ (8002214 <MX_TIM1_Init+0xa0>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ba:	4b16      	ldr	r3, [pc, #88]	@ (8002214 <MX_TIM1_Init+0xa0>)
 80021bc:	2200      	movs	r2, #0
 80021be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021c0:	4814      	ldr	r0, [pc, #80]	@ (8002214 <MX_TIM1_Init+0xa0>)
 80021c2:	f002 fc3b 	bl	8004a3c <HAL_TIM_Base_Init>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80021cc:	f7ff fe84 	bl	8001ed8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021d4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021d6:	f107 0310 	add.w	r3, r7, #16
 80021da:	4619      	mov	r1, r3
 80021dc:	480d      	ldr	r0, [pc, #52]	@ (8002214 <MX_TIM1_Init+0xa0>)
 80021de:	f003 f8d5 	bl	800538c <HAL_TIM_ConfigClockSource>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80021e8:	f7ff fe76 	bl	8001ed8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ec:	2300      	movs	r3, #0
 80021ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80021f0:	2300      	movs	r3, #0
 80021f2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021f8:	1d3b      	adds	r3, r7, #4
 80021fa:	4619      	mov	r1, r3
 80021fc:	4805      	ldr	r0, [pc, #20]	@ (8002214 <MX_TIM1_Init+0xa0>)
 80021fe:	f003 fea3 	bl	8005f48 <HAL_TIMEx_MasterConfigSynchronization>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002208:	f7ff fe66 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800220c:	bf00      	nop
 800220e:	3720      	adds	r7, #32
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	20000304 	.word	0x20000304
 8002218:	40012c00 	.word	0x40012c00

0800221c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b09c      	sub	sp, #112	@ 0x70
 8002220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002222:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002226:	2200      	movs	r2, #0
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	605a      	str	r2, [r3, #4]
 800222c:	609a      	str	r2, [r3, #8]
 800222e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002230:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800223c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	60da      	str	r2, [r3, #12]
 800224a:	611a      	str	r2, [r3, #16]
 800224c:	615a      	str	r2, [r3, #20]
 800224e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	2234      	movs	r2, #52	@ 0x34
 8002254:	2100      	movs	r1, #0
 8002256:	4618      	mov	r0, r3
 8002258:	f005 fe6d 	bl	8007f36 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800225c:	4b3f      	ldr	r3, [pc, #252]	@ (800235c <MX_TIM15_Init+0x140>)
 800225e:	4a40      	ldr	r2, [pc, #256]	@ (8002360 <MX_TIM15_Init+0x144>)
 8002260:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 169;
 8002262:	4b3e      	ldr	r3, [pc, #248]	@ (800235c <MX_TIM15_Init+0x140>)
 8002264:	22a9      	movs	r2, #169	@ 0xa9
 8002266:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002268:	4b3c      	ldr	r3, [pc, #240]	@ (800235c <MX_TIM15_Init+0x140>)
 800226a:	2200      	movs	r2, #0
 800226c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 19999;
 800226e:	4b3b      	ldr	r3, [pc, #236]	@ (800235c <MX_TIM15_Init+0x140>)
 8002270:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002274:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002276:	4b39      	ldr	r3, [pc, #228]	@ (800235c <MX_TIM15_Init+0x140>)
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800227c:	4b37      	ldr	r3, [pc, #220]	@ (800235c <MX_TIM15_Init+0x140>)
 800227e:	2200      	movs	r2, #0
 8002280:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002282:	4b36      	ldr	r3, [pc, #216]	@ (800235c <MX_TIM15_Init+0x140>)
 8002284:	2280      	movs	r2, #128	@ 0x80
 8002286:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002288:	4834      	ldr	r0, [pc, #208]	@ (800235c <MX_TIM15_Init+0x140>)
 800228a:	f002 fbd7 	bl	8004a3c <HAL_TIM_Base_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8002294:	f7ff fe20 	bl	8001ed8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002298:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800229c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800229e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80022a2:	4619      	mov	r1, r3
 80022a4:	482d      	ldr	r0, [pc, #180]	@ (800235c <MX_TIM15_Init+0x140>)
 80022a6:	f003 f871 	bl	800538c <HAL_TIM_ConfigClockSource>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 80022b0:	f7ff fe12 	bl	8001ed8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80022b4:	4829      	ldr	r0, [pc, #164]	@ (800235c <MX_TIM15_Init+0x140>)
 80022b6:	f002 fc91 	bl	8004bdc <HAL_TIM_PWM_Init>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 80022c0:	f7ff fe0a 	bl	8001ed8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022c4:	2300      	movs	r3, #0
 80022c6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022c8:	2300      	movs	r3, #0
 80022ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80022cc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022d0:	4619      	mov	r1, r3
 80022d2:	4822      	ldr	r0, [pc, #136]	@ (800235c <MX_TIM15_Init+0x140>)
 80022d4:	f003 fe38 	bl	8005f48 <HAL_TIMEx_MasterConfigSynchronization>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 80022de:	f7ff fdfb 	bl	8001ed8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022e2:	2360      	movs	r3, #96	@ 0x60
 80022e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80022e6:	2300      	movs	r3, #0
 80022e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022ea:	2300      	movs	r3, #0
 80022ec:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80022ee:	2300      	movs	r3, #0
 80022f0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022f2:	2300      	movs	r3, #0
 80022f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80022f6:	2300      	movs	r3, #0
 80022f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80022fa:	2300      	movs	r3, #0
 80022fc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022fe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002302:	2200      	movs	r2, #0
 8002304:	4619      	mov	r1, r3
 8002306:	4815      	ldr	r0, [pc, #84]	@ (800235c <MX_TIM15_Init+0x140>)
 8002308:	f002 ff2c 	bl	8005164 <HAL_TIM_PWM_ConfigChannel>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 8002312:	f7ff fde1 	bl	8001ed8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002316:	2300      	movs	r3, #0
 8002318:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800231a:	2300      	movs	r3, #0
 800231c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002326:	2300      	movs	r3, #0
 8002328:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800232a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800232e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002330:	2300      	movs	r3, #0
 8002332:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002334:	2300      	movs	r3, #0
 8002336:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002338:	1d3b      	adds	r3, r7, #4
 800233a:	4619      	mov	r1, r3
 800233c:	4807      	ldr	r0, [pc, #28]	@ (800235c <MX_TIM15_Init+0x140>)
 800233e:	f003 fe99 	bl	8006074 <HAL_TIMEx_ConfigBreakDeadTime>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <MX_TIM15_Init+0x130>
  {
    Error_Handler();
 8002348:	f7ff fdc6 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800234c:	4803      	ldr	r0, [pc, #12]	@ (800235c <MX_TIM15_Init+0x140>)
 800234e:	f000 f8a5 	bl	800249c <HAL_TIM_MspPostInit>

}
 8002352:	bf00      	nop
 8002354:	3770      	adds	r7, #112	@ 0x70
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000350 	.word	0x20000350
 8002360:	40014000 	.word	0x40014000

08002364 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b088      	sub	sp, #32
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800236a:	f107 0310 	add.w	r3, r7, #16
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	605a      	str	r2, [r3, #4]
 8002374:	609a      	str	r2, [r3, #8]
 8002376:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002378:	1d3b      	adds	r3, r7, #4
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	605a      	str	r2, [r3, #4]
 8002380:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8002382:	4b20      	ldr	r3, [pc, #128]	@ (8002404 <MX_TIM20_Init+0xa0>)
 8002384:	4a20      	ldr	r2, [pc, #128]	@ (8002408 <MX_TIM20_Init+0xa4>)
 8002386:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 16999;
 8002388:	4b1e      	ldr	r3, [pc, #120]	@ (8002404 <MX_TIM20_Init+0xa0>)
 800238a:	f244 2267 	movw	r2, #16999	@ 0x4267
 800238e:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002390:	4b1c      	ldr	r3, [pc, #112]	@ (8002404 <MX_TIM20_Init+0xa0>)
 8002392:	2200      	movs	r2, #0
 8002394:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 9999;
 8002396:	4b1b      	ldr	r3, [pc, #108]	@ (8002404 <MX_TIM20_Init+0xa0>)
 8002398:	f242 720f 	movw	r2, #9999	@ 0x270f
 800239c:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800239e:	4b19      	ldr	r3, [pc, #100]	@ (8002404 <MX_TIM20_Init+0xa0>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 80023a4:	4b17      	ldr	r3, [pc, #92]	@ (8002404 <MX_TIM20_Init+0xa0>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023aa:	4b16      	ldr	r3, [pc, #88]	@ (8002404 <MX_TIM20_Init+0xa0>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 80023b0:	4814      	ldr	r0, [pc, #80]	@ (8002404 <MX_TIM20_Init+0xa0>)
 80023b2:	f002 fb43 	bl	8004a3c <HAL_TIM_Base_Init>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <MX_TIM20_Init+0x5c>
  {
    Error_Handler();
 80023bc:	f7ff fd8c 	bl	8001ed8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 80023c6:	f107 0310 	add.w	r3, r7, #16
 80023ca:	4619      	mov	r1, r3
 80023cc:	480d      	ldr	r0, [pc, #52]	@ (8002404 <MX_TIM20_Init+0xa0>)
 80023ce:	f002 ffdd 	bl	800538c <HAL_TIM_ConfigClockSource>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <MX_TIM20_Init+0x78>
  {
    Error_Handler();
 80023d8:	f7ff fd7e 	bl	8001ed8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023dc:	2300      	movs	r3, #0
 80023de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023e0:	2300      	movs	r3, #0
 80023e2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023e4:	2300      	movs	r3, #0
 80023e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 80023e8:	1d3b      	adds	r3, r7, #4
 80023ea:	4619      	mov	r1, r3
 80023ec:	4805      	ldr	r0, [pc, #20]	@ (8002404 <MX_TIM20_Init+0xa0>)
 80023ee:	f003 fdab 	bl	8005f48 <HAL_TIMEx_MasterConfigSynchronization>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 80023f8:	f7ff fd6e 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 80023fc:	bf00      	nop
 80023fe:	3720      	adds	r7, #32
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	2000039c 	.word	0x2000039c
 8002408:	40015000 	.word	0x40015000

0800240c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800240c:	b480      	push	{r7}
 800240e:	b087      	sub	sp, #28
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a1c      	ldr	r2, [pc, #112]	@ (800248c <HAL_TIM_Base_MspInit+0x80>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d10c      	bne.n	8002438 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800241e:	4b1c      	ldr	r3, [pc, #112]	@ (8002490 <HAL_TIM_Base_MspInit+0x84>)
 8002420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002422:	4a1b      	ldr	r2, [pc, #108]	@ (8002490 <HAL_TIM_Base_MspInit+0x84>)
 8002424:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002428:	6613      	str	r3, [r2, #96]	@ 0x60
 800242a:	4b19      	ldr	r3, [pc, #100]	@ (8002490 <HAL_TIM_Base_MspInit+0x84>)
 800242c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800242e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002432:	617b      	str	r3, [r7, #20]
 8002434:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM20_CLK_ENABLE();
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8002436:	e022      	b.n	800247e <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM15)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a15      	ldr	r2, [pc, #84]	@ (8002494 <HAL_TIM_Base_MspInit+0x88>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d10c      	bne.n	800245c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002442:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <HAL_TIM_Base_MspInit+0x84>)
 8002444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002446:	4a12      	ldr	r2, [pc, #72]	@ (8002490 <HAL_TIM_Base_MspInit+0x84>)
 8002448:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800244c:	6613      	str	r3, [r2, #96]	@ 0x60
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <HAL_TIM_Base_MspInit+0x84>)
 8002450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002452:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002456:	613b      	str	r3, [r7, #16]
 8002458:	693b      	ldr	r3, [r7, #16]
}
 800245a:	e010      	b.n	800247e <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM20)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a0d      	ldr	r2, [pc, #52]	@ (8002498 <HAL_TIM_Base_MspInit+0x8c>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d10b      	bne.n	800247e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8002466:	4b0a      	ldr	r3, [pc, #40]	@ (8002490 <HAL_TIM_Base_MspInit+0x84>)
 8002468:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800246a:	4a09      	ldr	r2, [pc, #36]	@ (8002490 <HAL_TIM_Base_MspInit+0x84>)
 800246c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002470:	6613      	str	r3, [r2, #96]	@ 0x60
 8002472:	4b07      	ldr	r3, [pc, #28]	@ (8002490 <HAL_TIM_Base_MspInit+0x84>)
 8002474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002476:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
}
 800247e:	bf00      	nop
 8002480:	371c      	adds	r7, #28
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	40012c00 	.word	0x40012c00
 8002490:	40021000 	.word	0x40021000
 8002494:	40014000 	.word	0x40014000
 8002498:	40015000 	.word	0x40015000

0800249c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b088      	sub	sp, #32
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 030c 	add.w	r3, r7, #12
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a11      	ldr	r2, [pc, #68]	@ (8002500 <HAL_TIM_MspPostInit+0x64>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d11c      	bne.n	80024f8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024be:	4b11      	ldr	r3, [pc, #68]	@ (8002504 <HAL_TIM_MspPostInit+0x68>)
 80024c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c2:	4a10      	ldr	r2, [pc, #64]	@ (8002504 <HAL_TIM_MspPostInit+0x68>)
 80024c4:	f043 0302 	orr.w	r3, r3, #2
 80024c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002504 <HAL_TIM_MspPostInit+0x68>)
 80024cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
    /**TIM15 GPIO Configuration
    PB14     ------> TIM15_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80024d6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80024da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024dc:	2302      	movs	r3, #2
 80024de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e4:	2300      	movs	r3, #0
 80024e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 80024e8:	2301      	movs	r3, #1
 80024ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ec:	f107 030c 	add.w	r3, r7, #12
 80024f0:	4619      	mov	r1, r3
 80024f2:	4805      	ldr	r0, [pc, #20]	@ (8002508 <HAL_TIM_MspPostInit+0x6c>)
 80024f4:	f000 fa78 	bl	80029e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80024f8:	bf00      	nop
 80024fa:	3720      	adds	r7, #32
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40014000 	.word	0x40014000
 8002504:	40021000 	.word	0x40021000
 8002508:	48000400 	.word	0x48000400

0800250c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002510:	4b21      	ldr	r3, [pc, #132]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002512:	4a22      	ldr	r2, [pc, #136]	@ (800259c <MX_LPUART1_UART_Init+0x90>)
 8002514:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002516:	4b20      	ldr	r3, [pc, #128]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002518:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800251c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800251e:	4b1e      	ldr	r3, [pc, #120]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002520:	2200      	movs	r2, #0
 8002522:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002524:	4b1c      	ldr	r3, [pc, #112]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002526:	2200      	movs	r2, #0
 8002528:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800252a:	4b1b      	ldr	r3, [pc, #108]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 800252c:	2200      	movs	r2, #0
 800252e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002530:	4b19      	ldr	r3, [pc, #100]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002532:	220c      	movs	r2, #12
 8002534:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002536:	4b18      	ldr	r3, [pc, #96]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002538:	2200      	movs	r2, #0
 800253a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800253c:	4b16      	ldr	r3, [pc, #88]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 800253e:	2200      	movs	r2, #0
 8002540:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002542:	4b15      	ldr	r3, [pc, #84]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002544:	2200      	movs	r2, #0
 8002546:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002548:	4b13      	ldr	r3, [pc, #76]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 800254a:	2200      	movs	r2, #0
 800254c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800254e:	4812      	ldr	r0, [pc, #72]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002550:	f003 fe6a 	bl	8006228 <HAL_UART_Init>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800255a:	f7ff fcbd 	bl	8001ed8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800255e:	2100      	movs	r1, #0
 8002560:	480d      	ldr	r0, [pc, #52]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002562:	f004 fc93 	bl	8006e8c <HAL_UARTEx_SetTxFifoThreshold>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800256c:	f7ff fcb4 	bl	8001ed8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002570:	2100      	movs	r1, #0
 8002572:	4809      	ldr	r0, [pc, #36]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002574:	f004 fcc8 	bl	8006f08 <HAL_UARTEx_SetRxFifoThreshold>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800257e:	f7ff fcab 	bl	8001ed8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002582:	4805      	ldr	r0, [pc, #20]	@ (8002598 <MX_LPUART1_UART_Init+0x8c>)
 8002584:	f004 fc49 	bl	8006e1a <HAL_UARTEx_DisableFifoMode>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800258e:	f7ff fca3 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	200003e8 	.word	0x200003e8
 800259c:	40008000 	.word	0x40008000

080025a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b09e      	sub	sp, #120	@ 0x78
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	60da      	str	r2, [r3, #12]
 80025b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025b8:	f107 0310 	add.w	r3, r7, #16
 80025bc:	2254      	movs	r2, #84	@ 0x54
 80025be:	2100      	movs	r1, #0
 80025c0:	4618      	mov	r0, r3
 80025c2:	f005 fcb8 	bl	8007f36 <memset>
  if(uartHandle->Instance==LPUART1)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a1f      	ldr	r2, [pc, #124]	@ (8002648 <HAL_UART_MspInit+0xa8>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d136      	bne.n	800263e <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80025d0:	2320      	movs	r3, #32
 80025d2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80025d4:	2300      	movs	r3, #0
 80025d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025d8:	f107 0310 	add.w	r3, r7, #16
 80025dc:	4618      	mov	r0, r3
 80025de:	f001 ffdf 	bl	80045a0 <HAL_RCCEx_PeriphCLKConfig>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80025e8:	f7ff fc76 	bl	8001ed8 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80025ec:	4b17      	ldr	r3, [pc, #92]	@ (800264c <HAL_UART_MspInit+0xac>)
 80025ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f0:	4a16      	ldr	r2, [pc, #88]	@ (800264c <HAL_UART_MspInit+0xac>)
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80025f8:	4b14      	ldr	r3, [pc, #80]	@ (800264c <HAL_UART_MspInit+0xac>)
 80025fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	60fb      	str	r3, [r7, #12]
 8002602:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002604:	4b11      	ldr	r3, [pc, #68]	@ (800264c <HAL_UART_MspInit+0xac>)
 8002606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002608:	4a10      	ldr	r2, [pc, #64]	@ (800264c <HAL_UART_MspInit+0xac>)
 800260a:	f043 0301 	orr.w	r3, r3, #1
 800260e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002610:	4b0e      	ldr	r3, [pc, #56]	@ (800264c <HAL_UART_MspInit+0xac>)
 8002612:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	60bb      	str	r3, [r7, #8]
 800261a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800261c:	230c      	movs	r3, #12
 800261e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2302      	movs	r3, #2
 8002622:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002628:	2300      	movs	r3, #0
 800262a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800262c:	230c      	movs	r3, #12
 800262e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002630:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002634:	4619      	mov	r1, r3
 8002636:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800263a:	f000 f9d5 	bl	80029e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 800263e:	bf00      	nop
 8002640:	3778      	adds	r7, #120	@ 0x78
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40008000 	.word	0x40008000
 800264c:	40021000 	.word	0x40021000

08002650 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002650:	480d      	ldr	r0, [pc, #52]	@ (8002688 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002652:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002654:	f7ff fd7c 	bl	8002150 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002658:	480c      	ldr	r0, [pc, #48]	@ (800268c <LoopForever+0x6>)
  ldr r1, =_edata
 800265a:	490d      	ldr	r1, [pc, #52]	@ (8002690 <LoopForever+0xa>)
  ldr r2, =_sidata
 800265c:	4a0d      	ldr	r2, [pc, #52]	@ (8002694 <LoopForever+0xe>)
  movs r3, #0
 800265e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002660:	e002      	b.n	8002668 <LoopCopyDataInit>

08002662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002666:	3304      	adds	r3, #4

08002668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800266a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800266c:	d3f9      	bcc.n	8002662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800266e:	4a0a      	ldr	r2, [pc, #40]	@ (8002698 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002670:	4c0a      	ldr	r4, [pc, #40]	@ (800269c <LoopForever+0x16>)
  movs r3, #0
 8002672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002674:	e001      	b.n	800267a <LoopFillZerobss>

08002676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002678:	3204      	adds	r2, #4

0800267a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800267a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800267c:	d3fb      	bcc.n	8002676 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800267e:	f005 fcb3 	bl	8007fe8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002682:	f7ff fb27 	bl	8001cd4 <main>

08002686 <LoopForever>:

LoopForever:
    b LoopForever
 8002686:	e7fe      	b.n	8002686 <LoopForever>
  ldr   r0, =_estack
 8002688:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800268c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002690:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002694:	0800bf14 	.word	0x0800bf14
  ldr r2, =_sbss
 8002698:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800269c:	200005cc 	.word	0x200005cc

080026a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026a0:	e7fe      	b.n	80026a0 <ADC1_2_IRQHandler>

080026a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026a8:	2300      	movs	r3, #0
 80026aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026ac:	2003      	movs	r0, #3
 80026ae:	f000 f95b 	bl	8002968 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026b2:	2000      	movs	r0, #0
 80026b4:	f000 f80e 	bl	80026d4 <HAL_InitTick>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	71fb      	strb	r3, [r7, #7]
 80026c2:	e001      	b.n	80026c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026c4:	f7ff fc0e 	bl	8001ee4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026c8:	79fb      	ldrb	r3, [r7, #7]

}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
	...

080026d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026dc:	2300      	movs	r3, #0
 80026de:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80026e0:	4b16      	ldr	r3, [pc, #88]	@ (800273c <HAL_InitTick+0x68>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d022      	beq.n	800272e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80026e8:	4b15      	ldr	r3, [pc, #84]	@ (8002740 <HAL_InitTick+0x6c>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	4b13      	ldr	r3, [pc, #76]	@ (800273c <HAL_InitTick+0x68>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80026f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80026f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fc:	4618      	mov	r0, r3
 80026fe:	f000 f966 	bl	80029ce <HAL_SYSTICK_Config>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d10f      	bne.n	8002728 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b0f      	cmp	r3, #15
 800270c:	d809      	bhi.n	8002722 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800270e:	2200      	movs	r2, #0
 8002710:	6879      	ldr	r1, [r7, #4]
 8002712:	f04f 30ff 	mov.w	r0, #4294967295
 8002716:	f000 f932 	bl	800297e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800271a:	4a0a      	ldr	r2, [pc, #40]	@ (8002744 <HAL_InitTick+0x70>)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	e007      	b.n	8002732 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	73fb      	strb	r3, [r7, #15]
 8002726:	e004      	b.n	8002732 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	73fb      	strb	r3, [r7, #15]
 800272c:	e001      	b.n	8002732 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002732:	7bfb      	ldrb	r3, [r7, #15]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	20000008 	.word	0x20000008
 8002740:	20000000 	.word	0x20000000
 8002744:	20000004 	.word	0x20000004

08002748 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800274c:	4b05      	ldr	r3, [pc, #20]	@ (8002764 <HAL_IncTick+0x1c>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b05      	ldr	r3, [pc, #20]	@ (8002768 <HAL_IncTick+0x20>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4413      	add	r3, r2
 8002756:	4a03      	ldr	r2, [pc, #12]	@ (8002764 <HAL_IncTick+0x1c>)
 8002758:	6013      	str	r3, [r2, #0]
}
 800275a:	bf00      	nop
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr
 8002764:	2000047c 	.word	0x2000047c
 8002768:	20000008 	.word	0x20000008

0800276c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return uwTick;
 8002770:	4b03      	ldr	r3, [pc, #12]	@ (8002780 <HAL_GetTick+0x14>)
 8002772:	681b      	ldr	r3, [r3, #0]
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	2000047c 	.word	0x2000047c

08002784 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800278c:	f7ff ffee 	bl	800276c <HAL_GetTick>
 8002790:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279c:	d004      	beq.n	80027a8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800279e:	4b09      	ldr	r3, [pc, #36]	@ (80027c4 <HAL_Delay+0x40>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	4413      	add	r3, r2
 80027a6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027a8:	bf00      	nop
 80027aa:	f7ff ffdf 	bl	800276c <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d8f7      	bhi.n	80027aa <HAL_Delay+0x26>
  {
  }
}
 80027ba:	bf00      	nop
 80027bc:	bf00      	nop
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20000008 	.word	0x20000008

080027c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d8:	4b0c      	ldr	r3, [pc, #48]	@ (800280c <__NVIC_SetPriorityGrouping+0x44>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027e4:	4013      	ands	r3, r2
 80027e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027fa:	4a04      	ldr	r2, [pc, #16]	@ (800280c <__NVIC_SetPriorityGrouping+0x44>)
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	60d3      	str	r3, [r2, #12]
}
 8002800:	bf00      	nop
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002814:	4b04      	ldr	r3, [pc, #16]	@ (8002828 <__NVIC_GetPriorityGrouping+0x18>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	0a1b      	lsrs	r3, r3, #8
 800281a:	f003 0307 	and.w	r3, r3, #7
}
 800281e:	4618      	mov	r0, r3
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	e000ed00 	.word	0xe000ed00

0800282c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283a:	2b00      	cmp	r3, #0
 800283c:	db0b      	blt.n	8002856 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	f003 021f 	and.w	r2, r3, #31
 8002844:	4907      	ldr	r1, [pc, #28]	@ (8002864 <__NVIC_EnableIRQ+0x38>)
 8002846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284a:	095b      	lsrs	r3, r3, #5
 800284c:	2001      	movs	r0, #1
 800284e:	fa00 f202 	lsl.w	r2, r0, r2
 8002852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	e000e100 	.word	0xe000e100

08002868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	6039      	str	r1, [r7, #0]
 8002872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002878:	2b00      	cmp	r3, #0
 800287a:	db0a      	blt.n	8002892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	b2da      	uxtb	r2, r3
 8002880:	490c      	ldr	r1, [pc, #48]	@ (80028b4 <__NVIC_SetPriority+0x4c>)
 8002882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002886:	0112      	lsls	r2, r2, #4
 8002888:	b2d2      	uxtb	r2, r2
 800288a:	440b      	add	r3, r1
 800288c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002890:	e00a      	b.n	80028a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	b2da      	uxtb	r2, r3
 8002896:	4908      	ldr	r1, [pc, #32]	@ (80028b8 <__NVIC_SetPriority+0x50>)
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	f003 030f 	and.w	r3, r3, #15
 800289e:	3b04      	subs	r3, #4
 80028a0:	0112      	lsls	r2, r2, #4
 80028a2:	b2d2      	uxtb	r2, r2
 80028a4:	440b      	add	r3, r1
 80028a6:	761a      	strb	r2, [r3, #24]
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr
 80028b4:	e000e100 	.word	0xe000e100
 80028b8:	e000ed00 	.word	0xe000ed00

080028bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028bc:	b480      	push	{r7}
 80028be:	b089      	sub	sp, #36	@ 0x24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	f1c3 0307 	rsb	r3, r3, #7
 80028d6:	2b04      	cmp	r3, #4
 80028d8:	bf28      	it	cs
 80028da:	2304      	movcs	r3, #4
 80028dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	3304      	adds	r3, #4
 80028e2:	2b06      	cmp	r3, #6
 80028e4:	d902      	bls.n	80028ec <NVIC_EncodePriority+0x30>
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	3b03      	subs	r3, #3
 80028ea:	e000      	b.n	80028ee <NVIC_EncodePriority+0x32>
 80028ec:	2300      	movs	r3, #0
 80028ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f0:	f04f 32ff 	mov.w	r2, #4294967295
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	fa02 f303 	lsl.w	r3, r2, r3
 80028fa:	43da      	mvns	r2, r3
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	401a      	ands	r2, r3
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002904:	f04f 31ff 	mov.w	r1, #4294967295
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	fa01 f303 	lsl.w	r3, r1, r3
 800290e:	43d9      	mvns	r1, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002914:	4313      	orrs	r3, r2
         );
}
 8002916:	4618      	mov	r0, r3
 8002918:	3724      	adds	r7, #36	@ 0x24
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
	...

08002924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	3b01      	subs	r3, #1
 8002930:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002934:	d301      	bcc.n	800293a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002936:	2301      	movs	r3, #1
 8002938:	e00f      	b.n	800295a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800293a:	4a0a      	ldr	r2, [pc, #40]	@ (8002964 <SysTick_Config+0x40>)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3b01      	subs	r3, #1
 8002940:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002942:	210f      	movs	r1, #15
 8002944:	f04f 30ff 	mov.w	r0, #4294967295
 8002948:	f7ff ff8e 	bl	8002868 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800294c:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <SysTick_Config+0x40>)
 800294e:	2200      	movs	r2, #0
 8002950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002952:	4b04      	ldr	r3, [pc, #16]	@ (8002964 <SysTick_Config+0x40>)
 8002954:	2207      	movs	r2, #7
 8002956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	e000e010 	.word	0xe000e010

08002968 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f7ff ff29 	bl	80027c8 <__NVIC_SetPriorityGrouping>
}
 8002976:	bf00      	nop
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b086      	sub	sp, #24
 8002982:	af00      	add	r7, sp, #0
 8002984:	4603      	mov	r3, r0
 8002986:	60b9      	str	r1, [r7, #8]
 8002988:	607a      	str	r2, [r7, #4]
 800298a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800298c:	f7ff ff40 	bl	8002810 <__NVIC_GetPriorityGrouping>
 8002990:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	68b9      	ldr	r1, [r7, #8]
 8002996:	6978      	ldr	r0, [r7, #20]
 8002998:	f7ff ff90 	bl	80028bc <NVIC_EncodePriority>
 800299c:	4602      	mov	r2, r0
 800299e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029a2:	4611      	mov	r1, r2
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff ff5f 	bl	8002868 <__NVIC_SetPriority>
}
 80029aa:	bf00      	nop
 80029ac:	3718      	adds	r7, #24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	4603      	mov	r3, r0
 80029ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff ff33 	bl	800282c <__NVIC_EnableIRQ>
}
 80029c6:	bf00      	nop
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b082      	sub	sp, #8
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7ff ffa4 	bl	8002924 <SysTick_Config>
 80029dc:	4603      	mov	r3, r0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
	...

080029e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b087      	sub	sp, #28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80029f6:	e15a      	b.n	8002cae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	2101      	movs	r1, #1
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	fa01 f303 	lsl.w	r3, r1, r3
 8002a04:	4013      	ands	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f000 814c 	beq.w	8002ca8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 0303 	and.w	r3, r3, #3
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d005      	beq.n	8002a28 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d130      	bne.n	8002a8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	2203      	movs	r2, #3
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	68da      	ldr	r2, [r3, #12]
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a5e:	2201      	movs	r2, #1
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	fa02 f303 	lsl.w	r3, r2, r3
 8002a66:	43db      	mvns	r3, r3
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	091b      	lsrs	r3, r3, #4
 8002a74:	f003 0201 	and.w	r2, r3, #1
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	2b03      	cmp	r3, #3
 8002a94:	d017      	beq.n	8002ac6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	2203      	movs	r2, #3
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d123      	bne.n	8002b1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	08da      	lsrs	r2, r3, #3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3208      	adds	r2, #8
 8002ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ade:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	220f      	movs	r2, #15
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	4013      	ands	r3, r2
 8002af4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	691a      	ldr	r2, [r3, #16]
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f003 0307 	and.w	r3, r3, #7
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	08da      	lsrs	r2, r3, #3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3208      	adds	r2, #8
 8002b14:	6939      	ldr	r1, [r7, #16]
 8002b16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	2203      	movs	r2, #3
 8002b26:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	693a      	ldr	r2, [r7, #16]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f003 0203 	and.w	r2, r3, #3
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 80a6 	beq.w	8002ca8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b5c:	4b5b      	ldr	r3, [pc, #364]	@ (8002ccc <HAL_GPIO_Init+0x2e4>)
 8002b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b60:	4a5a      	ldr	r2, [pc, #360]	@ (8002ccc <HAL_GPIO_Init+0x2e4>)
 8002b62:	f043 0301 	orr.w	r3, r3, #1
 8002b66:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b68:	4b58      	ldr	r3, [pc, #352]	@ (8002ccc <HAL_GPIO_Init+0x2e4>)
 8002b6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b74:	4a56      	ldr	r2, [pc, #344]	@ (8002cd0 <HAL_GPIO_Init+0x2e8>)
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	089b      	lsrs	r3, r3, #2
 8002b7a:	3302      	adds	r3, #2
 8002b7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f003 0303 	and.w	r3, r3, #3
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	220f      	movs	r2, #15
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	4013      	ands	r3, r2
 8002b96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b9e:	d01f      	beq.n	8002be0 <HAL_GPIO_Init+0x1f8>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a4c      	ldr	r2, [pc, #304]	@ (8002cd4 <HAL_GPIO_Init+0x2ec>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d019      	beq.n	8002bdc <HAL_GPIO_Init+0x1f4>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a4b      	ldr	r2, [pc, #300]	@ (8002cd8 <HAL_GPIO_Init+0x2f0>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d013      	beq.n	8002bd8 <HAL_GPIO_Init+0x1f0>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a4a      	ldr	r2, [pc, #296]	@ (8002cdc <HAL_GPIO_Init+0x2f4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d00d      	beq.n	8002bd4 <HAL_GPIO_Init+0x1ec>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a49      	ldr	r2, [pc, #292]	@ (8002ce0 <HAL_GPIO_Init+0x2f8>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d007      	beq.n	8002bd0 <HAL_GPIO_Init+0x1e8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a48      	ldr	r2, [pc, #288]	@ (8002ce4 <HAL_GPIO_Init+0x2fc>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d101      	bne.n	8002bcc <HAL_GPIO_Init+0x1e4>
 8002bc8:	2305      	movs	r3, #5
 8002bca:	e00a      	b.n	8002be2 <HAL_GPIO_Init+0x1fa>
 8002bcc:	2306      	movs	r3, #6
 8002bce:	e008      	b.n	8002be2 <HAL_GPIO_Init+0x1fa>
 8002bd0:	2304      	movs	r3, #4
 8002bd2:	e006      	b.n	8002be2 <HAL_GPIO_Init+0x1fa>
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e004      	b.n	8002be2 <HAL_GPIO_Init+0x1fa>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e002      	b.n	8002be2 <HAL_GPIO_Init+0x1fa>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <HAL_GPIO_Init+0x1fa>
 8002be0:	2300      	movs	r3, #0
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	f002 0203 	and.w	r2, r2, #3
 8002be8:	0092      	lsls	r2, r2, #2
 8002bea:	4093      	lsls	r3, r2
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bf2:	4937      	ldr	r1, [pc, #220]	@ (8002cd0 <HAL_GPIO_Init+0x2e8>)
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	089b      	lsrs	r3, r3, #2
 8002bf8:	3302      	adds	r3, #2
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c00:	4b39      	ldr	r3, [pc, #228]	@ (8002ce8 <HAL_GPIO_Init+0x300>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c24:	4a30      	ldr	r2, [pc, #192]	@ (8002ce8 <HAL_GPIO_Init+0x300>)
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ce8 <HAL_GPIO_Init+0x300>)
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	43db      	mvns	r3, r3
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4013      	ands	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d003      	beq.n	8002c4e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c4e:	4a26      	ldr	r2, [pc, #152]	@ (8002ce8 <HAL_GPIO_Init+0x300>)
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002c54:	4b24      	ldr	r3, [pc, #144]	@ (8002ce8 <HAL_GPIO_Init+0x300>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	4013      	ands	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c78:	4a1b      	ldr	r2, [pc, #108]	@ (8002ce8 <HAL_GPIO_Init+0x300>)
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce8 <HAL_GPIO_Init+0x300>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	43db      	mvns	r3, r3
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d003      	beq.n	8002ca2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ca2:	4a11      	ldr	r2, [pc, #68]	@ (8002ce8 <HAL_GPIO_Init+0x300>)
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	3301      	adds	r3, #1
 8002cac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f47f ae9d 	bne.w	80029f8 <HAL_GPIO_Init+0x10>
  }
}
 8002cbe:	bf00      	nop
 8002cc0:	bf00      	nop
 8002cc2:	371c      	adds	r7, #28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40010000 	.word	0x40010000
 8002cd4:	48000400 	.word	0x48000400
 8002cd8:	48000800 	.word	0x48000800
 8002cdc:	48000c00 	.word	0x48000c00
 8002ce0:	48001000 	.word	0x48001000
 8002ce4:	48001400 	.word	0x48001400
 8002ce8:	40010400 	.word	0x40010400

08002cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	807b      	strh	r3, [r7, #2]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cfc:	787b      	ldrb	r3, [r7, #1]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d02:	887a      	ldrh	r2, [r7, #2]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d08:	e002      	b.n	8002d10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d0a:	887a      	ldrh	r2, [r7, #2]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d10:	bf00      	nop
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d2e:	887a      	ldrh	r2, [r7, #2]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4013      	ands	r3, r2
 8002d34:	041a      	lsls	r2, r3, #16
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	43d9      	mvns	r1, r3
 8002d3a:	887b      	ldrh	r3, [r7, #2]
 8002d3c:	400b      	ands	r3, r1
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	619a      	str	r2, [r3, #24]
}
 8002d44:	bf00      	nop
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d5a:	4b08      	ldr	r3, [pc, #32]	@ (8002d7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d5c:	695a      	ldr	r2, [r3, #20]
 8002d5e:	88fb      	ldrh	r3, [r7, #6]
 8002d60:	4013      	ands	r3, r2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d006      	beq.n	8002d74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d66:	4a05      	ldr	r2, [pc, #20]	@ (8002d7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d68:	88fb      	ldrh	r3, [r7, #6]
 8002d6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d6c:	88fb      	ldrh	r3, [r7, #6]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f000 f806 	bl	8002d80 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d74:	bf00      	nop
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40010400 	.word	0x40010400

08002d80 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b082      	sub	sp, #8
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d101      	bne.n	8002da8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e08d      	b.n	8002ec4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d106      	bne.n	8002dc2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f7fe ff2f 	bl	8001c20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2224      	movs	r2, #36	@ 0x24
 8002dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0201 	bic.w	r2, r2, #1
 8002dd8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002de6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	689a      	ldr	r2, [r3, #8]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002df6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d107      	bne.n	8002e10 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e0c:	609a      	str	r2, [r3, #8]
 8002e0e:	e006      	b.n	8002e1e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002e1c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d108      	bne.n	8002e38 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e34:	605a      	str	r2, [r3, #4]
 8002e36:	e007      	b.n	8002e48 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	685a      	ldr	r2, [r3, #4]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e46:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6812      	ldr	r2, [r2, #0]
 8002e52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e5a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68da      	ldr	r2, [r3, #12]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e6a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691a      	ldr	r2, [r3, #16]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	695b      	ldr	r3, [r3, #20]
 8002e74:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	69d9      	ldr	r1, [r3, #28]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a1a      	ldr	r2, [r3, #32]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f042 0201 	orr.w	r2, r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	817b      	strh	r3, [r7, #10]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	813b      	strh	r3, [r7, #8]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b20      	cmp	r3, #32
 8002ef0:	f040 80f9 	bne.w	80030e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d002      	beq.n	8002f00 <HAL_I2C_Mem_Write+0x34>
 8002efa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d105      	bne.n	8002f0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f06:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e0ed      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_I2C_Mem_Write+0x4e>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e0e6      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f22:	f7ff fc23 	bl	800276c <HAL_GetTick>
 8002f26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	2319      	movs	r3, #25
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f000 fac3 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e0d1      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2221      	movs	r2, #33	@ 0x21
 8002f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2240      	movs	r2, #64	@ 0x40
 8002f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6a3a      	ldr	r2, [r7, #32]
 8002f5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f6c:	88f8      	ldrh	r0, [r7, #6]
 8002f6e:	893a      	ldrh	r2, [r7, #8]
 8002f70:	8979      	ldrh	r1, [r7, #10]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	9301      	str	r3, [sp, #4]
 8002f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 f9d3 	bl	8003328 <I2C_RequestMemoryWrite>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0a9      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	2bff      	cmp	r3, #255	@ 0xff
 8002f9c:	d90e      	bls.n	8002fbc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	22ff      	movs	r2, #255	@ 0xff
 8002fa2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa8:	b2da      	uxtb	r2, r3
 8002faa:	8979      	ldrh	r1, [r7, #10]
 8002fac:	2300      	movs	r3, #0
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	f000 fc47 	bl	8003848 <I2C_TransferConfig>
 8002fba:	e00f      	b.n	8002fdc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	8979      	ldrh	r1, [r7, #10]
 8002fce:	2300      	movs	r3, #0
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 fc36 	bl	8003848 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 fac6 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e07b      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	781a      	ldrb	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800300a:	b29b      	uxth	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003024:	b29b      	uxth	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d034      	beq.n	8003094 <HAL_I2C_Mem_Write+0x1c8>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800302e:	2b00      	cmp	r3, #0
 8003030:	d130      	bne.n	8003094 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003038:	2200      	movs	r2, #0
 800303a:	2180      	movs	r1, #128	@ 0x80
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 fa3f 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e04d      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003050:	b29b      	uxth	r3, r3
 8003052:	2bff      	cmp	r3, #255	@ 0xff
 8003054:	d90e      	bls.n	8003074 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	22ff      	movs	r2, #255	@ 0xff
 800305a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003060:	b2da      	uxtb	r2, r3
 8003062:	8979      	ldrh	r1, [r7, #10]
 8003064:	2300      	movs	r3, #0
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 fbeb 	bl	8003848 <I2C_TransferConfig>
 8003072:	e00f      	b.n	8003094 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003082:	b2da      	uxtb	r2, r3
 8003084:	8979      	ldrh	r1, [r7, #10]
 8003086:	2300      	movs	r3, #0
 8003088:	9300      	str	r3, [sp, #0]
 800308a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 fbda 	bl	8003848 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003098:	b29b      	uxth	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d19e      	bne.n	8002fdc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f000 faac 	bl	8003600 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e01a      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2220      	movs	r2, #32
 80030b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6859      	ldr	r1, [r3, #4]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	4b0a      	ldr	r3, [pc, #40]	@ (80030f0 <HAL_I2C_Mem_Write+0x224>)
 80030c6:	400b      	ands	r3, r1
 80030c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2220      	movs	r2, #32
 80030ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	e000      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80030e6:	2302      	movs	r3, #2
  }
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3718      	adds	r7, #24
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	fe00e800 	.word	0xfe00e800

080030f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b088      	sub	sp, #32
 80030f8:	af02      	add	r7, sp, #8
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	4608      	mov	r0, r1
 80030fe:	4611      	mov	r1, r2
 8003100:	461a      	mov	r2, r3
 8003102:	4603      	mov	r3, r0
 8003104:	817b      	strh	r3, [r7, #10]
 8003106:	460b      	mov	r3, r1
 8003108:	813b      	strh	r3, [r7, #8]
 800310a:	4613      	mov	r3, r2
 800310c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b20      	cmp	r3, #32
 8003118:	f040 80fd 	bne.w	8003316 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <HAL_I2C_Mem_Read+0x34>
 8003122:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003124:	2b00      	cmp	r3, #0
 8003126:	d105      	bne.n	8003134 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800312e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e0f1      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800313a:	2b01      	cmp	r3, #1
 800313c:	d101      	bne.n	8003142 <HAL_I2C_Mem_Read+0x4e>
 800313e:	2302      	movs	r3, #2
 8003140:	e0ea      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800314a:	f7ff fb0f 	bl	800276c <HAL_GetTick>
 800314e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	2319      	movs	r3, #25
 8003156:	2201      	movs	r2, #1
 8003158:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 f9af 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e0d5      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2222      	movs	r2, #34	@ 0x22
 8003170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2240      	movs	r2, #64	@ 0x40
 8003178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6a3a      	ldr	r2, [r7, #32]
 8003186:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800318c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003194:	88f8      	ldrh	r0, [r7, #6]
 8003196:	893a      	ldrh	r2, [r7, #8]
 8003198:	8979      	ldrh	r1, [r7, #10]
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	9301      	str	r3, [sp, #4]
 800319e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	4603      	mov	r3, r0
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 f913 	bl	80033d0 <I2C_RequestMemoryRead>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e0ad      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2bff      	cmp	r3, #255	@ 0xff
 80031c4:	d90e      	bls.n	80031e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	22ff      	movs	r2, #255	@ 0xff
 80031ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d0:	b2da      	uxtb	r2, r3
 80031d2:	8979      	ldrh	r1, [r7, #10]
 80031d4:	4b52      	ldr	r3, [pc, #328]	@ (8003320 <HAL_I2C_Mem_Read+0x22c>)
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f000 fb33 	bl	8003848 <I2C_TransferConfig>
 80031e2:	e00f      	b.n	8003204 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f2:	b2da      	uxtb	r2, r3
 80031f4:	8979      	ldrh	r1, [r7, #10]
 80031f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003320 <HAL_I2C_Mem_Read+0x22c>)
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 fb22 	bl	8003848 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800320a:	2200      	movs	r2, #0
 800320c:	2104      	movs	r1, #4
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f000 f956 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e07c      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003246:	b29b      	uxth	r3, r3
 8003248:	3b01      	subs	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003254:	b29b      	uxth	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d034      	beq.n	80032c4 <HAL_I2C_Mem_Read+0x1d0>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325e:	2b00      	cmp	r3, #0
 8003260:	d130      	bne.n	80032c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003268:	2200      	movs	r2, #0
 800326a:	2180      	movs	r1, #128	@ 0x80
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 f927 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e04d      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003280:	b29b      	uxth	r3, r3
 8003282:	2bff      	cmp	r3, #255	@ 0xff
 8003284:	d90e      	bls.n	80032a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	22ff      	movs	r2, #255	@ 0xff
 800328a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003290:	b2da      	uxtb	r2, r3
 8003292:	8979      	ldrh	r1, [r7, #10]
 8003294:	2300      	movs	r3, #0
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 fad3 	bl	8003848 <I2C_TransferConfig>
 80032a2:	e00f      	b.n	80032c4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	8979      	ldrh	r1, [r7, #10]
 80032b6:	2300      	movs	r3, #0
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 fac2 	bl	8003848 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d19a      	bne.n	8003204 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ce:	697a      	ldr	r2, [r7, #20]
 80032d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 f994 	bl	8003600 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e01a      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2220      	movs	r2, #32
 80032e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6859      	ldr	r1, [r3, #4]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003324 <HAL_I2C_Mem_Read+0x230>)
 80032f6:	400b      	ands	r3, r1
 80032f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2220      	movs	r2, #32
 80032fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	80002400 	.word	0x80002400
 8003324:	fe00e800 	.word	0xfe00e800

08003328 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af02      	add	r7, sp, #8
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	4608      	mov	r0, r1
 8003332:	4611      	mov	r1, r2
 8003334:	461a      	mov	r2, r3
 8003336:	4603      	mov	r3, r0
 8003338:	817b      	strh	r3, [r7, #10]
 800333a:	460b      	mov	r3, r1
 800333c:	813b      	strh	r3, [r7, #8]
 800333e:	4613      	mov	r3, r2
 8003340:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003342:	88fb      	ldrh	r3, [r7, #6]
 8003344:	b2da      	uxtb	r2, r3
 8003346:	8979      	ldrh	r1, [r7, #10]
 8003348:	4b20      	ldr	r3, [pc, #128]	@ (80033cc <I2C_RequestMemoryWrite+0xa4>)
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 fa79 	bl	8003848 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003356:	69fa      	ldr	r2, [r7, #28]
 8003358:	69b9      	ldr	r1, [r7, #24]
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 f909 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e02c      	b.n	80033c4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800336a:	88fb      	ldrh	r3, [r7, #6]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d105      	bne.n	800337c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003370:	893b      	ldrh	r3, [r7, #8]
 8003372:	b2da      	uxtb	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	629a      	str	r2, [r3, #40]	@ 0x28
 800337a:	e015      	b.n	80033a8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800337c:	893b      	ldrh	r3, [r7, #8]
 800337e:	0a1b      	lsrs	r3, r3, #8
 8003380:	b29b      	uxth	r3, r3
 8003382:	b2da      	uxtb	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800338a:	69fa      	ldr	r2, [r7, #28]
 800338c:	69b9      	ldr	r1, [r7, #24]
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 f8ef 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e012      	b.n	80033c4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800339e:	893b      	ldrh	r3, [r7, #8]
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	2200      	movs	r2, #0
 80033b0:	2180      	movs	r1, #128	@ 0x80
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 f884 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e000      	b.n	80033c4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	80002000 	.word	0x80002000

080033d0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af02      	add	r7, sp, #8
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	4608      	mov	r0, r1
 80033da:	4611      	mov	r1, r2
 80033dc:	461a      	mov	r2, r3
 80033de:	4603      	mov	r3, r0
 80033e0:	817b      	strh	r3, [r7, #10]
 80033e2:	460b      	mov	r3, r1
 80033e4:	813b      	strh	r3, [r7, #8]
 80033e6:	4613      	mov	r3, r2
 80033e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80033ea:	88fb      	ldrh	r3, [r7, #6]
 80033ec:	b2da      	uxtb	r2, r3
 80033ee:	8979      	ldrh	r1, [r7, #10]
 80033f0:	4b20      	ldr	r3, [pc, #128]	@ (8003474 <I2C_RequestMemoryRead+0xa4>)
 80033f2:	9300      	str	r3, [sp, #0]
 80033f4:	2300      	movs	r3, #0
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 fa26 	bl	8003848 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033fc:	69fa      	ldr	r2, [r7, #28]
 80033fe:	69b9      	ldr	r1, [r7, #24]
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f000 f8b6 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e02c      	b.n	800346a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003410:	88fb      	ldrh	r3, [r7, #6]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d105      	bne.n	8003422 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003416:	893b      	ldrh	r3, [r7, #8]
 8003418:	b2da      	uxtb	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003420:	e015      	b.n	800344e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003422:	893b      	ldrh	r3, [r7, #8]
 8003424:	0a1b      	lsrs	r3, r3, #8
 8003426:	b29b      	uxth	r3, r3
 8003428:	b2da      	uxtb	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003430:	69fa      	ldr	r2, [r7, #28]
 8003432:	69b9      	ldr	r1, [r7, #24]
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f000 f89c 	bl	8003572 <I2C_WaitOnTXISFlagUntilTimeout>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e012      	b.n	800346a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003444:	893b      	ldrh	r3, [r7, #8]
 8003446:	b2da      	uxtb	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	2200      	movs	r2, #0
 8003456:	2140      	movs	r1, #64	@ 0x40
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 f831 	bl	80034c0 <I2C_WaitOnFlagUntilTimeout>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e000      	b.n	800346a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	80002000 	.word	0x80002000

08003478 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b02      	cmp	r3, #2
 800348c:	d103      	bne.n	8003496 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2200      	movs	r2, #0
 8003494:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d007      	beq.n	80034b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	699a      	ldr	r2, [r3, #24]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	619a      	str	r2, [r3, #24]
  }
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	603b      	str	r3, [r7, #0]
 80034cc:	4613      	mov	r3, r2
 80034ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034d0:	e03b      	b.n	800354a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	6839      	ldr	r1, [r7, #0]
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 f8d6 	bl	8003688 <I2C_IsErrorOccurred>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e041      	b.n	800356a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ec:	d02d      	beq.n	800354a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ee:	f7ff f93d 	bl	800276c <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d302      	bcc.n	8003504 <I2C_WaitOnFlagUntilTimeout+0x44>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d122      	bne.n	800354a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699a      	ldr	r2, [r3, #24]
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	4013      	ands	r3, r2
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	429a      	cmp	r2, r3
 8003512:	bf0c      	ite	eq
 8003514:	2301      	moveq	r3, #1
 8003516:	2300      	movne	r3, #0
 8003518:	b2db      	uxtb	r3, r3
 800351a:	461a      	mov	r2, r3
 800351c:	79fb      	ldrb	r3, [r7, #7]
 800351e:	429a      	cmp	r2, r3
 8003520:	d113      	bne.n	800354a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003526:	f043 0220 	orr.w	r2, r3, #32
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e00f      	b.n	800356a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	699a      	ldr	r2, [r3, #24]
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	4013      	ands	r3, r2
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	429a      	cmp	r2, r3
 8003558:	bf0c      	ite	eq
 800355a:	2301      	moveq	r3, #1
 800355c:	2300      	movne	r3, #0
 800355e:	b2db      	uxtb	r3, r3
 8003560:	461a      	mov	r2, r3
 8003562:	79fb      	ldrb	r3, [r7, #7]
 8003564:	429a      	cmp	r2, r3
 8003566:	d0b4      	beq.n	80034d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b084      	sub	sp, #16
 8003576:	af00      	add	r7, sp, #0
 8003578:	60f8      	str	r0, [r7, #12]
 800357a:	60b9      	str	r1, [r7, #8]
 800357c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800357e:	e033      	b.n	80035e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	68b9      	ldr	r1, [r7, #8]
 8003584:	68f8      	ldr	r0, [r7, #12]
 8003586:	f000 f87f 	bl	8003688 <I2C_IsErrorOccurred>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e031      	b.n	80035f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800359a:	d025      	beq.n	80035e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359c:	f7ff f8e6 	bl	800276c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d302      	bcc.n	80035b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d11a      	bne.n	80035e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d013      	beq.n	80035e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c4:	f043 0220 	orr.w	r2, r3, #32
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e007      	b.n	80035f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d1c4      	bne.n	8003580 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800360c:	e02f      	b.n	800366e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	68b9      	ldr	r1, [r7, #8]
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 f838 	bl	8003688 <I2C_IsErrorOccurred>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e02d      	b.n	800367e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003622:	f7ff f8a3 	bl	800276c <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	429a      	cmp	r2, r3
 8003630:	d302      	bcc.n	8003638 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d11a      	bne.n	800366e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	f003 0320 	and.w	r3, r3, #32
 8003642:	2b20      	cmp	r3, #32
 8003644:	d013      	beq.n	800366e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800364a:	f043 0220 	orr.w	r2, r3, #32
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2220      	movs	r2, #32
 8003656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e007      	b.n	800367e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	f003 0320 	and.w	r3, r3, #32
 8003678:	2b20      	cmp	r3, #32
 800367a:	d1c8      	bne.n	800360e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
	...

08003688 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b08a      	sub	sp, #40	@ 0x28
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80036a2:	2300      	movs	r3, #0
 80036a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	f003 0310 	and.w	r3, r3, #16
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d068      	beq.n	8003786 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2210      	movs	r2, #16
 80036ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036bc:	e049      	b.n	8003752 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c4:	d045      	beq.n	8003752 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036c6:	f7ff f851 	bl	800276c <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d302      	bcc.n	80036dc <I2C_IsErrorOccurred+0x54>
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d13a      	bne.n	8003752 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036fe:	d121      	bne.n	8003744 <I2C_IsErrorOccurred+0xbc>
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003706:	d01d      	beq.n	8003744 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003708:	7cfb      	ldrb	r3, [r7, #19]
 800370a:	2b20      	cmp	r3, #32
 800370c:	d01a      	beq.n	8003744 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800371c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800371e:	f7ff f825 	bl	800276c <HAL_GetTick>
 8003722:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003724:	e00e      	b.n	8003744 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003726:	f7ff f821 	bl	800276c <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	2b19      	cmp	r3, #25
 8003732:	d907      	bls.n	8003744 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	f043 0320 	orr.w	r3, r3, #32
 800373a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003742:	e006      	b.n	8003752 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	f003 0320 	and.w	r3, r3, #32
 800374e:	2b20      	cmp	r3, #32
 8003750:	d1e9      	bne.n	8003726 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	f003 0320 	and.w	r3, r3, #32
 800375c:	2b20      	cmp	r3, #32
 800375e:	d003      	beq.n	8003768 <I2C_IsErrorOccurred+0xe0>
 8003760:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0aa      	beq.n	80036be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003768:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800376c:	2b00      	cmp	r3, #0
 800376e:	d103      	bne.n	8003778 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2220      	movs	r2, #32
 8003776:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003778:	6a3b      	ldr	r3, [r7, #32]
 800377a:	f043 0304 	orr.w	r3, r3, #4
 800377e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00b      	beq.n	80037b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003798:	6a3b      	ldr	r3, [r7, #32]
 800379a:	f043 0301 	orr.w	r3, r3, #1
 800379e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00b      	beq.n	80037d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80037ba:	6a3b      	ldr	r3, [r7, #32]
 80037bc:	f043 0308 	orr.w	r3, r3, #8
 80037c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00b      	beq.n	80037f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80037dc:	6a3b      	ldr	r3, [r7, #32]
 80037de:	f043 0302 	orr.w	r3, r3, #2
 80037e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80037f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d01c      	beq.n	8003836 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f7ff fe3b 	bl	8003478 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6859      	ldr	r1, [r3, #4]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	4b0d      	ldr	r3, [pc, #52]	@ (8003844 <I2C_IsErrorOccurred+0x1bc>)
 800380e:	400b      	ands	r3, r1
 8003810:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003816:	6a3b      	ldr	r3, [r7, #32]
 8003818:	431a      	orrs	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2220      	movs	r2, #32
 8003822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003836:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800383a:	4618      	mov	r0, r3
 800383c:	3728      	adds	r7, #40	@ 0x28
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	fe00e800 	.word	0xfe00e800

08003848 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003848:	b480      	push	{r7}
 800384a:	b087      	sub	sp, #28
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	607b      	str	r3, [r7, #4]
 8003852:	460b      	mov	r3, r1
 8003854:	817b      	strh	r3, [r7, #10]
 8003856:	4613      	mov	r3, r2
 8003858:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800385a:	897b      	ldrh	r3, [r7, #10]
 800385c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003860:	7a7b      	ldrb	r3, [r7, #9]
 8003862:	041b      	lsls	r3, r3, #16
 8003864:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003868:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	4313      	orrs	r3, r2
 8003872:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003876:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	6a3b      	ldr	r3, [r7, #32]
 8003880:	0d5b      	lsrs	r3, r3, #21
 8003882:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003886:	4b08      	ldr	r3, [pc, #32]	@ (80038a8 <I2C_TransferConfig+0x60>)
 8003888:	430b      	orrs	r3, r1
 800388a:	43db      	mvns	r3, r3
 800388c:	ea02 0103 	and.w	r1, r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	430a      	orrs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800389a:	bf00      	nop
 800389c:	371c      	adds	r7, #28
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	03ff63ff 	.word	0x03ff63ff

080038ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b20      	cmp	r3, #32
 80038c0:	d138      	bne.n	8003934 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d101      	bne.n	80038d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80038cc:	2302      	movs	r3, #2
 80038ce:	e032      	b.n	8003936 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2224      	movs	r2, #36	@ 0x24
 80038dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0201 	bic.w	r2, r2, #1
 80038ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6819      	ldr	r1, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	e000      	b.n	8003936 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003934:	2302      	movs	r3, #2
  }
}
 8003936:	4618      	mov	r0, r3
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr

08003942 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003942:	b480      	push	{r7}
 8003944:	b085      	sub	sp, #20
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b20      	cmp	r3, #32
 8003956:	d139      	bne.n	80039cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800395e:	2b01      	cmp	r3, #1
 8003960:	d101      	bne.n	8003966 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003962:	2302      	movs	r3, #2
 8003964:	e033      	b.n	80039ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2224      	movs	r2, #36	@ 0x24
 8003972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0201 	bic.w	r2, r2, #1
 8003984:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003994:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	021b      	lsls	r3, r3, #8
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	4313      	orrs	r3, r2
 800399e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0201 	orr.w	r2, r2, #1
 80039b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2220      	movs	r2, #32
 80039bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039c8:	2300      	movs	r3, #0
 80039ca:	e000      	b.n	80039ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80039cc:	2302      	movs	r3, #2
  }
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
	...

080039dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d141      	bne.n	8003a6e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039ea:	4b4b      	ldr	r3, [pc, #300]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039f6:	d131      	bne.n	8003a5c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039f8:	4b47      	ldr	r3, [pc, #284]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039fe:	4a46      	ldr	r2, [pc, #280]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a08:	4b43      	ldr	r3, [pc, #268]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a10:	4a41      	ldr	r2, [pc, #260]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a18:	4b40      	ldr	r3, [pc, #256]	@ (8003b1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2232      	movs	r2, #50	@ 0x32
 8003a1e:	fb02 f303 	mul.w	r3, r2, r3
 8003a22:	4a3f      	ldr	r2, [pc, #252]	@ (8003b20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a24:	fba2 2303 	umull	r2, r3, r2, r3
 8003a28:	0c9b      	lsrs	r3, r3, #18
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a2e:	e002      	b.n	8003a36 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	3b01      	subs	r3, #1
 8003a34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a36:	4b38      	ldr	r3, [pc, #224]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a42:	d102      	bne.n	8003a4a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1f2      	bne.n	8003a30 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a4a:	4b33      	ldr	r3, [pc, #204]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a56:	d158      	bne.n	8003b0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e057      	b.n	8003b0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a5c:	4b2e      	ldr	r3, [pc, #184]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a62:	4a2d      	ldr	r2, [pc, #180]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003a6c:	e04d      	b.n	8003b0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a74:	d141      	bne.n	8003afa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a76:	4b28      	ldr	r3, [pc, #160]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a82:	d131      	bne.n	8003ae8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a84:	4b24      	ldr	r3, [pc, #144]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a8a:	4a23      	ldr	r2, [pc, #140]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a94:	4b20      	ldr	r3, [pc, #128]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a9c:	4a1e      	ldr	r2, [pc, #120]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003aa2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003aa4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2232      	movs	r2, #50	@ 0x32
 8003aaa:	fb02 f303 	mul.w	r3, r2, r3
 8003aae:	4a1c      	ldr	r2, [pc, #112]	@ (8003b20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab4:	0c9b      	lsrs	r3, r3, #18
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003aba:	e002      	b.n	8003ac2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ac2:	4b15      	ldr	r3, [pc, #84]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ace:	d102      	bne.n	8003ad6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1f2      	bne.n	8003abc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ad6:	4b10      	ldr	r3, [pc, #64]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ae2:	d112      	bne.n	8003b0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e011      	b.n	8003b0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aee:	4a0a      	ldr	r2, [pc, #40]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003af4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003af8:	e007      	b.n	8003b0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003afa:	4b07      	ldr	r3, [pc, #28]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b02:	4a05      	ldr	r2, [pc, #20]	@ (8003b18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b04:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b08:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3714      	adds	r7, #20
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr
 8003b18:	40007000 	.word	0x40007000
 8003b1c:	20000000 	.word	0x20000000
 8003b20:	431bde83 	.word	0x431bde83

08003b24 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003b28:	4b05      	ldr	r3, [pc, #20]	@ (8003b40 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	4a04      	ldr	r2, [pc, #16]	@ (8003b40 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b32:	6093      	str	r3, [r2, #8]
}
 8003b34:	bf00      	nop
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	40007000 	.word	0x40007000

08003b44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b088      	sub	sp, #32
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e2fe      	b.n	8004154 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d075      	beq.n	8003c4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b62:	4b97      	ldr	r3, [pc, #604]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 030c 	and.w	r3, r3, #12
 8003b6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b6c:	4b94      	ldr	r3, [pc, #592]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	f003 0303 	and.w	r3, r3, #3
 8003b74:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	2b0c      	cmp	r3, #12
 8003b7a:	d102      	bne.n	8003b82 <HAL_RCC_OscConfig+0x3e>
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d002      	beq.n	8003b88 <HAL_RCC_OscConfig+0x44>
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	2b08      	cmp	r3, #8
 8003b86:	d10b      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b88:	4b8d      	ldr	r3, [pc, #564]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d05b      	beq.n	8003c4c <HAL_RCC_OscConfig+0x108>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d157      	bne.n	8003c4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e2d9      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ba8:	d106      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x74>
 8003baa:	4b85      	ldr	r3, [pc, #532]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a84      	ldr	r2, [pc, #528]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	e01d      	b.n	8003bf4 <HAL_RCC_OscConfig+0xb0>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCC_OscConfig+0x98>
 8003bc2:	4b7f      	ldr	r3, [pc, #508]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a7e      	ldr	r2, [pc, #504]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	4b7c      	ldr	r3, [pc, #496]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a7b      	ldr	r2, [pc, #492]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	e00b      	b.n	8003bf4 <HAL_RCC_OscConfig+0xb0>
 8003bdc:	4b78      	ldr	r3, [pc, #480]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a77      	ldr	r2, [pc, #476]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003be2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	4b75      	ldr	r3, [pc, #468]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a74      	ldr	r2, [pc, #464]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003bee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d013      	beq.n	8003c24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfc:	f7fe fdb6 	bl	800276c <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c04:	f7fe fdb2 	bl	800276c <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b64      	cmp	r3, #100	@ 0x64
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e29e      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c16:	4b6a      	ldr	r3, [pc, #424]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f0      	beq.n	8003c04 <HAL_RCC_OscConfig+0xc0>
 8003c22:	e014      	b.n	8003c4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c24:	f7fe fda2 	bl	800276c <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c2c:	f7fe fd9e 	bl	800276c <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	@ 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e28a      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c3e:	4b60      	ldr	r3, [pc, #384]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f0      	bne.n	8003c2c <HAL_RCC_OscConfig+0xe8>
 8003c4a:	e000      	b.n	8003c4e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d075      	beq.n	8003d46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c5a:	4b59      	ldr	r3, [pc, #356]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c64:	4b56      	ldr	r3, [pc, #344]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	f003 0303 	and.w	r3, r3, #3
 8003c6c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	2b0c      	cmp	r3, #12
 8003c72:	d102      	bne.n	8003c7a <HAL_RCC_OscConfig+0x136>
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d002      	beq.n	8003c80 <HAL_RCC_OscConfig+0x13c>
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	2b04      	cmp	r3, #4
 8003c7e:	d11f      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c80:	4b4f      	ldr	r3, [pc, #316]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d005      	beq.n	8003c98 <HAL_RCC_OscConfig+0x154>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e25d      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c98:	4b49      	ldr	r3, [pc, #292]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	061b      	lsls	r3, r3, #24
 8003ca6:	4946      	ldr	r1, [pc, #280]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003cac:	4b45      	ldr	r3, [pc, #276]	@ (8003dc4 <HAL_RCC_OscConfig+0x280>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fe fd0f 	bl	80026d4 <HAL_InitTick>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d043      	beq.n	8003d44 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e249      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d023      	beq.n	8003d10 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cc8:	4b3d      	ldr	r3, [pc, #244]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a3c      	ldr	r2, [pc, #240]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003cce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd4:	f7fe fd4a 	bl	800276c <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cdc:	f7fe fd46 	bl	800276c <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e232      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cee:	4b34      	ldr	r3, [pc, #208]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d0f0      	beq.n	8003cdc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cfa:	4b31      	ldr	r3, [pc, #196]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	061b      	lsls	r3, r3, #24
 8003d08:	492d      	ldr	r1, [pc, #180]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	604b      	str	r3, [r1, #4]
 8003d0e:	e01a      	b.n	8003d46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d10:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a2a      	ldr	r2, [pc, #168]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003d16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1c:	f7fe fd26 	bl	800276c <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d24:	f7fe fd22 	bl	800276c <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e20e      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d36:	4b22      	ldr	r3, [pc, #136]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1f0      	bne.n	8003d24 <HAL_RCC_OscConfig+0x1e0>
 8003d42:	e000      	b.n	8003d46 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d44:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0308 	and.w	r3, r3, #8
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d041      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d01c      	beq.n	8003d94 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d5a:	4b19      	ldr	r3, [pc, #100]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003d5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d60:	4a17      	ldr	r2, [pc, #92]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003d62:	f043 0301 	orr.w	r3, r3, #1
 8003d66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d6a:	f7fe fcff 	bl	800276c <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d72:	f7fe fcfb 	bl	800276c <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e1e7      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d84:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003d86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0ef      	beq.n	8003d72 <HAL_RCC_OscConfig+0x22e>
 8003d92:	e020      	b.n	8003dd6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d94:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003d96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d9a:	4a09      	ldr	r2, [pc, #36]	@ (8003dc0 <HAL_RCC_OscConfig+0x27c>)
 8003d9c:	f023 0301 	bic.w	r3, r3, #1
 8003da0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da4:	f7fe fce2 	bl	800276c <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003daa:	e00d      	b.n	8003dc8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dac:	f7fe fcde 	bl	800276c <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d906      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e1ca      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
 8003dbe:	bf00      	nop
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003dc8:	4b8c      	ldr	r3, [pc, #560]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003dca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1ea      	bne.n	8003dac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0304 	and.w	r3, r3, #4
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f000 80a6 	beq.w	8003f30 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de4:	2300      	movs	r3, #0
 8003de6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003de8:	4b84      	ldr	r3, [pc, #528]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <HAL_RCC_OscConfig+0x2b4>
 8003df4:	2301      	movs	r3, #1
 8003df6:	e000      	b.n	8003dfa <HAL_RCC_OscConfig+0x2b6>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00d      	beq.n	8003e1a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dfe:	4b7f      	ldr	r3, [pc, #508]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e02:	4a7e      	ldr	r2, [pc, #504]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e08:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e0a:	4b7c      	ldr	r3, [pc, #496]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e12:	60fb      	str	r3, [r7, #12]
 8003e14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e16:	2301      	movs	r3, #1
 8003e18:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e1a:	4b79      	ldr	r3, [pc, #484]	@ (8004000 <HAL_RCC_OscConfig+0x4bc>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d118      	bne.n	8003e58 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e26:	4b76      	ldr	r3, [pc, #472]	@ (8004000 <HAL_RCC_OscConfig+0x4bc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a75      	ldr	r2, [pc, #468]	@ (8004000 <HAL_RCC_OscConfig+0x4bc>)
 8003e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e32:	f7fe fc9b 	bl	800276c <HAL_GetTick>
 8003e36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e38:	e008      	b.n	8003e4c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e3a:	f7fe fc97 	bl	800276c <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d901      	bls.n	8003e4c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e183      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e4c:	4b6c      	ldr	r3, [pc, #432]	@ (8004000 <HAL_RCC_OscConfig+0x4bc>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d0f0      	beq.n	8003e3a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d108      	bne.n	8003e72 <HAL_RCC_OscConfig+0x32e>
 8003e60:	4b66      	ldr	r3, [pc, #408]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e66:	4a65      	ldr	r2, [pc, #404]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e68:	f043 0301 	orr.w	r3, r3, #1
 8003e6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e70:	e024      	b.n	8003ebc <HAL_RCC_OscConfig+0x378>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	2b05      	cmp	r3, #5
 8003e78:	d110      	bne.n	8003e9c <HAL_RCC_OscConfig+0x358>
 8003e7a:	4b60      	ldr	r3, [pc, #384]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e80:	4a5e      	ldr	r2, [pc, #376]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e82:	f043 0304 	orr.w	r3, r3, #4
 8003e86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e8a:	4b5c      	ldr	r3, [pc, #368]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e90:	4a5a      	ldr	r2, [pc, #360]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e92:	f043 0301 	orr.w	r3, r3, #1
 8003e96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e9a:	e00f      	b.n	8003ebc <HAL_RCC_OscConfig+0x378>
 8003e9c:	4b57      	ldr	r3, [pc, #348]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea2:	4a56      	ldr	r2, [pc, #344]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003ea4:	f023 0301 	bic.w	r3, r3, #1
 8003ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003eac:	4b53      	ldr	r3, [pc, #332]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eb2:	4a52      	ldr	r2, [pc, #328]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003eb4:	f023 0304 	bic.w	r3, r3, #4
 8003eb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d016      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec4:	f7fe fc52 	bl	800276c <HAL_GetTick>
 8003ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003eca:	e00a      	b.n	8003ee2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ecc:	f7fe fc4e 	bl	800276c <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e138      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ee2:	4b46      	ldr	r3, [pc, #280]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d0ed      	beq.n	8003ecc <HAL_RCC_OscConfig+0x388>
 8003ef0:	e015      	b.n	8003f1e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ef2:	f7fe fc3b 	bl	800276c <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ef8:	e00a      	b.n	8003f10 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003efa:	f7fe fc37 	bl	800276c <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e121      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f10:	4b3a      	ldr	r3, [pc, #232]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f16:	f003 0302 	and.w	r3, r3, #2
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1ed      	bne.n	8003efa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f1e:	7ffb      	ldrb	r3, [r7, #31]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d105      	bne.n	8003f30 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f24:	4b35      	ldr	r3, [pc, #212]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f28:	4a34      	ldr	r2, [pc, #208]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003f2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f2e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0320 	and.w	r3, r3, #32
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d03c      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d01c      	beq.n	8003f7e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f44:	4b2d      	ldr	r3, [pc, #180]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003f46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f4a:	4a2c      	ldr	r2, [pc, #176]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003f4c:	f043 0301 	orr.w	r3, r3, #1
 8003f50:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f54:	f7fe fc0a 	bl	800276c <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f5a:	e008      	b.n	8003f6e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f5c:	f7fe fc06 	bl	800276c <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e0f2      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f6e:	4b23      	ldr	r3, [pc, #140]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003f70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0ef      	beq.n	8003f5c <HAL_RCC_OscConfig+0x418>
 8003f7c:	e01b      	b.n	8003fb6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003f80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f84:	4a1d      	ldr	r2, [pc, #116]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003f86:	f023 0301 	bic.w	r3, r3, #1
 8003f8a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8e:	f7fe fbed 	bl	800276c <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f94:	e008      	b.n	8003fa8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f96:	f7fe fbe9 	bl	800276c <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e0d5      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003fa8:	4b14      	ldr	r3, [pc, #80]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003faa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1ef      	bne.n	8003f96 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f000 80c9 	beq.w	8004152 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f003 030c 	and.w	r3, r3, #12
 8003fc8:	2b0c      	cmp	r3, #12
 8003fca:	f000 8083 	beq.w	80040d4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d15e      	bne.n	8004094 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fd6:	4b09      	ldr	r3, [pc, #36]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a08      	ldr	r2, [pc, #32]	@ (8003ffc <HAL_RCC_OscConfig+0x4b8>)
 8003fdc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fe0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe2:	f7fe fbc3 	bl	800276c <HAL_GetTick>
 8003fe6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fe8:	e00c      	b.n	8004004 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fea:	f7fe fbbf 	bl	800276c <HAL_GetTick>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d905      	bls.n	8004004 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e0ab      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004004:	4b55      	ldr	r3, [pc, #340]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1ec      	bne.n	8003fea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004010:	4b52      	ldr	r3, [pc, #328]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 8004012:	68da      	ldr	r2, [r3, #12]
 8004014:	4b52      	ldr	r3, [pc, #328]	@ (8004160 <HAL_RCC_OscConfig+0x61c>)
 8004016:	4013      	ands	r3, r2
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	6a11      	ldr	r1, [r2, #32]
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004020:	3a01      	subs	r2, #1
 8004022:	0112      	lsls	r2, r2, #4
 8004024:	4311      	orrs	r1, r2
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800402a:	0212      	lsls	r2, r2, #8
 800402c:	4311      	orrs	r1, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004032:	0852      	lsrs	r2, r2, #1
 8004034:	3a01      	subs	r2, #1
 8004036:	0552      	lsls	r2, r2, #21
 8004038:	4311      	orrs	r1, r2
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800403e:	0852      	lsrs	r2, r2, #1
 8004040:	3a01      	subs	r2, #1
 8004042:	0652      	lsls	r2, r2, #25
 8004044:	4311      	orrs	r1, r2
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800404a:	06d2      	lsls	r2, r2, #27
 800404c:	430a      	orrs	r2, r1
 800404e:	4943      	ldr	r1, [pc, #268]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 8004050:	4313      	orrs	r3, r2
 8004052:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004054:	4b41      	ldr	r3, [pc, #260]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a40      	ldr	r2, [pc, #256]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 800405a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800405e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004060:	4b3e      	ldr	r3, [pc, #248]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	4a3d      	ldr	r2, [pc, #244]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 8004066:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800406a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800406c:	f7fe fb7e 	bl	800276c <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004072:	e008      	b.n	8004086 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004074:	f7fe fb7a 	bl	800276c <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b02      	cmp	r3, #2
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e066      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004086:	4b35      	ldr	r3, [pc, #212]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d0f0      	beq.n	8004074 <HAL_RCC_OscConfig+0x530>
 8004092:	e05e      	b.n	8004152 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004094:	4b31      	ldr	r3, [pc, #196]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a30      	ldr	r2, [pc, #192]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 800409a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800409e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a0:	f7fe fb64 	bl	800276c <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040a8:	f7fe fb60 	bl	800276c <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e04c      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040ba:	4b28      	ldr	r3, [pc, #160]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1f0      	bne.n	80040a8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80040c6:	4b25      	ldr	r3, [pc, #148]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 80040c8:	68da      	ldr	r2, [r3, #12]
 80040ca:	4924      	ldr	r1, [pc, #144]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 80040cc:	4b25      	ldr	r3, [pc, #148]	@ (8004164 <HAL_RCC_OscConfig+0x620>)
 80040ce:	4013      	ands	r3, r2
 80040d0:	60cb      	str	r3, [r1, #12]
 80040d2:	e03e      	b.n	8004152 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	69db      	ldr	r3, [r3, #28]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e039      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80040e0:	4b1e      	ldr	r3, [pc, #120]	@ (800415c <HAL_RCC_OscConfig+0x618>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f003 0203 	and.w	r2, r3, #3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d12c      	bne.n	800414e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fe:	3b01      	subs	r3, #1
 8004100:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004102:	429a      	cmp	r2, r3
 8004104:	d123      	bne.n	800414e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004110:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004112:	429a      	cmp	r2, r3
 8004114:	d11b      	bne.n	800414e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004120:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004122:	429a      	cmp	r2, r3
 8004124:	d113      	bne.n	800414e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004130:	085b      	lsrs	r3, r3, #1
 8004132:	3b01      	subs	r3, #1
 8004134:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004136:	429a      	cmp	r2, r3
 8004138:	d109      	bne.n	800414e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004144:	085b      	lsrs	r3, r3, #1
 8004146:	3b01      	subs	r3, #1
 8004148:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800414a:	429a      	cmp	r2, r3
 800414c:	d001      	beq.n	8004152 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e000      	b.n	8004154 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3720      	adds	r7, #32
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40021000 	.word	0x40021000
 8004160:	019f800c 	.word	0x019f800c
 8004164:	feeefffc 	.word	0xfeeefffc

08004168 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004172:	2300      	movs	r3, #0
 8004174:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e11e      	b.n	80043be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004180:	4b91      	ldr	r3, [pc, #580]	@ (80043c8 <HAL_RCC_ClockConfig+0x260>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 030f 	and.w	r3, r3, #15
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	429a      	cmp	r2, r3
 800418c:	d910      	bls.n	80041b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418e:	4b8e      	ldr	r3, [pc, #568]	@ (80043c8 <HAL_RCC_ClockConfig+0x260>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f023 020f 	bic.w	r2, r3, #15
 8004196:	498c      	ldr	r1, [pc, #560]	@ (80043c8 <HAL_RCC_ClockConfig+0x260>)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	4313      	orrs	r3, r2
 800419c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800419e:	4b8a      	ldr	r3, [pc, #552]	@ (80043c8 <HAL_RCC_ClockConfig+0x260>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 030f 	and.w	r3, r3, #15
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d001      	beq.n	80041b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e106      	b.n	80043be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d073      	beq.n	80042a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	2b03      	cmp	r3, #3
 80041c2:	d129      	bne.n	8004218 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041c4:	4b81      	ldr	r3, [pc, #516]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d101      	bne.n	80041d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e0f4      	b.n	80043be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80041d4:	f000 f99e 	bl	8004514 <RCC_GetSysClockFreqFromPLLSource>
 80041d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	4a7c      	ldr	r2, [pc, #496]	@ (80043d0 <HAL_RCC_ClockConfig+0x268>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d93f      	bls.n	8004262 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80041e2:	4b7a      	ldr	r3, [pc, #488]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d009      	beq.n	8004202 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d033      	beq.n	8004262 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d12f      	bne.n	8004262 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004202:	4b72      	ldr	r3, [pc, #456]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800420a:	4a70      	ldr	r2, [pc, #448]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 800420c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004210:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004212:	2380      	movs	r3, #128	@ 0x80
 8004214:	617b      	str	r3, [r7, #20]
 8004216:	e024      	b.n	8004262 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	2b02      	cmp	r3, #2
 800421e:	d107      	bne.n	8004230 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004220:	4b6a      	ldr	r3, [pc, #424]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d109      	bne.n	8004240 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e0c6      	b.n	80043be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004230:	4b66      	ldr	r3, [pc, #408]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004238:	2b00      	cmp	r3, #0
 800423a:	d101      	bne.n	8004240 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e0be      	b.n	80043be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004240:	f000 f8ce 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8004244:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	4a61      	ldr	r2, [pc, #388]	@ (80043d0 <HAL_RCC_ClockConfig+0x268>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d909      	bls.n	8004262 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800424e:	4b5f      	ldr	r3, [pc, #380]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004256:	4a5d      	ldr	r2, [pc, #372]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004258:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800425c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800425e:	2380      	movs	r3, #128	@ 0x80
 8004260:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004262:	4b5a      	ldr	r3, [pc, #360]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f023 0203 	bic.w	r2, r3, #3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	4957      	ldr	r1, [pc, #348]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004270:	4313      	orrs	r3, r2
 8004272:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004274:	f7fe fa7a 	bl	800276c <HAL_GetTick>
 8004278:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800427a:	e00a      	b.n	8004292 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800427c:	f7fe fa76 	bl	800276c <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	f241 3288 	movw	r2, #5000	@ 0x1388
 800428a:	4293      	cmp	r3, r2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e095      	b.n	80043be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004292:	4b4e      	ldr	r3, [pc, #312]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f003 020c 	and.w	r2, r3, #12
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d1eb      	bne.n	800427c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d023      	beq.n	80042f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0304 	and.w	r3, r3, #4
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042bc:	4b43      	ldr	r3, [pc, #268]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	4a42      	ldr	r2, [pc, #264]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 80042c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80042c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0308 	and.w	r3, r3, #8
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d007      	beq.n	80042e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80042d4:	4b3d      	ldr	r3, [pc, #244]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80042dc:	4a3b      	ldr	r2, [pc, #236]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 80042de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80042e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e4:	4b39      	ldr	r3, [pc, #228]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	4936      	ldr	r1, [pc, #216]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	608b      	str	r3, [r1, #8]
 80042f6:	e008      	b.n	800430a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2b80      	cmp	r3, #128	@ 0x80
 80042fc:	d105      	bne.n	800430a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80042fe:	4b33      	ldr	r3, [pc, #204]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	4a32      	ldr	r2, [pc, #200]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004304:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004308:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800430a:	4b2f      	ldr	r3, [pc, #188]	@ (80043c8 <HAL_RCC_ClockConfig+0x260>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 030f 	and.w	r3, r3, #15
 8004312:	683a      	ldr	r2, [r7, #0]
 8004314:	429a      	cmp	r2, r3
 8004316:	d21d      	bcs.n	8004354 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004318:	4b2b      	ldr	r3, [pc, #172]	@ (80043c8 <HAL_RCC_ClockConfig+0x260>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f023 020f 	bic.w	r2, r3, #15
 8004320:	4929      	ldr	r1, [pc, #164]	@ (80043c8 <HAL_RCC_ClockConfig+0x260>)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	4313      	orrs	r3, r2
 8004326:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004328:	f7fe fa20 	bl	800276c <HAL_GetTick>
 800432c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800432e:	e00a      	b.n	8004346 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004330:	f7fe fa1c 	bl	800276c <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800433e:	4293      	cmp	r3, r2
 8004340:	d901      	bls.n	8004346 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e03b      	b.n	80043be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004346:	4b20      	ldr	r3, [pc, #128]	@ (80043c8 <HAL_RCC_ClockConfig+0x260>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	683a      	ldr	r2, [r7, #0]
 8004350:	429a      	cmp	r2, r3
 8004352:	d1ed      	bne.n	8004330 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0304 	and.w	r3, r3, #4
 800435c:	2b00      	cmp	r3, #0
 800435e:	d008      	beq.n	8004372 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004360:	4b1a      	ldr	r3, [pc, #104]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	4917      	ldr	r1, [pc, #92]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 800436e:	4313      	orrs	r3, r2
 8004370:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0308 	and.w	r3, r3, #8
 800437a:	2b00      	cmp	r3, #0
 800437c:	d009      	beq.n	8004392 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800437e:	4b13      	ldr	r3, [pc, #76]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	490f      	ldr	r1, [pc, #60]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 800438e:	4313      	orrs	r3, r2
 8004390:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004392:	f000 f825 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8004396:	4602      	mov	r2, r0
 8004398:	4b0c      	ldr	r3, [pc, #48]	@ (80043cc <HAL_RCC_ClockConfig+0x264>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	091b      	lsrs	r3, r3, #4
 800439e:	f003 030f 	and.w	r3, r3, #15
 80043a2:	490c      	ldr	r1, [pc, #48]	@ (80043d4 <HAL_RCC_ClockConfig+0x26c>)
 80043a4:	5ccb      	ldrb	r3, [r1, r3]
 80043a6:	f003 031f 	and.w	r3, r3, #31
 80043aa:	fa22 f303 	lsr.w	r3, r2, r3
 80043ae:	4a0a      	ldr	r2, [pc, #40]	@ (80043d8 <HAL_RCC_ClockConfig+0x270>)
 80043b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80043b2:	4b0a      	ldr	r3, [pc, #40]	@ (80043dc <HAL_RCC_ClockConfig+0x274>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fe f98c 	bl	80026d4 <HAL_InitTick>
 80043bc:	4603      	mov	r3, r0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3718      	adds	r7, #24
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	40022000 	.word	0x40022000
 80043cc:	40021000 	.word	0x40021000
 80043d0:	04c4b400 	.word	0x04c4b400
 80043d4:	0800ba60 	.word	0x0800ba60
 80043d8:	20000000 	.word	0x20000000
 80043dc:	20000004 	.word	0x20000004

080043e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b087      	sub	sp, #28
 80043e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80043e6:	4b2c      	ldr	r3, [pc, #176]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 030c 	and.w	r3, r3, #12
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d102      	bne.n	80043f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80043f2:	4b2a      	ldr	r3, [pc, #168]	@ (800449c <HAL_RCC_GetSysClockFreq+0xbc>)
 80043f4:	613b      	str	r3, [r7, #16]
 80043f6:	e047      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80043f8:	4b27      	ldr	r3, [pc, #156]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f003 030c 	and.w	r3, r3, #12
 8004400:	2b08      	cmp	r3, #8
 8004402:	d102      	bne.n	800440a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004404:	4b26      	ldr	r3, [pc, #152]	@ (80044a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004406:	613b      	str	r3, [r7, #16]
 8004408:	e03e      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800440a:	4b23      	ldr	r3, [pc, #140]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xb8>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 030c 	and.w	r3, r3, #12
 8004412:	2b0c      	cmp	r3, #12
 8004414:	d136      	bne.n	8004484 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004416:	4b20      	ldr	r3, [pc, #128]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	f003 0303 	and.w	r3, r3, #3
 800441e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004420:	4b1d      	ldr	r3, [pc, #116]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	091b      	lsrs	r3, r3, #4
 8004426:	f003 030f 	and.w	r3, r3, #15
 800442a:	3301      	adds	r3, #1
 800442c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2b03      	cmp	r3, #3
 8004432:	d10c      	bne.n	800444e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004434:	4a1a      	ldr	r2, [pc, #104]	@ (80044a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	fbb2 f3f3 	udiv	r3, r2, r3
 800443c:	4a16      	ldr	r2, [pc, #88]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xb8>)
 800443e:	68d2      	ldr	r2, [r2, #12]
 8004440:	0a12      	lsrs	r2, r2, #8
 8004442:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004446:	fb02 f303 	mul.w	r3, r2, r3
 800444a:	617b      	str	r3, [r7, #20]
      break;
 800444c:	e00c      	b.n	8004468 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800444e:	4a13      	ldr	r2, [pc, #76]	@ (800449c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	fbb2 f3f3 	udiv	r3, r2, r3
 8004456:	4a10      	ldr	r2, [pc, #64]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004458:	68d2      	ldr	r2, [r2, #12]
 800445a:	0a12      	lsrs	r2, r2, #8
 800445c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004460:	fb02 f303 	mul.w	r3, r2, r3
 8004464:	617b      	str	r3, [r7, #20]
      break;
 8004466:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004468:	4b0b      	ldr	r3, [pc, #44]	@ (8004498 <HAL_RCC_GetSysClockFreq+0xb8>)
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	0e5b      	lsrs	r3, r3, #25
 800446e:	f003 0303 	and.w	r3, r3, #3
 8004472:	3301      	adds	r3, #1
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004480:	613b      	str	r3, [r7, #16]
 8004482:	e001      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004484:	2300      	movs	r3, #0
 8004486:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004488:	693b      	ldr	r3, [r7, #16]
}
 800448a:	4618      	mov	r0, r3
 800448c:	371c      	adds	r7, #28
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	40021000 	.word	0x40021000
 800449c:	00f42400 	.word	0x00f42400
 80044a0:	016e3600 	.word	0x016e3600

080044a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044a8:	4b03      	ldr	r3, [pc, #12]	@ (80044b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044aa:	681b      	ldr	r3, [r3, #0]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	20000000 	.word	0x20000000

080044bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044c0:	f7ff fff0 	bl	80044a4 <HAL_RCC_GetHCLKFreq>
 80044c4:	4602      	mov	r2, r0
 80044c6:	4b06      	ldr	r3, [pc, #24]	@ (80044e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	0a1b      	lsrs	r3, r3, #8
 80044cc:	f003 0307 	and.w	r3, r3, #7
 80044d0:	4904      	ldr	r1, [pc, #16]	@ (80044e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044d2:	5ccb      	ldrb	r3, [r1, r3]
 80044d4:	f003 031f 	and.w	r3, r3, #31
 80044d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044dc:	4618      	mov	r0, r3
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	40021000 	.word	0x40021000
 80044e4:	0800ba70 	.word	0x0800ba70

080044e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044ec:	f7ff ffda 	bl	80044a4 <HAL_RCC_GetHCLKFreq>
 80044f0:	4602      	mov	r2, r0
 80044f2:	4b06      	ldr	r3, [pc, #24]	@ (800450c <HAL_RCC_GetPCLK2Freq+0x24>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	0adb      	lsrs	r3, r3, #11
 80044f8:	f003 0307 	and.w	r3, r3, #7
 80044fc:	4904      	ldr	r1, [pc, #16]	@ (8004510 <HAL_RCC_GetPCLK2Freq+0x28>)
 80044fe:	5ccb      	ldrb	r3, [r1, r3]
 8004500:	f003 031f 	and.w	r3, r3, #31
 8004504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004508:	4618      	mov	r0, r3
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40021000 	.word	0x40021000
 8004510:	0800ba70 	.word	0x0800ba70

08004514 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004514:	b480      	push	{r7}
 8004516:	b087      	sub	sp, #28
 8004518:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800451a:	4b1e      	ldr	r3, [pc, #120]	@ (8004594 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	f003 0303 	and.w	r3, r3, #3
 8004522:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004524:	4b1b      	ldr	r3, [pc, #108]	@ (8004594 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	091b      	lsrs	r3, r3, #4
 800452a:	f003 030f 	and.w	r3, r3, #15
 800452e:	3301      	adds	r3, #1
 8004530:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	2b03      	cmp	r3, #3
 8004536:	d10c      	bne.n	8004552 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004538:	4a17      	ldr	r2, [pc, #92]	@ (8004598 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004540:	4a14      	ldr	r2, [pc, #80]	@ (8004594 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004542:	68d2      	ldr	r2, [r2, #12]
 8004544:	0a12      	lsrs	r2, r2, #8
 8004546:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800454a:	fb02 f303 	mul.w	r3, r2, r3
 800454e:	617b      	str	r3, [r7, #20]
    break;
 8004550:	e00c      	b.n	800456c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004552:	4a12      	ldr	r2, [pc, #72]	@ (800459c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	fbb2 f3f3 	udiv	r3, r2, r3
 800455a:	4a0e      	ldr	r2, [pc, #56]	@ (8004594 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800455c:	68d2      	ldr	r2, [r2, #12]
 800455e:	0a12      	lsrs	r2, r2, #8
 8004560:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004564:	fb02 f303 	mul.w	r3, r2, r3
 8004568:	617b      	str	r3, [r7, #20]
    break;
 800456a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800456c:	4b09      	ldr	r3, [pc, #36]	@ (8004594 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	0e5b      	lsrs	r3, r3, #25
 8004572:	f003 0303 	and.w	r3, r3, #3
 8004576:	3301      	adds	r3, #1
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	fbb2 f3f3 	udiv	r3, r2, r3
 8004584:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004586:	687b      	ldr	r3, [r7, #4]
}
 8004588:	4618      	mov	r0, r3
 800458a:	371c      	adds	r7, #28
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	40021000 	.word	0x40021000
 8004598:	016e3600 	.word	0x016e3600
 800459c:	00f42400 	.word	0x00f42400

080045a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045a8:	2300      	movs	r3, #0
 80045aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045ac:	2300      	movs	r3, #0
 80045ae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 8098 	beq.w	80046ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045be:	2300      	movs	r3, #0
 80045c0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045c2:	4b43      	ldr	r3, [pc, #268]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10d      	bne.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ce:	4b40      	ldr	r3, [pc, #256]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d2:	4a3f      	ldr	r2, [pc, #252]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80045da:	4b3d      	ldr	r3, [pc, #244]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045e2:	60bb      	str	r3, [r7, #8]
 80045e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045e6:	2301      	movs	r3, #1
 80045e8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045ea:	4b3a      	ldr	r3, [pc, #232]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a39      	ldr	r2, [pc, #228]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80045f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045f6:	f7fe f8b9 	bl	800276c <HAL_GetTick>
 80045fa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045fc:	e009      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045fe:	f7fe f8b5 	bl	800276c <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d902      	bls.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	74fb      	strb	r3, [r7, #19]
        break;
 8004610:	e005      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004612:	4b30      	ldr	r3, [pc, #192]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800461a:	2b00      	cmp	r3, #0
 800461c:	d0ef      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800461e:	7cfb      	ldrb	r3, [r7, #19]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d159      	bne.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004624:	4b2a      	ldr	r3, [pc, #168]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800462e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d01e      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	429a      	cmp	r2, r3
 800463e:	d019      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004640:	4b23      	ldr	r3, [pc, #140]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004646:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800464a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800464c:	4b20      	ldr	r3, [pc, #128]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800464e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004652:	4a1f      	ldr	r2, [pc, #124]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004658:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800465c:	4b1c      	ldr	r3, [pc, #112]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800465e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004662:	4a1b      	ldr	r2, [pc, #108]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004664:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004668:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800466c:	4a18      	ldr	r2, [pc, #96]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	f003 0301 	and.w	r3, r3, #1
 800467a:	2b00      	cmp	r3, #0
 800467c:	d016      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800467e:	f7fe f875 	bl	800276c <HAL_GetTick>
 8004682:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004684:	e00b      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004686:	f7fe f871 	bl	800276c <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004694:	4293      	cmp	r3, r2
 8004696:	d902      	bls.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	74fb      	strb	r3, [r7, #19]
            break;
 800469c:	e006      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800469e:	4b0c      	ldr	r3, [pc, #48]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0ec      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80046ac:	7cfb      	ldrb	r3, [r7, #19]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10b      	bne.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046b2:	4b07      	ldr	r3, [pc, #28]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046c0:	4903      	ldr	r1, [pc, #12]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80046c8:	e008      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046ca:	7cfb      	ldrb	r3, [r7, #19]
 80046cc:	74bb      	strb	r3, [r7, #18]
 80046ce:	e005      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80046d0:	40021000 	.word	0x40021000
 80046d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046d8:	7cfb      	ldrb	r3, [r7, #19]
 80046da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046dc:	7c7b      	ldrb	r3, [r7, #17]
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d105      	bne.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046e2:	4ba7      	ldr	r3, [pc, #668]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e6:	4aa6      	ldr	r2, [pc, #664]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00a      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046fa:	4ba1      	ldr	r3, [pc, #644]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004700:	f023 0203 	bic.w	r2, r3, #3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	499d      	ldr	r1, [pc, #628]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800470a:	4313      	orrs	r3, r2
 800470c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00a      	beq.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800471c:	4b98      	ldr	r3, [pc, #608]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800471e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004722:	f023 020c 	bic.w	r2, r3, #12
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	4995      	ldr	r1, [pc, #596]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800472c:	4313      	orrs	r3, r2
 800472e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0304 	and.w	r3, r3, #4
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00a      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800473e:	4b90      	ldr	r3, [pc, #576]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004744:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	498c      	ldr	r1, [pc, #560]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800474e:	4313      	orrs	r3, r2
 8004750:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0308 	and.w	r3, r3, #8
 800475c:	2b00      	cmp	r3, #0
 800475e:	d00a      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004760:	4b87      	ldr	r3, [pc, #540]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004766:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	4984      	ldr	r1, [pc, #528]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004770:	4313      	orrs	r3, r2
 8004772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0310 	and.w	r3, r3, #16
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00a      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004782:	4b7f      	ldr	r3, [pc, #508]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004788:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	497b      	ldr	r1, [pc, #492]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004792:	4313      	orrs	r3, r2
 8004794:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0320 	and.w	r3, r3, #32
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00a      	beq.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047a4:	4b76      	ldr	r3, [pc, #472]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047aa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	4973      	ldr	r1, [pc, #460]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00a      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047c6:	4b6e      	ldr	r3, [pc, #440]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	69db      	ldr	r3, [r3, #28]
 80047d4:	496a      	ldr	r1, [pc, #424]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00a      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047e8:	4b65      	ldr	r3, [pc, #404]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	4962      	ldr	r1, [pc, #392]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800480a:	4b5d      	ldr	r3, [pc, #372]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800480c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004810:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004818:	4959      	ldr	r1, [pc, #356]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800481a:	4313      	orrs	r3, r2
 800481c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00a      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800482c:	4b54      	ldr	r3, [pc, #336]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800482e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004832:	f023 0203 	bic.w	r2, r3, #3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483a:	4951      	ldr	r1, [pc, #324]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800483c:	4313      	orrs	r3, r2
 800483e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800484e:	4b4c      	ldr	r3, [pc, #304]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004854:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485c:	4948      	ldr	r1, [pc, #288]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800485e:	4313      	orrs	r3, r2
 8004860:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800486c:	2b00      	cmp	r3, #0
 800486e:	d015      	beq.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004870:	4b43      	ldr	r3, [pc, #268]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004876:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800487e:	4940      	ldr	r1, [pc, #256]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004880:	4313      	orrs	r3, r2
 8004882:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800488e:	d105      	bne.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004890:	4b3b      	ldr	r3, [pc, #236]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	4a3a      	ldr	r2, [pc, #232]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004896:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800489a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d015      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80048a8:	4b35      	ldr	r3, [pc, #212]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b6:	4932      	ldr	r1, [pc, #200]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048b8:	4313      	orrs	r3, r2
 80048ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048c6:	d105      	bne.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	4a2c      	ldr	r2, [pc, #176]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048d2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d015      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80048e0:	4b27      	ldr	r3, [pc, #156]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ee:	4924      	ldr	r1, [pc, #144]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048fe:	d105      	bne.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004900:	4b1f      	ldr	r3, [pc, #124]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	4a1e      	ldr	r2, [pc, #120]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004906:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800490a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d015      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004918:	4b19      	ldr	r3, [pc, #100]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800491a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800491e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004926:	4916      	ldr	r1, [pc, #88]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004928:	4313      	orrs	r3, r2
 800492a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004932:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004936:	d105      	bne.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004938:	4b11      	ldr	r3, [pc, #68]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	4a10      	ldr	r2, [pc, #64]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800493e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004942:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d019      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004950:	4b0b      	ldr	r3, [pc, #44]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004956:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495e:	4908      	ldr	r1, [pc, #32]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004960:	4313      	orrs	r3, r2
 8004962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800496e:	d109      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004970:	4b03      	ldr	r3, [pc, #12]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	4a02      	ldr	r2, [pc, #8]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004976:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800497a:	60d3      	str	r3, [r2, #12]
 800497c:	e002      	b.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800497e:	bf00      	nop
 8004980:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d015      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004990:	4b29      	ldr	r3, [pc, #164]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004996:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800499e:	4926      	ldr	r1, [pc, #152]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049ae:	d105      	bne.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80049b0:	4b21      	ldr	r3, [pc, #132]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	4a20      	ldr	r2, [pc, #128]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049ba:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d015      	beq.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80049c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ce:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049d6:	4918      	ldr	r1, [pc, #96]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049d8:	4313      	orrs	r3, r2
 80049da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e6:	d105      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80049e8:	4b13      	ldr	r3, [pc, #76]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	4a12      	ldr	r2, [pc, #72]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049f2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d015      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004a00:	4b0d      	ldr	r3, [pc, #52]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a06:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a0e:	490a      	ldr	r1, [pc, #40]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a1e:	d105      	bne.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a20:	4b05      	ldr	r3, [pc, #20]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	4a04      	ldr	r2, [pc, #16]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a2a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004a2c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3718      	adds	r7, #24
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	40021000 	.word	0x40021000

08004a3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e049      	b.n	8004ae2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d106      	bne.n	8004a68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f7fd fcd2 	bl	800240c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	3304      	adds	r3, #4
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	f000 fdc4 	bl	8005608 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
	...

08004aec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d001      	beq.n	8004b04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e054      	b.n	8004bae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2202      	movs	r2, #2
 8004b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68da      	ldr	r2, [r3, #12]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f042 0201 	orr.w	r2, r2, #1
 8004b1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a26      	ldr	r2, [pc, #152]	@ (8004bbc <HAL_TIM_Base_Start_IT+0xd0>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d022      	beq.n	8004b6c <HAL_TIM_Base_Start_IT+0x80>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b2e:	d01d      	beq.n	8004b6c <HAL_TIM_Base_Start_IT+0x80>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a22      	ldr	r2, [pc, #136]	@ (8004bc0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d018      	beq.n	8004b6c <HAL_TIM_Base_Start_IT+0x80>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a21      	ldr	r2, [pc, #132]	@ (8004bc4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d013      	beq.n	8004b6c <HAL_TIM_Base_Start_IT+0x80>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a1f      	ldr	r2, [pc, #124]	@ (8004bc8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d00e      	beq.n	8004b6c <HAL_TIM_Base_Start_IT+0x80>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a1e      	ldr	r2, [pc, #120]	@ (8004bcc <HAL_TIM_Base_Start_IT+0xe0>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d009      	beq.n	8004b6c <HAL_TIM_Base_Start_IT+0x80>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a1c      	ldr	r2, [pc, #112]	@ (8004bd0 <HAL_TIM_Base_Start_IT+0xe4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d004      	beq.n	8004b6c <HAL_TIM_Base_Start_IT+0x80>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a1b      	ldr	r2, [pc, #108]	@ (8004bd4 <HAL_TIM_Base_Start_IT+0xe8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d115      	bne.n	8004b98 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	4b19      	ldr	r3, [pc, #100]	@ (8004bd8 <HAL_TIM_Base_Start_IT+0xec>)
 8004b74:	4013      	ands	r3, r2
 8004b76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2b06      	cmp	r3, #6
 8004b7c:	d015      	beq.n	8004baa <HAL_TIM_Base_Start_IT+0xbe>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b84:	d011      	beq.n	8004baa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f042 0201 	orr.w	r2, r2, #1
 8004b94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b96:	e008      	b.n	8004baa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f042 0201 	orr.w	r2, r2, #1
 8004ba6:	601a      	str	r2, [r3, #0]
 8004ba8:	e000      	b.n	8004bac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004baa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3714      	adds	r7, #20
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	40012c00 	.word	0x40012c00
 8004bc0:	40000400 	.word	0x40000400
 8004bc4:	40000800 	.word	0x40000800
 8004bc8:	40000c00 	.word	0x40000c00
 8004bcc:	40013400 	.word	0x40013400
 8004bd0:	40014000 	.word	0x40014000
 8004bd4:	40015000 	.word	0x40015000
 8004bd8:	00010007 	.word	0x00010007

08004bdc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d101      	bne.n	8004bee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e049      	b.n	8004c82 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d106      	bne.n	8004c08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f841 	bl	8004c8a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	3304      	adds	r3, #4
 8004c18:	4619      	mov	r1, r3
 8004c1a:	4610      	mov	r0, r2
 8004c1c:	f000 fcf4 	bl	8005608 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
	...

08004ca0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d109      	bne.n	8004cc4 <HAL_TIM_PWM_Start+0x24>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	bf14      	ite	ne
 8004cbc:	2301      	movne	r3, #1
 8004cbe:	2300      	moveq	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	e03c      	b.n	8004d3e <HAL_TIM_PWM_Start+0x9e>
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	d109      	bne.n	8004cde <HAL_TIM_PWM_Start+0x3e>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	bf14      	ite	ne
 8004cd6:	2301      	movne	r3, #1
 8004cd8:	2300      	moveq	r3, #0
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	e02f      	b.n	8004d3e <HAL_TIM_PWM_Start+0x9e>
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d109      	bne.n	8004cf8 <HAL_TIM_PWM_Start+0x58>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	bf14      	ite	ne
 8004cf0:	2301      	movne	r3, #1
 8004cf2:	2300      	moveq	r3, #0
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	e022      	b.n	8004d3e <HAL_TIM_PWM_Start+0x9e>
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	2b0c      	cmp	r3, #12
 8004cfc:	d109      	bne.n	8004d12 <HAL_TIM_PWM_Start+0x72>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	bf14      	ite	ne
 8004d0a:	2301      	movne	r3, #1
 8004d0c:	2300      	moveq	r3, #0
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	e015      	b.n	8004d3e <HAL_TIM_PWM_Start+0x9e>
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2b10      	cmp	r3, #16
 8004d16:	d109      	bne.n	8004d2c <HAL_TIM_PWM_Start+0x8c>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	bf14      	ite	ne
 8004d24:	2301      	movne	r3, #1
 8004d26:	2300      	moveq	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	e008      	b.n	8004d3e <HAL_TIM_PWM_Start+0x9e>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	bf14      	ite	ne
 8004d38:	2301      	movne	r3, #1
 8004d3a:	2300      	moveq	r3, #0
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e0a6      	b.n	8004e94 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d104      	bne.n	8004d56 <HAL_TIM_PWM_Start+0xb6>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d54:	e023      	b.n	8004d9e <HAL_TIM_PWM_Start+0xfe>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	d104      	bne.n	8004d66 <HAL_TIM_PWM_Start+0xc6>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d64:	e01b      	b.n	8004d9e <HAL_TIM_PWM_Start+0xfe>
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	2b08      	cmp	r3, #8
 8004d6a:	d104      	bne.n	8004d76 <HAL_TIM_PWM_Start+0xd6>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d74:	e013      	b.n	8004d9e <HAL_TIM_PWM_Start+0xfe>
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	2b0c      	cmp	r3, #12
 8004d7a:	d104      	bne.n	8004d86 <HAL_TIM_PWM_Start+0xe6>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d84:	e00b      	b.n	8004d9e <HAL_TIM_PWM_Start+0xfe>
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	2b10      	cmp	r3, #16
 8004d8a:	d104      	bne.n	8004d96 <HAL_TIM_PWM_Start+0xf6>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2202      	movs	r2, #2
 8004d90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d94:	e003      	b.n	8004d9e <HAL_TIM_PWM_Start+0xfe>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2202      	movs	r2, #2
 8004d9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2201      	movs	r2, #1
 8004da4:	6839      	ldr	r1, [r7, #0]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f001 f8a8 	bl	8005efc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a3a      	ldr	r2, [pc, #232]	@ (8004e9c <HAL_TIM_PWM_Start+0x1fc>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d018      	beq.n	8004de8 <HAL_TIM_PWM_Start+0x148>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a39      	ldr	r2, [pc, #228]	@ (8004ea0 <HAL_TIM_PWM_Start+0x200>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d013      	beq.n	8004de8 <HAL_TIM_PWM_Start+0x148>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a37      	ldr	r2, [pc, #220]	@ (8004ea4 <HAL_TIM_PWM_Start+0x204>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d00e      	beq.n	8004de8 <HAL_TIM_PWM_Start+0x148>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a36      	ldr	r2, [pc, #216]	@ (8004ea8 <HAL_TIM_PWM_Start+0x208>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d009      	beq.n	8004de8 <HAL_TIM_PWM_Start+0x148>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a34      	ldr	r2, [pc, #208]	@ (8004eac <HAL_TIM_PWM_Start+0x20c>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d004      	beq.n	8004de8 <HAL_TIM_PWM_Start+0x148>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a33      	ldr	r2, [pc, #204]	@ (8004eb0 <HAL_TIM_PWM_Start+0x210>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d101      	bne.n	8004dec <HAL_TIM_PWM_Start+0x14c>
 8004de8:	2301      	movs	r3, #1
 8004dea:	e000      	b.n	8004dee <HAL_TIM_PWM_Start+0x14e>
 8004dec:	2300      	movs	r3, #0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d007      	beq.n	8004e02 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a25      	ldr	r2, [pc, #148]	@ (8004e9c <HAL_TIM_PWM_Start+0x1fc>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d022      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x1b2>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e14:	d01d      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x1b2>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a26      	ldr	r2, [pc, #152]	@ (8004eb4 <HAL_TIM_PWM_Start+0x214>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d018      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x1b2>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a24      	ldr	r2, [pc, #144]	@ (8004eb8 <HAL_TIM_PWM_Start+0x218>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d013      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x1b2>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a23      	ldr	r2, [pc, #140]	@ (8004ebc <HAL_TIM_PWM_Start+0x21c>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d00e      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x1b2>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a19      	ldr	r2, [pc, #100]	@ (8004ea0 <HAL_TIM_PWM_Start+0x200>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d009      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x1b2>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a18      	ldr	r2, [pc, #96]	@ (8004ea4 <HAL_TIM_PWM_Start+0x204>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d004      	beq.n	8004e52 <HAL_TIM_PWM_Start+0x1b2>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a18      	ldr	r2, [pc, #96]	@ (8004eb0 <HAL_TIM_PWM_Start+0x210>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d115      	bne.n	8004e7e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689a      	ldr	r2, [r3, #8]
 8004e58:	4b19      	ldr	r3, [pc, #100]	@ (8004ec0 <HAL_TIM_PWM_Start+0x220>)
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2b06      	cmp	r3, #6
 8004e62:	d015      	beq.n	8004e90 <HAL_TIM_PWM_Start+0x1f0>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e6a:	d011      	beq.n	8004e90 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0201 	orr.w	r2, r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e7c:	e008      	b.n	8004e90 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f042 0201 	orr.w	r2, r2, #1
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	e000      	b.n	8004e92 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e90:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	40012c00 	.word	0x40012c00
 8004ea0:	40013400 	.word	0x40013400
 8004ea4:	40014000 	.word	0x40014000
 8004ea8:	40014400 	.word	0x40014400
 8004eac:	40014800 	.word	0x40014800
 8004eb0:	40015000 	.word	0x40015000
 8004eb4:	40000400 	.word	0x40000400
 8004eb8:	40000800 	.word	0x40000800
 8004ebc:	40000c00 	.word	0x40000c00
 8004ec0:	00010007 	.word	0x00010007

08004ec4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d020      	beq.n	8004f28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d01b      	beq.n	8004f28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f06f 0202 	mvn.w	r2, #2
 8004ef8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2201      	movs	r2, #1
 8004efe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	f003 0303 	and.w	r3, r3, #3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 fb5c 	bl	80055cc <HAL_TIM_IC_CaptureCallback>
 8004f14:	e005      	b.n	8004f22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 fb4e 	bl	80055b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f000 fb5f 	bl	80055e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	f003 0304 	and.w	r3, r3, #4
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d020      	beq.n	8004f74 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f003 0304 	and.w	r3, r3, #4
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d01b      	beq.n	8004f74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f06f 0204 	mvn.w	r2, #4
 8004f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2202      	movs	r2, #2
 8004f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 fb36 	bl	80055cc <HAL_TIM_IC_CaptureCallback>
 8004f60:	e005      	b.n	8004f6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 fb28 	bl	80055b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f000 fb39 	bl	80055e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f003 0308 	and.w	r3, r3, #8
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d020      	beq.n	8004fc0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f003 0308 	and.w	r3, r3, #8
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d01b      	beq.n	8004fc0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f06f 0208 	mvn.w	r2, #8
 8004f90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2204      	movs	r2, #4
 8004f96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	f003 0303 	and.w	r3, r3, #3
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d003      	beq.n	8004fae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 fb10 	bl	80055cc <HAL_TIM_IC_CaptureCallback>
 8004fac:	e005      	b.n	8004fba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 fb02 	bl	80055b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 fb13 	bl	80055e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	f003 0310 	and.w	r3, r3, #16
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d020      	beq.n	800500c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f003 0310 	and.w	r3, r3, #16
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d01b      	beq.n	800500c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f06f 0210 	mvn.w	r2, #16
 8004fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2208      	movs	r2, #8
 8004fe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	69db      	ldr	r3, [r3, #28]
 8004fea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 faea 	bl	80055cc <HAL_TIM_IC_CaptureCallback>
 8004ff8:	e005      	b.n	8005006 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 fadc 	bl	80055b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f000 faed 	bl	80055e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	f003 0301 	and.w	r3, r3, #1
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00c      	beq.n	8005030 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b00      	cmp	r3, #0
 800501e:	d007      	beq.n	8005030 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f06f 0201 	mvn.w	r2, #1
 8005028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7fc ff3a 	bl	8001ea4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005036:	2b00      	cmp	r3, #0
 8005038:	d104      	bne.n	8005044 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00c      	beq.n	800505e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800504a:	2b00      	cmp	r3, #0
 800504c:	d007      	beq.n	800505e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005056:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f001 f8a9 	bl	80061b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00c      	beq.n	8005082 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800506e:	2b00      	cmp	r3, #0
 8005070:	d007      	beq.n	8005082 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800507a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f001 f8a1 	bl	80061c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00c      	beq.n	80050a6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005092:	2b00      	cmp	r3, #0
 8005094:	d007      	beq.n	80050a6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800509e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f000 faa7 	bl	80055f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	f003 0320 	and.w	r3, r3, #32
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00c      	beq.n	80050ca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f003 0320 	and.w	r3, r3, #32
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d007      	beq.n	80050ca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f06f 0220 	mvn.w	r2, #32
 80050c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f001 f869 	bl	800619c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00c      	beq.n	80050ee <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d007      	beq.n	80050ee <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80050e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f001 f875 	bl	80061d8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00c      	beq.n	8005112 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800510a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f001 f86d 	bl	80061ec <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00c      	beq.n	8005136 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d007      	beq.n	8005136 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800512e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f001 f865 	bl	8006200 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00c      	beq.n	800515a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d007      	beq.n	800515a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f001 f85d 	bl	8006214 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800515a:	bf00      	nop
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
	...

08005164 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b086      	sub	sp, #24
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005170:	2300      	movs	r3, #0
 8005172:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800517a:	2b01      	cmp	r3, #1
 800517c:	d101      	bne.n	8005182 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800517e:	2302      	movs	r3, #2
 8005180:	e0ff      	b.n	8005382 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2201      	movs	r2, #1
 8005186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b14      	cmp	r3, #20
 800518e:	f200 80f0 	bhi.w	8005372 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005192:	a201      	add	r2, pc, #4	@ (adr r2, 8005198 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005198:	080051ed 	.word	0x080051ed
 800519c:	08005373 	.word	0x08005373
 80051a0:	08005373 	.word	0x08005373
 80051a4:	08005373 	.word	0x08005373
 80051a8:	0800522d 	.word	0x0800522d
 80051ac:	08005373 	.word	0x08005373
 80051b0:	08005373 	.word	0x08005373
 80051b4:	08005373 	.word	0x08005373
 80051b8:	0800526f 	.word	0x0800526f
 80051bc:	08005373 	.word	0x08005373
 80051c0:	08005373 	.word	0x08005373
 80051c4:	08005373 	.word	0x08005373
 80051c8:	080052af 	.word	0x080052af
 80051cc:	08005373 	.word	0x08005373
 80051d0:	08005373 	.word	0x08005373
 80051d4:	08005373 	.word	0x08005373
 80051d8:	080052f1 	.word	0x080052f1
 80051dc:	08005373 	.word	0x08005373
 80051e0:	08005373 	.word	0x08005373
 80051e4:	08005373 	.word	0x08005373
 80051e8:	08005331 	.word	0x08005331
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68b9      	ldr	r1, [r7, #8]
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 fabc 	bl	8005770 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	699a      	ldr	r2, [r3, #24]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f042 0208 	orr.w	r2, r2, #8
 8005206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	699a      	ldr	r2, [r3, #24]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 0204 	bic.w	r2, r2, #4
 8005216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	6999      	ldr	r1, [r3, #24]
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	691a      	ldr	r2, [r3, #16]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	430a      	orrs	r2, r1
 8005228:	619a      	str	r2, [r3, #24]
      break;
 800522a:	e0a5      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68b9      	ldr	r1, [r7, #8]
 8005232:	4618      	mov	r0, r3
 8005234:	f000 fb36 	bl	80058a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699a      	ldr	r2, [r3, #24]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005246:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	699a      	ldr	r2, [r3, #24]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6999      	ldr	r1, [r3, #24]
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	691b      	ldr	r3, [r3, #16]
 8005262:	021a      	lsls	r2, r3, #8
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	619a      	str	r2, [r3, #24]
      break;
 800526c:	e084      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68b9      	ldr	r1, [r7, #8]
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fba9 	bl	80059cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	69da      	ldr	r2, [r3, #28]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f042 0208 	orr.w	r2, r2, #8
 8005288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	69da      	ldr	r2, [r3, #28]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f022 0204 	bic.w	r2, r2, #4
 8005298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	69d9      	ldr	r1, [r3, #28]
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	691a      	ldr	r2, [r3, #16]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	430a      	orrs	r2, r1
 80052aa:	61da      	str	r2, [r3, #28]
      break;
 80052ac:	e064      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68b9      	ldr	r1, [r7, #8]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f000 fc1b 	bl	8005af0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	69da      	ldr	r2, [r3, #28]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	69da      	ldr	r2, [r3, #28]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	69d9      	ldr	r1, [r3, #28]
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	021a      	lsls	r2, r3, #8
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	61da      	str	r2, [r3, #28]
      break;
 80052ee:	e043      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68b9      	ldr	r1, [r7, #8]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f000 fc8e 	bl	8005c18 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f042 0208 	orr.w	r2, r2, #8
 800530a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f022 0204 	bic.w	r2, r2, #4
 800531a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	691a      	ldr	r2, [r3, #16]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800532e:	e023      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68b9      	ldr	r1, [r7, #8]
 8005336:	4618      	mov	r0, r3
 8005338:	f000 fcd8 	bl	8005cec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800534a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800535a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	021a      	lsls	r2, r3, #8
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	430a      	orrs	r2, r1
 800536e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005370:	e002      	b.n	8005378 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	75fb      	strb	r3, [r7, #23]
      break;
 8005376:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005380:	7dfb      	ldrb	r3, [r7, #23]
}
 8005382:	4618      	mov	r0, r3
 8005384:	3718      	adds	r7, #24
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop

0800538c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005396:	2300      	movs	r3, #0
 8005398:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d101      	bne.n	80053a8 <HAL_TIM_ConfigClockSource+0x1c>
 80053a4:	2302      	movs	r3, #2
 80053a6:	e0f6      	b.n	8005596 <HAL_TIM_ConfigClockSource+0x20a>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2202      	movs	r2, #2
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80053c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80053ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a6f      	ldr	r2, [pc, #444]	@ (80055a0 <HAL_TIM_ConfigClockSource+0x214>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	f000 80c1 	beq.w	800556a <HAL_TIM_ConfigClockSource+0x1de>
 80053e8:	4a6d      	ldr	r2, [pc, #436]	@ (80055a0 <HAL_TIM_ConfigClockSource+0x214>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	f200 80c6 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 80053f0:	4a6c      	ldr	r2, [pc, #432]	@ (80055a4 <HAL_TIM_ConfigClockSource+0x218>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	f000 80b9 	beq.w	800556a <HAL_TIM_ConfigClockSource+0x1de>
 80053f8:	4a6a      	ldr	r2, [pc, #424]	@ (80055a4 <HAL_TIM_ConfigClockSource+0x218>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	f200 80be 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 8005400:	4a69      	ldr	r2, [pc, #420]	@ (80055a8 <HAL_TIM_ConfigClockSource+0x21c>)
 8005402:	4293      	cmp	r3, r2
 8005404:	f000 80b1 	beq.w	800556a <HAL_TIM_ConfigClockSource+0x1de>
 8005408:	4a67      	ldr	r2, [pc, #412]	@ (80055a8 <HAL_TIM_ConfigClockSource+0x21c>)
 800540a:	4293      	cmp	r3, r2
 800540c:	f200 80b6 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 8005410:	4a66      	ldr	r2, [pc, #408]	@ (80055ac <HAL_TIM_ConfigClockSource+0x220>)
 8005412:	4293      	cmp	r3, r2
 8005414:	f000 80a9 	beq.w	800556a <HAL_TIM_ConfigClockSource+0x1de>
 8005418:	4a64      	ldr	r2, [pc, #400]	@ (80055ac <HAL_TIM_ConfigClockSource+0x220>)
 800541a:	4293      	cmp	r3, r2
 800541c:	f200 80ae 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 8005420:	4a63      	ldr	r2, [pc, #396]	@ (80055b0 <HAL_TIM_ConfigClockSource+0x224>)
 8005422:	4293      	cmp	r3, r2
 8005424:	f000 80a1 	beq.w	800556a <HAL_TIM_ConfigClockSource+0x1de>
 8005428:	4a61      	ldr	r2, [pc, #388]	@ (80055b0 <HAL_TIM_ConfigClockSource+0x224>)
 800542a:	4293      	cmp	r3, r2
 800542c:	f200 80a6 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 8005430:	4a60      	ldr	r2, [pc, #384]	@ (80055b4 <HAL_TIM_ConfigClockSource+0x228>)
 8005432:	4293      	cmp	r3, r2
 8005434:	f000 8099 	beq.w	800556a <HAL_TIM_ConfigClockSource+0x1de>
 8005438:	4a5e      	ldr	r2, [pc, #376]	@ (80055b4 <HAL_TIM_ConfigClockSource+0x228>)
 800543a:	4293      	cmp	r3, r2
 800543c:	f200 809e 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 8005440:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005444:	f000 8091 	beq.w	800556a <HAL_TIM_ConfigClockSource+0x1de>
 8005448:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800544c:	f200 8096 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 8005450:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005454:	f000 8089 	beq.w	800556a <HAL_TIM_ConfigClockSource+0x1de>
 8005458:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800545c:	f200 808e 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 8005460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005464:	d03e      	beq.n	80054e4 <HAL_TIM_ConfigClockSource+0x158>
 8005466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800546a:	f200 8087 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 800546e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005472:	f000 8086 	beq.w	8005582 <HAL_TIM_ConfigClockSource+0x1f6>
 8005476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800547a:	d87f      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 800547c:	2b70      	cmp	r3, #112	@ 0x70
 800547e:	d01a      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x12a>
 8005480:	2b70      	cmp	r3, #112	@ 0x70
 8005482:	d87b      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 8005484:	2b60      	cmp	r3, #96	@ 0x60
 8005486:	d050      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x19e>
 8005488:	2b60      	cmp	r3, #96	@ 0x60
 800548a:	d877      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 800548c:	2b50      	cmp	r3, #80	@ 0x50
 800548e:	d03c      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x17e>
 8005490:	2b50      	cmp	r3, #80	@ 0x50
 8005492:	d873      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 8005494:	2b40      	cmp	r3, #64	@ 0x40
 8005496:	d058      	beq.n	800554a <HAL_TIM_ConfigClockSource+0x1be>
 8005498:	2b40      	cmp	r3, #64	@ 0x40
 800549a:	d86f      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 800549c:	2b30      	cmp	r3, #48	@ 0x30
 800549e:	d064      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x1de>
 80054a0:	2b30      	cmp	r3, #48	@ 0x30
 80054a2:	d86b      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 80054a4:	2b20      	cmp	r3, #32
 80054a6:	d060      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x1de>
 80054a8:	2b20      	cmp	r3, #32
 80054aa:	d867      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x1f0>
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d05c      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x1de>
 80054b0:	2b10      	cmp	r3, #16
 80054b2:	d05a      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x1de>
 80054b4:	e062      	b.n	800557c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054c6:	f000 fcf9 	bl	8005ebc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80054d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	609a      	str	r2, [r3, #8]
      break;
 80054e2:	e04f      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054f4:	f000 fce2 	bl	8005ebc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	689a      	ldr	r2, [r3, #8]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005506:	609a      	str	r2, [r3, #8]
      break;
 8005508:	e03c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005516:	461a      	mov	r2, r3
 8005518:	f000 fc54 	bl	8005dc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2150      	movs	r1, #80	@ 0x50
 8005522:	4618      	mov	r0, r3
 8005524:	f000 fcad 	bl	8005e82 <TIM_ITRx_SetConfig>
      break;
 8005528:	e02c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005536:	461a      	mov	r2, r3
 8005538:	f000 fc73 	bl	8005e22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2160      	movs	r1, #96	@ 0x60
 8005542:	4618      	mov	r0, r3
 8005544:	f000 fc9d 	bl	8005e82 <TIM_ITRx_SetConfig>
      break;
 8005548:	e01c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005556:	461a      	mov	r2, r3
 8005558:	f000 fc34 	bl	8005dc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2140      	movs	r1, #64	@ 0x40
 8005562:	4618      	mov	r0, r3
 8005564:	f000 fc8d 	bl	8005e82 <TIM_ITRx_SetConfig>
      break;
 8005568:	e00c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4619      	mov	r1, r3
 8005574:	4610      	mov	r0, r2
 8005576:	f000 fc84 	bl	8005e82 <TIM_ITRx_SetConfig>
      break;
 800557a:	e003      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	73fb      	strb	r3, [r7, #15]
      break;
 8005580:	e000      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005582:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005594:	7bfb      	ldrb	r3, [r7, #15]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	00100070 	.word	0x00100070
 80055a4:	00100060 	.word	0x00100060
 80055a8:	00100050 	.word	0x00100050
 80055ac:	00100040 	.word	0x00100040
 80055b0:	00100030 	.word	0x00100030
 80055b4:	00100020 	.word	0x00100020

080055b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055fc:	bf00      	nop
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a4c      	ldr	r2, [pc, #304]	@ (800574c <TIM_Base_SetConfig+0x144>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d017      	beq.n	8005650 <TIM_Base_SetConfig+0x48>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005626:	d013      	beq.n	8005650 <TIM_Base_SetConfig+0x48>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a49      	ldr	r2, [pc, #292]	@ (8005750 <TIM_Base_SetConfig+0x148>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d00f      	beq.n	8005650 <TIM_Base_SetConfig+0x48>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a48      	ldr	r2, [pc, #288]	@ (8005754 <TIM_Base_SetConfig+0x14c>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d00b      	beq.n	8005650 <TIM_Base_SetConfig+0x48>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a47      	ldr	r2, [pc, #284]	@ (8005758 <TIM_Base_SetConfig+0x150>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d007      	beq.n	8005650 <TIM_Base_SetConfig+0x48>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a46      	ldr	r2, [pc, #280]	@ (800575c <TIM_Base_SetConfig+0x154>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d003      	beq.n	8005650 <TIM_Base_SetConfig+0x48>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a45      	ldr	r2, [pc, #276]	@ (8005760 <TIM_Base_SetConfig+0x158>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d108      	bne.n	8005662 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a39      	ldr	r2, [pc, #228]	@ (800574c <TIM_Base_SetConfig+0x144>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d023      	beq.n	80056b2 <TIM_Base_SetConfig+0xaa>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005670:	d01f      	beq.n	80056b2 <TIM_Base_SetConfig+0xaa>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a36      	ldr	r2, [pc, #216]	@ (8005750 <TIM_Base_SetConfig+0x148>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d01b      	beq.n	80056b2 <TIM_Base_SetConfig+0xaa>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a35      	ldr	r2, [pc, #212]	@ (8005754 <TIM_Base_SetConfig+0x14c>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d017      	beq.n	80056b2 <TIM_Base_SetConfig+0xaa>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a34      	ldr	r2, [pc, #208]	@ (8005758 <TIM_Base_SetConfig+0x150>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d013      	beq.n	80056b2 <TIM_Base_SetConfig+0xaa>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a33      	ldr	r2, [pc, #204]	@ (800575c <TIM_Base_SetConfig+0x154>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d00f      	beq.n	80056b2 <TIM_Base_SetConfig+0xaa>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a33      	ldr	r2, [pc, #204]	@ (8005764 <TIM_Base_SetConfig+0x15c>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d00b      	beq.n	80056b2 <TIM_Base_SetConfig+0xaa>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a32      	ldr	r2, [pc, #200]	@ (8005768 <TIM_Base_SetConfig+0x160>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d007      	beq.n	80056b2 <TIM_Base_SetConfig+0xaa>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a31      	ldr	r2, [pc, #196]	@ (800576c <TIM_Base_SetConfig+0x164>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d003      	beq.n	80056b2 <TIM_Base_SetConfig+0xaa>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a2c      	ldr	r2, [pc, #176]	@ (8005760 <TIM_Base_SetConfig+0x158>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d108      	bne.n	80056c4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	695b      	ldr	r3, [r3, #20]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	689a      	ldr	r2, [r3, #8]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a18      	ldr	r2, [pc, #96]	@ (800574c <TIM_Base_SetConfig+0x144>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d013      	beq.n	8005718 <TIM_Base_SetConfig+0x110>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a1a      	ldr	r2, [pc, #104]	@ (800575c <TIM_Base_SetConfig+0x154>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d00f      	beq.n	8005718 <TIM_Base_SetConfig+0x110>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005764 <TIM_Base_SetConfig+0x15c>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d00b      	beq.n	8005718 <TIM_Base_SetConfig+0x110>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a19      	ldr	r2, [pc, #100]	@ (8005768 <TIM_Base_SetConfig+0x160>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d007      	beq.n	8005718 <TIM_Base_SetConfig+0x110>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a18      	ldr	r2, [pc, #96]	@ (800576c <TIM_Base_SetConfig+0x164>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d003      	beq.n	8005718 <TIM_Base_SetConfig+0x110>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a13      	ldr	r2, [pc, #76]	@ (8005760 <TIM_Base_SetConfig+0x158>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d103      	bne.n	8005720 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	691a      	ldr	r2, [r3, #16]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b01      	cmp	r3, #1
 8005730:	d105      	bne.n	800573e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	f023 0201 	bic.w	r2, r3, #1
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	611a      	str	r2, [r3, #16]
  }
}
 800573e:	bf00      	nop
 8005740:	3714      	adds	r7, #20
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	40012c00 	.word	0x40012c00
 8005750:	40000400 	.word	0x40000400
 8005754:	40000800 	.word	0x40000800
 8005758:	40000c00 	.word	0x40000c00
 800575c:	40013400 	.word	0x40013400
 8005760:	40015000 	.word	0x40015000
 8005764:	40014000 	.word	0x40014000
 8005768:	40014400 	.word	0x40014400
 800576c:	40014800 	.word	0x40014800

08005770 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005770:	b480      	push	{r7}
 8005772:	b087      	sub	sp, #28
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	f023 0201 	bic.w	r2, r3, #1
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800579e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f023 0303 	bic.w	r3, r3, #3
 80057aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	f023 0302 	bic.w	r3, r3, #2
 80057bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a30      	ldr	r2, [pc, #192]	@ (800588c <TIM_OC1_SetConfig+0x11c>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d013      	beq.n	80057f8 <TIM_OC1_SetConfig+0x88>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a2f      	ldr	r2, [pc, #188]	@ (8005890 <TIM_OC1_SetConfig+0x120>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d00f      	beq.n	80057f8 <TIM_OC1_SetConfig+0x88>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a2e      	ldr	r2, [pc, #184]	@ (8005894 <TIM_OC1_SetConfig+0x124>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d00b      	beq.n	80057f8 <TIM_OC1_SetConfig+0x88>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a2d      	ldr	r2, [pc, #180]	@ (8005898 <TIM_OC1_SetConfig+0x128>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d007      	beq.n	80057f8 <TIM_OC1_SetConfig+0x88>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a2c      	ldr	r2, [pc, #176]	@ (800589c <TIM_OC1_SetConfig+0x12c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d003      	beq.n	80057f8 <TIM_OC1_SetConfig+0x88>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a2b      	ldr	r2, [pc, #172]	@ (80058a0 <TIM_OC1_SetConfig+0x130>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d10c      	bne.n	8005812 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f023 0308 	bic.w	r3, r3, #8
 80057fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	4313      	orrs	r3, r2
 8005808:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	f023 0304 	bic.w	r3, r3, #4
 8005810:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a1d      	ldr	r2, [pc, #116]	@ (800588c <TIM_OC1_SetConfig+0x11c>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d013      	beq.n	8005842 <TIM_OC1_SetConfig+0xd2>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a1c      	ldr	r2, [pc, #112]	@ (8005890 <TIM_OC1_SetConfig+0x120>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d00f      	beq.n	8005842 <TIM_OC1_SetConfig+0xd2>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a1b      	ldr	r2, [pc, #108]	@ (8005894 <TIM_OC1_SetConfig+0x124>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d00b      	beq.n	8005842 <TIM_OC1_SetConfig+0xd2>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a1a      	ldr	r2, [pc, #104]	@ (8005898 <TIM_OC1_SetConfig+0x128>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d007      	beq.n	8005842 <TIM_OC1_SetConfig+0xd2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a19      	ldr	r2, [pc, #100]	@ (800589c <TIM_OC1_SetConfig+0x12c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d003      	beq.n	8005842 <TIM_OC1_SetConfig+0xd2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a18      	ldr	r2, [pc, #96]	@ (80058a0 <TIM_OC1_SetConfig+0x130>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d111      	bne.n	8005866 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005848:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005850:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	4313      	orrs	r3, r2
 800585a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4313      	orrs	r3, r2
 8005864:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	621a      	str	r2, [r3, #32]
}
 8005880:	bf00      	nop
 8005882:	371c      	adds	r7, #28
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	40012c00 	.word	0x40012c00
 8005890:	40013400 	.word	0x40013400
 8005894:	40014000 	.word	0x40014000
 8005898:	40014400 	.word	0x40014400
 800589c:	40014800 	.word	0x40014800
 80058a0:	40015000 	.word	0x40015000

080058a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a1b      	ldr	r3, [r3, #32]
 80058b8:	f023 0210 	bic.w	r2, r3, #16
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	021b      	lsls	r3, r3, #8
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f023 0320 	bic.w	r3, r3, #32
 80058f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	011b      	lsls	r3, r3, #4
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a2c      	ldr	r2, [pc, #176]	@ (80059b4 <TIM_OC2_SetConfig+0x110>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d007      	beq.n	8005918 <TIM_OC2_SetConfig+0x74>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a2b      	ldr	r2, [pc, #172]	@ (80059b8 <TIM_OC2_SetConfig+0x114>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d003      	beq.n	8005918 <TIM_OC2_SetConfig+0x74>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a2a      	ldr	r2, [pc, #168]	@ (80059bc <TIM_OC2_SetConfig+0x118>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d10d      	bne.n	8005934 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800591e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	011b      	lsls	r3, r3, #4
 8005926:	697a      	ldr	r2, [r7, #20]
 8005928:	4313      	orrs	r3, r2
 800592a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005932:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a1f      	ldr	r2, [pc, #124]	@ (80059b4 <TIM_OC2_SetConfig+0x110>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d013      	beq.n	8005964 <TIM_OC2_SetConfig+0xc0>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a1e      	ldr	r2, [pc, #120]	@ (80059b8 <TIM_OC2_SetConfig+0x114>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d00f      	beq.n	8005964 <TIM_OC2_SetConfig+0xc0>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	4a1e      	ldr	r2, [pc, #120]	@ (80059c0 <TIM_OC2_SetConfig+0x11c>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d00b      	beq.n	8005964 <TIM_OC2_SetConfig+0xc0>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a1d      	ldr	r2, [pc, #116]	@ (80059c4 <TIM_OC2_SetConfig+0x120>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d007      	beq.n	8005964 <TIM_OC2_SetConfig+0xc0>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a1c      	ldr	r2, [pc, #112]	@ (80059c8 <TIM_OC2_SetConfig+0x124>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d003      	beq.n	8005964 <TIM_OC2_SetConfig+0xc0>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a17      	ldr	r2, [pc, #92]	@ (80059bc <TIM_OC2_SetConfig+0x118>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d113      	bne.n	800598c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800596a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005972:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	695b      	ldr	r3, [r3, #20]
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	4313      	orrs	r3, r2
 800597e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	699b      	ldr	r3, [r3, #24]
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	4313      	orrs	r3, r2
 800598a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	621a      	str	r2, [r3, #32]
}
 80059a6:	bf00      	nop
 80059a8:	371c      	adds	r7, #28
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	40012c00 	.word	0x40012c00
 80059b8:	40013400 	.word	0x40013400
 80059bc:	40015000 	.word	0x40015000
 80059c0:	40014000 	.word	0x40014000
 80059c4:	40014400 	.word	0x40014400
 80059c8:	40014800 	.word	0x40014800

080059cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b087      	sub	sp, #28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a1b      	ldr	r3, [r3, #32]
 80059e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f023 0303 	bic.w	r3, r3, #3
 8005a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	021b      	lsls	r3, r3, #8
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a2b      	ldr	r2, [pc, #172]	@ (8005ad8 <TIM_OC3_SetConfig+0x10c>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d007      	beq.n	8005a3e <TIM_OC3_SetConfig+0x72>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a2a      	ldr	r2, [pc, #168]	@ (8005adc <TIM_OC3_SetConfig+0x110>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d003      	beq.n	8005a3e <TIM_OC3_SetConfig+0x72>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a29      	ldr	r2, [pc, #164]	@ (8005ae0 <TIM_OC3_SetConfig+0x114>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d10d      	bne.n	8005a5a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	021b      	lsls	r3, r3, #8
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ad8 <TIM_OC3_SetConfig+0x10c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d013      	beq.n	8005a8a <TIM_OC3_SetConfig+0xbe>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a1d      	ldr	r2, [pc, #116]	@ (8005adc <TIM_OC3_SetConfig+0x110>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d00f      	beq.n	8005a8a <TIM_OC3_SetConfig+0xbe>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a1d      	ldr	r2, [pc, #116]	@ (8005ae4 <TIM_OC3_SetConfig+0x118>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d00b      	beq.n	8005a8a <TIM_OC3_SetConfig+0xbe>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a1c      	ldr	r2, [pc, #112]	@ (8005ae8 <TIM_OC3_SetConfig+0x11c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d007      	beq.n	8005a8a <TIM_OC3_SetConfig+0xbe>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a1b      	ldr	r2, [pc, #108]	@ (8005aec <TIM_OC3_SetConfig+0x120>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d003      	beq.n	8005a8a <TIM_OC3_SetConfig+0xbe>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a16      	ldr	r2, [pc, #88]	@ (8005ae0 <TIM_OC3_SetConfig+0x114>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d113      	bne.n	8005ab2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	693a      	ldr	r2, [r7, #16]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	011b      	lsls	r3, r3, #4
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	621a      	str	r2, [r3, #32]
}
 8005acc:	bf00      	nop
 8005ace:	371c      	adds	r7, #28
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr
 8005ad8:	40012c00 	.word	0x40012c00
 8005adc:	40013400 	.word	0x40013400
 8005ae0:	40015000 	.word	0x40015000
 8005ae4:	40014000 	.word	0x40014000
 8005ae8:	40014400 	.word	0x40014400
 8005aec:	40014800 	.word	0x40014800

08005af0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	021b      	lsls	r3, r3, #8
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	031b      	lsls	r3, r3, #12
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8005c00 <TIM_OC4_SetConfig+0x110>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d007      	beq.n	8005b64 <TIM_OC4_SetConfig+0x74>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a2b      	ldr	r2, [pc, #172]	@ (8005c04 <TIM_OC4_SetConfig+0x114>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d003      	beq.n	8005b64 <TIM_OC4_SetConfig+0x74>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8005c08 <TIM_OC4_SetConfig+0x118>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d10d      	bne.n	8005b80 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	031b      	lsls	r3, r3, #12
 8005b72:	697a      	ldr	r2, [r7, #20]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a1f      	ldr	r2, [pc, #124]	@ (8005c00 <TIM_OC4_SetConfig+0x110>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d013      	beq.n	8005bb0 <TIM_OC4_SetConfig+0xc0>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8005c04 <TIM_OC4_SetConfig+0x114>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d00f      	beq.n	8005bb0 <TIM_OC4_SetConfig+0xc0>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a1e      	ldr	r2, [pc, #120]	@ (8005c0c <TIM_OC4_SetConfig+0x11c>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d00b      	beq.n	8005bb0 <TIM_OC4_SetConfig+0xc0>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a1d      	ldr	r2, [pc, #116]	@ (8005c10 <TIM_OC4_SetConfig+0x120>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d007      	beq.n	8005bb0 <TIM_OC4_SetConfig+0xc0>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a1c      	ldr	r2, [pc, #112]	@ (8005c14 <TIM_OC4_SetConfig+0x124>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d003      	beq.n	8005bb0 <TIM_OC4_SetConfig+0xc0>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a17      	ldr	r2, [pc, #92]	@ (8005c08 <TIM_OC4_SetConfig+0x118>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d113      	bne.n	8005bd8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bb6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005bbe:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	019b      	lsls	r3, r3, #6
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	019b      	lsls	r3, r3, #6
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	685a      	ldr	r2, [r3, #4]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	697a      	ldr	r2, [r7, #20]
 8005bf0:	621a      	str	r2, [r3, #32]
}
 8005bf2:	bf00      	nop
 8005bf4:	371c      	adds	r7, #28
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	40012c00 	.word	0x40012c00
 8005c04:	40013400 	.word	0x40013400
 8005c08:	40015000 	.word	0x40015000
 8005c0c:	40014000 	.word	0x40014000
 8005c10:	40014400 	.word	0x40014400
 8005c14:	40014800 	.word	0x40014800

08005c18 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005c5c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	041b      	lsls	r3, r3, #16
 8005c64:	693a      	ldr	r2, [r7, #16]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a19      	ldr	r2, [pc, #100]	@ (8005cd4 <TIM_OC5_SetConfig+0xbc>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d013      	beq.n	8005c9a <TIM_OC5_SetConfig+0x82>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a18      	ldr	r2, [pc, #96]	@ (8005cd8 <TIM_OC5_SetConfig+0xc0>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d00f      	beq.n	8005c9a <TIM_OC5_SetConfig+0x82>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a17      	ldr	r2, [pc, #92]	@ (8005cdc <TIM_OC5_SetConfig+0xc4>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d00b      	beq.n	8005c9a <TIM_OC5_SetConfig+0x82>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a16      	ldr	r2, [pc, #88]	@ (8005ce0 <TIM_OC5_SetConfig+0xc8>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d007      	beq.n	8005c9a <TIM_OC5_SetConfig+0x82>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a15      	ldr	r2, [pc, #84]	@ (8005ce4 <TIM_OC5_SetConfig+0xcc>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d003      	beq.n	8005c9a <TIM_OC5_SetConfig+0x82>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a14      	ldr	r2, [pc, #80]	@ (8005ce8 <TIM_OC5_SetConfig+0xd0>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d109      	bne.n	8005cae <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	021b      	lsls	r3, r3, #8
 8005ca8:	697a      	ldr	r2, [r7, #20]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	685a      	ldr	r2, [r3, #4]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	621a      	str	r2, [r3, #32]
}
 8005cc8:	bf00      	nop
 8005cca:	371c      	adds	r7, #28
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr
 8005cd4:	40012c00 	.word	0x40012c00
 8005cd8:	40013400 	.word	0x40013400
 8005cdc:	40014000 	.word	0x40014000
 8005ce0:	40014400 	.word	0x40014400
 8005ce4:	40014800 	.word	0x40014800
 8005ce8:	40015000 	.word	0x40015000

08005cec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b087      	sub	sp, #28
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	021b      	lsls	r3, r3, #8
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005d32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	051b      	lsls	r3, r3, #20
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a1a      	ldr	r2, [pc, #104]	@ (8005dac <TIM_OC6_SetConfig+0xc0>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d013      	beq.n	8005d70 <TIM_OC6_SetConfig+0x84>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a19      	ldr	r2, [pc, #100]	@ (8005db0 <TIM_OC6_SetConfig+0xc4>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d00f      	beq.n	8005d70 <TIM_OC6_SetConfig+0x84>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a18      	ldr	r2, [pc, #96]	@ (8005db4 <TIM_OC6_SetConfig+0xc8>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d00b      	beq.n	8005d70 <TIM_OC6_SetConfig+0x84>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a17      	ldr	r2, [pc, #92]	@ (8005db8 <TIM_OC6_SetConfig+0xcc>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d007      	beq.n	8005d70 <TIM_OC6_SetConfig+0x84>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a16      	ldr	r2, [pc, #88]	@ (8005dbc <TIM_OC6_SetConfig+0xd0>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d003      	beq.n	8005d70 <TIM_OC6_SetConfig+0x84>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a15      	ldr	r2, [pc, #84]	@ (8005dc0 <TIM_OC6_SetConfig+0xd4>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d109      	bne.n	8005d84 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d76:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	695b      	ldr	r3, [r3, #20]
 8005d7c:	029b      	lsls	r3, r3, #10
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	685a      	ldr	r2, [r3, #4]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	693a      	ldr	r2, [r7, #16]
 8005d9c:	621a      	str	r2, [r3, #32]
}
 8005d9e:	bf00      	nop
 8005da0:	371c      	adds	r7, #28
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	40012c00 	.word	0x40012c00
 8005db0:	40013400 	.word	0x40013400
 8005db4:	40014000 	.word	0x40014000
 8005db8:	40014400 	.word	0x40014400
 8005dbc:	40014800 	.word	0x40014800
 8005dc0:	40015000 	.word	0x40015000

08005dc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b087      	sub	sp, #28
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	60b9      	str	r1, [r7, #8]
 8005dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6a1b      	ldr	r3, [r3, #32]
 8005dd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	f023 0201 	bic.w	r2, r3, #1
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	011b      	lsls	r3, r3, #4
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	f023 030a 	bic.w	r3, r3, #10
 8005e00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	621a      	str	r2, [r3, #32]
}
 8005e16:	bf00      	nop
 8005e18:	371c      	adds	r7, #28
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr

08005e22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e22:	b480      	push	{r7}
 8005e24:	b087      	sub	sp, #28
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	60f8      	str	r0, [r7, #12]
 8005e2a:	60b9      	str	r1, [r7, #8]
 8005e2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6a1b      	ldr	r3, [r3, #32]
 8005e38:	f023 0210 	bic.w	r2, r3, #16
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	031b      	lsls	r3, r3, #12
 8005e52:	693a      	ldr	r2, [r7, #16]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e5e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	011b      	lsls	r3, r3, #4
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	697a      	ldr	r2, [r7, #20]
 8005e74:	621a      	str	r2, [r3, #32]
}
 8005e76:	bf00      	nop
 8005e78:	371c      	adds	r7, #28
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b085      	sub	sp, #20
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
 8005e8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005e98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e9e:	683a      	ldr	r2, [r7, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	f043 0307 	orr.w	r3, r3, #7
 8005ea8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	609a      	str	r2, [r3, #8]
}
 8005eb0:	bf00      	nop
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
 8005ec8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ed6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	021a      	lsls	r2, r3, #8
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	431a      	orrs	r2, r3
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	609a      	str	r2, [r3, #8]
}
 8005ef0:	bf00      	nop
 8005ef2:	371c      	adds	r7, #28
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b087      	sub	sp, #28
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	f003 031f 	and.w	r3, r3, #31
 8005f0e:	2201      	movs	r2, #1
 8005f10:	fa02 f303 	lsl.w	r3, r2, r3
 8005f14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6a1a      	ldr	r2, [r3, #32]
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	43db      	mvns	r3, r3
 8005f1e:	401a      	ands	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6a1a      	ldr	r2, [r3, #32]
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	f003 031f 	and.w	r3, r3, #31
 8005f2e:	6879      	ldr	r1, [r7, #4]
 8005f30:	fa01 f303 	lsl.w	r3, r1, r3
 8005f34:	431a      	orrs	r2, r3
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	621a      	str	r2, [r3, #32]
}
 8005f3a:	bf00      	nop
 8005f3c:	371c      	adds	r7, #28
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
	...

08005f48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d101      	bne.n	8005f60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f5c:	2302      	movs	r3, #2
 8005f5e:	e074      	b.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2202      	movs	r2, #2
 8005f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a34      	ldr	r2, [pc, #208]	@ (8006058 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d009      	beq.n	8005f9e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a33      	ldr	r2, [pc, #204]	@ (800605c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d004      	beq.n	8005f9e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a31      	ldr	r2, [pc, #196]	@ (8006060 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d108      	bne.n	8005fb0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005fa4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005fb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a21      	ldr	r2, [pc, #132]	@ (8006058 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d022      	beq.n	800601e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fe0:	d01d      	beq.n	800601e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a1f      	ldr	r2, [pc, #124]	@ (8006064 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d018      	beq.n	800601e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8006068 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d013      	beq.n	800601e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a1c      	ldr	r2, [pc, #112]	@ (800606c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d00e      	beq.n	800601e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a15      	ldr	r2, [pc, #84]	@ (800605c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d009      	beq.n	800601e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a18      	ldr	r2, [pc, #96]	@ (8006070 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d004      	beq.n	800601e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a11      	ldr	r2, [pc, #68]	@ (8006060 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d10c      	bne.n	8006038 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006024:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	68ba      	ldr	r2, [r7, #8]
 800602c:	4313      	orrs	r3, r2
 800602e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68ba      	ldr	r2, [r7, #8]
 8006036:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3714      	adds	r7, #20
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	40012c00 	.word	0x40012c00
 800605c:	40013400 	.word	0x40013400
 8006060:	40015000 	.word	0x40015000
 8006064:	40000400 	.word	0x40000400
 8006068:	40000800 	.word	0x40000800
 800606c:	40000c00 	.word	0x40000c00
 8006070:	40014000 	.word	0x40014000

08006074 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006074:	b480      	push	{r7}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800607e:	2300      	movs	r3, #0
 8006080:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006088:	2b01      	cmp	r3, #1
 800608a:	d101      	bne.n	8006090 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800608c:	2302      	movs	r3, #2
 800608e:	e078      	b.n	8006182 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	4313      	orrs	r3, r2
 80060c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	695b      	ldr	r3, [r3, #20]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060f6:	4313      	orrs	r3, r2
 80060f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	699b      	ldr	r3, [r3, #24]
 8006104:	041b      	lsls	r3, r3, #16
 8006106:	4313      	orrs	r3, r2
 8006108:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	69db      	ldr	r3, [r3, #28]
 8006114:	4313      	orrs	r3, r2
 8006116:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a1c      	ldr	r2, [pc, #112]	@ (8006190 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d009      	beq.n	8006136 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a1b      	ldr	r2, [pc, #108]	@ (8006194 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d004      	beq.n	8006136 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a19      	ldr	r2, [pc, #100]	@ (8006198 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d11c      	bne.n	8006170 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006140:	051b      	lsls	r3, r3, #20
 8006142:	4313      	orrs	r3, r2
 8006144:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	4313      	orrs	r3, r2
 8006152:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800615e:	4313      	orrs	r3, r2
 8006160:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800616c:	4313      	orrs	r3, r2
 800616e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	40012c00 	.word	0x40012c00
 8006194:	40013400 	.word	0x40013400
 8006198:	40015000 	.word	0x40015000

0800619c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061b8:	bf00      	nop
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80061f4:	bf00      	nop
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006208:	bf00      	nop
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800621c:	bf00      	nop
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d101      	bne.n	800623a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e042      	b.n	80062c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006240:	2b00      	cmp	r3, #0
 8006242:	d106      	bne.n	8006252 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f7fc f9a7 	bl	80025a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2224      	movs	r2, #36	@ 0x24
 8006256:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f022 0201 	bic.w	r2, r2, #1
 8006268:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626e:	2b00      	cmp	r3, #0
 8006270:	d002      	beq.n	8006278 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 fbb2 	bl	80069dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 f8b3 	bl	80063e4 <UART_SetConfig>
 800627e:	4603      	mov	r3, r0
 8006280:	2b01      	cmp	r3, #1
 8006282:	d101      	bne.n	8006288 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e01b      	b.n	80062c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006296:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	689a      	ldr	r2, [r3, #8]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f042 0201 	orr.w	r2, r2, #1
 80062b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 fc31 	bl	8006b20 <UART_CheckIdleState>
 80062be:	4603      	mov	r3, r0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3708      	adds	r7, #8
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b08a      	sub	sp, #40	@ 0x28
 80062cc:	af02      	add	r7, sp, #8
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	603b      	str	r3, [r7, #0]
 80062d4:	4613      	mov	r3, r2
 80062d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062de:	2b20      	cmp	r3, #32
 80062e0:	d17b      	bne.n	80063da <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d002      	beq.n	80062ee <HAL_UART_Transmit+0x26>
 80062e8:	88fb      	ldrh	r3, [r7, #6]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d101      	bne.n	80062f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e074      	b.n	80063dc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2221      	movs	r2, #33	@ 0x21
 80062fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006302:	f7fc fa33 	bl	800276c <HAL_GetTick>
 8006306:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	88fa      	ldrh	r2, [r7, #6]
 800630c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	88fa      	ldrh	r2, [r7, #6]
 8006314:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006320:	d108      	bne.n	8006334 <HAL_UART_Transmit+0x6c>
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d104      	bne.n	8006334 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800632a:	2300      	movs	r3, #0
 800632c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	61bb      	str	r3, [r7, #24]
 8006332:	e003      	b.n	800633c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006338:	2300      	movs	r3, #0
 800633a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800633c:	e030      	b.n	80063a0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	9300      	str	r3, [sp, #0]
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	2200      	movs	r2, #0
 8006346:	2180      	movs	r1, #128	@ 0x80
 8006348:	68f8      	ldr	r0, [r7, #12]
 800634a:	f000 fc93 	bl	8006c74 <UART_WaitOnFlagUntilTimeout>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d005      	beq.n	8006360 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2220      	movs	r2, #32
 8006358:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	e03d      	b.n	80063dc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d10b      	bne.n	800637e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	881b      	ldrh	r3, [r3, #0]
 800636a:	461a      	mov	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006374:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	3302      	adds	r3, #2
 800637a:	61bb      	str	r3, [r7, #24]
 800637c:	e007      	b.n	800638e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	781a      	ldrb	r2, [r3, #0]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	3301      	adds	r3, #1
 800638c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006394:	b29b      	uxth	r3, r3
 8006396:	3b01      	subs	r3, #1
 8006398:	b29a      	uxth	r2, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d1c8      	bne.n	800633e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	9300      	str	r3, [sp, #0]
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	2200      	movs	r2, #0
 80063b4:	2140      	movs	r1, #64	@ 0x40
 80063b6:	68f8      	ldr	r0, [r7, #12]
 80063b8:	f000 fc5c 	bl	8006c74 <UART_WaitOnFlagUntilTimeout>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d005      	beq.n	80063ce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e006      	b.n	80063dc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2220      	movs	r2, #32
 80063d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80063d6:	2300      	movs	r3, #0
 80063d8:	e000      	b.n	80063dc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80063da:	2302      	movs	r3, #2
  }
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3720      	adds	r7, #32
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063e8:	b08c      	sub	sp, #48	@ 0x30
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80063ee:	2300      	movs	r3, #0
 80063f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	689a      	ldr	r2, [r3, #8]
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	431a      	orrs	r2, r3
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	431a      	orrs	r2, r3
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	4313      	orrs	r3, r2
 800640a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	4baa      	ldr	r3, [pc, #680]	@ (80066bc <UART_SetConfig+0x2d8>)
 8006414:	4013      	ands	r3, r2
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	6812      	ldr	r2, [r2, #0]
 800641a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800641c:	430b      	orrs	r3, r1
 800641e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	68da      	ldr	r2, [r3, #12]
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	430a      	orrs	r2, r1
 8006434:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	699b      	ldr	r3, [r3, #24]
 800643a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a9f      	ldr	r2, [pc, #636]	@ (80066c0 <UART_SetConfig+0x2dc>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d004      	beq.n	8006450 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	6a1b      	ldr	r3, [r3, #32]
 800644a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800644c:	4313      	orrs	r3, r2
 800644e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800645a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800645e:	697a      	ldr	r2, [r7, #20]
 8006460:	6812      	ldr	r2, [r2, #0]
 8006462:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006464:	430b      	orrs	r3, r1
 8006466:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646e:	f023 010f 	bic.w	r1, r3, #15
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	430a      	orrs	r2, r1
 800647c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a90      	ldr	r2, [pc, #576]	@ (80066c4 <UART_SetConfig+0x2e0>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d125      	bne.n	80064d4 <UART_SetConfig+0xf0>
 8006488:	4b8f      	ldr	r3, [pc, #572]	@ (80066c8 <UART_SetConfig+0x2e4>)
 800648a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800648e:	f003 0303 	and.w	r3, r3, #3
 8006492:	2b03      	cmp	r3, #3
 8006494:	d81a      	bhi.n	80064cc <UART_SetConfig+0xe8>
 8006496:	a201      	add	r2, pc, #4	@ (adr r2, 800649c <UART_SetConfig+0xb8>)
 8006498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800649c:	080064ad 	.word	0x080064ad
 80064a0:	080064bd 	.word	0x080064bd
 80064a4:	080064b5 	.word	0x080064b5
 80064a8:	080064c5 	.word	0x080064c5
 80064ac:	2301      	movs	r3, #1
 80064ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064b2:	e116      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80064b4:	2302      	movs	r3, #2
 80064b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ba:	e112      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80064bc:	2304      	movs	r3, #4
 80064be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064c2:	e10e      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80064c4:	2308      	movs	r3, #8
 80064c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ca:	e10a      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80064cc:	2310      	movs	r3, #16
 80064ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064d2:	e106      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a7c      	ldr	r2, [pc, #496]	@ (80066cc <UART_SetConfig+0x2e8>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d138      	bne.n	8006550 <UART_SetConfig+0x16c>
 80064de:	4b7a      	ldr	r3, [pc, #488]	@ (80066c8 <UART_SetConfig+0x2e4>)
 80064e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064e4:	f003 030c 	and.w	r3, r3, #12
 80064e8:	2b0c      	cmp	r3, #12
 80064ea:	d82d      	bhi.n	8006548 <UART_SetConfig+0x164>
 80064ec:	a201      	add	r2, pc, #4	@ (adr r2, 80064f4 <UART_SetConfig+0x110>)
 80064ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f2:	bf00      	nop
 80064f4:	08006529 	.word	0x08006529
 80064f8:	08006549 	.word	0x08006549
 80064fc:	08006549 	.word	0x08006549
 8006500:	08006549 	.word	0x08006549
 8006504:	08006539 	.word	0x08006539
 8006508:	08006549 	.word	0x08006549
 800650c:	08006549 	.word	0x08006549
 8006510:	08006549 	.word	0x08006549
 8006514:	08006531 	.word	0x08006531
 8006518:	08006549 	.word	0x08006549
 800651c:	08006549 	.word	0x08006549
 8006520:	08006549 	.word	0x08006549
 8006524:	08006541 	.word	0x08006541
 8006528:	2300      	movs	r3, #0
 800652a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800652e:	e0d8      	b.n	80066e2 <UART_SetConfig+0x2fe>
 8006530:	2302      	movs	r3, #2
 8006532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006536:	e0d4      	b.n	80066e2 <UART_SetConfig+0x2fe>
 8006538:	2304      	movs	r3, #4
 800653a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800653e:	e0d0      	b.n	80066e2 <UART_SetConfig+0x2fe>
 8006540:	2308      	movs	r3, #8
 8006542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006546:	e0cc      	b.n	80066e2 <UART_SetConfig+0x2fe>
 8006548:	2310      	movs	r3, #16
 800654a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800654e:	e0c8      	b.n	80066e2 <UART_SetConfig+0x2fe>
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a5e      	ldr	r2, [pc, #376]	@ (80066d0 <UART_SetConfig+0x2ec>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d125      	bne.n	80065a6 <UART_SetConfig+0x1c2>
 800655a:	4b5b      	ldr	r3, [pc, #364]	@ (80066c8 <UART_SetConfig+0x2e4>)
 800655c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006560:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006564:	2b30      	cmp	r3, #48	@ 0x30
 8006566:	d016      	beq.n	8006596 <UART_SetConfig+0x1b2>
 8006568:	2b30      	cmp	r3, #48	@ 0x30
 800656a:	d818      	bhi.n	800659e <UART_SetConfig+0x1ba>
 800656c:	2b20      	cmp	r3, #32
 800656e:	d00a      	beq.n	8006586 <UART_SetConfig+0x1a2>
 8006570:	2b20      	cmp	r3, #32
 8006572:	d814      	bhi.n	800659e <UART_SetConfig+0x1ba>
 8006574:	2b00      	cmp	r3, #0
 8006576:	d002      	beq.n	800657e <UART_SetConfig+0x19a>
 8006578:	2b10      	cmp	r3, #16
 800657a:	d008      	beq.n	800658e <UART_SetConfig+0x1aa>
 800657c:	e00f      	b.n	800659e <UART_SetConfig+0x1ba>
 800657e:	2300      	movs	r3, #0
 8006580:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006584:	e0ad      	b.n	80066e2 <UART_SetConfig+0x2fe>
 8006586:	2302      	movs	r3, #2
 8006588:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800658c:	e0a9      	b.n	80066e2 <UART_SetConfig+0x2fe>
 800658e:	2304      	movs	r3, #4
 8006590:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006594:	e0a5      	b.n	80066e2 <UART_SetConfig+0x2fe>
 8006596:	2308      	movs	r3, #8
 8006598:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800659c:	e0a1      	b.n	80066e2 <UART_SetConfig+0x2fe>
 800659e:	2310      	movs	r3, #16
 80065a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065a4:	e09d      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a4a      	ldr	r2, [pc, #296]	@ (80066d4 <UART_SetConfig+0x2f0>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d125      	bne.n	80065fc <UART_SetConfig+0x218>
 80065b0:	4b45      	ldr	r3, [pc, #276]	@ (80066c8 <UART_SetConfig+0x2e4>)
 80065b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80065ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80065bc:	d016      	beq.n	80065ec <UART_SetConfig+0x208>
 80065be:	2bc0      	cmp	r3, #192	@ 0xc0
 80065c0:	d818      	bhi.n	80065f4 <UART_SetConfig+0x210>
 80065c2:	2b80      	cmp	r3, #128	@ 0x80
 80065c4:	d00a      	beq.n	80065dc <UART_SetConfig+0x1f8>
 80065c6:	2b80      	cmp	r3, #128	@ 0x80
 80065c8:	d814      	bhi.n	80065f4 <UART_SetConfig+0x210>
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d002      	beq.n	80065d4 <UART_SetConfig+0x1f0>
 80065ce:	2b40      	cmp	r3, #64	@ 0x40
 80065d0:	d008      	beq.n	80065e4 <UART_SetConfig+0x200>
 80065d2:	e00f      	b.n	80065f4 <UART_SetConfig+0x210>
 80065d4:	2300      	movs	r3, #0
 80065d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065da:	e082      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80065dc:	2302      	movs	r3, #2
 80065de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065e2:	e07e      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80065e4:	2304      	movs	r3, #4
 80065e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ea:	e07a      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80065ec:	2308      	movs	r3, #8
 80065ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065f2:	e076      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80065f4:	2310      	movs	r3, #16
 80065f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065fa:	e072      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a35      	ldr	r2, [pc, #212]	@ (80066d8 <UART_SetConfig+0x2f4>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d12a      	bne.n	800665c <UART_SetConfig+0x278>
 8006606:	4b30      	ldr	r3, [pc, #192]	@ (80066c8 <UART_SetConfig+0x2e4>)
 8006608:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800660c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006610:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006614:	d01a      	beq.n	800664c <UART_SetConfig+0x268>
 8006616:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800661a:	d81b      	bhi.n	8006654 <UART_SetConfig+0x270>
 800661c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006620:	d00c      	beq.n	800663c <UART_SetConfig+0x258>
 8006622:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006626:	d815      	bhi.n	8006654 <UART_SetConfig+0x270>
 8006628:	2b00      	cmp	r3, #0
 800662a:	d003      	beq.n	8006634 <UART_SetConfig+0x250>
 800662c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006630:	d008      	beq.n	8006644 <UART_SetConfig+0x260>
 8006632:	e00f      	b.n	8006654 <UART_SetConfig+0x270>
 8006634:	2300      	movs	r3, #0
 8006636:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800663a:	e052      	b.n	80066e2 <UART_SetConfig+0x2fe>
 800663c:	2302      	movs	r3, #2
 800663e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006642:	e04e      	b.n	80066e2 <UART_SetConfig+0x2fe>
 8006644:	2304      	movs	r3, #4
 8006646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800664a:	e04a      	b.n	80066e2 <UART_SetConfig+0x2fe>
 800664c:	2308      	movs	r3, #8
 800664e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006652:	e046      	b.n	80066e2 <UART_SetConfig+0x2fe>
 8006654:	2310      	movs	r3, #16
 8006656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800665a:	e042      	b.n	80066e2 <UART_SetConfig+0x2fe>
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a17      	ldr	r2, [pc, #92]	@ (80066c0 <UART_SetConfig+0x2dc>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d13a      	bne.n	80066dc <UART_SetConfig+0x2f8>
 8006666:	4b18      	ldr	r3, [pc, #96]	@ (80066c8 <UART_SetConfig+0x2e4>)
 8006668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800666c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006670:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006674:	d01a      	beq.n	80066ac <UART_SetConfig+0x2c8>
 8006676:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800667a:	d81b      	bhi.n	80066b4 <UART_SetConfig+0x2d0>
 800667c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006680:	d00c      	beq.n	800669c <UART_SetConfig+0x2b8>
 8006682:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006686:	d815      	bhi.n	80066b4 <UART_SetConfig+0x2d0>
 8006688:	2b00      	cmp	r3, #0
 800668a:	d003      	beq.n	8006694 <UART_SetConfig+0x2b0>
 800668c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006690:	d008      	beq.n	80066a4 <UART_SetConfig+0x2c0>
 8006692:	e00f      	b.n	80066b4 <UART_SetConfig+0x2d0>
 8006694:	2300      	movs	r3, #0
 8006696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800669a:	e022      	b.n	80066e2 <UART_SetConfig+0x2fe>
 800669c:	2302      	movs	r3, #2
 800669e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066a2:	e01e      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80066a4:	2304      	movs	r3, #4
 80066a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066aa:	e01a      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80066ac:	2308      	movs	r3, #8
 80066ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066b2:	e016      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80066b4:	2310      	movs	r3, #16
 80066b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066ba:	e012      	b.n	80066e2 <UART_SetConfig+0x2fe>
 80066bc:	cfff69f3 	.word	0xcfff69f3
 80066c0:	40008000 	.word	0x40008000
 80066c4:	40013800 	.word	0x40013800
 80066c8:	40021000 	.word	0x40021000
 80066cc:	40004400 	.word	0x40004400
 80066d0:	40004800 	.word	0x40004800
 80066d4:	40004c00 	.word	0x40004c00
 80066d8:	40005000 	.word	0x40005000
 80066dc:	2310      	movs	r3, #16
 80066de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4aae      	ldr	r2, [pc, #696]	@ (80069a0 <UART_SetConfig+0x5bc>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	f040 8097 	bne.w	800681c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80066ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066f2:	2b08      	cmp	r3, #8
 80066f4:	d823      	bhi.n	800673e <UART_SetConfig+0x35a>
 80066f6:	a201      	add	r2, pc, #4	@ (adr r2, 80066fc <UART_SetConfig+0x318>)
 80066f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066fc:	08006721 	.word	0x08006721
 8006700:	0800673f 	.word	0x0800673f
 8006704:	08006729 	.word	0x08006729
 8006708:	0800673f 	.word	0x0800673f
 800670c:	0800672f 	.word	0x0800672f
 8006710:	0800673f 	.word	0x0800673f
 8006714:	0800673f 	.word	0x0800673f
 8006718:	0800673f 	.word	0x0800673f
 800671c:	08006737 	.word	0x08006737
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006720:	f7fd fecc 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 8006724:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006726:	e010      	b.n	800674a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006728:	4b9e      	ldr	r3, [pc, #632]	@ (80069a4 <UART_SetConfig+0x5c0>)
 800672a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800672c:	e00d      	b.n	800674a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800672e:	f7fd fe57 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8006732:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006734:	e009      	b.n	800674a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006736:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800673a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800673c:	e005      	b.n	800674a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800673e:	2300      	movs	r3, #0
 8006740:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006748:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800674a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 8130 	beq.w	80069b2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006756:	4a94      	ldr	r2, [pc, #592]	@ (80069a8 <UART_SetConfig+0x5c4>)
 8006758:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800675c:	461a      	mov	r2, r3
 800675e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006760:	fbb3 f3f2 	udiv	r3, r3, r2
 8006764:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	685a      	ldr	r2, [r3, #4]
 800676a:	4613      	mov	r3, r2
 800676c:	005b      	lsls	r3, r3, #1
 800676e:	4413      	add	r3, r2
 8006770:	69ba      	ldr	r2, [r7, #24]
 8006772:	429a      	cmp	r2, r3
 8006774:	d305      	bcc.n	8006782 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800677c:	69ba      	ldr	r2, [r7, #24]
 800677e:	429a      	cmp	r2, r3
 8006780:	d903      	bls.n	800678a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006788:	e113      	b.n	80069b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800678a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678c:	2200      	movs	r2, #0
 800678e:	60bb      	str	r3, [r7, #8]
 8006790:	60fa      	str	r2, [r7, #12]
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006796:	4a84      	ldr	r2, [pc, #528]	@ (80069a8 <UART_SetConfig+0x5c4>)
 8006798:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800679c:	b29b      	uxth	r3, r3
 800679e:	2200      	movs	r2, #0
 80067a0:	603b      	str	r3, [r7, #0]
 80067a2:	607a      	str	r2, [r7, #4]
 80067a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80067ac:	f7fa fba2 	bl	8000ef4 <__aeabi_uldivmod>
 80067b0:	4602      	mov	r2, r0
 80067b2:	460b      	mov	r3, r1
 80067b4:	4610      	mov	r0, r2
 80067b6:	4619      	mov	r1, r3
 80067b8:	f04f 0200 	mov.w	r2, #0
 80067bc:	f04f 0300 	mov.w	r3, #0
 80067c0:	020b      	lsls	r3, r1, #8
 80067c2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80067c6:	0202      	lsls	r2, r0, #8
 80067c8:	6979      	ldr	r1, [r7, #20]
 80067ca:	6849      	ldr	r1, [r1, #4]
 80067cc:	0849      	lsrs	r1, r1, #1
 80067ce:	2000      	movs	r0, #0
 80067d0:	460c      	mov	r4, r1
 80067d2:	4605      	mov	r5, r0
 80067d4:	eb12 0804 	adds.w	r8, r2, r4
 80067d8:	eb43 0905 	adc.w	r9, r3, r5
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	469a      	mov	sl, r3
 80067e4:	4693      	mov	fp, r2
 80067e6:	4652      	mov	r2, sl
 80067e8:	465b      	mov	r3, fp
 80067ea:	4640      	mov	r0, r8
 80067ec:	4649      	mov	r1, r9
 80067ee:	f7fa fb81 	bl	8000ef4 <__aeabi_uldivmod>
 80067f2:	4602      	mov	r2, r0
 80067f4:	460b      	mov	r3, r1
 80067f6:	4613      	mov	r3, r2
 80067f8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80067fa:	6a3b      	ldr	r3, [r7, #32]
 80067fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006800:	d308      	bcc.n	8006814 <UART_SetConfig+0x430>
 8006802:	6a3b      	ldr	r3, [r7, #32]
 8006804:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006808:	d204      	bcs.n	8006814 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	6a3a      	ldr	r2, [r7, #32]
 8006810:	60da      	str	r2, [r3, #12]
 8006812:	e0ce      	b.n	80069b2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800681a:	e0ca      	b.n	80069b2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	69db      	ldr	r3, [r3, #28]
 8006820:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006824:	d166      	bne.n	80068f4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006826:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800682a:	2b08      	cmp	r3, #8
 800682c:	d827      	bhi.n	800687e <UART_SetConfig+0x49a>
 800682e:	a201      	add	r2, pc, #4	@ (adr r2, 8006834 <UART_SetConfig+0x450>)
 8006830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006834:	08006859 	.word	0x08006859
 8006838:	08006861 	.word	0x08006861
 800683c:	08006869 	.word	0x08006869
 8006840:	0800687f 	.word	0x0800687f
 8006844:	0800686f 	.word	0x0800686f
 8006848:	0800687f 	.word	0x0800687f
 800684c:	0800687f 	.word	0x0800687f
 8006850:	0800687f 	.word	0x0800687f
 8006854:	08006877 	.word	0x08006877
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006858:	f7fd fe30 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 800685c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800685e:	e014      	b.n	800688a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006860:	f7fd fe42 	bl	80044e8 <HAL_RCC_GetPCLK2Freq>
 8006864:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006866:	e010      	b.n	800688a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006868:	4b4e      	ldr	r3, [pc, #312]	@ (80069a4 <UART_SetConfig+0x5c0>)
 800686a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800686c:	e00d      	b.n	800688a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800686e:	f7fd fdb7 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8006872:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006874:	e009      	b.n	800688a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006876:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800687a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800687c:	e005      	b.n	800688a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800687e:	2300      	movs	r3, #0
 8006880:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006888:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 8090 	beq.w	80069b2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006896:	4a44      	ldr	r2, [pc, #272]	@ (80069a8 <UART_SetConfig+0x5c4>)
 8006898:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800689c:	461a      	mov	r2, r3
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80068a4:	005a      	lsls	r2, r3, #1
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	085b      	lsrs	r3, r3, #1
 80068ac:	441a      	add	r2, r3
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80068b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068b8:	6a3b      	ldr	r3, [r7, #32]
 80068ba:	2b0f      	cmp	r3, #15
 80068bc:	d916      	bls.n	80068ec <UART_SetConfig+0x508>
 80068be:	6a3b      	ldr	r3, [r7, #32]
 80068c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068c4:	d212      	bcs.n	80068ec <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068c6:	6a3b      	ldr	r3, [r7, #32]
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	f023 030f 	bic.w	r3, r3, #15
 80068ce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068d0:	6a3b      	ldr	r3, [r7, #32]
 80068d2:	085b      	lsrs	r3, r3, #1
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	f003 0307 	and.w	r3, r3, #7
 80068da:	b29a      	uxth	r2, r3
 80068dc:	8bfb      	ldrh	r3, [r7, #30]
 80068de:	4313      	orrs	r3, r2
 80068e0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	8bfa      	ldrh	r2, [r7, #30]
 80068e8:	60da      	str	r2, [r3, #12]
 80068ea:	e062      	b.n	80069b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80068f2:	e05e      	b.n	80069b2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80068f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80068f8:	2b08      	cmp	r3, #8
 80068fa:	d828      	bhi.n	800694e <UART_SetConfig+0x56a>
 80068fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006904 <UART_SetConfig+0x520>)
 80068fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006902:	bf00      	nop
 8006904:	08006929 	.word	0x08006929
 8006908:	08006931 	.word	0x08006931
 800690c:	08006939 	.word	0x08006939
 8006910:	0800694f 	.word	0x0800694f
 8006914:	0800693f 	.word	0x0800693f
 8006918:	0800694f 	.word	0x0800694f
 800691c:	0800694f 	.word	0x0800694f
 8006920:	0800694f 	.word	0x0800694f
 8006924:	08006947 	.word	0x08006947
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006928:	f7fd fdc8 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 800692c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800692e:	e014      	b.n	800695a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006930:	f7fd fdda 	bl	80044e8 <HAL_RCC_GetPCLK2Freq>
 8006934:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006936:	e010      	b.n	800695a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006938:	4b1a      	ldr	r3, [pc, #104]	@ (80069a4 <UART_SetConfig+0x5c0>)
 800693a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800693c:	e00d      	b.n	800695a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800693e:	f7fd fd4f 	bl	80043e0 <HAL_RCC_GetSysClockFreq>
 8006942:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006944:	e009      	b.n	800695a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006946:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800694a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800694c:	e005      	b.n	800695a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800694e:	2300      	movs	r3, #0
 8006950:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006958:	bf00      	nop
    }

    if (pclk != 0U)
 800695a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695c:	2b00      	cmp	r3, #0
 800695e:	d028      	beq.n	80069b2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006964:	4a10      	ldr	r2, [pc, #64]	@ (80069a8 <UART_SetConfig+0x5c4>)
 8006966:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800696a:	461a      	mov	r2, r3
 800696c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	085b      	lsrs	r3, r3, #1
 8006978:	441a      	add	r2, r3
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006982:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006984:	6a3b      	ldr	r3, [r7, #32]
 8006986:	2b0f      	cmp	r3, #15
 8006988:	d910      	bls.n	80069ac <UART_SetConfig+0x5c8>
 800698a:	6a3b      	ldr	r3, [r7, #32]
 800698c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006990:	d20c      	bcs.n	80069ac <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006992:	6a3b      	ldr	r3, [r7, #32]
 8006994:	b29a      	uxth	r2, r3
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	60da      	str	r2, [r3, #12]
 800699c:	e009      	b.n	80069b2 <UART_SetConfig+0x5ce>
 800699e:	bf00      	nop
 80069a0:	40008000 	.word	0x40008000
 80069a4:	00f42400 	.word	0x00f42400
 80069a8:	0800ba78 	.word	0x0800ba78
      }
      else
      {
        ret = HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	2201      	movs	r2, #1
 80069b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	2201      	movs	r2, #1
 80069be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	2200      	movs	r2, #0
 80069c6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	2200      	movs	r2, #0
 80069cc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80069ce:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3730      	adds	r7, #48	@ 0x30
 80069d6:	46bd      	mov	sp, r7
 80069d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080069dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e8:	f003 0308 	and.w	r3, r3, #8
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00a      	beq.n	8006a06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	430a      	orrs	r2, r1
 8006a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00a      	beq.n	8006a28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	430a      	orrs	r2, r1
 8006a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00a      	beq.n	8006a4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	430a      	orrs	r2, r1
 8006a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4e:	f003 0304 	and.w	r3, r3, #4
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00a      	beq.n	8006a6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a70:	f003 0310 	and.w	r3, r3, #16
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00a      	beq.n	8006a8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a92:	f003 0320 	and.w	r3, r3, #32
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00a      	beq.n	8006ab0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	430a      	orrs	r2, r1
 8006aae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d01a      	beq.n	8006af2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ad6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ada:	d10a      	bne.n	8006af2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00a      	beq.n	8006b14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	430a      	orrs	r2, r1
 8006b12:	605a      	str	r2, [r3, #4]
  }
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b098      	sub	sp, #96	@ 0x60
 8006b24:	af02      	add	r7, sp, #8
 8006b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b30:	f7fb fe1c 	bl	800276c <HAL_GetTick>
 8006b34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0308 	and.w	r3, r3, #8
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d12f      	bne.n	8006ba4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b48:	9300      	str	r3, [sp, #0]
 8006b4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 f88e 	bl	8006c74 <UART_WaitOnFlagUntilTimeout>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d022      	beq.n	8006ba4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b66:	e853 3f00 	ldrex	r3, [r3]
 8006b6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b72:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b7e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b84:	e841 2300 	strex	r3, r2, [r1]
 8006b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e6      	bne.n	8006b5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2220      	movs	r2, #32
 8006b94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ba0:	2303      	movs	r3, #3
 8006ba2:	e063      	b.n	8006c6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0304 	and.w	r3, r3, #4
 8006bae:	2b04      	cmp	r3, #4
 8006bb0:	d149      	bne.n	8006c46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bb2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006bb6:	9300      	str	r3, [sp, #0]
 8006bb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f857 	bl	8006c74 <UART_WaitOnFlagUntilTimeout>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d03c      	beq.n	8006c46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd4:	e853 3f00 	ldrex	r3, [r3]
 8006bd8:	623b      	str	r3, [r7, #32]
   return(result);
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	461a      	mov	r2, r3
 8006be8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bea:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e6      	bne.n	8006bcc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	3308      	adds	r3, #8
 8006c04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	e853 3f00 	ldrex	r3, [r3]
 8006c0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f023 0301 	bic.w	r3, r3, #1
 8006c14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3308      	adds	r3, #8
 8006c1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c1e:	61fa      	str	r2, [r7, #28]
 8006c20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c22:	69b9      	ldr	r1, [r7, #24]
 8006c24:	69fa      	ldr	r2, [r7, #28]
 8006c26:	e841 2300 	strex	r3, r2, [r1]
 8006c2a:	617b      	str	r3, [r7, #20]
   return(result);
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1e5      	bne.n	8006bfe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2220      	movs	r2, #32
 8006c36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e012      	b.n	8006c6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2220      	movs	r2, #32
 8006c4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3758      	adds	r7, #88	@ 0x58
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	603b      	str	r3, [r7, #0]
 8006c80:	4613      	mov	r3, r2
 8006c82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c84:	e04f      	b.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8c:	d04b      	beq.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c8e:	f7fb fd6d 	bl	800276c <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	69ba      	ldr	r2, [r7, #24]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d302      	bcc.n	8006ca4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d101      	bne.n	8006ca8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e04e      	b.n	8006d46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0304 	and.w	r3, r3, #4
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d037      	beq.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	2b80      	cmp	r3, #128	@ 0x80
 8006cba:	d034      	beq.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	2b40      	cmp	r3, #64	@ 0x40
 8006cc0:	d031      	beq.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	69db      	ldr	r3, [r3, #28]
 8006cc8:	f003 0308 	and.w	r3, r3, #8
 8006ccc:	2b08      	cmp	r3, #8
 8006cce:	d110      	bne.n	8006cf2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2208      	movs	r2, #8
 8006cd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 f838 	bl	8006d4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2208      	movs	r2, #8
 8006ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e029      	b.n	8006d46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	69db      	ldr	r3, [r3, #28]
 8006cf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d00:	d111      	bne.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d0c:	68f8      	ldr	r0, [r7, #12]
 8006d0e:	f000 f81e 	bl	8006d4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2220      	movs	r2, #32
 8006d16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e00f      	b.n	8006d46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	69da      	ldr	r2, [r3, #28]
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	4013      	ands	r3, r2
 8006d30:	68ba      	ldr	r2, [r7, #8]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	bf0c      	ite	eq
 8006d36:	2301      	moveq	r3, #1
 8006d38:	2300      	movne	r3, #0
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	79fb      	ldrb	r3, [r7, #7]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d0a0      	beq.n	8006c86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3710      	adds	r7, #16
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d4e:	b480      	push	{r7}
 8006d50:	b095      	sub	sp, #84	@ 0x54
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d5e:	e853 3f00 	ldrex	r3, [r3]
 8006d62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	461a      	mov	r2, r3
 8006d72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d74:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d76:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d7c:	e841 2300 	strex	r3, r2, [r1]
 8006d80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d1e6      	bne.n	8006d56 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	3308      	adds	r3, #8
 8006d8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d90:	6a3b      	ldr	r3, [r7, #32]
 8006d92:	e853 3f00 	ldrex	r3, [r3]
 8006d96:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d9e:	f023 0301 	bic.w	r3, r3, #1
 8006da2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	3308      	adds	r3, #8
 8006daa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006dac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006dae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006db2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006db4:	e841 2300 	strex	r3, r2, [r1]
 8006db8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1e3      	bne.n	8006d88 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d118      	bne.n	8006dfa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	e853 3f00 	ldrex	r3, [r3]
 8006dd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	f023 0310 	bic.w	r3, r3, #16
 8006ddc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	461a      	mov	r2, r3
 8006de4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006de6:	61bb      	str	r3, [r7, #24]
 8006de8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dea:	6979      	ldr	r1, [r7, #20]
 8006dec:	69ba      	ldr	r2, [r7, #24]
 8006dee:	e841 2300 	strex	r3, r2, [r1]
 8006df2:	613b      	str	r3, [r7, #16]
   return(result);
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1e6      	bne.n	8006dc8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2220      	movs	r2, #32
 8006dfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006e0e:	bf00      	nop
 8006e10:	3754      	adds	r7, #84	@ 0x54
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b085      	sub	sp, #20
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d101      	bne.n	8006e30 <HAL_UARTEx_DisableFifoMode+0x16>
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	e027      	b.n	8006e80 <HAL_UARTEx_DisableFifoMode+0x66>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2224      	movs	r2, #36	@ 0x24
 8006e3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f022 0201 	bic.w	r2, r2, #1
 8006e56:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006e5e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2220      	movs	r2, #32
 8006e72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d101      	bne.n	8006ea4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	e02d      	b.n	8006f00 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2224      	movs	r2, #36	@ 0x24
 8006eb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f022 0201 	bic.w	r2, r2, #1
 8006eca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	683a      	ldr	r2, [r7, #0]
 8006edc:	430a      	orrs	r2, r1
 8006ede:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 f84f 	bl	8006f84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2220      	movs	r2, #32
 8006ef2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d101      	bne.n	8006f20 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	e02d      	b.n	8006f7c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2224      	movs	r2, #36	@ 0x24
 8006f2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 0201 	bic.w	r2, r2, #1
 8006f46:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	683a      	ldr	r2, [r7, #0]
 8006f58:	430a      	orrs	r2, r1
 8006f5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 f811 	bl	8006f84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2220      	movs	r2, #32
 8006f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d108      	bne.n	8006fa6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006fa4:	e031      	b.n	800700a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006fa6:	2308      	movs	r3, #8
 8006fa8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006faa:	2308      	movs	r3, #8
 8006fac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	0e5b      	lsrs	r3, r3, #25
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	f003 0307 	and.w	r3, r3, #7
 8006fbc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	0f5b      	lsrs	r3, r3, #29
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	f003 0307 	and.w	r3, r3, #7
 8006fcc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fce:	7bbb      	ldrb	r3, [r7, #14]
 8006fd0:	7b3a      	ldrb	r2, [r7, #12]
 8006fd2:	4911      	ldr	r1, [pc, #68]	@ (8007018 <UARTEx_SetNbDataToProcess+0x94>)
 8006fd4:	5c8a      	ldrb	r2, [r1, r2]
 8006fd6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006fda:	7b3a      	ldrb	r2, [r7, #12]
 8006fdc:	490f      	ldr	r1, [pc, #60]	@ (800701c <UARTEx_SetNbDataToProcess+0x98>)
 8006fde:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fe0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006fe4:	b29a      	uxth	r2, r3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006fec:	7bfb      	ldrb	r3, [r7, #15]
 8006fee:	7b7a      	ldrb	r2, [r7, #13]
 8006ff0:	4909      	ldr	r1, [pc, #36]	@ (8007018 <UARTEx_SetNbDataToProcess+0x94>)
 8006ff2:	5c8a      	ldrb	r2, [r1, r2]
 8006ff4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006ff8:	7b7a      	ldrb	r2, [r7, #13]
 8006ffa:	4908      	ldr	r1, [pc, #32]	@ (800701c <UARTEx_SetNbDataToProcess+0x98>)
 8006ffc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ffe:	fb93 f3f2 	sdiv	r3, r3, r2
 8007002:	b29a      	uxth	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800700a:	bf00      	nop
 800700c:	3714      	adds	r7, #20
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	0800ba90 	.word	0x0800ba90
 800701c:	0800ba98 	.word	0x0800ba98

08007020 <__cvt>:
 8007020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007024:	ec57 6b10 	vmov	r6, r7, d0
 8007028:	2f00      	cmp	r7, #0
 800702a:	460c      	mov	r4, r1
 800702c:	4619      	mov	r1, r3
 800702e:	463b      	mov	r3, r7
 8007030:	bfbb      	ittet	lt
 8007032:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007036:	461f      	movlt	r7, r3
 8007038:	2300      	movge	r3, #0
 800703a:	232d      	movlt	r3, #45	@ 0x2d
 800703c:	700b      	strb	r3, [r1, #0]
 800703e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007040:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007044:	4691      	mov	r9, r2
 8007046:	f023 0820 	bic.w	r8, r3, #32
 800704a:	bfbc      	itt	lt
 800704c:	4632      	movlt	r2, r6
 800704e:	4616      	movlt	r6, r2
 8007050:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007054:	d005      	beq.n	8007062 <__cvt+0x42>
 8007056:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800705a:	d100      	bne.n	800705e <__cvt+0x3e>
 800705c:	3401      	adds	r4, #1
 800705e:	2102      	movs	r1, #2
 8007060:	e000      	b.n	8007064 <__cvt+0x44>
 8007062:	2103      	movs	r1, #3
 8007064:	ab03      	add	r3, sp, #12
 8007066:	9301      	str	r3, [sp, #4]
 8007068:	ab02      	add	r3, sp, #8
 800706a:	9300      	str	r3, [sp, #0]
 800706c:	ec47 6b10 	vmov	d0, r6, r7
 8007070:	4653      	mov	r3, sl
 8007072:	4622      	mov	r2, r4
 8007074:	f001 f870 	bl	8008158 <_dtoa_r>
 8007078:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800707c:	4605      	mov	r5, r0
 800707e:	d119      	bne.n	80070b4 <__cvt+0x94>
 8007080:	f019 0f01 	tst.w	r9, #1
 8007084:	d00e      	beq.n	80070a4 <__cvt+0x84>
 8007086:	eb00 0904 	add.w	r9, r0, r4
 800708a:	2200      	movs	r2, #0
 800708c:	2300      	movs	r3, #0
 800708e:	4630      	mov	r0, r6
 8007090:	4639      	mov	r1, r7
 8007092:	f7f9 fd41 	bl	8000b18 <__aeabi_dcmpeq>
 8007096:	b108      	cbz	r0, 800709c <__cvt+0x7c>
 8007098:	f8cd 900c 	str.w	r9, [sp, #12]
 800709c:	2230      	movs	r2, #48	@ 0x30
 800709e:	9b03      	ldr	r3, [sp, #12]
 80070a0:	454b      	cmp	r3, r9
 80070a2:	d31e      	bcc.n	80070e2 <__cvt+0xc2>
 80070a4:	9b03      	ldr	r3, [sp, #12]
 80070a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80070a8:	1b5b      	subs	r3, r3, r5
 80070aa:	4628      	mov	r0, r5
 80070ac:	6013      	str	r3, [r2, #0]
 80070ae:	b004      	add	sp, #16
 80070b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80070b8:	eb00 0904 	add.w	r9, r0, r4
 80070bc:	d1e5      	bne.n	800708a <__cvt+0x6a>
 80070be:	7803      	ldrb	r3, [r0, #0]
 80070c0:	2b30      	cmp	r3, #48	@ 0x30
 80070c2:	d10a      	bne.n	80070da <__cvt+0xba>
 80070c4:	2200      	movs	r2, #0
 80070c6:	2300      	movs	r3, #0
 80070c8:	4630      	mov	r0, r6
 80070ca:	4639      	mov	r1, r7
 80070cc:	f7f9 fd24 	bl	8000b18 <__aeabi_dcmpeq>
 80070d0:	b918      	cbnz	r0, 80070da <__cvt+0xba>
 80070d2:	f1c4 0401 	rsb	r4, r4, #1
 80070d6:	f8ca 4000 	str.w	r4, [sl]
 80070da:	f8da 3000 	ldr.w	r3, [sl]
 80070de:	4499      	add	r9, r3
 80070e0:	e7d3      	b.n	800708a <__cvt+0x6a>
 80070e2:	1c59      	adds	r1, r3, #1
 80070e4:	9103      	str	r1, [sp, #12]
 80070e6:	701a      	strb	r2, [r3, #0]
 80070e8:	e7d9      	b.n	800709e <__cvt+0x7e>

080070ea <__exponent>:
 80070ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070ec:	2900      	cmp	r1, #0
 80070ee:	bfba      	itte	lt
 80070f0:	4249      	neglt	r1, r1
 80070f2:	232d      	movlt	r3, #45	@ 0x2d
 80070f4:	232b      	movge	r3, #43	@ 0x2b
 80070f6:	2909      	cmp	r1, #9
 80070f8:	7002      	strb	r2, [r0, #0]
 80070fa:	7043      	strb	r3, [r0, #1]
 80070fc:	dd29      	ble.n	8007152 <__exponent+0x68>
 80070fe:	f10d 0307 	add.w	r3, sp, #7
 8007102:	461d      	mov	r5, r3
 8007104:	270a      	movs	r7, #10
 8007106:	461a      	mov	r2, r3
 8007108:	fbb1 f6f7 	udiv	r6, r1, r7
 800710c:	fb07 1416 	mls	r4, r7, r6, r1
 8007110:	3430      	adds	r4, #48	@ 0x30
 8007112:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007116:	460c      	mov	r4, r1
 8007118:	2c63      	cmp	r4, #99	@ 0x63
 800711a:	f103 33ff 	add.w	r3, r3, #4294967295
 800711e:	4631      	mov	r1, r6
 8007120:	dcf1      	bgt.n	8007106 <__exponent+0x1c>
 8007122:	3130      	adds	r1, #48	@ 0x30
 8007124:	1e94      	subs	r4, r2, #2
 8007126:	f803 1c01 	strb.w	r1, [r3, #-1]
 800712a:	1c41      	adds	r1, r0, #1
 800712c:	4623      	mov	r3, r4
 800712e:	42ab      	cmp	r3, r5
 8007130:	d30a      	bcc.n	8007148 <__exponent+0x5e>
 8007132:	f10d 0309 	add.w	r3, sp, #9
 8007136:	1a9b      	subs	r3, r3, r2
 8007138:	42ac      	cmp	r4, r5
 800713a:	bf88      	it	hi
 800713c:	2300      	movhi	r3, #0
 800713e:	3302      	adds	r3, #2
 8007140:	4403      	add	r3, r0
 8007142:	1a18      	subs	r0, r3, r0
 8007144:	b003      	add	sp, #12
 8007146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007148:	f813 6b01 	ldrb.w	r6, [r3], #1
 800714c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007150:	e7ed      	b.n	800712e <__exponent+0x44>
 8007152:	2330      	movs	r3, #48	@ 0x30
 8007154:	3130      	adds	r1, #48	@ 0x30
 8007156:	7083      	strb	r3, [r0, #2]
 8007158:	70c1      	strb	r1, [r0, #3]
 800715a:	1d03      	adds	r3, r0, #4
 800715c:	e7f1      	b.n	8007142 <__exponent+0x58>
	...

08007160 <_printf_float>:
 8007160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007164:	b08d      	sub	sp, #52	@ 0x34
 8007166:	460c      	mov	r4, r1
 8007168:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800716c:	4616      	mov	r6, r2
 800716e:	461f      	mov	r7, r3
 8007170:	4605      	mov	r5, r0
 8007172:	f000 fee9 	bl	8007f48 <_localeconv_r>
 8007176:	6803      	ldr	r3, [r0, #0]
 8007178:	9304      	str	r3, [sp, #16]
 800717a:	4618      	mov	r0, r3
 800717c:	f7f9 f8a0 	bl	80002c0 <strlen>
 8007180:	2300      	movs	r3, #0
 8007182:	930a      	str	r3, [sp, #40]	@ 0x28
 8007184:	f8d8 3000 	ldr.w	r3, [r8]
 8007188:	9005      	str	r0, [sp, #20]
 800718a:	3307      	adds	r3, #7
 800718c:	f023 0307 	bic.w	r3, r3, #7
 8007190:	f103 0208 	add.w	r2, r3, #8
 8007194:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007198:	f8d4 b000 	ldr.w	fp, [r4]
 800719c:	f8c8 2000 	str.w	r2, [r8]
 80071a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80071a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80071a8:	9307      	str	r3, [sp, #28]
 80071aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80071ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80071b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071b6:	4b9c      	ldr	r3, [pc, #624]	@ (8007428 <_printf_float+0x2c8>)
 80071b8:	f04f 32ff 	mov.w	r2, #4294967295
 80071bc:	f7f9 fcde 	bl	8000b7c <__aeabi_dcmpun>
 80071c0:	bb70      	cbnz	r0, 8007220 <_printf_float+0xc0>
 80071c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071c6:	4b98      	ldr	r3, [pc, #608]	@ (8007428 <_printf_float+0x2c8>)
 80071c8:	f04f 32ff 	mov.w	r2, #4294967295
 80071cc:	f7f9 fcb8 	bl	8000b40 <__aeabi_dcmple>
 80071d0:	bb30      	cbnz	r0, 8007220 <_printf_float+0xc0>
 80071d2:	2200      	movs	r2, #0
 80071d4:	2300      	movs	r3, #0
 80071d6:	4640      	mov	r0, r8
 80071d8:	4649      	mov	r1, r9
 80071da:	f7f9 fca7 	bl	8000b2c <__aeabi_dcmplt>
 80071de:	b110      	cbz	r0, 80071e6 <_printf_float+0x86>
 80071e0:	232d      	movs	r3, #45	@ 0x2d
 80071e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071e6:	4a91      	ldr	r2, [pc, #580]	@ (800742c <_printf_float+0x2cc>)
 80071e8:	4b91      	ldr	r3, [pc, #580]	@ (8007430 <_printf_float+0x2d0>)
 80071ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80071ee:	bf8c      	ite	hi
 80071f0:	4690      	movhi	r8, r2
 80071f2:	4698      	movls	r8, r3
 80071f4:	2303      	movs	r3, #3
 80071f6:	6123      	str	r3, [r4, #16]
 80071f8:	f02b 0304 	bic.w	r3, fp, #4
 80071fc:	6023      	str	r3, [r4, #0]
 80071fe:	f04f 0900 	mov.w	r9, #0
 8007202:	9700      	str	r7, [sp, #0]
 8007204:	4633      	mov	r3, r6
 8007206:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007208:	4621      	mov	r1, r4
 800720a:	4628      	mov	r0, r5
 800720c:	f000 f9d2 	bl	80075b4 <_printf_common>
 8007210:	3001      	adds	r0, #1
 8007212:	f040 808d 	bne.w	8007330 <_printf_float+0x1d0>
 8007216:	f04f 30ff 	mov.w	r0, #4294967295
 800721a:	b00d      	add	sp, #52	@ 0x34
 800721c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007220:	4642      	mov	r2, r8
 8007222:	464b      	mov	r3, r9
 8007224:	4640      	mov	r0, r8
 8007226:	4649      	mov	r1, r9
 8007228:	f7f9 fca8 	bl	8000b7c <__aeabi_dcmpun>
 800722c:	b140      	cbz	r0, 8007240 <_printf_float+0xe0>
 800722e:	464b      	mov	r3, r9
 8007230:	2b00      	cmp	r3, #0
 8007232:	bfbc      	itt	lt
 8007234:	232d      	movlt	r3, #45	@ 0x2d
 8007236:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800723a:	4a7e      	ldr	r2, [pc, #504]	@ (8007434 <_printf_float+0x2d4>)
 800723c:	4b7e      	ldr	r3, [pc, #504]	@ (8007438 <_printf_float+0x2d8>)
 800723e:	e7d4      	b.n	80071ea <_printf_float+0x8a>
 8007240:	6863      	ldr	r3, [r4, #4]
 8007242:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007246:	9206      	str	r2, [sp, #24]
 8007248:	1c5a      	adds	r2, r3, #1
 800724a:	d13b      	bne.n	80072c4 <_printf_float+0x164>
 800724c:	2306      	movs	r3, #6
 800724e:	6063      	str	r3, [r4, #4]
 8007250:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007254:	2300      	movs	r3, #0
 8007256:	6022      	str	r2, [r4, #0]
 8007258:	9303      	str	r3, [sp, #12]
 800725a:	ab0a      	add	r3, sp, #40	@ 0x28
 800725c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007260:	ab09      	add	r3, sp, #36	@ 0x24
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	6861      	ldr	r1, [r4, #4]
 8007266:	ec49 8b10 	vmov	d0, r8, r9
 800726a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800726e:	4628      	mov	r0, r5
 8007270:	f7ff fed6 	bl	8007020 <__cvt>
 8007274:	9b06      	ldr	r3, [sp, #24]
 8007276:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007278:	2b47      	cmp	r3, #71	@ 0x47
 800727a:	4680      	mov	r8, r0
 800727c:	d129      	bne.n	80072d2 <_printf_float+0x172>
 800727e:	1cc8      	adds	r0, r1, #3
 8007280:	db02      	blt.n	8007288 <_printf_float+0x128>
 8007282:	6863      	ldr	r3, [r4, #4]
 8007284:	4299      	cmp	r1, r3
 8007286:	dd41      	ble.n	800730c <_printf_float+0x1ac>
 8007288:	f1aa 0a02 	sub.w	sl, sl, #2
 800728c:	fa5f fa8a 	uxtb.w	sl, sl
 8007290:	3901      	subs	r1, #1
 8007292:	4652      	mov	r2, sl
 8007294:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007298:	9109      	str	r1, [sp, #36]	@ 0x24
 800729a:	f7ff ff26 	bl	80070ea <__exponent>
 800729e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80072a0:	1813      	adds	r3, r2, r0
 80072a2:	2a01      	cmp	r2, #1
 80072a4:	4681      	mov	r9, r0
 80072a6:	6123      	str	r3, [r4, #16]
 80072a8:	dc02      	bgt.n	80072b0 <_printf_float+0x150>
 80072aa:	6822      	ldr	r2, [r4, #0]
 80072ac:	07d2      	lsls	r2, r2, #31
 80072ae:	d501      	bpl.n	80072b4 <_printf_float+0x154>
 80072b0:	3301      	adds	r3, #1
 80072b2:	6123      	str	r3, [r4, #16]
 80072b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d0a2      	beq.n	8007202 <_printf_float+0xa2>
 80072bc:	232d      	movs	r3, #45	@ 0x2d
 80072be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072c2:	e79e      	b.n	8007202 <_printf_float+0xa2>
 80072c4:	9a06      	ldr	r2, [sp, #24]
 80072c6:	2a47      	cmp	r2, #71	@ 0x47
 80072c8:	d1c2      	bne.n	8007250 <_printf_float+0xf0>
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1c0      	bne.n	8007250 <_printf_float+0xf0>
 80072ce:	2301      	movs	r3, #1
 80072d0:	e7bd      	b.n	800724e <_printf_float+0xee>
 80072d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80072d6:	d9db      	bls.n	8007290 <_printf_float+0x130>
 80072d8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80072dc:	d118      	bne.n	8007310 <_printf_float+0x1b0>
 80072de:	2900      	cmp	r1, #0
 80072e0:	6863      	ldr	r3, [r4, #4]
 80072e2:	dd0b      	ble.n	80072fc <_printf_float+0x19c>
 80072e4:	6121      	str	r1, [r4, #16]
 80072e6:	b913      	cbnz	r3, 80072ee <_printf_float+0x18e>
 80072e8:	6822      	ldr	r2, [r4, #0]
 80072ea:	07d0      	lsls	r0, r2, #31
 80072ec:	d502      	bpl.n	80072f4 <_printf_float+0x194>
 80072ee:	3301      	adds	r3, #1
 80072f0:	440b      	add	r3, r1
 80072f2:	6123      	str	r3, [r4, #16]
 80072f4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80072f6:	f04f 0900 	mov.w	r9, #0
 80072fa:	e7db      	b.n	80072b4 <_printf_float+0x154>
 80072fc:	b913      	cbnz	r3, 8007304 <_printf_float+0x1a4>
 80072fe:	6822      	ldr	r2, [r4, #0]
 8007300:	07d2      	lsls	r2, r2, #31
 8007302:	d501      	bpl.n	8007308 <_printf_float+0x1a8>
 8007304:	3302      	adds	r3, #2
 8007306:	e7f4      	b.n	80072f2 <_printf_float+0x192>
 8007308:	2301      	movs	r3, #1
 800730a:	e7f2      	b.n	80072f2 <_printf_float+0x192>
 800730c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007312:	4299      	cmp	r1, r3
 8007314:	db05      	blt.n	8007322 <_printf_float+0x1c2>
 8007316:	6823      	ldr	r3, [r4, #0]
 8007318:	6121      	str	r1, [r4, #16]
 800731a:	07d8      	lsls	r0, r3, #31
 800731c:	d5ea      	bpl.n	80072f4 <_printf_float+0x194>
 800731e:	1c4b      	adds	r3, r1, #1
 8007320:	e7e7      	b.n	80072f2 <_printf_float+0x192>
 8007322:	2900      	cmp	r1, #0
 8007324:	bfd4      	ite	le
 8007326:	f1c1 0202 	rsble	r2, r1, #2
 800732a:	2201      	movgt	r2, #1
 800732c:	4413      	add	r3, r2
 800732e:	e7e0      	b.n	80072f2 <_printf_float+0x192>
 8007330:	6823      	ldr	r3, [r4, #0]
 8007332:	055a      	lsls	r2, r3, #21
 8007334:	d407      	bmi.n	8007346 <_printf_float+0x1e6>
 8007336:	6923      	ldr	r3, [r4, #16]
 8007338:	4642      	mov	r2, r8
 800733a:	4631      	mov	r1, r6
 800733c:	4628      	mov	r0, r5
 800733e:	47b8      	blx	r7
 8007340:	3001      	adds	r0, #1
 8007342:	d12b      	bne.n	800739c <_printf_float+0x23c>
 8007344:	e767      	b.n	8007216 <_printf_float+0xb6>
 8007346:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800734a:	f240 80dd 	bls.w	8007508 <_printf_float+0x3a8>
 800734e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007352:	2200      	movs	r2, #0
 8007354:	2300      	movs	r3, #0
 8007356:	f7f9 fbdf 	bl	8000b18 <__aeabi_dcmpeq>
 800735a:	2800      	cmp	r0, #0
 800735c:	d033      	beq.n	80073c6 <_printf_float+0x266>
 800735e:	4a37      	ldr	r2, [pc, #220]	@ (800743c <_printf_float+0x2dc>)
 8007360:	2301      	movs	r3, #1
 8007362:	4631      	mov	r1, r6
 8007364:	4628      	mov	r0, r5
 8007366:	47b8      	blx	r7
 8007368:	3001      	adds	r0, #1
 800736a:	f43f af54 	beq.w	8007216 <_printf_float+0xb6>
 800736e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007372:	4543      	cmp	r3, r8
 8007374:	db02      	blt.n	800737c <_printf_float+0x21c>
 8007376:	6823      	ldr	r3, [r4, #0]
 8007378:	07d8      	lsls	r0, r3, #31
 800737a:	d50f      	bpl.n	800739c <_printf_float+0x23c>
 800737c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007380:	4631      	mov	r1, r6
 8007382:	4628      	mov	r0, r5
 8007384:	47b8      	blx	r7
 8007386:	3001      	adds	r0, #1
 8007388:	f43f af45 	beq.w	8007216 <_printf_float+0xb6>
 800738c:	f04f 0900 	mov.w	r9, #0
 8007390:	f108 38ff 	add.w	r8, r8, #4294967295
 8007394:	f104 0a1a 	add.w	sl, r4, #26
 8007398:	45c8      	cmp	r8, r9
 800739a:	dc09      	bgt.n	80073b0 <_printf_float+0x250>
 800739c:	6823      	ldr	r3, [r4, #0]
 800739e:	079b      	lsls	r3, r3, #30
 80073a0:	f100 8103 	bmi.w	80075aa <_printf_float+0x44a>
 80073a4:	68e0      	ldr	r0, [r4, #12]
 80073a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073a8:	4298      	cmp	r0, r3
 80073aa:	bfb8      	it	lt
 80073ac:	4618      	movlt	r0, r3
 80073ae:	e734      	b.n	800721a <_printf_float+0xba>
 80073b0:	2301      	movs	r3, #1
 80073b2:	4652      	mov	r2, sl
 80073b4:	4631      	mov	r1, r6
 80073b6:	4628      	mov	r0, r5
 80073b8:	47b8      	blx	r7
 80073ba:	3001      	adds	r0, #1
 80073bc:	f43f af2b 	beq.w	8007216 <_printf_float+0xb6>
 80073c0:	f109 0901 	add.w	r9, r9, #1
 80073c4:	e7e8      	b.n	8007398 <_printf_float+0x238>
 80073c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	dc39      	bgt.n	8007440 <_printf_float+0x2e0>
 80073cc:	4a1b      	ldr	r2, [pc, #108]	@ (800743c <_printf_float+0x2dc>)
 80073ce:	2301      	movs	r3, #1
 80073d0:	4631      	mov	r1, r6
 80073d2:	4628      	mov	r0, r5
 80073d4:	47b8      	blx	r7
 80073d6:	3001      	adds	r0, #1
 80073d8:	f43f af1d 	beq.w	8007216 <_printf_float+0xb6>
 80073dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80073e0:	ea59 0303 	orrs.w	r3, r9, r3
 80073e4:	d102      	bne.n	80073ec <_printf_float+0x28c>
 80073e6:	6823      	ldr	r3, [r4, #0]
 80073e8:	07d9      	lsls	r1, r3, #31
 80073ea:	d5d7      	bpl.n	800739c <_printf_float+0x23c>
 80073ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073f0:	4631      	mov	r1, r6
 80073f2:	4628      	mov	r0, r5
 80073f4:	47b8      	blx	r7
 80073f6:	3001      	adds	r0, #1
 80073f8:	f43f af0d 	beq.w	8007216 <_printf_float+0xb6>
 80073fc:	f04f 0a00 	mov.w	sl, #0
 8007400:	f104 0b1a 	add.w	fp, r4, #26
 8007404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007406:	425b      	negs	r3, r3
 8007408:	4553      	cmp	r3, sl
 800740a:	dc01      	bgt.n	8007410 <_printf_float+0x2b0>
 800740c:	464b      	mov	r3, r9
 800740e:	e793      	b.n	8007338 <_printf_float+0x1d8>
 8007410:	2301      	movs	r3, #1
 8007412:	465a      	mov	r2, fp
 8007414:	4631      	mov	r1, r6
 8007416:	4628      	mov	r0, r5
 8007418:	47b8      	blx	r7
 800741a:	3001      	adds	r0, #1
 800741c:	f43f aefb 	beq.w	8007216 <_printf_float+0xb6>
 8007420:	f10a 0a01 	add.w	sl, sl, #1
 8007424:	e7ee      	b.n	8007404 <_printf_float+0x2a4>
 8007426:	bf00      	nop
 8007428:	7fefffff 	.word	0x7fefffff
 800742c:	0800baa4 	.word	0x0800baa4
 8007430:	0800baa0 	.word	0x0800baa0
 8007434:	0800baac 	.word	0x0800baac
 8007438:	0800baa8 	.word	0x0800baa8
 800743c:	0800bab0 	.word	0x0800bab0
 8007440:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007442:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007446:	4553      	cmp	r3, sl
 8007448:	bfa8      	it	ge
 800744a:	4653      	movge	r3, sl
 800744c:	2b00      	cmp	r3, #0
 800744e:	4699      	mov	r9, r3
 8007450:	dc36      	bgt.n	80074c0 <_printf_float+0x360>
 8007452:	f04f 0b00 	mov.w	fp, #0
 8007456:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800745a:	f104 021a 	add.w	r2, r4, #26
 800745e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007460:	9306      	str	r3, [sp, #24]
 8007462:	eba3 0309 	sub.w	r3, r3, r9
 8007466:	455b      	cmp	r3, fp
 8007468:	dc31      	bgt.n	80074ce <_printf_float+0x36e>
 800746a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800746c:	459a      	cmp	sl, r3
 800746e:	dc3a      	bgt.n	80074e6 <_printf_float+0x386>
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	07da      	lsls	r2, r3, #31
 8007474:	d437      	bmi.n	80074e6 <_printf_float+0x386>
 8007476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007478:	ebaa 0903 	sub.w	r9, sl, r3
 800747c:	9b06      	ldr	r3, [sp, #24]
 800747e:	ebaa 0303 	sub.w	r3, sl, r3
 8007482:	4599      	cmp	r9, r3
 8007484:	bfa8      	it	ge
 8007486:	4699      	movge	r9, r3
 8007488:	f1b9 0f00 	cmp.w	r9, #0
 800748c:	dc33      	bgt.n	80074f6 <_printf_float+0x396>
 800748e:	f04f 0800 	mov.w	r8, #0
 8007492:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007496:	f104 0b1a 	add.w	fp, r4, #26
 800749a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800749c:	ebaa 0303 	sub.w	r3, sl, r3
 80074a0:	eba3 0309 	sub.w	r3, r3, r9
 80074a4:	4543      	cmp	r3, r8
 80074a6:	f77f af79 	ble.w	800739c <_printf_float+0x23c>
 80074aa:	2301      	movs	r3, #1
 80074ac:	465a      	mov	r2, fp
 80074ae:	4631      	mov	r1, r6
 80074b0:	4628      	mov	r0, r5
 80074b2:	47b8      	blx	r7
 80074b4:	3001      	adds	r0, #1
 80074b6:	f43f aeae 	beq.w	8007216 <_printf_float+0xb6>
 80074ba:	f108 0801 	add.w	r8, r8, #1
 80074be:	e7ec      	b.n	800749a <_printf_float+0x33a>
 80074c0:	4642      	mov	r2, r8
 80074c2:	4631      	mov	r1, r6
 80074c4:	4628      	mov	r0, r5
 80074c6:	47b8      	blx	r7
 80074c8:	3001      	adds	r0, #1
 80074ca:	d1c2      	bne.n	8007452 <_printf_float+0x2f2>
 80074cc:	e6a3      	b.n	8007216 <_printf_float+0xb6>
 80074ce:	2301      	movs	r3, #1
 80074d0:	4631      	mov	r1, r6
 80074d2:	4628      	mov	r0, r5
 80074d4:	9206      	str	r2, [sp, #24]
 80074d6:	47b8      	blx	r7
 80074d8:	3001      	adds	r0, #1
 80074da:	f43f ae9c 	beq.w	8007216 <_printf_float+0xb6>
 80074de:	9a06      	ldr	r2, [sp, #24]
 80074e0:	f10b 0b01 	add.w	fp, fp, #1
 80074e4:	e7bb      	b.n	800745e <_printf_float+0x2fe>
 80074e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074ea:	4631      	mov	r1, r6
 80074ec:	4628      	mov	r0, r5
 80074ee:	47b8      	blx	r7
 80074f0:	3001      	adds	r0, #1
 80074f2:	d1c0      	bne.n	8007476 <_printf_float+0x316>
 80074f4:	e68f      	b.n	8007216 <_printf_float+0xb6>
 80074f6:	9a06      	ldr	r2, [sp, #24]
 80074f8:	464b      	mov	r3, r9
 80074fa:	4442      	add	r2, r8
 80074fc:	4631      	mov	r1, r6
 80074fe:	4628      	mov	r0, r5
 8007500:	47b8      	blx	r7
 8007502:	3001      	adds	r0, #1
 8007504:	d1c3      	bne.n	800748e <_printf_float+0x32e>
 8007506:	e686      	b.n	8007216 <_printf_float+0xb6>
 8007508:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800750c:	f1ba 0f01 	cmp.w	sl, #1
 8007510:	dc01      	bgt.n	8007516 <_printf_float+0x3b6>
 8007512:	07db      	lsls	r3, r3, #31
 8007514:	d536      	bpl.n	8007584 <_printf_float+0x424>
 8007516:	2301      	movs	r3, #1
 8007518:	4642      	mov	r2, r8
 800751a:	4631      	mov	r1, r6
 800751c:	4628      	mov	r0, r5
 800751e:	47b8      	blx	r7
 8007520:	3001      	adds	r0, #1
 8007522:	f43f ae78 	beq.w	8007216 <_printf_float+0xb6>
 8007526:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800752a:	4631      	mov	r1, r6
 800752c:	4628      	mov	r0, r5
 800752e:	47b8      	blx	r7
 8007530:	3001      	adds	r0, #1
 8007532:	f43f ae70 	beq.w	8007216 <_printf_float+0xb6>
 8007536:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800753a:	2200      	movs	r2, #0
 800753c:	2300      	movs	r3, #0
 800753e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007542:	f7f9 fae9 	bl	8000b18 <__aeabi_dcmpeq>
 8007546:	b9c0      	cbnz	r0, 800757a <_printf_float+0x41a>
 8007548:	4653      	mov	r3, sl
 800754a:	f108 0201 	add.w	r2, r8, #1
 800754e:	4631      	mov	r1, r6
 8007550:	4628      	mov	r0, r5
 8007552:	47b8      	blx	r7
 8007554:	3001      	adds	r0, #1
 8007556:	d10c      	bne.n	8007572 <_printf_float+0x412>
 8007558:	e65d      	b.n	8007216 <_printf_float+0xb6>
 800755a:	2301      	movs	r3, #1
 800755c:	465a      	mov	r2, fp
 800755e:	4631      	mov	r1, r6
 8007560:	4628      	mov	r0, r5
 8007562:	47b8      	blx	r7
 8007564:	3001      	adds	r0, #1
 8007566:	f43f ae56 	beq.w	8007216 <_printf_float+0xb6>
 800756a:	f108 0801 	add.w	r8, r8, #1
 800756e:	45d0      	cmp	r8, sl
 8007570:	dbf3      	blt.n	800755a <_printf_float+0x3fa>
 8007572:	464b      	mov	r3, r9
 8007574:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007578:	e6df      	b.n	800733a <_printf_float+0x1da>
 800757a:	f04f 0800 	mov.w	r8, #0
 800757e:	f104 0b1a 	add.w	fp, r4, #26
 8007582:	e7f4      	b.n	800756e <_printf_float+0x40e>
 8007584:	2301      	movs	r3, #1
 8007586:	4642      	mov	r2, r8
 8007588:	e7e1      	b.n	800754e <_printf_float+0x3ee>
 800758a:	2301      	movs	r3, #1
 800758c:	464a      	mov	r2, r9
 800758e:	4631      	mov	r1, r6
 8007590:	4628      	mov	r0, r5
 8007592:	47b8      	blx	r7
 8007594:	3001      	adds	r0, #1
 8007596:	f43f ae3e 	beq.w	8007216 <_printf_float+0xb6>
 800759a:	f108 0801 	add.w	r8, r8, #1
 800759e:	68e3      	ldr	r3, [r4, #12]
 80075a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80075a2:	1a5b      	subs	r3, r3, r1
 80075a4:	4543      	cmp	r3, r8
 80075a6:	dcf0      	bgt.n	800758a <_printf_float+0x42a>
 80075a8:	e6fc      	b.n	80073a4 <_printf_float+0x244>
 80075aa:	f04f 0800 	mov.w	r8, #0
 80075ae:	f104 0919 	add.w	r9, r4, #25
 80075b2:	e7f4      	b.n	800759e <_printf_float+0x43e>

080075b4 <_printf_common>:
 80075b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075b8:	4616      	mov	r6, r2
 80075ba:	4698      	mov	r8, r3
 80075bc:	688a      	ldr	r2, [r1, #8]
 80075be:	690b      	ldr	r3, [r1, #16]
 80075c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075c4:	4293      	cmp	r3, r2
 80075c6:	bfb8      	it	lt
 80075c8:	4613      	movlt	r3, r2
 80075ca:	6033      	str	r3, [r6, #0]
 80075cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80075d0:	4607      	mov	r7, r0
 80075d2:	460c      	mov	r4, r1
 80075d4:	b10a      	cbz	r2, 80075da <_printf_common+0x26>
 80075d6:	3301      	adds	r3, #1
 80075d8:	6033      	str	r3, [r6, #0]
 80075da:	6823      	ldr	r3, [r4, #0]
 80075dc:	0699      	lsls	r1, r3, #26
 80075de:	bf42      	ittt	mi
 80075e0:	6833      	ldrmi	r3, [r6, #0]
 80075e2:	3302      	addmi	r3, #2
 80075e4:	6033      	strmi	r3, [r6, #0]
 80075e6:	6825      	ldr	r5, [r4, #0]
 80075e8:	f015 0506 	ands.w	r5, r5, #6
 80075ec:	d106      	bne.n	80075fc <_printf_common+0x48>
 80075ee:	f104 0a19 	add.w	sl, r4, #25
 80075f2:	68e3      	ldr	r3, [r4, #12]
 80075f4:	6832      	ldr	r2, [r6, #0]
 80075f6:	1a9b      	subs	r3, r3, r2
 80075f8:	42ab      	cmp	r3, r5
 80075fa:	dc26      	bgt.n	800764a <_printf_common+0x96>
 80075fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007600:	6822      	ldr	r2, [r4, #0]
 8007602:	3b00      	subs	r3, #0
 8007604:	bf18      	it	ne
 8007606:	2301      	movne	r3, #1
 8007608:	0692      	lsls	r2, r2, #26
 800760a:	d42b      	bmi.n	8007664 <_printf_common+0xb0>
 800760c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007610:	4641      	mov	r1, r8
 8007612:	4638      	mov	r0, r7
 8007614:	47c8      	blx	r9
 8007616:	3001      	adds	r0, #1
 8007618:	d01e      	beq.n	8007658 <_printf_common+0xa4>
 800761a:	6823      	ldr	r3, [r4, #0]
 800761c:	6922      	ldr	r2, [r4, #16]
 800761e:	f003 0306 	and.w	r3, r3, #6
 8007622:	2b04      	cmp	r3, #4
 8007624:	bf02      	ittt	eq
 8007626:	68e5      	ldreq	r5, [r4, #12]
 8007628:	6833      	ldreq	r3, [r6, #0]
 800762a:	1aed      	subeq	r5, r5, r3
 800762c:	68a3      	ldr	r3, [r4, #8]
 800762e:	bf0c      	ite	eq
 8007630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007634:	2500      	movne	r5, #0
 8007636:	4293      	cmp	r3, r2
 8007638:	bfc4      	itt	gt
 800763a:	1a9b      	subgt	r3, r3, r2
 800763c:	18ed      	addgt	r5, r5, r3
 800763e:	2600      	movs	r6, #0
 8007640:	341a      	adds	r4, #26
 8007642:	42b5      	cmp	r5, r6
 8007644:	d11a      	bne.n	800767c <_printf_common+0xc8>
 8007646:	2000      	movs	r0, #0
 8007648:	e008      	b.n	800765c <_printf_common+0xa8>
 800764a:	2301      	movs	r3, #1
 800764c:	4652      	mov	r2, sl
 800764e:	4641      	mov	r1, r8
 8007650:	4638      	mov	r0, r7
 8007652:	47c8      	blx	r9
 8007654:	3001      	adds	r0, #1
 8007656:	d103      	bne.n	8007660 <_printf_common+0xac>
 8007658:	f04f 30ff 	mov.w	r0, #4294967295
 800765c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007660:	3501      	adds	r5, #1
 8007662:	e7c6      	b.n	80075f2 <_printf_common+0x3e>
 8007664:	18e1      	adds	r1, r4, r3
 8007666:	1c5a      	adds	r2, r3, #1
 8007668:	2030      	movs	r0, #48	@ 0x30
 800766a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800766e:	4422      	add	r2, r4
 8007670:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007674:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007678:	3302      	adds	r3, #2
 800767a:	e7c7      	b.n	800760c <_printf_common+0x58>
 800767c:	2301      	movs	r3, #1
 800767e:	4622      	mov	r2, r4
 8007680:	4641      	mov	r1, r8
 8007682:	4638      	mov	r0, r7
 8007684:	47c8      	blx	r9
 8007686:	3001      	adds	r0, #1
 8007688:	d0e6      	beq.n	8007658 <_printf_common+0xa4>
 800768a:	3601      	adds	r6, #1
 800768c:	e7d9      	b.n	8007642 <_printf_common+0x8e>
	...

08007690 <_printf_i>:
 8007690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007694:	7e0f      	ldrb	r7, [r1, #24]
 8007696:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007698:	2f78      	cmp	r7, #120	@ 0x78
 800769a:	4691      	mov	r9, r2
 800769c:	4680      	mov	r8, r0
 800769e:	460c      	mov	r4, r1
 80076a0:	469a      	mov	sl, r3
 80076a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80076a6:	d807      	bhi.n	80076b8 <_printf_i+0x28>
 80076a8:	2f62      	cmp	r7, #98	@ 0x62
 80076aa:	d80a      	bhi.n	80076c2 <_printf_i+0x32>
 80076ac:	2f00      	cmp	r7, #0
 80076ae:	f000 80d1 	beq.w	8007854 <_printf_i+0x1c4>
 80076b2:	2f58      	cmp	r7, #88	@ 0x58
 80076b4:	f000 80b8 	beq.w	8007828 <_printf_i+0x198>
 80076b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80076c0:	e03a      	b.n	8007738 <_printf_i+0xa8>
 80076c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80076c6:	2b15      	cmp	r3, #21
 80076c8:	d8f6      	bhi.n	80076b8 <_printf_i+0x28>
 80076ca:	a101      	add	r1, pc, #4	@ (adr r1, 80076d0 <_printf_i+0x40>)
 80076cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076d0:	08007729 	.word	0x08007729
 80076d4:	0800773d 	.word	0x0800773d
 80076d8:	080076b9 	.word	0x080076b9
 80076dc:	080076b9 	.word	0x080076b9
 80076e0:	080076b9 	.word	0x080076b9
 80076e4:	080076b9 	.word	0x080076b9
 80076e8:	0800773d 	.word	0x0800773d
 80076ec:	080076b9 	.word	0x080076b9
 80076f0:	080076b9 	.word	0x080076b9
 80076f4:	080076b9 	.word	0x080076b9
 80076f8:	080076b9 	.word	0x080076b9
 80076fc:	0800783b 	.word	0x0800783b
 8007700:	08007767 	.word	0x08007767
 8007704:	080077f5 	.word	0x080077f5
 8007708:	080076b9 	.word	0x080076b9
 800770c:	080076b9 	.word	0x080076b9
 8007710:	0800785d 	.word	0x0800785d
 8007714:	080076b9 	.word	0x080076b9
 8007718:	08007767 	.word	0x08007767
 800771c:	080076b9 	.word	0x080076b9
 8007720:	080076b9 	.word	0x080076b9
 8007724:	080077fd 	.word	0x080077fd
 8007728:	6833      	ldr	r3, [r6, #0]
 800772a:	1d1a      	adds	r2, r3, #4
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	6032      	str	r2, [r6, #0]
 8007730:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007734:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007738:	2301      	movs	r3, #1
 800773a:	e09c      	b.n	8007876 <_printf_i+0x1e6>
 800773c:	6833      	ldr	r3, [r6, #0]
 800773e:	6820      	ldr	r0, [r4, #0]
 8007740:	1d19      	adds	r1, r3, #4
 8007742:	6031      	str	r1, [r6, #0]
 8007744:	0606      	lsls	r6, r0, #24
 8007746:	d501      	bpl.n	800774c <_printf_i+0xbc>
 8007748:	681d      	ldr	r5, [r3, #0]
 800774a:	e003      	b.n	8007754 <_printf_i+0xc4>
 800774c:	0645      	lsls	r5, r0, #25
 800774e:	d5fb      	bpl.n	8007748 <_printf_i+0xb8>
 8007750:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007754:	2d00      	cmp	r5, #0
 8007756:	da03      	bge.n	8007760 <_printf_i+0xd0>
 8007758:	232d      	movs	r3, #45	@ 0x2d
 800775a:	426d      	negs	r5, r5
 800775c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007760:	4858      	ldr	r0, [pc, #352]	@ (80078c4 <_printf_i+0x234>)
 8007762:	230a      	movs	r3, #10
 8007764:	e011      	b.n	800778a <_printf_i+0xfa>
 8007766:	6821      	ldr	r1, [r4, #0]
 8007768:	6833      	ldr	r3, [r6, #0]
 800776a:	0608      	lsls	r0, r1, #24
 800776c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007770:	d402      	bmi.n	8007778 <_printf_i+0xe8>
 8007772:	0649      	lsls	r1, r1, #25
 8007774:	bf48      	it	mi
 8007776:	b2ad      	uxthmi	r5, r5
 8007778:	2f6f      	cmp	r7, #111	@ 0x6f
 800777a:	4852      	ldr	r0, [pc, #328]	@ (80078c4 <_printf_i+0x234>)
 800777c:	6033      	str	r3, [r6, #0]
 800777e:	bf14      	ite	ne
 8007780:	230a      	movne	r3, #10
 8007782:	2308      	moveq	r3, #8
 8007784:	2100      	movs	r1, #0
 8007786:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800778a:	6866      	ldr	r6, [r4, #4]
 800778c:	60a6      	str	r6, [r4, #8]
 800778e:	2e00      	cmp	r6, #0
 8007790:	db05      	blt.n	800779e <_printf_i+0x10e>
 8007792:	6821      	ldr	r1, [r4, #0]
 8007794:	432e      	orrs	r6, r5
 8007796:	f021 0104 	bic.w	r1, r1, #4
 800779a:	6021      	str	r1, [r4, #0]
 800779c:	d04b      	beq.n	8007836 <_printf_i+0x1a6>
 800779e:	4616      	mov	r6, r2
 80077a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80077a4:	fb03 5711 	mls	r7, r3, r1, r5
 80077a8:	5dc7      	ldrb	r7, [r0, r7]
 80077aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80077ae:	462f      	mov	r7, r5
 80077b0:	42bb      	cmp	r3, r7
 80077b2:	460d      	mov	r5, r1
 80077b4:	d9f4      	bls.n	80077a0 <_printf_i+0x110>
 80077b6:	2b08      	cmp	r3, #8
 80077b8:	d10b      	bne.n	80077d2 <_printf_i+0x142>
 80077ba:	6823      	ldr	r3, [r4, #0]
 80077bc:	07df      	lsls	r7, r3, #31
 80077be:	d508      	bpl.n	80077d2 <_printf_i+0x142>
 80077c0:	6923      	ldr	r3, [r4, #16]
 80077c2:	6861      	ldr	r1, [r4, #4]
 80077c4:	4299      	cmp	r1, r3
 80077c6:	bfde      	ittt	le
 80077c8:	2330      	movle	r3, #48	@ 0x30
 80077ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077d2:	1b92      	subs	r2, r2, r6
 80077d4:	6122      	str	r2, [r4, #16]
 80077d6:	f8cd a000 	str.w	sl, [sp]
 80077da:	464b      	mov	r3, r9
 80077dc:	aa03      	add	r2, sp, #12
 80077de:	4621      	mov	r1, r4
 80077e0:	4640      	mov	r0, r8
 80077e2:	f7ff fee7 	bl	80075b4 <_printf_common>
 80077e6:	3001      	adds	r0, #1
 80077e8:	d14a      	bne.n	8007880 <_printf_i+0x1f0>
 80077ea:	f04f 30ff 	mov.w	r0, #4294967295
 80077ee:	b004      	add	sp, #16
 80077f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077f4:	6823      	ldr	r3, [r4, #0]
 80077f6:	f043 0320 	orr.w	r3, r3, #32
 80077fa:	6023      	str	r3, [r4, #0]
 80077fc:	4832      	ldr	r0, [pc, #200]	@ (80078c8 <_printf_i+0x238>)
 80077fe:	2778      	movs	r7, #120	@ 0x78
 8007800:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007804:	6823      	ldr	r3, [r4, #0]
 8007806:	6831      	ldr	r1, [r6, #0]
 8007808:	061f      	lsls	r7, r3, #24
 800780a:	f851 5b04 	ldr.w	r5, [r1], #4
 800780e:	d402      	bmi.n	8007816 <_printf_i+0x186>
 8007810:	065f      	lsls	r7, r3, #25
 8007812:	bf48      	it	mi
 8007814:	b2ad      	uxthmi	r5, r5
 8007816:	6031      	str	r1, [r6, #0]
 8007818:	07d9      	lsls	r1, r3, #31
 800781a:	bf44      	itt	mi
 800781c:	f043 0320 	orrmi.w	r3, r3, #32
 8007820:	6023      	strmi	r3, [r4, #0]
 8007822:	b11d      	cbz	r5, 800782c <_printf_i+0x19c>
 8007824:	2310      	movs	r3, #16
 8007826:	e7ad      	b.n	8007784 <_printf_i+0xf4>
 8007828:	4826      	ldr	r0, [pc, #152]	@ (80078c4 <_printf_i+0x234>)
 800782a:	e7e9      	b.n	8007800 <_printf_i+0x170>
 800782c:	6823      	ldr	r3, [r4, #0]
 800782e:	f023 0320 	bic.w	r3, r3, #32
 8007832:	6023      	str	r3, [r4, #0]
 8007834:	e7f6      	b.n	8007824 <_printf_i+0x194>
 8007836:	4616      	mov	r6, r2
 8007838:	e7bd      	b.n	80077b6 <_printf_i+0x126>
 800783a:	6833      	ldr	r3, [r6, #0]
 800783c:	6825      	ldr	r5, [r4, #0]
 800783e:	6961      	ldr	r1, [r4, #20]
 8007840:	1d18      	adds	r0, r3, #4
 8007842:	6030      	str	r0, [r6, #0]
 8007844:	062e      	lsls	r6, r5, #24
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	d501      	bpl.n	800784e <_printf_i+0x1be>
 800784a:	6019      	str	r1, [r3, #0]
 800784c:	e002      	b.n	8007854 <_printf_i+0x1c4>
 800784e:	0668      	lsls	r0, r5, #25
 8007850:	d5fb      	bpl.n	800784a <_printf_i+0x1ba>
 8007852:	8019      	strh	r1, [r3, #0]
 8007854:	2300      	movs	r3, #0
 8007856:	6123      	str	r3, [r4, #16]
 8007858:	4616      	mov	r6, r2
 800785a:	e7bc      	b.n	80077d6 <_printf_i+0x146>
 800785c:	6833      	ldr	r3, [r6, #0]
 800785e:	1d1a      	adds	r2, r3, #4
 8007860:	6032      	str	r2, [r6, #0]
 8007862:	681e      	ldr	r6, [r3, #0]
 8007864:	6862      	ldr	r2, [r4, #4]
 8007866:	2100      	movs	r1, #0
 8007868:	4630      	mov	r0, r6
 800786a:	f7f8 fcd9 	bl	8000220 <memchr>
 800786e:	b108      	cbz	r0, 8007874 <_printf_i+0x1e4>
 8007870:	1b80      	subs	r0, r0, r6
 8007872:	6060      	str	r0, [r4, #4]
 8007874:	6863      	ldr	r3, [r4, #4]
 8007876:	6123      	str	r3, [r4, #16]
 8007878:	2300      	movs	r3, #0
 800787a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800787e:	e7aa      	b.n	80077d6 <_printf_i+0x146>
 8007880:	6923      	ldr	r3, [r4, #16]
 8007882:	4632      	mov	r2, r6
 8007884:	4649      	mov	r1, r9
 8007886:	4640      	mov	r0, r8
 8007888:	47d0      	blx	sl
 800788a:	3001      	adds	r0, #1
 800788c:	d0ad      	beq.n	80077ea <_printf_i+0x15a>
 800788e:	6823      	ldr	r3, [r4, #0]
 8007890:	079b      	lsls	r3, r3, #30
 8007892:	d413      	bmi.n	80078bc <_printf_i+0x22c>
 8007894:	68e0      	ldr	r0, [r4, #12]
 8007896:	9b03      	ldr	r3, [sp, #12]
 8007898:	4298      	cmp	r0, r3
 800789a:	bfb8      	it	lt
 800789c:	4618      	movlt	r0, r3
 800789e:	e7a6      	b.n	80077ee <_printf_i+0x15e>
 80078a0:	2301      	movs	r3, #1
 80078a2:	4632      	mov	r2, r6
 80078a4:	4649      	mov	r1, r9
 80078a6:	4640      	mov	r0, r8
 80078a8:	47d0      	blx	sl
 80078aa:	3001      	adds	r0, #1
 80078ac:	d09d      	beq.n	80077ea <_printf_i+0x15a>
 80078ae:	3501      	adds	r5, #1
 80078b0:	68e3      	ldr	r3, [r4, #12]
 80078b2:	9903      	ldr	r1, [sp, #12]
 80078b4:	1a5b      	subs	r3, r3, r1
 80078b6:	42ab      	cmp	r3, r5
 80078b8:	dcf2      	bgt.n	80078a0 <_printf_i+0x210>
 80078ba:	e7eb      	b.n	8007894 <_printf_i+0x204>
 80078bc:	2500      	movs	r5, #0
 80078be:	f104 0619 	add.w	r6, r4, #25
 80078c2:	e7f5      	b.n	80078b0 <_printf_i+0x220>
 80078c4:	0800bab2 	.word	0x0800bab2
 80078c8:	0800bac3 	.word	0x0800bac3

080078cc <_scanf_float>:
 80078cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d0:	b087      	sub	sp, #28
 80078d2:	4691      	mov	r9, r2
 80078d4:	9303      	str	r3, [sp, #12]
 80078d6:	688b      	ldr	r3, [r1, #8]
 80078d8:	1e5a      	subs	r2, r3, #1
 80078da:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80078de:	bf81      	itttt	hi
 80078e0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80078e4:	eb03 0b05 	addhi.w	fp, r3, r5
 80078e8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80078ec:	608b      	strhi	r3, [r1, #8]
 80078ee:	680b      	ldr	r3, [r1, #0]
 80078f0:	460a      	mov	r2, r1
 80078f2:	f04f 0500 	mov.w	r5, #0
 80078f6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80078fa:	f842 3b1c 	str.w	r3, [r2], #28
 80078fe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007902:	4680      	mov	r8, r0
 8007904:	460c      	mov	r4, r1
 8007906:	bf98      	it	ls
 8007908:	f04f 0b00 	movls.w	fp, #0
 800790c:	9201      	str	r2, [sp, #4]
 800790e:	4616      	mov	r6, r2
 8007910:	46aa      	mov	sl, r5
 8007912:	462f      	mov	r7, r5
 8007914:	9502      	str	r5, [sp, #8]
 8007916:	68a2      	ldr	r2, [r4, #8]
 8007918:	b15a      	cbz	r2, 8007932 <_scanf_float+0x66>
 800791a:	f8d9 3000 	ldr.w	r3, [r9]
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	2b4e      	cmp	r3, #78	@ 0x4e
 8007922:	d863      	bhi.n	80079ec <_scanf_float+0x120>
 8007924:	2b40      	cmp	r3, #64	@ 0x40
 8007926:	d83b      	bhi.n	80079a0 <_scanf_float+0xd4>
 8007928:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800792c:	b2c8      	uxtb	r0, r1
 800792e:	280e      	cmp	r0, #14
 8007930:	d939      	bls.n	80079a6 <_scanf_float+0xda>
 8007932:	b11f      	cbz	r7, 800793c <_scanf_float+0x70>
 8007934:	6823      	ldr	r3, [r4, #0]
 8007936:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800793a:	6023      	str	r3, [r4, #0]
 800793c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007940:	f1ba 0f01 	cmp.w	sl, #1
 8007944:	f200 8114 	bhi.w	8007b70 <_scanf_float+0x2a4>
 8007948:	9b01      	ldr	r3, [sp, #4]
 800794a:	429e      	cmp	r6, r3
 800794c:	f200 8105 	bhi.w	8007b5a <_scanf_float+0x28e>
 8007950:	2001      	movs	r0, #1
 8007952:	b007      	add	sp, #28
 8007954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007958:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800795c:	2a0d      	cmp	r2, #13
 800795e:	d8e8      	bhi.n	8007932 <_scanf_float+0x66>
 8007960:	a101      	add	r1, pc, #4	@ (adr r1, 8007968 <_scanf_float+0x9c>)
 8007962:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007966:	bf00      	nop
 8007968:	08007ab1 	.word	0x08007ab1
 800796c:	08007933 	.word	0x08007933
 8007970:	08007933 	.word	0x08007933
 8007974:	08007933 	.word	0x08007933
 8007978:	08007b0d 	.word	0x08007b0d
 800797c:	08007ae7 	.word	0x08007ae7
 8007980:	08007933 	.word	0x08007933
 8007984:	08007933 	.word	0x08007933
 8007988:	08007abf 	.word	0x08007abf
 800798c:	08007933 	.word	0x08007933
 8007990:	08007933 	.word	0x08007933
 8007994:	08007933 	.word	0x08007933
 8007998:	08007933 	.word	0x08007933
 800799c:	08007a7b 	.word	0x08007a7b
 80079a0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80079a4:	e7da      	b.n	800795c <_scanf_float+0x90>
 80079a6:	290e      	cmp	r1, #14
 80079a8:	d8c3      	bhi.n	8007932 <_scanf_float+0x66>
 80079aa:	a001      	add	r0, pc, #4	@ (adr r0, 80079b0 <_scanf_float+0xe4>)
 80079ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80079b0:	08007a6b 	.word	0x08007a6b
 80079b4:	08007933 	.word	0x08007933
 80079b8:	08007a6b 	.word	0x08007a6b
 80079bc:	08007afb 	.word	0x08007afb
 80079c0:	08007933 	.word	0x08007933
 80079c4:	08007a0d 	.word	0x08007a0d
 80079c8:	08007a51 	.word	0x08007a51
 80079cc:	08007a51 	.word	0x08007a51
 80079d0:	08007a51 	.word	0x08007a51
 80079d4:	08007a51 	.word	0x08007a51
 80079d8:	08007a51 	.word	0x08007a51
 80079dc:	08007a51 	.word	0x08007a51
 80079e0:	08007a51 	.word	0x08007a51
 80079e4:	08007a51 	.word	0x08007a51
 80079e8:	08007a51 	.word	0x08007a51
 80079ec:	2b6e      	cmp	r3, #110	@ 0x6e
 80079ee:	d809      	bhi.n	8007a04 <_scanf_float+0x138>
 80079f0:	2b60      	cmp	r3, #96	@ 0x60
 80079f2:	d8b1      	bhi.n	8007958 <_scanf_float+0x8c>
 80079f4:	2b54      	cmp	r3, #84	@ 0x54
 80079f6:	d07b      	beq.n	8007af0 <_scanf_float+0x224>
 80079f8:	2b59      	cmp	r3, #89	@ 0x59
 80079fa:	d19a      	bne.n	8007932 <_scanf_float+0x66>
 80079fc:	2d07      	cmp	r5, #7
 80079fe:	d198      	bne.n	8007932 <_scanf_float+0x66>
 8007a00:	2508      	movs	r5, #8
 8007a02:	e02f      	b.n	8007a64 <_scanf_float+0x198>
 8007a04:	2b74      	cmp	r3, #116	@ 0x74
 8007a06:	d073      	beq.n	8007af0 <_scanf_float+0x224>
 8007a08:	2b79      	cmp	r3, #121	@ 0x79
 8007a0a:	e7f6      	b.n	80079fa <_scanf_float+0x12e>
 8007a0c:	6821      	ldr	r1, [r4, #0]
 8007a0e:	05c8      	lsls	r0, r1, #23
 8007a10:	d51e      	bpl.n	8007a50 <_scanf_float+0x184>
 8007a12:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007a16:	6021      	str	r1, [r4, #0]
 8007a18:	3701      	adds	r7, #1
 8007a1a:	f1bb 0f00 	cmp.w	fp, #0
 8007a1e:	d003      	beq.n	8007a28 <_scanf_float+0x15c>
 8007a20:	3201      	adds	r2, #1
 8007a22:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a26:	60a2      	str	r2, [r4, #8]
 8007a28:	68a3      	ldr	r3, [r4, #8]
 8007a2a:	3b01      	subs	r3, #1
 8007a2c:	60a3      	str	r3, [r4, #8]
 8007a2e:	6923      	ldr	r3, [r4, #16]
 8007a30:	3301      	adds	r3, #1
 8007a32:	6123      	str	r3, [r4, #16]
 8007a34:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	f8c9 3004 	str.w	r3, [r9, #4]
 8007a40:	f340 8082 	ble.w	8007b48 <_scanf_float+0x27c>
 8007a44:	f8d9 3000 	ldr.w	r3, [r9]
 8007a48:	3301      	adds	r3, #1
 8007a4a:	f8c9 3000 	str.w	r3, [r9]
 8007a4e:	e762      	b.n	8007916 <_scanf_float+0x4a>
 8007a50:	eb1a 0105 	adds.w	r1, sl, r5
 8007a54:	f47f af6d 	bne.w	8007932 <_scanf_float+0x66>
 8007a58:	6822      	ldr	r2, [r4, #0]
 8007a5a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007a5e:	6022      	str	r2, [r4, #0]
 8007a60:	460d      	mov	r5, r1
 8007a62:	468a      	mov	sl, r1
 8007a64:	f806 3b01 	strb.w	r3, [r6], #1
 8007a68:	e7de      	b.n	8007a28 <_scanf_float+0x15c>
 8007a6a:	6822      	ldr	r2, [r4, #0]
 8007a6c:	0610      	lsls	r0, r2, #24
 8007a6e:	f57f af60 	bpl.w	8007932 <_scanf_float+0x66>
 8007a72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a76:	6022      	str	r2, [r4, #0]
 8007a78:	e7f4      	b.n	8007a64 <_scanf_float+0x198>
 8007a7a:	f1ba 0f00 	cmp.w	sl, #0
 8007a7e:	d10c      	bne.n	8007a9a <_scanf_float+0x1ce>
 8007a80:	b977      	cbnz	r7, 8007aa0 <_scanf_float+0x1d4>
 8007a82:	6822      	ldr	r2, [r4, #0]
 8007a84:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007a88:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007a8c:	d108      	bne.n	8007aa0 <_scanf_float+0x1d4>
 8007a8e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007a92:	6022      	str	r2, [r4, #0]
 8007a94:	f04f 0a01 	mov.w	sl, #1
 8007a98:	e7e4      	b.n	8007a64 <_scanf_float+0x198>
 8007a9a:	f1ba 0f02 	cmp.w	sl, #2
 8007a9e:	d050      	beq.n	8007b42 <_scanf_float+0x276>
 8007aa0:	2d01      	cmp	r5, #1
 8007aa2:	d002      	beq.n	8007aaa <_scanf_float+0x1de>
 8007aa4:	2d04      	cmp	r5, #4
 8007aa6:	f47f af44 	bne.w	8007932 <_scanf_float+0x66>
 8007aaa:	3501      	adds	r5, #1
 8007aac:	b2ed      	uxtb	r5, r5
 8007aae:	e7d9      	b.n	8007a64 <_scanf_float+0x198>
 8007ab0:	f1ba 0f01 	cmp.w	sl, #1
 8007ab4:	f47f af3d 	bne.w	8007932 <_scanf_float+0x66>
 8007ab8:	f04f 0a02 	mov.w	sl, #2
 8007abc:	e7d2      	b.n	8007a64 <_scanf_float+0x198>
 8007abe:	b975      	cbnz	r5, 8007ade <_scanf_float+0x212>
 8007ac0:	2f00      	cmp	r7, #0
 8007ac2:	f47f af37 	bne.w	8007934 <_scanf_float+0x68>
 8007ac6:	6822      	ldr	r2, [r4, #0]
 8007ac8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007acc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007ad0:	f040 8103 	bne.w	8007cda <_scanf_float+0x40e>
 8007ad4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007ad8:	6022      	str	r2, [r4, #0]
 8007ada:	2501      	movs	r5, #1
 8007adc:	e7c2      	b.n	8007a64 <_scanf_float+0x198>
 8007ade:	2d03      	cmp	r5, #3
 8007ae0:	d0e3      	beq.n	8007aaa <_scanf_float+0x1de>
 8007ae2:	2d05      	cmp	r5, #5
 8007ae4:	e7df      	b.n	8007aa6 <_scanf_float+0x1da>
 8007ae6:	2d02      	cmp	r5, #2
 8007ae8:	f47f af23 	bne.w	8007932 <_scanf_float+0x66>
 8007aec:	2503      	movs	r5, #3
 8007aee:	e7b9      	b.n	8007a64 <_scanf_float+0x198>
 8007af0:	2d06      	cmp	r5, #6
 8007af2:	f47f af1e 	bne.w	8007932 <_scanf_float+0x66>
 8007af6:	2507      	movs	r5, #7
 8007af8:	e7b4      	b.n	8007a64 <_scanf_float+0x198>
 8007afa:	6822      	ldr	r2, [r4, #0]
 8007afc:	0591      	lsls	r1, r2, #22
 8007afe:	f57f af18 	bpl.w	8007932 <_scanf_float+0x66>
 8007b02:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007b06:	6022      	str	r2, [r4, #0]
 8007b08:	9702      	str	r7, [sp, #8]
 8007b0a:	e7ab      	b.n	8007a64 <_scanf_float+0x198>
 8007b0c:	6822      	ldr	r2, [r4, #0]
 8007b0e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007b12:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007b16:	d005      	beq.n	8007b24 <_scanf_float+0x258>
 8007b18:	0550      	lsls	r0, r2, #21
 8007b1a:	f57f af0a 	bpl.w	8007932 <_scanf_float+0x66>
 8007b1e:	2f00      	cmp	r7, #0
 8007b20:	f000 80db 	beq.w	8007cda <_scanf_float+0x40e>
 8007b24:	0591      	lsls	r1, r2, #22
 8007b26:	bf58      	it	pl
 8007b28:	9902      	ldrpl	r1, [sp, #8]
 8007b2a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007b2e:	bf58      	it	pl
 8007b30:	1a79      	subpl	r1, r7, r1
 8007b32:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007b36:	bf58      	it	pl
 8007b38:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007b3c:	6022      	str	r2, [r4, #0]
 8007b3e:	2700      	movs	r7, #0
 8007b40:	e790      	b.n	8007a64 <_scanf_float+0x198>
 8007b42:	f04f 0a03 	mov.w	sl, #3
 8007b46:	e78d      	b.n	8007a64 <_scanf_float+0x198>
 8007b48:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007b4c:	4649      	mov	r1, r9
 8007b4e:	4640      	mov	r0, r8
 8007b50:	4798      	blx	r3
 8007b52:	2800      	cmp	r0, #0
 8007b54:	f43f aedf 	beq.w	8007916 <_scanf_float+0x4a>
 8007b58:	e6eb      	b.n	8007932 <_scanf_float+0x66>
 8007b5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b62:	464a      	mov	r2, r9
 8007b64:	4640      	mov	r0, r8
 8007b66:	4798      	blx	r3
 8007b68:	6923      	ldr	r3, [r4, #16]
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	6123      	str	r3, [r4, #16]
 8007b6e:	e6eb      	b.n	8007948 <_scanf_float+0x7c>
 8007b70:	1e6b      	subs	r3, r5, #1
 8007b72:	2b06      	cmp	r3, #6
 8007b74:	d824      	bhi.n	8007bc0 <_scanf_float+0x2f4>
 8007b76:	2d02      	cmp	r5, #2
 8007b78:	d836      	bhi.n	8007be8 <_scanf_float+0x31c>
 8007b7a:	9b01      	ldr	r3, [sp, #4]
 8007b7c:	429e      	cmp	r6, r3
 8007b7e:	f67f aee7 	bls.w	8007950 <_scanf_float+0x84>
 8007b82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b8a:	464a      	mov	r2, r9
 8007b8c:	4640      	mov	r0, r8
 8007b8e:	4798      	blx	r3
 8007b90:	6923      	ldr	r3, [r4, #16]
 8007b92:	3b01      	subs	r3, #1
 8007b94:	6123      	str	r3, [r4, #16]
 8007b96:	e7f0      	b.n	8007b7a <_scanf_float+0x2ae>
 8007b98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b9c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007ba0:	464a      	mov	r2, r9
 8007ba2:	4640      	mov	r0, r8
 8007ba4:	4798      	blx	r3
 8007ba6:	6923      	ldr	r3, [r4, #16]
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	6123      	str	r3, [r4, #16]
 8007bac:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007bb0:	fa5f fa8a 	uxtb.w	sl, sl
 8007bb4:	f1ba 0f02 	cmp.w	sl, #2
 8007bb8:	d1ee      	bne.n	8007b98 <_scanf_float+0x2cc>
 8007bba:	3d03      	subs	r5, #3
 8007bbc:	b2ed      	uxtb	r5, r5
 8007bbe:	1b76      	subs	r6, r6, r5
 8007bc0:	6823      	ldr	r3, [r4, #0]
 8007bc2:	05da      	lsls	r2, r3, #23
 8007bc4:	d530      	bpl.n	8007c28 <_scanf_float+0x35c>
 8007bc6:	055b      	lsls	r3, r3, #21
 8007bc8:	d511      	bpl.n	8007bee <_scanf_float+0x322>
 8007bca:	9b01      	ldr	r3, [sp, #4]
 8007bcc:	429e      	cmp	r6, r3
 8007bce:	f67f aebf 	bls.w	8007950 <_scanf_float+0x84>
 8007bd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007bd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007bda:	464a      	mov	r2, r9
 8007bdc:	4640      	mov	r0, r8
 8007bde:	4798      	blx	r3
 8007be0:	6923      	ldr	r3, [r4, #16]
 8007be2:	3b01      	subs	r3, #1
 8007be4:	6123      	str	r3, [r4, #16]
 8007be6:	e7f0      	b.n	8007bca <_scanf_float+0x2fe>
 8007be8:	46aa      	mov	sl, r5
 8007bea:	46b3      	mov	fp, r6
 8007bec:	e7de      	b.n	8007bac <_scanf_float+0x2e0>
 8007bee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007bf2:	6923      	ldr	r3, [r4, #16]
 8007bf4:	2965      	cmp	r1, #101	@ 0x65
 8007bf6:	f103 33ff 	add.w	r3, r3, #4294967295
 8007bfa:	f106 35ff 	add.w	r5, r6, #4294967295
 8007bfe:	6123      	str	r3, [r4, #16]
 8007c00:	d00c      	beq.n	8007c1c <_scanf_float+0x350>
 8007c02:	2945      	cmp	r1, #69	@ 0x45
 8007c04:	d00a      	beq.n	8007c1c <_scanf_float+0x350>
 8007c06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007c0a:	464a      	mov	r2, r9
 8007c0c:	4640      	mov	r0, r8
 8007c0e:	4798      	blx	r3
 8007c10:	6923      	ldr	r3, [r4, #16]
 8007c12:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007c16:	3b01      	subs	r3, #1
 8007c18:	1eb5      	subs	r5, r6, #2
 8007c1a:	6123      	str	r3, [r4, #16]
 8007c1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007c20:	464a      	mov	r2, r9
 8007c22:	4640      	mov	r0, r8
 8007c24:	4798      	blx	r3
 8007c26:	462e      	mov	r6, r5
 8007c28:	6822      	ldr	r2, [r4, #0]
 8007c2a:	f012 0210 	ands.w	r2, r2, #16
 8007c2e:	d001      	beq.n	8007c34 <_scanf_float+0x368>
 8007c30:	2000      	movs	r0, #0
 8007c32:	e68e      	b.n	8007952 <_scanf_float+0x86>
 8007c34:	7032      	strb	r2, [r6, #0]
 8007c36:	6823      	ldr	r3, [r4, #0]
 8007c38:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c40:	d125      	bne.n	8007c8e <_scanf_float+0x3c2>
 8007c42:	9b02      	ldr	r3, [sp, #8]
 8007c44:	429f      	cmp	r7, r3
 8007c46:	d00a      	beq.n	8007c5e <_scanf_float+0x392>
 8007c48:	1bda      	subs	r2, r3, r7
 8007c4a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007c4e:	429e      	cmp	r6, r3
 8007c50:	bf28      	it	cs
 8007c52:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007c56:	4922      	ldr	r1, [pc, #136]	@ (8007ce0 <_scanf_float+0x414>)
 8007c58:	4630      	mov	r0, r6
 8007c5a:	f000 f907 	bl	8007e6c <siprintf>
 8007c5e:	9901      	ldr	r1, [sp, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	4640      	mov	r0, r8
 8007c64:	f002 fbf4 	bl	800a450 <_strtod_r>
 8007c68:	9b03      	ldr	r3, [sp, #12]
 8007c6a:	6821      	ldr	r1, [r4, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f011 0f02 	tst.w	r1, #2
 8007c72:	ec57 6b10 	vmov	r6, r7, d0
 8007c76:	f103 0204 	add.w	r2, r3, #4
 8007c7a:	d015      	beq.n	8007ca8 <_scanf_float+0x3dc>
 8007c7c:	9903      	ldr	r1, [sp, #12]
 8007c7e:	600a      	str	r2, [r1, #0]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	e9c3 6700 	strd	r6, r7, [r3]
 8007c86:	68e3      	ldr	r3, [r4, #12]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	60e3      	str	r3, [r4, #12]
 8007c8c:	e7d0      	b.n	8007c30 <_scanf_float+0x364>
 8007c8e:	9b04      	ldr	r3, [sp, #16]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d0e4      	beq.n	8007c5e <_scanf_float+0x392>
 8007c94:	9905      	ldr	r1, [sp, #20]
 8007c96:	230a      	movs	r3, #10
 8007c98:	3101      	adds	r1, #1
 8007c9a:	4640      	mov	r0, r8
 8007c9c:	f002 fc58 	bl	800a550 <_strtol_r>
 8007ca0:	9b04      	ldr	r3, [sp, #16]
 8007ca2:	9e05      	ldr	r6, [sp, #20]
 8007ca4:	1ac2      	subs	r2, r0, r3
 8007ca6:	e7d0      	b.n	8007c4a <_scanf_float+0x37e>
 8007ca8:	f011 0f04 	tst.w	r1, #4
 8007cac:	9903      	ldr	r1, [sp, #12]
 8007cae:	600a      	str	r2, [r1, #0]
 8007cb0:	d1e6      	bne.n	8007c80 <_scanf_float+0x3b4>
 8007cb2:	681d      	ldr	r5, [r3, #0]
 8007cb4:	4632      	mov	r2, r6
 8007cb6:	463b      	mov	r3, r7
 8007cb8:	4630      	mov	r0, r6
 8007cba:	4639      	mov	r1, r7
 8007cbc:	f7f8 ff5e 	bl	8000b7c <__aeabi_dcmpun>
 8007cc0:	b128      	cbz	r0, 8007cce <_scanf_float+0x402>
 8007cc2:	4808      	ldr	r0, [pc, #32]	@ (8007ce4 <_scanf_float+0x418>)
 8007cc4:	f000 f9b8 	bl	8008038 <nanf>
 8007cc8:	ed85 0a00 	vstr	s0, [r5]
 8007ccc:	e7db      	b.n	8007c86 <_scanf_float+0x3ba>
 8007cce:	4630      	mov	r0, r6
 8007cd0:	4639      	mov	r1, r7
 8007cd2:	f7f8 ffb1 	bl	8000c38 <__aeabi_d2f>
 8007cd6:	6028      	str	r0, [r5, #0]
 8007cd8:	e7d5      	b.n	8007c86 <_scanf_float+0x3ba>
 8007cda:	2700      	movs	r7, #0
 8007cdc:	e62e      	b.n	800793c <_scanf_float+0x70>
 8007cde:	bf00      	nop
 8007ce0:	0800bad4 	.word	0x0800bad4
 8007ce4:	0800bc15 	.word	0x0800bc15

08007ce8 <std>:
 8007ce8:	2300      	movs	r3, #0
 8007cea:	b510      	push	{r4, lr}
 8007cec:	4604      	mov	r4, r0
 8007cee:	e9c0 3300 	strd	r3, r3, [r0]
 8007cf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007cf6:	6083      	str	r3, [r0, #8]
 8007cf8:	8181      	strh	r1, [r0, #12]
 8007cfa:	6643      	str	r3, [r0, #100]	@ 0x64
 8007cfc:	81c2      	strh	r2, [r0, #14]
 8007cfe:	6183      	str	r3, [r0, #24]
 8007d00:	4619      	mov	r1, r3
 8007d02:	2208      	movs	r2, #8
 8007d04:	305c      	adds	r0, #92	@ 0x5c
 8007d06:	f000 f916 	bl	8007f36 <memset>
 8007d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d40 <std+0x58>)
 8007d0c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d44 <std+0x5c>)
 8007d10:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d12:	4b0d      	ldr	r3, [pc, #52]	@ (8007d48 <std+0x60>)
 8007d14:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d16:	4b0d      	ldr	r3, [pc, #52]	@ (8007d4c <std+0x64>)
 8007d18:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d50 <std+0x68>)
 8007d1c:	6224      	str	r4, [r4, #32]
 8007d1e:	429c      	cmp	r4, r3
 8007d20:	d006      	beq.n	8007d30 <std+0x48>
 8007d22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d26:	4294      	cmp	r4, r2
 8007d28:	d002      	beq.n	8007d30 <std+0x48>
 8007d2a:	33d0      	adds	r3, #208	@ 0xd0
 8007d2c:	429c      	cmp	r4, r3
 8007d2e:	d105      	bne.n	8007d3c <std+0x54>
 8007d30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d38:	f000 b97a 	b.w	8008030 <__retarget_lock_init_recursive>
 8007d3c:	bd10      	pop	{r4, pc}
 8007d3e:	bf00      	nop
 8007d40:	08007eb1 	.word	0x08007eb1
 8007d44:	08007ed3 	.word	0x08007ed3
 8007d48:	08007f0b 	.word	0x08007f0b
 8007d4c:	08007f2f 	.word	0x08007f2f
 8007d50:	20000480 	.word	0x20000480

08007d54 <stdio_exit_handler>:
 8007d54:	4a02      	ldr	r2, [pc, #8]	@ (8007d60 <stdio_exit_handler+0xc>)
 8007d56:	4903      	ldr	r1, [pc, #12]	@ (8007d64 <stdio_exit_handler+0x10>)
 8007d58:	4803      	ldr	r0, [pc, #12]	@ (8007d68 <stdio_exit_handler+0x14>)
 8007d5a:	f000 b869 	b.w	8007e30 <_fwalk_sglue>
 8007d5e:	bf00      	nop
 8007d60:	2000000c 	.word	0x2000000c
 8007d64:	0800a90d 	.word	0x0800a90d
 8007d68:	2000001c 	.word	0x2000001c

08007d6c <cleanup_stdio>:
 8007d6c:	6841      	ldr	r1, [r0, #4]
 8007d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8007da0 <cleanup_stdio+0x34>)
 8007d70:	4299      	cmp	r1, r3
 8007d72:	b510      	push	{r4, lr}
 8007d74:	4604      	mov	r4, r0
 8007d76:	d001      	beq.n	8007d7c <cleanup_stdio+0x10>
 8007d78:	f002 fdc8 	bl	800a90c <_fflush_r>
 8007d7c:	68a1      	ldr	r1, [r4, #8]
 8007d7e:	4b09      	ldr	r3, [pc, #36]	@ (8007da4 <cleanup_stdio+0x38>)
 8007d80:	4299      	cmp	r1, r3
 8007d82:	d002      	beq.n	8007d8a <cleanup_stdio+0x1e>
 8007d84:	4620      	mov	r0, r4
 8007d86:	f002 fdc1 	bl	800a90c <_fflush_r>
 8007d8a:	68e1      	ldr	r1, [r4, #12]
 8007d8c:	4b06      	ldr	r3, [pc, #24]	@ (8007da8 <cleanup_stdio+0x3c>)
 8007d8e:	4299      	cmp	r1, r3
 8007d90:	d004      	beq.n	8007d9c <cleanup_stdio+0x30>
 8007d92:	4620      	mov	r0, r4
 8007d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d98:	f002 bdb8 	b.w	800a90c <_fflush_r>
 8007d9c:	bd10      	pop	{r4, pc}
 8007d9e:	bf00      	nop
 8007da0:	20000480 	.word	0x20000480
 8007da4:	200004e8 	.word	0x200004e8
 8007da8:	20000550 	.word	0x20000550

08007dac <global_stdio_init.part.0>:
 8007dac:	b510      	push	{r4, lr}
 8007dae:	4b0b      	ldr	r3, [pc, #44]	@ (8007ddc <global_stdio_init.part.0+0x30>)
 8007db0:	4c0b      	ldr	r4, [pc, #44]	@ (8007de0 <global_stdio_init.part.0+0x34>)
 8007db2:	4a0c      	ldr	r2, [pc, #48]	@ (8007de4 <global_stdio_init.part.0+0x38>)
 8007db4:	601a      	str	r2, [r3, #0]
 8007db6:	4620      	mov	r0, r4
 8007db8:	2200      	movs	r2, #0
 8007dba:	2104      	movs	r1, #4
 8007dbc:	f7ff ff94 	bl	8007ce8 <std>
 8007dc0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	2109      	movs	r1, #9
 8007dc8:	f7ff ff8e 	bl	8007ce8 <std>
 8007dcc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007dd0:	2202      	movs	r2, #2
 8007dd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dd6:	2112      	movs	r1, #18
 8007dd8:	f7ff bf86 	b.w	8007ce8 <std>
 8007ddc:	200005b8 	.word	0x200005b8
 8007de0:	20000480 	.word	0x20000480
 8007de4:	08007d55 	.word	0x08007d55

08007de8 <__sfp_lock_acquire>:
 8007de8:	4801      	ldr	r0, [pc, #4]	@ (8007df0 <__sfp_lock_acquire+0x8>)
 8007dea:	f000 b922 	b.w	8008032 <__retarget_lock_acquire_recursive>
 8007dee:	bf00      	nop
 8007df0:	200005c1 	.word	0x200005c1

08007df4 <__sfp_lock_release>:
 8007df4:	4801      	ldr	r0, [pc, #4]	@ (8007dfc <__sfp_lock_release+0x8>)
 8007df6:	f000 b91d 	b.w	8008034 <__retarget_lock_release_recursive>
 8007dfa:	bf00      	nop
 8007dfc:	200005c1 	.word	0x200005c1

08007e00 <__sinit>:
 8007e00:	b510      	push	{r4, lr}
 8007e02:	4604      	mov	r4, r0
 8007e04:	f7ff fff0 	bl	8007de8 <__sfp_lock_acquire>
 8007e08:	6a23      	ldr	r3, [r4, #32]
 8007e0a:	b11b      	cbz	r3, 8007e14 <__sinit+0x14>
 8007e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e10:	f7ff bff0 	b.w	8007df4 <__sfp_lock_release>
 8007e14:	4b04      	ldr	r3, [pc, #16]	@ (8007e28 <__sinit+0x28>)
 8007e16:	6223      	str	r3, [r4, #32]
 8007e18:	4b04      	ldr	r3, [pc, #16]	@ (8007e2c <__sinit+0x2c>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d1f5      	bne.n	8007e0c <__sinit+0xc>
 8007e20:	f7ff ffc4 	bl	8007dac <global_stdio_init.part.0>
 8007e24:	e7f2      	b.n	8007e0c <__sinit+0xc>
 8007e26:	bf00      	nop
 8007e28:	08007d6d 	.word	0x08007d6d
 8007e2c:	200005b8 	.word	0x200005b8

08007e30 <_fwalk_sglue>:
 8007e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e34:	4607      	mov	r7, r0
 8007e36:	4688      	mov	r8, r1
 8007e38:	4614      	mov	r4, r2
 8007e3a:	2600      	movs	r6, #0
 8007e3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e40:	f1b9 0901 	subs.w	r9, r9, #1
 8007e44:	d505      	bpl.n	8007e52 <_fwalk_sglue+0x22>
 8007e46:	6824      	ldr	r4, [r4, #0]
 8007e48:	2c00      	cmp	r4, #0
 8007e4a:	d1f7      	bne.n	8007e3c <_fwalk_sglue+0xc>
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e52:	89ab      	ldrh	r3, [r5, #12]
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d907      	bls.n	8007e68 <_fwalk_sglue+0x38>
 8007e58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	d003      	beq.n	8007e68 <_fwalk_sglue+0x38>
 8007e60:	4629      	mov	r1, r5
 8007e62:	4638      	mov	r0, r7
 8007e64:	47c0      	blx	r8
 8007e66:	4306      	orrs	r6, r0
 8007e68:	3568      	adds	r5, #104	@ 0x68
 8007e6a:	e7e9      	b.n	8007e40 <_fwalk_sglue+0x10>

08007e6c <siprintf>:
 8007e6c:	b40e      	push	{r1, r2, r3}
 8007e6e:	b510      	push	{r4, lr}
 8007e70:	b09d      	sub	sp, #116	@ 0x74
 8007e72:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007e74:	9002      	str	r0, [sp, #8]
 8007e76:	9006      	str	r0, [sp, #24]
 8007e78:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e7c:	480a      	ldr	r0, [pc, #40]	@ (8007ea8 <siprintf+0x3c>)
 8007e7e:	9107      	str	r1, [sp, #28]
 8007e80:	9104      	str	r1, [sp, #16]
 8007e82:	490a      	ldr	r1, [pc, #40]	@ (8007eac <siprintf+0x40>)
 8007e84:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e88:	9105      	str	r1, [sp, #20]
 8007e8a:	2400      	movs	r4, #0
 8007e8c:	a902      	add	r1, sp, #8
 8007e8e:	6800      	ldr	r0, [r0, #0]
 8007e90:	9301      	str	r3, [sp, #4]
 8007e92:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007e94:	f002 fbba 	bl	800a60c <_svfiprintf_r>
 8007e98:	9b02      	ldr	r3, [sp, #8]
 8007e9a:	701c      	strb	r4, [r3, #0]
 8007e9c:	b01d      	add	sp, #116	@ 0x74
 8007e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ea2:	b003      	add	sp, #12
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop
 8007ea8:	20000018 	.word	0x20000018
 8007eac:	ffff0208 	.word	0xffff0208

08007eb0 <__sread>:
 8007eb0:	b510      	push	{r4, lr}
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eb8:	f000 f86c 	bl	8007f94 <_read_r>
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	bfab      	itete	ge
 8007ec0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ec2:	89a3      	ldrhlt	r3, [r4, #12]
 8007ec4:	181b      	addge	r3, r3, r0
 8007ec6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007eca:	bfac      	ite	ge
 8007ecc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ece:	81a3      	strhlt	r3, [r4, #12]
 8007ed0:	bd10      	pop	{r4, pc}

08007ed2 <__swrite>:
 8007ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ed6:	461f      	mov	r7, r3
 8007ed8:	898b      	ldrh	r3, [r1, #12]
 8007eda:	05db      	lsls	r3, r3, #23
 8007edc:	4605      	mov	r5, r0
 8007ede:	460c      	mov	r4, r1
 8007ee0:	4616      	mov	r6, r2
 8007ee2:	d505      	bpl.n	8007ef0 <__swrite+0x1e>
 8007ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee8:	2302      	movs	r3, #2
 8007eea:	2200      	movs	r2, #0
 8007eec:	f000 f840 	bl	8007f70 <_lseek_r>
 8007ef0:	89a3      	ldrh	r3, [r4, #12]
 8007ef2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ef6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007efa:	81a3      	strh	r3, [r4, #12]
 8007efc:	4632      	mov	r2, r6
 8007efe:	463b      	mov	r3, r7
 8007f00:	4628      	mov	r0, r5
 8007f02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f06:	f000 b857 	b.w	8007fb8 <_write_r>

08007f0a <__sseek>:
 8007f0a:	b510      	push	{r4, lr}
 8007f0c:	460c      	mov	r4, r1
 8007f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f12:	f000 f82d 	bl	8007f70 <_lseek_r>
 8007f16:	1c43      	adds	r3, r0, #1
 8007f18:	89a3      	ldrh	r3, [r4, #12]
 8007f1a:	bf15      	itete	ne
 8007f1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f26:	81a3      	strheq	r3, [r4, #12]
 8007f28:	bf18      	it	ne
 8007f2a:	81a3      	strhne	r3, [r4, #12]
 8007f2c:	bd10      	pop	{r4, pc}

08007f2e <__sclose>:
 8007f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f32:	f000 b80d 	b.w	8007f50 <_close_r>

08007f36 <memset>:
 8007f36:	4402      	add	r2, r0
 8007f38:	4603      	mov	r3, r0
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d100      	bne.n	8007f40 <memset+0xa>
 8007f3e:	4770      	bx	lr
 8007f40:	f803 1b01 	strb.w	r1, [r3], #1
 8007f44:	e7f9      	b.n	8007f3a <memset+0x4>
	...

08007f48 <_localeconv_r>:
 8007f48:	4800      	ldr	r0, [pc, #0]	@ (8007f4c <_localeconv_r+0x4>)
 8007f4a:	4770      	bx	lr
 8007f4c:	20000158 	.word	0x20000158

08007f50 <_close_r>:
 8007f50:	b538      	push	{r3, r4, r5, lr}
 8007f52:	4d06      	ldr	r5, [pc, #24]	@ (8007f6c <_close_r+0x1c>)
 8007f54:	2300      	movs	r3, #0
 8007f56:	4604      	mov	r4, r0
 8007f58:	4608      	mov	r0, r1
 8007f5a:	602b      	str	r3, [r5, #0]
 8007f5c:	f7fa f88e 	bl	800207c <_close>
 8007f60:	1c43      	adds	r3, r0, #1
 8007f62:	d102      	bne.n	8007f6a <_close_r+0x1a>
 8007f64:	682b      	ldr	r3, [r5, #0]
 8007f66:	b103      	cbz	r3, 8007f6a <_close_r+0x1a>
 8007f68:	6023      	str	r3, [r4, #0]
 8007f6a:	bd38      	pop	{r3, r4, r5, pc}
 8007f6c:	200005bc 	.word	0x200005bc

08007f70 <_lseek_r>:
 8007f70:	b538      	push	{r3, r4, r5, lr}
 8007f72:	4d07      	ldr	r5, [pc, #28]	@ (8007f90 <_lseek_r+0x20>)
 8007f74:	4604      	mov	r4, r0
 8007f76:	4608      	mov	r0, r1
 8007f78:	4611      	mov	r1, r2
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	602a      	str	r2, [r5, #0]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	f7fa f8a3 	bl	80020ca <_lseek>
 8007f84:	1c43      	adds	r3, r0, #1
 8007f86:	d102      	bne.n	8007f8e <_lseek_r+0x1e>
 8007f88:	682b      	ldr	r3, [r5, #0]
 8007f8a:	b103      	cbz	r3, 8007f8e <_lseek_r+0x1e>
 8007f8c:	6023      	str	r3, [r4, #0]
 8007f8e:	bd38      	pop	{r3, r4, r5, pc}
 8007f90:	200005bc 	.word	0x200005bc

08007f94 <_read_r>:
 8007f94:	b538      	push	{r3, r4, r5, lr}
 8007f96:	4d07      	ldr	r5, [pc, #28]	@ (8007fb4 <_read_r+0x20>)
 8007f98:	4604      	mov	r4, r0
 8007f9a:	4608      	mov	r0, r1
 8007f9c:	4611      	mov	r1, r2
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	602a      	str	r2, [r5, #0]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	f7fa f831 	bl	800200a <_read>
 8007fa8:	1c43      	adds	r3, r0, #1
 8007faa:	d102      	bne.n	8007fb2 <_read_r+0x1e>
 8007fac:	682b      	ldr	r3, [r5, #0]
 8007fae:	b103      	cbz	r3, 8007fb2 <_read_r+0x1e>
 8007fb0:	6023      	str	r3, [r4, #0]
 8007fb2:	bd38      	pop	{r3, r4, r5, pc}
 8007fb4:	200005bc 	.word	0x200005bc

08007fb8 <_write_r>:
 8007fb8:	b538      	push	{r3, r4, r5, lr}
 8007fba:	4d07      	ldr	r5, [pc, #28]	@ (8007fd8 <_write_r+0x20>)
 8007fbc:	4604      	mov	r4, r0
 8007fbe:	4608      	mov	r0, r1
 8007fc0:	4611      	mov	r1, r2
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	602a      	str	r2, [r5, #0]
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	f7fa f83c 	bl	8002044 <_write>
 8007fcc:	1c43      	adds	r3, r0, #1
 8007fce:	d102      	bne.n	8007fd6 <_write_r+0x1e>
 8007fd0:	682b      	ldr	r3, [r5, #0]
 8007fd2:	b103      	cbz	r3, 8007fd6 <_write_r+0x1e>
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	bd38      	pop	{r3, r4, r5, pc}
 8007fd8:	200005bc 	.word	0x200005bc

08007fdc <__errno>:
 8007fdc:	4b01      	ldr	r3, [pc, #4]	@ (8007fe4 <__errno+0x8>)
 8007fde:	6818      	ldr	r0, [r3, #0]
 8007fe0:	4770      	bx	lr
 8007fe2:	bf00      	nop
 8007fe4:	20000018 	.word	0x20000018

08007fe8 <__libc_init_array>:
 8007fe8:	b570      	push	{r4, r5, r6, lr}
 8007fea:	4d0d      	ldr	r5, [pc, #52]	@ (8008020 <__libc_init_array+0x38>)
 8007fec:	4c0d      	ldr	r4, [pc, #52]	@ (8008024 <__libc_init_array+0x3c>)
 8007fee:	1b64      	subs	r4, r4, r5
 8007ff0:	10a4      	asrs	r4, r4, #2
 8007ff2:	2600      	movs	r6, #0
 8007ff4:	42a6      	cmp	r6, r4
 8007ff6:	d109      	bne.n	800800c <__libc_init_array+0x24>
 8007ff8:	4d0b      	ldr	r5, [pc, #44]	@ (8008028 <__libc_init_array+0x40>)
 8007ffa:	4c0c      	ldr	r4, [pc, #48]	@ (800802c <__libc_init_array+0x44>)
 8007ffc:	f003 fd16 	bl	800ba2c <_init>
 8008000:	1b64      	subs	r4, r4, r5
 8008002:	10a4      	asrs	r4, r4, #2
 8008004:	2600      	movs	r6, #0
 8008006:	42a6      	cmp	r6, r4
 8008008:	d105      	bne.n	8008016 <__libc_init_array+0x2e>
 800800a:	bd70      	pop	{r4, r5, r6, pc}
 800800c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008010:	4798      	blx	r3
 8008012:	3601      	adds	r6, #1
 8008014:	e7ee      	b.n	8007ff4 <__libc_init_array+0xc>
 8008016:	f855 3b04 	ldr.w	r3, [r5], #4
 800801a:	4798      	blx	r3
 800801c:	3601      	adds	r6, #1
 800801e:	e7f2      	b.n	8008006 <__libc_init_array+0x1e>
 8008020:	0800bf0c 	.word	0x0800bf0c
 8008024:	0800bf0c 	.word	0x0800bf0c
 8008028:	0800bf0c 	.word	0x0800bf0c
 800802c:	0800bf10 	.word	0x0800bf10

08008030 <__retarget_lock_init_recursive>:
 8008030:	4770      	bx	lr

08008032 <__retarget_lock_acquire_recursive>:
 8008032:	4770      	bx	lr

08008034 <__retarget_lock_release_recursive>:
 8008034:	4770      	bx	lr
	...

08008038 <nanf>:
 8008038:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008040 <nanf+0x8>
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop
 8008040:	7fc00000 	.word	0x7fc00000

08008044 <quorem>:
 8008044:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008048:	6903      	ldr	r3, [r0, #16]
 800804a:	690c      	ldr	r4, [r1, #16]
 800804c:	42a3      	cmp	r3, r4
 800804e:	4607      	mov	r7, r0
 8008050:	db7e      	blt.n	8008150 <quorem+0x10c>
 8008052:	3c01      	subs	r4, #1
 8008054:	f101 0814 	add.w	r8, r1, #20
 8008058:	00a3      	lsls	r3, r4, #2
 800805a:	f100 0514 	add.w	r5, r0, #20
 800805e:	9300      	str	r3, [sp, #0]
 8008060:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008064:	9301      	str	r3, [sp, #4]
 8008066:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800806a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800806e:	3301      	adds	r3, #1
 8008070:	429a      	cmp	r2, r3
 8008072:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008076:	fbb2 f6f3 	udiv	r6, r2, r3
 800807a:	d32e      	bcc.n	80080da <quorem+0x96>
 800807c:	f04f 0a00 	mov.w	sl, #0
 8008080:	46c4      	mov	ip, r8
 8008082:	46ae      	mov	lr, r5
 8008084:	46d3      	mov	fp, sl
 8008086:	f85c 3b04 	ldr.w	r3, [ip], #4
 800808a:	b298      	uxth	r0, r3
 800808c:	fb06 a000 	mla	r0, r6, r0, sl
 8008090:	0c02      	lsrs	r2, r0, #16
 8008092:	0c1b      	lsrs	r3, r3, #16
 8008094:	fb06 2303 	mla	r3, r6, r3, r2
 8008098:	f8de 2000 	ldr.w	r2, [lr]
 800809c:	b280      	uxth	r0, r0
 800809e:	b292      	uxth	r2, r2
 80080a0:	1a12      	subs	r2, r2, r0
 80080a2:	445a      	add	r2, fp
 80080a4:	f8de 0000 	ldr.w	r0, [lr]
 80080a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80080b2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80080b6:	b292      	uxth	r2, r2
 80080b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80080bc:	45e1      	cmp	r9, ip
 80080be:	f84e 2b04 	str.w	r2, [lr], #4
 80080c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80080c6:	d2de      	bcs.n	8008086 <quorem+0x42>
 80080c8:	9b00      	ldr	r3, [sp, #0]
 80080ca:	58eb      	ldr	r3, [r5, r3]
 80080cc:	b92b      	cbnz	r3, 80080da <quorem+0x96>
 80080ce:	9b01      	ldr	r3, [sp, #4]
 80080d0:	3b04      	subs	r3, #4
 80080d2:	429d      	cmp	r5, r3
 80080d4:	461a      	mov	r2, r3
 80080d6:	d32f      	bcc.n	8008138 <quorem+0xf4>
 80080d8:	613c      	str	r4, [r7, #16]
 80080da:	4638      	mov	r0, r7
 80080dc:	f001 f9c8 	bl	8009470 <__mcmp>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	db25      	blt.n	8008130 <quorem+0xec>
 80080e4:	4629      	mov	r1, r5
 80080e6:	2000      	movs	r0, #0
 80080e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80080ec:	f8d1 c000 	ldr.w	ip, [r1]
 80080f0:	fa1f fe82 	uxth.w	lr, r2
 80080f4:	fa1f f38c 	uxth.w	r3, ip
 80080f8:	eba3 030e 	sub.w	r3, r3, lr
 80080fc:	4403      	add	r3, r0
 80080fe:	0c12      	lsrs	r2, r2, #16
 8008100:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008104:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008108:	b29b      	uxth	r3, r3
 800810a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800810e:	45c1      	cmp	r9, r8
 8008110:	f841 3b04 	str.w	r3, [r1], #4
 8008114:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008118:	d2e6      	bcs.n	80080e8 <quorem+0xa4>
 800811a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800811e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008122:	b922      	cbnz	r2, 800812e <quorem+0xea>
 8008124:	3b04      	subs	r3, #4
 8008126:	429d      	cmp	r5, r3
 8008128:	461a      	mov	r2, r3
 800812a:	d30b      	bcc.n	8008144 <quorem+0x100>
 800812c:	613c      	str	r4, [r7, #16]
 800812e:	3601      	adds	r6, #1
 8008130:	4630      	mov	r0, r6
 8008132:	b003      	add	sp, #12
 8008134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008138:	6812      	ldr	r2, [r2, #0]
 800813a:	3b04      	subs	r3, #4
 800813c:	2a00      	cmp	r2, #0
 800813e:	d1cb      	bne.n	80080d8 <quorem+0x94>
 8008140:	3c01      	subs	r4, #1
 8008142:	e7c6      	b.n	80080d2 <quorem+0x8e>
 8008144:	6812      	ldr	r2, [r2, #0]
 8008146:	3b04      	subs	r3, #4
 8008148:	2a00      	cmp	r2, #0
 800814a:	d1ef      	bne.n	800812c <quorem+0xe8>
 800814c:	3c01      	subs	r4, #1
 800814e:	e7ea      	b.n	8008126 <quorem+0xe2>
 8008150:	2000      	movs	r0, #0
 8008152:	e7ee      	b.n	8008132 <quorem+0xee>
 8008154:	0000      	movs	r0, r0
	...

08008158 <_dtoa_r>:
 8008158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800815c:	69c7      	ldr	r7, [r0, #28]
 800815e:	b097      	sub	sp, #92	@ 0x5c
 8008160:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008164:	ec55 4b10 	vmov	r4, r5, d0
 8008168:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800816a:	9107      	str	r1, [sp, #28]
 800816c:	4681      	mov	r9, r0
 800816e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008170:	9311      	str	r3, [sp, #68]	@ 0x44
 8008172:	b97f      	cbnz	r7, 8008194 <_dtoa_r+0x3c>
 8008174:	2010      	movs	r0, #16
 8008176:	f000 fe09 	bl	8008d8c <malloc>
 800817a:	4602      	mov	r2, r0
 800817c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008180:	b920      	cbnz	r0, 800818c <_dtoa_r+0x34>
 8008182:	4ba9      	ldr	r3, [pc, #676]	@ (8008428 <_dtoa_r+0x2d0>)
 8008184:	21ef      	movs	r1, #239	@ 0xef
 8008186:	48a9      	ldr	r0, [pc, #676]	@ (800842c <_dtoa_r+0x2d4>)
 8008188:	f002 fc3a 	bl	800aa00 <__assert_func>
 800818c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008190:	6007      	str	r7, [r0, #0]
 8008192:	60c7      	str	r7, [r0, #12]
 8008194:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008198:	6819      	ldr	r1, [r3, #0]
 800819a:	b159      	cbz	r1, 80081b4 <_dtoa_r+0x5c>
 800819c:	685a      	ldr	r2, [r3, #4]
 800819e:	604a      	str	r2, [r1, #4]
 80081a0:	2301      	movs	r3, #1
 80081a2:	4093      	lsls	r3, r2
 80081a4:	608b      	str	r3, [r1, #8]
 80081a6:	4648      	mov	r0, r9
 80081a8:	f000 fee6 	bl	8008f78 <_Bfree>
 80081ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80081b0:	2200      	movs	r2, #0
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	1e2b      	subs	r3, r5, #0
 80081b6:	bfb9      	ittee	lt
 80081b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80081bc:	9305      	strlt	r3, [sp, #20]
 80081be:	2300      	movge	r3, #0
 80081c0:	6033      	strge	r3, [r6, #0]
 80081c2:	9f05      	ldr	r7, [sp, #20]
 80081c4:	4b9a      	ldr	r3, [pc, #616]	@ (8008430 <_dtoa_r+0x2d8>)
 80081c6:	bfbc      	itt	lt
 80081c8:	2201      	movlt	r2, #1
 80081ca:	6032      	strlt	r2, [r6, #0]
 80081cc:	43bb      	bics	r3, r7
 80081ce:	d112      	bne.n	80081f6 <_dtoa_r+0x9e>
 80081d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80081d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80081d6:	6013      	str	r3, [r2, #0]
 80081d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081dc:	4323      	orrs	r3, r4
 80081de:	f000 855a 	beq.w	8008c96 <_dtoa_r+0xb3e>
 80081e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80081e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008444 <_dtoa_r+0x2ec>
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f000 855c 	beq.w	8008ca6 <_dtoa_r+0xb4e>
 80081ee:	f10a 0303 	add.w	r3, sl, #3
 80081f2:	f000 bd56 	b.w	8008ca2 <_dtoa_r+0xb4a>
 80081f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80081fa:	2200      	movs	r2, #0
 80081fc:	ec51 0b17 	vmov	r0, r1, d7
 8008200:	2300      	movs	r3, #0
 8008202:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008206:	f7f8 fc87 	bl	8000b18 <__aeabi_dcmpeq>
 800820a:	4680      	mov	r8, r0
 800820c:	b158      	cbz	r0, 8008226 <_dtoa_r+0xce>
 800820e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008210:	2301      	movs	r3, #1
 8008212:	6013      	str	r3, [r2, #0]
 8008214:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008216:	b113      	cbz	r3, 800821e <_dtoa_r+0xc6>
 8008218:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800821a:	4b86      	ldr	r3, [pc, #536]	@ (8008434 <_dtoa_r+0x2dc>)
 800821c:	6013      	str	r3, [r2, #0]
 800821e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008448 <_dtoa_r+0x2f0>
 8008222:	f000 bd40 	b.w	8008ca6 <_dtoa_r+0xb4e>
 8008226:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800822a:	aa14      	add	r2, sp, #80	@ 0x50
 800822c:	a915      	add	r1, sp, #84	@ 0x54
 800822e:	4648      	mov	r0, r9
 8008230:	f001 fa3e 	bl	80096b0 <__d2b>
 8008234:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008238:	9002      	str	r0, [sp, #8]
 800823a:	2e00      	cmp	r6, #0
 800823c:	d078      	beq.n	8008330 <_dtoa_r+0x1d8>
 800823e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008240:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008244:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008248:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800824c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008250:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008254:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008258:	4619      	mov	r1, r3
 800825a:	2200      	movs	r2, #0
 800825c:	4b76      	ldr	r3, [pc, #472]	@ (8008438 <_dtoa_r+0x2e0>)
 800825e:	f7f8 f83b 	bl	80002d8 <__aeabi_dsub>
 8008262:	a36b      	add	r3, pc, #428	@ (adr r3, 8008410 <_dtoa_r+0x2b8>)
 8008264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008268:	f7f8 f9ee 	bl	8000648 <__aeabi_dmul>
 800826c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008418 <_dtoa_r+0x2c0>)
 800826e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008272:	f7f8 f833 	bl	80002dc <__adddf3>
 8008276:	4604      	mov	r4, r0
 8008278:	4630      	mov	r0, r6
 800827a:	460d      	mov	r5, r1
 800827c:	f7f8 f97a 	bl	8000574 <__aeabi_i2d>
 8008280:	a367      	add	r3, pc, #412	@ (adr r3, 8008420 <_dtoa_r+0x2c8>)
 8008282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008286:	f7f8 f9df 	bl	8000648 <__aeabi_dmul>
 800828a:	4602      	mov	r2, r0
 800828c:	460b      	mov	r3, r1
 800828e:	4620      	mov	r0, r4
 8008290:	4629      	mov	r1, r5
 8008292:	f7f8 f823 	bl	80002dc <__adddf3>
 8008296:	4604      	mov	r4, r0
 8008298:	460d      	mov	r5, r1
 800829a:	f7f8 fc85 	bl	8000ba8 <__aeabi_d2iz>
 800829e:	2200      	movs	r2, #0
 80082a0:	4607      	mov	r7, r0
 80082a2:	2300      	movs	r3, #0
 80082a4:	4620      	mov	r0, r4
 80082a6:	4629      	mov	r1, r5
 80082a8:	f7f8 fc40 	bl	8000b2c <__aeabi_dcmplt>
 80082ac:	b140      	cbz	r0, 80082c0 <_dtoa_r+0x168>
 80082ae:	4638      	mov	r0, r7
 80082b0:	f7f8 f960 	bl	8000574 <__aeabi_i2d>
 80082b4:	4622      	mov	r2, r4
 80082b6:	462b      	mov	r3, r5
 80082b8:	f7f8 fc2e 	bl	8000b18 <__aeabi_dcmpeq>
 80082bc:	b900      	cbnz	r0, 80082c0 <_dtoa_r+0x168>
 80082be:	3f01      	subs	r7, #1
 80082c0:	2f16      	cmp	r7, #22
 80082c2:	d852      	bhi.n	800836a <_dtoa_r+0x212>
 80082c4:	4b5d      	ldr	r3, [pc, #372]	@ (800843c <_dtoa_r+0x2e4>)
 80082c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80082ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082d2:	f7f8 fc2b 	bl	8000b2c <__aeabi_dcmplt>
 80082d6:	2800      	cmp	r0, #0
 80082d8:	d049      	beq.n	800836e <_dtoa_r+0x216>
 80082da:	3f01      	subs	r7, #1
 80082dc:	2300      	movs	r3, #0
 80082de:	9310      	str	r3, [sp, #64]	@ 0x40
 80082e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80082e2:	1b9b      	subs	r3, r3, r6
 80082e4:	1e5a      	subs	r2, r3, #1
 80082e6:	bf45      	ittet	mi
 80082e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80082ec:	9300      	strmi	r3, [sp, #0]
 80082ee:	2300      	movpl	r3, #0
 80082f0:	2300      	movmi	r3, #0
 80082f2:	9206      	str	r2, [sp, #24]
 80082f4:	bf54      	ite	pl
 80082f6:	9300      	strpl	r3, [sp, #0]
 80082f8:	9306      	strmi	r3, [sp, #24]
 80082fa:	2f00      	cmp	r7, #0
 80082fc:	db39      	blt.n	8008372 <_dtoa_r+0x21a>
 80082fe:	9b06      	ldr	r3, [sp, #24]
 8008300:	970d      	str	r7, [sp, #52]	@ 0x34
 8008302:	443b      	add	r3, r7
 8008304:	9306      	str	r3, [sp, #24]
 8008306:	2300      	movs	r3, #0
 8008308:	9308      	str	r3, [sp, #32]
 800830a:	9b07      	ldr	r3, [sp, #28]
 800830c:	2b09      	cmp	r3, #9
 800830e:	d863      	bhi.n	80083d8 <_dtoa_r+0x280>
 8008310:	2b05      	cmp	r3, #5
 8008312:	bfc4      	itt	gt
 8008314:	3b04      	subgt	r3, #4
 8008316:	9307      	strgt	r3, [sp, #28]
 8008318:	9b07      	ldr	r3, [sp, #28]
 800831a:	f1a3 0302 	sub.w	r3, r3, #2
 800831e:	bfcc      	ite	gt
 8008320:	2400      	movgt	r4, #0
 8008322:	2401      	movle	r4, #1
 8008324:	2b03      	cmp	r3, #3
 8008326:	d863      	bhi.n	80083f0 <_dtoa_r+0x298>
 8008328:	e8df f003 	tbb	[pc, r3]
 800832c:	2b375452 	.word	0x2b375452
 8008330:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008334:	441e      	add	r6, r3
 8008336:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800833a:	2b20      	cmp	r3, #32
 800833c:	bfc1      	itttt	gt
 800833e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008342:	409f      	lslgt	r7, r3
 8008344:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008348:	fa24 f303 	lsrgt.w	r3, r4, r3
 800834c:	bfd6      	itet	le
 800834e:	f1c3 0320 	rsble	r3, r3, #32
 8008352:	ea47 0003 	orrgt.w	r0, r7, r3
 8008356:	fa04 f003 	lslle.w	r0, r4, r3
 800835a:	f7f8 f8fb 	bl	8000554 <__aeabi_ui2d>
 800835e:	2201      	movs	r2, #1
 8008360:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008364:	3e01      	subs	r6, #1
 8008366:	9212      	str	r2, [sp, #72]	@ 0x48
 8008368:	e776      	b.n	8008258 <_dtoa_r+0x100>
 800836a:	2301      	movs	r3, #1
 800836c:	e7b7      	b.n	80082de <_dtoa_r+0x186>
 800836e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008370:	e7b6      	b.n	80082e0 <_dtoa_r+0x188>
 8008372:	9b00      	ldr	r3, [sp, #0]
 8008374:	1bdb      	subs	r3, r3, r7
 8008376:	9300      	str	r3, [sp, #0]
 8008378:	427b      	negs	r3, r7
 800837a:	9308      	str	r3, [sp, #32]
 800837c:	2300      	movs	r3, #0
 800837e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008380:	e7c3      	b.n	800830a <_dtoa_r+0x1b2>
 8008382:	2301      	movs	r3, #1
 8008384:	9309      	str	r3, [sp, #36]	@ 0x24
 8008386:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008388:	eb07 0b03 	add.w	fp, r7, r3
 800838c:	f10b 0301 	add.w	r3, fp, #1
 8008390:	2b01      	cmp	r3, #1
 8008392:	9303      	str	r3, [sp, #12]
 8008394:	bfb8      	it	lt
 8008396:	2301      	movlt	r3, #1
 8008398:	e006      	b.n	80083a8 <_dtoa_r+0x250>
 800839a:	2301      	movs	r3, #1
 800839c:	9309      	str	r3, [sp, #36]	@ 0x24
 800839e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	dd28      	ble.n	80083f6 <_dtoa_r+0x29e>
 80083a4:	469b      	mov	fp, r3
 80083a6:	9303      	str	r3, [sp, #12]
 80083a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80083ac:	2100      	movs	r1, #0
 80083ae:	2204      	movs	r2, #4
 80083b0:	f102 0514 	add.w	r5, r2, #20
 80083b4:	429d      	cmp	r5, r3
 80083b6:	d926      	bls.n	8008406 <_dtoa_r+0x2ae>
 80083b8:	6041      	str	r1, [r0, #4]
 80083ba:	4648      	mov	r0, r9
 80083bc:	f000 fd9c 	bl	8008ef8 <_Balloc>
 80083c0:	4682      	mov	sl, r0
 80083c2:	2800      	cmp	r0, #0
 80083c4:	d142      	bne.n	800844c <_dtoa_r+0x2f4>
 80083c6:	4b1e      	ldr	r3, [pc, #120]	@ (8008440 <_dtoa_r+0x2e8>)
 80083c8:	4602      	mov	r2, r0
 80083ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80083ce:	e6da      	b.n	8008186 <_dtoa_r+0x2e>
 80083d0:	2300      	movs	r3, #0
 80083d2:	e7e3      	b.n	800839c <_dtoa_r+0x244>
 80083d4:	2300      	movs	r3, #0
 80083d6:	e7d5      	b.n	8008384 <_dtoa_r+0x22c>
 80083d8:	2401      	movs	r4, #1
 80083da:	2300      	movs	r3, #0
 80083dc:	9307      	str	r3, [sp, #28]
 80083de:	9409      	str	r4, [sp, #36]	@ 0x24
 80083e0:	f04f 3bff 	mov.w	fp, #4294967295
 80083e4:	2200      	movs	r2, #0
 80083e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80083ea:	2312      	movs	r3, #18
 80083ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80083ee:	e7db      	b.n	80083a8 <_dtoa_r+0x250>
 80083f0:	2301      	movs	r3, #1
 80083f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80083f4:	e7f4      	b.n	80083e0 <_dtoa_r+0x288>
 80083f6:	f04f 0b01 	mov.w	fp, #1
 80083fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80083fe:	465b      	mov	r3, fp
 8008400:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008404:	e7d0      	b.n	80083a8 <_dtoa_r+0x250>
 8008406:	3101      	adds	r1, #1
 8008408:	0052      	lsls	r2, r2, #1
 800840a:	e7d1      	b.n	80083b0 <_dtoa_r+0x258>
 800840c:	f3af 8000 	nop.w
 8008410:	636f4361 	.word	0x636f4361
 8008414:	3fd287a7 	.word	0x3fd287a7
 8008418:	8b60c8b3 	.word	0x8b60c8b3
 800841c:	3fc68a28 	.word	0x3fc68a28
 8008420:	509f79fb 	.word	0x509f79fb
 8008424:	3fd34413 	.word	0x3fd34413
 8008428:	0800bae6 	.word	0x0800bae6
 800842c:	0800bafd 	.word	0x0800bafd
 8008430:	7ff00000 	.word	0x7ff00000
 8008434:	0800bab1 	.word	0x0800bab1
 8008438:	3ff80000 	.word	0x3ff80000
 800843c:	0800bcb0 	.word	0x0800bcb0
 8008440:	0800bb55 	.word	0x0800bb55
 8008444:	0800bae2 	.word	0x0800bae2
 8008448:	0800bab0 	.word	0x0800bab0
 800844c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008450:	6018      	str	r0, [r3, #0]
 8008452:	9b03      	ldr	r3, [sp, #12]
 8008454:	2b0e      	cmp	r3, #14
 8008456:	f200 80a1 	bhi.w	800859c <_dtoa_r+0x444>
 800845a:	2c00      	cmp	r4, #0
 800845c:	f000 809e 	beq.w	800859c <_dtoa_r+0x444>
 8008460:	2f00      	cmp	r7, #0
 8008462:	dd33      	ble.n	80084cc <_dtoa_r+0x374>
 8008464:	4b9c      	ldr	r3, [pc, #624]	@ (80086d8 <_dtoa_r+0x580>)
 8008466:	f007 020f 	and.w	r2, r7, #15
 800846a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800846e:	ed93 7b00 	vldr	d7, [r3]
 8008472:	05f8      	lsls	r0, r7, #23
 8008474:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008478:	ea4f 1427 	mov.w	r4, r7, asr #4
 800847c:	d516      	bpl.n	80084ac <_dtoa_r+0x354>
 800847e:	4b97      	ldr	r3, [pc, #604]	@ (80086dc <_dtoa_r+0x584>)
 8008480:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008484:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008488:	f7f8 fa08 	bl	800089c <__aeabi_ddiv>
 800848c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008490:	f004 040f 	and.w	r4, r4, #15
 8008494:	2603      	movs	r6, #3
 8008496:	4d91      	ldr	r5, [pc, #580]	@ (80086dc <_dtoa_r+0x584>)
 8008498:	b954      	cbnz	r4, 80084b0 <_dtoa_r+0x358>
 800849a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800849e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084a2:	f7f8 f9fb 	bl	800089c <__aeabi_ddiv>
 80084a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084aa:	e028      	b.n	80084fe <_dtoa_r+0x3a6>
 80084ac:	2602      	movs	r6, #2
 80084ae:	e7f2      	b.n	8008496 <_dtoa_r+0x33e>
 80084b0:	07e1      	lsls	r1, r4, #31
 80084b2:	d508      	bpl.n	80084c6 <_dtoa_r+0x36e>
 80084b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80084b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084bc:	f7f8 f8c4 	bl	8000648 <__aeabi_dmul>
 80084c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084c4:	3601      	adds	r6, #1
 80084c6:	1064      	asrs	r4, r4, #1
 80084c8:	3508      	adds	r5, #8
 80084ca:	e7e5      	b.n	8008498 <_dtoa_r+0x340>
 80084cc:	f000 80af 	beq.w	800862e <_dtoa_r+0x4d6>
 80084d0:	427c      	negs	r4, r7
 80084d2:	4b81      	ldr	r3, [pc, #516]	@ (80086d8 <_dtoa_r+0x580>)
 80084d4:	4d81      	ldr	r5, [pc, #516]	@ (80086dc <_dtoa_r+0x584>)
 80084d6:	f004 020f 	and.w	r2, r4, #15
 80084da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80084e6:	f7f8 f8af 	bl	8000648 <__aeabi_dmul>
 80084ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084ee:	1124      	asrs	r4, r4, #4
 80084f0:	2300      	movs	r3, #0
 80084f2:	2602      	movs	r6, #2
 80084f4:	2c00      	cmp	r4, #0
 80084f6:	f040 808f 	bne.w	8008618 <_dtoa_r+0x4c0>
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1d3      	bne.n	80084a6 <_dtoa_r+0x34e>
 80084fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008500:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008504:	2b00      	cmp	r3, #0
 8008506:	f000 8094 	beq.w	8008632 <_dtoa_r+0x4da>
 800850a:	4b75      	ldr	r3, [pc, #468]	@ (80086e0 <_dtoa_r+0x588>)
 800850c:	2200      	movs	r2, #0
 800850e:	4620      	mov	r0, r4
 8008510:	4629      	mov	r1, r5
 8008512:	f7f8 fb0b 	bl	8000b2c <__aeabi_dcmplt>
 8008516:	2800      	cmp	r0, #0
 8008518:	f000 808b 	beq.w	8008632 <_dtoa_r+0x4da>
 800851c:	9b03      	ldr	r3, [sp, #12]
 800851e:	2b00      	cmp	r3, #0
 8008520:	f000 8087 	beq.w	8008632 <_dtoa_r+0x4da>
 8008524:	f1bb 0f00 	cmp.w	fp, #0
 8008528:	dd34      	ble.n	8008594 <_dtoa_r+0x43c>
 800852a:	4620      	mov	r0, r4
 800852c:	4b6d      	ldr	r3, [pc, #436]	@ (80086e4 <_dtoa_r+0x58c>)
 800852e:	2200      	movs	r2, #0
 8008530:	4629      	mov	r1, r5
 8008532:	f7f8 f889 	bl	8000648 <__aeabi_dmul>
 8008536:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800853a:	f107 38ff 	add.w	r8, r7, #4294967295
 800853e:	3601      	adds	r6, #1
 8008540:	465c      	mov	r4, fp
 8008542:	4630      	mov	r0, r6
 8008544:	f7f8 f816 	bl	8000574 <__aeabi_i2d>
 8008548:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800854c:	f7f8 f87c 	bl	8000648 <__aeabi_dmul>
 8008550:	4b65      	ldr	r3, [pc, #404]	@ (80086e8 <_dtoa_r+0x590>)
 8008552:	2200      	movs	r2, #0
 8008554:	f7f7 fec2 	bl	80002dc <__adddf3>
 8008558:	4605      	mov	r5, r0
 800855a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800855e:	2c00      	cmp	r4, #0
 8008560:	d16a      	bne.n	8008638 <_dtoa_r+0x4e0>
 8008562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008566:	4b61      	ldr	r3, [pc, #388]	@ (80086ec <_dtoa_r+0x594>)
 8008568:	2200      	movs	r2, #0
 800856a:	f7f7 feb5 	bl	80002d8 <__aeabi_dsub>
 800856e:	4602      	mov	r2, r0
 8008570:	460b      	mov	r3, r1
 8008572:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008576:	462a      	mov	r2, r5
 8008578:	4633      	mov	r3, r6
 800857a:	f7f8 faf5 	bl	8000b68 <__aeabi_dcmpgt>
 800857e:	2800      	cmp	r0, #0
 8008580:	f040 8298 	bne.w	8008ab4 <_dtoa_r+0x95c>
 8008584:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008588:	462a      	mov	r2, r5
 800858a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800858e:	f7f8 facd 	bl	8000b2c <__aeabi_dcmplt>
 8008592:	bb38      	cbnz	r0, 80085e4 <_dtoa_r+0x48c>
 8008594:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008598:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800859c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800859e:	2b00      	cmp	r3, #0
 80085a0:	f2c0 8157 	blt.w	8008852 <_dtoa_r+0x6fa>
 80085a4:	2f0e      	cmp	r7, #14
 80085a6:	f300 8154 	bgt.w	8008852 <_dtoa_r+0x6fa>
 80085aa:	4b4b      	ldr	r3, [pc, #300]	@ (80086d8 <_dtoa_r+0x580>)
 80085ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085b0:	ed93 7b00 	vldr	d7, [r3]
 80085b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	ed8d 7b00 	vstr	d7, [sp]
 80085bc:	f280 80e5 	bge.w	800878a <_dtoa_r+0x632>
 80085c0:	9b03      	ldr	r3, [sp, #12]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f300 80e1 	bgt.w	800878a <_dtoa_r+0x632>
 80085c8:	d10c      	bne.n	80085e4 <_dtoa_r+0x48c>
 80085ca:	4b48      	ldr	r3, [pc, #288]	@ (80086ec <_dtoa_r+0x594>)
 80085cc:	2200      	movs	r2, #0
 80085ce:	ec51 0b17 	vmov	r0, r1, d7
 80085d2:	f7f8 f839 	bl	8000648 <__aeabi_dmul>
 80085d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085da:	f7f8 fabb 	bl	8000b54 <__aeabi_dcmpge>
 80085de:	2800      	cmp	r0, #0
 80085e0:	f000 8266 	beq.w	8008ab0 <_dtoa_r+0x958>
 80085e4:	2400      	movs	r4, #0
 80085e6:	4625      	mov	r5, r4
 80085e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085ea:	4656      	mov	r6, sl
 80085ec:	ea6f 0803 	mvn.w	r8, r3
 80085f0:	2700      	movs	r7, #0
 80085f2:	4621      	mov	r1, r4
 80085f4:	4648      	mov	r0, r9
 80085f6:	f000 fcbf 	bl	8008f78 <_Bfree>
 80085fa:	2d00      	cmp	r5, #0
 80085fc:	f000 80bd 	beq.w	800877a <_dtoa_r+0x622>
 8008600:	b12f      	cbz	r7, 800860e <_dtoa_r+0x4b6>
 8008602:	42af      	cmp	r7, r5
 8008604:	d003      	beq.n	800860e <_dtoa_r+0x4b6>
 8008606:	4639      	mov	r1, r7
 8008608:	4648      	mov	r0, r9
 800860a:	f000 fcb5 	bl	8008f78 <_Bfree>
 800860e:	4629      	mov	r1, r5
 8008610:	4648      	mov	r0, r9
 8008612:	f000 fcb1 	bl	8008f78 <_Bfree>
 8008616:	e0b0      	b.n	800877a <_dtoa_r+0x622>
 8008618:	07e2      	lsls	r2, r4, #31
 800861a:	d505      	bpl.n	8008628 <_dtoa_r+0x4d0>
 800861c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008620:	f7f8 f812 	bl	8000648 <__aeabi_dmul>
 8008624:	3601      	adds	r6, #1
 8008626:	2301      	movs	r3, #1
 8008628:	1064      	asrs	r4, r4, #1
 800862a:	3508      	adds	r5, #8
 800862c:	e762      	b.n	80084f4 <_dtoa_r+0x39c>
 800862e:	2602      	movs	r6, #2
 8008630:	e765      	b.n	80084fe <_dtoa_r+0x3a6>
 8008632:	9c03      	ldr	r4, [sp, #12]
 8008634:	46b8      	mov	r8, r7
 8008636:	e784      	b.n	8008542 <_dtoa_r+0x3ea>
 8008638:	4b27      	ldr	r3, [pc, #156]	@ (80086d8 <_dtoa_r+0x580>)
 800863a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800863c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008640:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008644:	4454      	add	r4, sl
 8008646:	2900      	cmp	r1, #0
 8008648:	d054      	beq.n	80086f4 <_dtoa_r+0x59c>
 800864a:	4929      	ldr	r1, [pc, #164]	@ (80086f0 <_dtoa_r+0x598>)
 800864c:	2000      	movs	r0, #0
 800864e:	f7f8 f925 	bl	800089c <__aeabi_ddiv>
 8008652:	4633      	mov	r3, r6
 8008654:	462a      	mov	r2, r5
 8008656:	f7f7 fe3f 	bl	80002d8 <__aeabi_dsub>
 800865a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800865e:	4656      	mov	r6, sl
 8008660:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008664:	f7f8 faa0 	bl	8000ba8 <__aeabi_d2iz>
 8008668:	4605      	mov	r5, r0
 800866a:	f7f7 ff83 	bl	8000574 <__aeabi_i2d>
 800866e:	4602      	mov	r2, r0
 8008670:	460b      	mov	r3, r1
 8008672:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008676:	f7f7 fe2f 	bl	80002d8 <__aeabi_dsub>
 800867a:	3530      	adds	r5, #48	@ 0x30
 800867c:	4602      	mov	r2, r0
 800867e:	460b      	mov	r3, r1
 8008680:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008684:	f806 5b01 	strb.w	r5, [r6], #1
 8008688:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800868c:	f7f8 fa4e 	bl	8000b2c <__aeabi_dcmplt>
 8008690:	2800      	cmp	r0, #0
 8008692:	d172      	bne.n	800877a <_dtoa_r+0x622>
 8008694:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008698:	4911      	ldr	r1, [pc, #68]	@ (80086e0 <_dtoa_r+0x588>)
 800869a:	2000      	movs	r0, #0
 800869c:	f7f7 fe1c 	bl	80002d8 <__aeabi_dsub>
 80086a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80086a4:	f7f8 fa42 	bl	8000b2c <__aeabi_dcmplt>
 80086a8:	2800      	cmp	r0, #0
 80086aa:	f040 80b4 	bne.w	8008816 <_dtoa_r+0x6be>
 80086ae:	42a6      	cmp	r6, r4
 80086b0:	f43f af70 	beq.w	8008594 <_dtoa_r+0x43c>
 80086b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80086b8:	4b0a      	ldr	r3, [pc, #40]	@ (80086e4 <_dtoa_r+0x58c>)
 80086ba:	2200      	movs	r2, #0
 80086bc:	f7f7 ffc4 	bl	8000648 <__aeabi_dmul>
 80086c0:	4b08      	ldr	r3, [pc, #32]	@ (80086e4 <_dtoa_r+0x58c>)
 80086c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80086c6:	2200      	movs	r2, #0
 80086c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086cc:	f7f7 ffbc 	bl	8000648 <__aeabi_dmul>
 80086d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086d4:	e7c4      	b.n	8008660 <_dtoa_r+0x508>
 80086d6:	bf00      	nop
 80086d8:	0800bcb0 	.word	0x0800bcb0
 80086dc:	0800bc88 	.word	0x0800bc88
 80086e0:	3ff00000 	.word	0x3ff00000
 80086e4:	40240000 	.word	0x40240000
 80086e8:	401c0000 	.word	0x401c0000
 80086ec:	40140000 	.word	0x40140000
 80086f0:	3fe00000 	.word	0x3fe00000
 80086f4:	4631      	mov	r1, r6
 80086f6:	4628      	mov	r0, r5
 80086f8:	f7f7 ffa6 	bl	8000648 <__aeabi_dmul>
 80086fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008700:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008702:	4656      	mov	r6, sl
 8008704:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008708:	f7f8 fa4e 	bl	8000ba8 <__aeabi_d2iz>
 800870c:	4605      	mov	r5, r0
 800870e:	f7f7 ff31 	bl	8000574 <__aeabi_i2d>
 8008712:	4602      	mov	r2, r0
 8008714:	460b      	mov	r3, r1
 8008716:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800871a:	f7f7 fddd 	bl	80002d8 <__aeabi_dsub>
 800871e:	3530      	adds	r5, #48	@ 0x30
 8008720:	f806 5b01 	strb.w	r5, [r6], #1
 8008724:	4602      	mov	r2, r0
 8008726:	460b      	mov	r3, r1
 8008728:	42a6      	cmp	r6, r4
 800872a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800872e:	f04f 0200 	mov.w	r2, #0
 8008732:	d124      	bne.n	800877e <_dtoa_r+0x626>
 8008734:	4baf      	ldr	r3, [pc, #700]	@ (80089f4 <_dtoa_r+0x89c>)
 8008736:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800873a:	f7f7 fdcf 	bl	80002dc <__adddf3>
 800873e:	4602      	mov	r2, r0
 8008740:	460b      	mov	r3, r1
 8008742:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008746:	f7f8 fa0f 	bl	8000b68 <__aeabi_dcmpgt>
 800874a:	2800      	cmp	r0, #0
 800874c:	d163      	bne.n	8008816 <_dtoa_r+0x6be>
 800874e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008752:	49a8      	ldr	r1, [pc, #672]	@ (80089f4 <_dtoa_r+0x89c>)
 8008754:	2000      	movs	r0, #0
 8008756:	f7f7 fdbf 	bl	80002d8 <__aeabi_dsub>
 800875a:	4602      	mov	r2, r0
 800875c:	460b      	mov	r3, r1
 800875e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008762:	f7f8 f9e3 	bl	8000b2c <__aeabi_dcmplt>
 8008766:	2800      	cmp	r0, #0
 8008768:	f43f af14 	beq.w	8008594 <_dtoa_r+0x43c>
 800876c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800876e:	1e73      	subs	r3, r6, #1
 8008770:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008772:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008776:	2b30      	cmp	r3, #48	@ 0x30
 8008778:	d0f8      	beq.n	800876c <_dtoa_r+0x614>
 800877a:	4647      	mov	r7, r8
 800877c:	e03b      	b.n	80087f6 <_dtoa_r+0x69e>
 800877e:	4b9e      	ldr	r3, [pc, #632]	@ (80089f8 <_dtoa_r+0x8a0>)
 8008780:	f7f7 ff62 	bl	8000648 <__aeabi_dmul>
 8008784:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008788:	e7bc      	b.n	8008704 <_dtoa_r+0x5ac>
 800878a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800878e:	4656      	mov	r6, sl
 8008790:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008794:	4620      	mov	r0, r4
 8008796:	4629      	mov	r1, r5
 8008798:	f7f8 f880 	bl	800089c <__aeabi_ddiv>
 800879c:	f7f8 fa04 	bl	8000ba8 <__aeabi_d2iz>
 80087a0:	4680      	mov	r8, r0
 80087a2:	f7f7 fee7 	bl	8000574 <__aeabi_i2d>
 80087a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087aa:	f7f7 ff4d 	bl	8000648 <__aeabi_dmul>
 80087ae:	4602      	mov	r2, r0
 80087b0:	460b      	mov	r3, r1
 80087b2:	4620      	mov	r0, r4
 80087b4:	4629      	mov	r1, r5
 80087b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80087ba:	f7f7 fd8d 	bl	80002d8 <__aeabi_dsub>
 80087be:	f806 4b01 	strb.w	r4, [r6], #1
 80087c2:	9d03      	ldr	r5, [sp, #12]
 80087c4:	eba6 040a 	sub.w	r4, r6, sl
 80087c8:	42a5      	cmp	r5, r4
 80087ca:	4602      	mov	r2, r0
 80087cc:	460b      	mov	r3, r1
 80087ce:	d133      	bne.n	8008838 <_dtoa_r+0x6e0>
 80087d0:	f7f7 fd84 	bl	80002dc <__adddf3>
 80087d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087d8:	4604      	mov	r4, r0
 80087da:	460d      	mov	r5, r1
 80087dc:	f7f8 f9c4 	bl	8000b68 <__aeabi_dcmpgt>
 80087e0:	b9c0      	cbnz	r0, 8008814 <_dtoa_r+0x6bc>
 80087e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087e6:	4620      	mov	r0, r4
 80087e8:	4629      	mov	r1, r5
 80087ea:	f7f8 f995 	bl	8000b18 <__aeabi_dcmpeq>
 80087ee:	b110      	cbz	r0, 80087f6 <_dtoa_r+0x69e>
 80087f0:	f018 0f01 	tst.w	r8, #1
 80087f4:	d10e      	bne.n	8008814 <_dtoa_r+0x6bc>
 80087f6:	9902      	ldr	r1, [sp, #8]
 80087f8:	4648      	mov	r0, r9
 80087fa:	f000 fbbd 	bl	8008f78 <_Bfree>
 80087fe:	2300      	movs	r3, #0
 8008800:	7033      	strb	r3, [r6, #0]
 8008802:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008804:	3701      	adds	r7, #1
 8008806:	601f      	str	r7, [r3, #0]
 8008808:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800880a:	2b00      	cmp	r3, #0
 800880c:	f000 824b 	beq.w	8008ca6 <_dtoa_r+0xb4e>
 8008810:	601e      	str	r6, [r3, #0]
 8008812:	e248      	b.n	8008ca6 <_dtoa_r+0xb4e>
 8008814:	46b8      	mov	r8, r7
 8008816:	4633      	mov	r3, r6
 8008818:	461e      	mov	r6, r3
 800881a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800881e:	2a39      	cmp	r2, #57	@ 0x39
 8008820:	d106      	bne.n	8008830 <_dtoa_r+0x6d8>
 8008822:	459a      	cmp	sl, r3
 8008824:	d1f8      	bne.n	8008818 <_dtoa_r+0x6c0>
 8008826:	2230      	movs	r2, #48	@ 0x30
 8008828:	f108 0801 	add.w	r8, r8, #1
 800882c:	f88a 2000 	strb.w	r2, [sl]
 8008830:	781a      	ldrb	r2, [r3, #0]
 8008832:	3201      	adds	r2, #1
 8008834:	701a      	strb	r2, [r3, #0]
 8008836:	e7a0      	b.n	800877a <_dtoa_r+0x622>
 8008838:	4b6f      	ldr	r3, [pc, #444]	@ (80089f8 <_dtoa_r+0x8a0>)
 800883a:	2200      	movs	r2, #0
 800883c:	f7f7 ff04 	bl	8000648 <__aeabi_dmul>
 8008840:	2200      	movs	r2, #0
 8008842:	2300      	movs	r3, #0
 8008844:	4604      	mov	r4, r0
 8008846:	460d      	mov	r5, r1
 8008848:	f7f8 f966 	bl	8000b18 <__aeabi_dcmpeq>
 800884c:	2800      	cmp	r0, #0
 800884e:	d09f      	beq.n	8008790 <_dtoa_r+0x638>
 8008850:	e7d1      	b.n	80087f6 <_dtoa_r+0x69e>
 8008852:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008854:	2a00      	cmp	r2, #0
 8008856:	f000 80ea 	beq.w	8008a2e <_dtoa_r+0x8d6>
 800885a:	9a07      	ldr	r2, [sp, #28]
 800885c:	2a01      	cmp	r2, #1
 800885e:	f300 80cd 	bgt.w	80089fc <_dtoa_r+0x8a4>
 8008862:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008864:	2a00      	cmp	r2, #0
 8008866:	f000 80c1 	beq.w	80089ec <_dtoa_r+0x894>
 800886a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800886e:	9c08      	ldr	r4, [sp, #32]
 8008870:	9e00      	ldr	r6, [sp, #0]
 8008872:	9a00      	ldr	r2, [sp, #0]
 8008874:	441a      	add	r2, r3
 8008876:	9200      	str	r2, [sp, #0]
 8008878:	9a06      	ldr	r2, [sp, #24]
 800887a:	2101      	movs	r1, #1
 800887c:	441a      	add	r2, r3
 800887e:	4648      	mov	r0, r9
 8008880:	9206      	str	r2, [sp, #24]
 8008882:	f000 fc77 	bl	8009174 <__i2b>
 8008886:	4605      	mov	r5, r0
 8008888:	b166      	cbz	r6, 80088a4 <_dtoa_r+0x74c>
 800888a:	9b06      	ldr	r3, [sp, #24]
 800888c:	2b00      	cmp	r3, #0
 800888e:	dd09      	ble.n	80088a4 <_dtoa_r+0x74c>
 8008890:	42b3      	cmp	r3, r6
 8008892:	9a00      	ldr	r2, [sp, #0]
 8008894:	bfa8      	it	ge
 8008896:	4633      	movge	r3, r6
 8008898:	1ad2      	subs	r2, r2, r3
 800889a:	9200      	str	r2, [sp, #0]
 800889c:	9a06      	ldr	r2, [sp, #24]
 800889e:	1af6      	subs	r6, r6, r3
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	9306      	str	r3, [sp, #24]
 80088a4:	9b08      	ldr	r3, [sp, #32]
 80088a6:	b30b      	cbz	r3, 80088ec <_dtoa_r+0x794>
 80088a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	f000 80c6 	beq.w	8008a3c <_dtoa_r+0x8e4>
 80088b0:	2c00      	cmp	r4, #0
 80088b2:	f000 80c0 	beq.w	8008a36 <_dtoa_r+0x8de>
 80088b6:	4629      	mov	r1, r5
 80088b8:	4622      	mov	r2, r4
 80088ba:	4648      	mov	r0, r9
 80088bc:	f000 fd12 	bl	80092e4 <__pow5mult>
 80088c0:	9a02      	ldr	r2, [sp, #8]
 80088c2:	4601      	mov	r1, r0
 80088c4:	4605      	mov	r5, r0
 80088c6:	4648      	mov	r0, r9
 80088c8:	f000 fc6a 	bl	80091a0 <__multiply>
 80088cc:	9902      	ldr	r1, [sp, #8]
 80088ce:	4680      	mov	r8, r0
 80088d0:	4648      	mov	r0, r9
 80088d2:	f000 fb51 	bl	8008f78 <_Bfree>
 80088d6:	9b08      	ldr	r3, [sp, #32]
 80088d8:	1b1b      	subs	r3, r3, r4
 80088da:	9308      	str	r3, [sp, #32]
 80088dc:	f000 80b1 	beq.w	8008a42 <_dtoa_r+0x8ea>
 80088e0:	9a08      	ldr	r2, [sp, #32]
 80088e2:	4641      	mov	r1, r8
 80088e4:	4648      	mov	r0, r9
 80088e6:	f000 fcfd 	bl	80092e4 <__pow5mult>
 80088ea:	9002      	str	r0, [sp, #8]
 80088ec:	2101      	movs	r1, #1
 80088ee:	4648      	mov	r0, r9
 80088f0:	f000 fc40 	bl	8009174 <__i2b>
 80088f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088f6:	4604      	mov	r4, r0
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 81d8 	beq.w	8008cae <_dtoa_r+0xb56>
 80088fe:	461a      	mov	r2, r3
 8008900:	4601      	mov	r1, r0
 8008902:	4648      	mov	r0, r9
 8008904:	f000 fcee 	bl	80092e4 <__pow5mult>
 8008908:	9b07      	ldr	r3, [sp, #28]
 800890a:	2b01      	cmp	r3, #1
 800890c:	4604      	mov	r4, r0
 800890e:	f300 809f 	bgt.w	8008a50 <_dtoa_r+0x8f8>
 8008912:	9b04      	ldr	r3, [sp, #16]
 8008914:	2b00      	cmp	r3, #0
 8008916:	f040 8097 	bne.w	8008a48 <_dtoa_r+0x8f0>
 800891a:	9b05      	ldr	r3, [sp, #20]
 800891c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008920:	2b00      	cmp	r3, #0
 8008922:	f040 8093 	bne.w	8008a4c <_dtoa_r+0x8f4>
 8008926:	9b05      	ldr	r3, [sp, #20]
 8008928:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800892c:	0d1b      	lsrs	r3, r3, #20
 800892e:	051b      	lsls	r3, r3, #20
 8008930:	b133      	cbz	r3, 8008940 <_dtoa_r+0x7e8>
 8008932:	9b00      	ldr	r3, [sp, #0]
 8008934:	3301      	adds	r3, #1
 8008936:	9300      	str	r3, [sp, #0]
 8008938:	9b06      	ldr	r3, [sp, #24]
 800893a:	3301      	adds	r3, #1
 800893c:	9306      	str	r3, [sp, #24]
 800893e:	2301      	movs	r3, #1
 8008940:	9308      	str	r3, [sp, #32]
 8008942:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008944:	2b00      	cmp	r3, #0
 8008946:	f000 81b8 	beq.w	8008cba <_dtoa_r+0xb62>
 800894a:	6923      	ldr	r3, [r4, #16]
 800894c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008950:	6918      	ldr	r0, [r3, #16]
 8008952:	f000 fbc3 	bl	80090dc <__hi0bits>
 8008956:	f1c0 0020 	rsb	r0, r0, #32
 800895a:	9b06      	ldr	r3, [sp, #24]
 800895c:	4418      	add	r0, r3
 800895e:	f010 001f 	ands.w	r0, r0, #31
 8008962:	f000 8082 	beq.w	8008a6a <_dtoa_r+0x912>
 8008966:	f1c0 0320 	rsb	r3, r0, #32
 800896a:	2b04      	cmp	r3, #4
 800896c:	dd73      	ble.n	8008a56 <_dtoa_r+0x8fe>
 800896e:	9b00      	ldr	r3, [sp, #0]
 8008970:	f1c0 001c 	rsb	r0, r0, #28
 8008974:	4403      	add	r3, r0
 8008976:	9300      	str	r3, [sp, #0]
 8008978:	9b06      	ldr	r3, [sp, #24]
 800897a:	4403      	add	r3, r0
 800897c:	4406      	add	r6, r0
 800897e:	9306      	str	r3, [sp, #24]
 8008980:	9b00      	ldr	r3, [sp, #0]
 8008982:	2b00      	cmp	r3, #0
 8008984:	dd05      	ble.n	8008992 <_dtoa_r+0x83a>
 8008986:	9902      	ldr	r1, [sp, #8]
 8008988:	461a      	mov	r2, r3
 800898a:	4648      	mov	r0, r9
 800898c:	f000 fd04 	bl	8009398 <__lshift>
 8008990:	9002      	str	r0, [sp, #8]
 8008992:	9b06      	ldr	r3, [sp, #24]
 8008994:	2b00      	cmp	r3, #0
 8008996:	dd05      	ble.n	80089a4 <_dtoa_r+0x84c>
 8008998:	4621      	mov	r1, r4
 800899a:	461a      	mov	r2, r3
 800899c:	4648      	mov	r0, r9
 800899e:	f000 fcfb 	bl	8009398 <__lshift>
 80089a2:	4604      	mov	r4, r0
 80089a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d061      	beq.n	8008a6e <_dtoa_r+0x916>
 80089aa:	9802      	ldr	r0, [sp, #8]
 80089ac:	4621      	mov	r1, r4
 80089ae:	f000 fd5f 	bl	8009470 <__mcmp>
 80089b2:	2800      	cmp	r0, #0
 80089b4:	da5b      	bge.n	8008a6e <_dtoa_r+0x916>
 80089b6:	2300      	movs	r3, #0
 80089b8:	9902      	ldr	r1, [sp, #8]
 80089ba:	220a      	movs	r2, #10
 80089bc:	4648      	mov	r0, r9
 80089be:	f000 fafd 	bl	8008fbc <__multadd>
 80089c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089c4:	9002      	str	r0, [sp, #8]
 80089c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	f000 8177 	beq.w	8008cbe <_dtoa_r+0xb66>
 80089d0:	4629      	mov	r1, r5
 80089d2:	2300      	movs	r3, #0
 80089d4:	220a      	movs	r2, #10
 80089d6:	4648      	mov	r0, r9
 80089d8:	f000 faf0 	bl	8008fbc <__multadd>
 80089dc:	f1bb 0f00 	cmp.w	fp, #0
 80089e0:	4605      	mov	r5, r0
 80089e2:	dc6f      	bgt.n	8008ac4 <_dtoa_r+0x96c>
 80089e4:	9b07      	ldr	r3, [sp, #28]
 80089e6:	2b02      	cmp	r3, #2
 80089e8:	dc49      	bgt.n	8008a7e <_dtoa_r+0x926>
 80089ea:	e06b      	b.n	8008ac4 <_dtoa_r+0x96c>
 80089ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80089ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80089f2:	e73c      	b.n	800886e <_dtoa_r+0x716>
 80089f4:	3fe00000 	.word	0x3fe00000
 80089f8:	40240000 	.word	0x40240000
 80089fc:	9b03      	ldr	r3, [sp, #12]
 80089fe:	1e5c      	subs	r4, r3, #1
 8008a00:	9b08      	ldr	r3, [sp, #32]
 8008a02:	42a3      	cmp	r3, r4
 8008a04:	db09      	blt.n	8008a1a <_dtoa_r+0x8c2>
 8008a06:	1b1c      	subs	r4, r3, r4
 8008a08:	9b03      	ldr	r3, [sp, #12]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	f6bf af30 	bge.w	8008870 <_dtoa_r+0x718>
 8008a10:	9b00      	ldr	r3, [sp, #0]
 8008a12:	9a03      	ldr	r2, [sp, #12]
 8008a14:	1a9e      	subs	r6, r3, r2
 8008a16:	2300      	movs	r3, #0
 8008a18:	e72b      	b.n	8008872 <_dtoa_r+0x71a>
 8008a1a:	9b08      	ldr	r3, [sp, #32]
 8008a1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a1e:	9408      	str	r4, [sp, #32]
 8008a20:	1ae3      	subs	r3, r4, r3
 8008a22:	441a      	add	r2, r3
 8008a24:	9e00      	ldr	r6, [sp, #0]
 8008a26:	9b03      	ldr	r3, [sp, #12]
 8008a28:	920d      	str	r2, [sp, #52]	@ 0x34
 8008a2a:	2400      	movs	r4, #0
 8008a2c:	e721      	b.n	8008872 <_dtoa_r+0x71a>
 8008a2e:	9c08      	ldr	r4, [sp, #32]
 8008a30:	9e00      	ldr	r6, [sp, #0]
 8008a32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008a34:	e728      	b.n	8008888 <_dtoa_r+0x730>
 8008a36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008a3a:	e751      	b.n	80088e0 <_dtoa_r+0x788>
 8008a3c:	9a08      	ldr	r2, [sp, #32]
 8008a3e:	9902      	ldr	r1, [sp, #8]
 8008a40:	e750      	b.n	80088e4 <_dtoa_r+0x78c>
 8008a42:	f8cd 8008 	str.w	r8, [sp, #8]
 8008a46:	e751      	b.n	80088ec <_dtoa_r+0x794>
 8008a48:	2300      	movs	r3, #0
 8008a4a:	e779      	b.n	8008940 <_dtoa_r+0x7e8>
 8008a4c:	9b04      	ldr	r3, [sp, #16]
 8008a4e:	e777      	b.n	8008940 <_dtoa_r+0x7e8>
 8008a50:	2300      	movs	r3, #0
 8008a52:	9308      	str	r3, [sp, #32]
 8008a54:	e779      	b.n	800894a <_dtoa_r+0x7f2>
 8008a56:	d093      	beq.n	8008980 <_dtoa_r+0x828>
 8008a58:	9a00      	ldr	r2, [sp, #0]
 8008a5a:	331c      	adds	r3, #28
 8008a5c:	441a      	add	r2, r3
 8008a5e:	9200      	str	r2, [sp, #0]
 8008a60:	9a06      	ldr	r2, [sp, #24]
 8008a62:	441a      	add	r2, r3
 8008a64:	441e      	add	r6, r3
 8008a66:	9206      	str	r2, [sp, #24]
 8008a68:	e78a      	b.n	8008980 <_dtoa_r+0x828>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	e7f4      	b.n	8008a58 <_dtoa_r+0x900>
 8008a6e:	9b03      	ldr	r3, [sp, #12]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	46b8      	mov	r8, r7
 8008a74:	dc20      	bgt.n	8008ab8 <_dtoa_r+0x960>
 8008a76:	469b      	mov	fp, r3
 8008a78:	9b07      	ldr	r3, [sp, #28]
 8008a7a:	2b02      	cmp	r3, #2
 8008a7c:	dd1e      	ble.n	8008abc <_dtoa_r+0x964>
 8008a7e:	f1bb 0f00 	cmp.w	fp, #0
 8008a82:	f47f adb1 	bne.w	80085e8 <_dtoa_r+0x490>
 8008a86:	4621      	mov	r1, r4
 8008a88:	465b      	mov	r3, fp
 8008a8a:	2205      	movs	r2, #5
 8008a8c:	4648      	mov	r0, r9
 8008a8e:	f000 fa95 	bl	8008fbc <__multadd>
 8008a92:	4601      	mov	r1, r0
 8008a94:	4604      	mov	r4, r0
 8008a96:	9802      	ldr	r0, [sp, #8]
 8008a98:	f000 fcea 	bl	8009470 <__mcmp>
 8008a9c:	2800      	cmp	r0, #0
 8008a9e:	f77f ada3 	ble.w	80085e8 <_dtoa_r+0x490>
 8008aa2:	4656      	mov	r6, sl
 8008aa4:	2331      	movs	r3, #49	@ 0x31
 8008aa6:	f806 3b01 	strb.w	r3, [r6], #1
 8008aaa:	f108 0801 	add.w	r8, r8, #1
 8008aae:	e59f      	b.n	80085f0 <_dtoa_r+0x498>
 8008ab0:	9c03      	ldr	r4, [sp, #12]
 8008ab2:	46b8      	mov	r8, r7
 8008ab4:	4625      	mov	r5, r4
 8008ab6:	e7f4      	b.n	8008aa2 <_dtoa_r+0x94a>
 8008ab8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	f000 8101 	beq.w	8008cc6 <_dtoa_r+0xb6e>
 8008ac4:	2e00      	cmp	r6, #0
 8008ac6:	dd05      	ble.n	8008ad4 <_dtoa_r+0x97c>
 8008ac8:	4629      	mov	r1, r5
 8008aca:	4632      	mov	r2, r6
 8008acc:	4648      	mov	r0, r9
 8008ace:	f000 fc63 	bl	8009398 <__lshift>
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	9b08      	ldr	r3, [sp, #32]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d05c      	beq.n	8008b94 <_dtoa_r+0xa3c>
 8008ada:	6869      	ldr	r1, [r5, #4]
 8008adc:	4648      	mov	r0, r9
 8008ade:	f000 fa0b 	bl	8008ef8 <_Balloc>
 8008ae2:	4606      	mov	r6, r0
 8008ae4:	b928      	cbnz	r0, 8008af2 <_dtoa_r+0x99a>
 8008ae6:	4b82      	ldr	r3, [pc, #520]	@ (8008cf0 <_dtoa_r+0xb98>)
 8008ae8:	4602      	mov	r2, r0
 8008aea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008aee:	f7ff bb4a 	b.w	8008186 <_dtoa_r+0x2e>
 8008af2:	692a      	ldr	r2, [r5, #16]
 8008af4:	3202      	adds	r2, #2
 8008af6:	0092      	lsls	r2, r2, #2
 8008af8:	f105 010c 	add.w	r1, r5, #12
 8008afc:	300c      	adds	r0, #12
 8008afe:	f001 ff69 	bl	800a9d4 <memcpy>
 8008b02:	2201      	movs	r2, #1
 8008b04:	4631      	mov	r1, r6
 8008b06:	4648      	mov	r0, r9
 8008b08:	f000 fc46 	bl	8009398 <__lshift>
 8008b0c:	f10a 0301 	add.w	r3, sl, #1
 8008b10:	9300      	str	r3, [sp, #0]
 8008b12:	eb0a 030b 	add.w	r3, sl, fp
 8008b16:	9308      	str	r3, [sp, #32]
 8008b18:	9b04      	ldr	r3, [sp, #16]
 8008b1a:	f003 0301 	and.w	r3, r3, #1
 8008b1e:	462f      	mov	r7, r5
 8008b20:	9306      	str	r3, [sp, #24]
 8008b22:	4605      	mov	r5, r0
 8008b24:	9b00      	ldr	r3, [sp, #0]
 8008b26:	9802      	ldr	r0, [sp, #8]
 8008b28:	4621      	mov	r1, r4
 8008b2a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008b2e:	f7ff fa89 	bl	8008044 <quorem>
 8008b32:	4603      	mov	r3, r0
 8008b34:	3330      	adds	r3, #48	@ 0x30
 8008b36:	9003      	str	r0, [sp, #12]
 8008b38:	4639      	mov	r1, r7
 8008b3a:	9802      	ldr	r0, [sp, #8]
 8008b3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b3e:	f000 fc97 	bl	8009470 <__mcmp>
 8008b42:	462a      	mov	r2, r5
 8008b44:	9004      	str	r0, [sp, #16]
 8008b46:	4621      	mov	r1, r4
 8008b48:	4648      	mov	r0, r9
 8008b4a:	f000 fcad 	bl	80094a8 <__mdiff>
 8008b4e:	68c2      	ldr	r2, [r0, #12]
 8008b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b52:	4606      	mov	r6, r0
 8008b54:	bb02      	cbnz	r2, 8008b98 <_dtoa_r+0xa40>
 8008b56:	4601      	mov	r1, r0
 8008b58:	9802      	ldr	r0, [sp, #8]
 8008b5a:	f000 fc89 	bl	8009470 <__mcmp>
 8008b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b60:	4602      	mov	r2, r0
 8008b62:	4631      	mov	r1, r6
 8008b64:	4648      	mov	r0, r9
 8008b66:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b68:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b6a:	f000 fa05 	bl	8008f78 <_Bfree>
 8008b6e:	9b07      	ldr	r3, [sp, #28]
 8008b70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008b72:	9e00      	ldr	r6, [sp, #0]
 8008b74:	ea42 0103 	orr.w	r1, r2, r3
 8008b78:	9b06      	ldr	r3, [sp, #24]
 8008b7a:	4319      	orrs	r1, r3
 8008b7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b7e:	d10d      	bne.n	8008b9c <_dtoa_r+0xa44>
 8008b80:	2b39      	cmp	r3, #57	@ 0x39
 8008b82:	d027      	beq.n	8008bd4 <_dtoa_r+0xa7c>
 8008b84:	9a04      	ldr	r2, [sp, #16]
 8008b86:	2a00      	cmp	r2, #0
 8008b88:	dd01      	ble.n	8008b8e <_dtoa_r+0xa36>
 8008b8a:	9b03      	ldr	r3, [sp, #12]
 8008b8c:	3331      	adds	r3, #49	@ 0x31
 8008b8e:	f88b 3000 	strb.w	r3, [fp]
 8008b92:	e52e      	b.n	80085f2 <_dtoa_r+0x49a>
 8008b94:	4628      	mov	r0, r5
 8008b96:	e7b9      	b.n	8008b0c <_dtoa_r+0x9b4>
 8008b98:	2201      	movs	r2, #1
 8008b9a:	e7e2      	b.n	8008b62 <_dtoa_r+0xa0a>
 8008b9c:	9904      	ldr	r1, [sp, #16]
 8008b9e:	2900      	cmp	r1, #0
 8008ba0:	db04      	blt.n	8008bac <_dtoa_r+0xa54>
 8008ba2:	9807      	ldr	r0, [sp, #28]
 8008ba4:	4301      	orrs	r1, r0
 8008ba6:	9806      	ldr	r0, [sp, #24]
 8008ba8:	4301      	orrs	r1, r0
 8008baa:	d120      	bne.n	8008bee <_dtoa_r+0xa96>
 8008bac:	2a00      	cmp	r2, #0
 8008bae:	ddee      	ble.n	8008b8e <_dtoa_r+0xa36>
 8008bb0:	9902      	ldr	r1, [sp, #8]
 8008bb2:	9300      	str	r3, [sp, #0]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	4648      	mov	r0, r9
 8008bb8:	f000 fbee 	bl	8009398 <__lshift>
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	9002      	str	r0, [sp, #8]
 8008bc0:	f000 fc56 	bl	8009470 <__mcmp>
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	9b00      	ldr	r3, [sp, #0]
 8008bc8:	dc02      	bgt.n	8008bd0 <_dtoa_r+0xa78>
 8008bca:	d1e0      	bne.n	8008b8e <_dtoa_r+0xa36>
 8008bcc:	07da      	lsls	r2, r3, #31
 8008bce:	d5de      	bpl.n	8008b8e <_dtoa_r+0xa36>
 8008bd0:	2b39      	cmp	r3, #57	@ 0x39
 8008bd2:	d1da      	bne.n	8008b8a <_dtoa_r+0xa32>
 8008bd4:	2339      	movs	r3, #57	@ 0x39
 8008bd6:	f88b 3000 	strb.w	r3, [fp]
 8008bda:	4633      	mov	r3, r6
 8008bdc:	461e      	mov	r6, r3
 8008bde:	3b01      	subs	r3, #1
 8008be0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008be4:	2a39      	cmp	r2, #57	@ 0x39
 8008be6:	d04e      	beq.n	8008c86 <_dtoa_r+0xb2e>
 8008be8:	3201      	adds	r2, #1
 8008bea:	701a      	strb	r2, [r3, #0]
 8008bec:	e501      	b.n	80085f2 <_dtoa_r+0x49a>
 8008bee:	2a00      	cmp	r2, #0
 8008bf0:	dd03      	ble.n	8008bfa <_dtoa_r+0xaa2>
 8008bf2:	2b39      	cmp	r3, #57	@ 0x39
 8008bf4:	d0ee      	beq.n	8008bd4 <_dtoa_r+0xa7c>
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	e7c9      	b.n	8008b8e <_dtoa_r+0xa36>
 8008bfa:	9a00      	ldr	r2, [sp, #0]
 8008bfc:	9908      	ldr	r1, [sp, #32]
 8008bfe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008c02:	428a      	cmp	r2, r1
 8008c04:	d028      	beq.n	8008c58 <_dtoa_r+0xb00>
 8008c06:	9902      	ldr	r1, [sp, #8]
 8008c08:	2300      	movs	r3, #0
 8008c0a:	220a      	movs	r2, #10
 8008c0c:	4648      	mov	r0, r9
 8008c0e:	f000 f9d5 	bl	8008fbc <__multadd>
 8008c12:	42af      	cmp	r7, r5
 8008c14:	9002      	str	r0, [sp, #8]
 8008c16:	f04f 0300 	mov.w	r3, #0
 8008c1a:	f04f 020a 	mov.w	r2, #10
 8008c1e:	4639      	mov	r1, r7
 8008c20:	4648      	mov	r0, r9
 8008c22:	d107      	bne.n	8008c34 <_dtoa_r+0xadc>
 8008c24:	f000 f9ca 	bl	8008fbc <__multadd>
 8008c28:	4607      	mov	r7, r0
 8008c2a:	4605      	mov	r5, r0
 8008c2c:	9b00      	ldr	r3, [sp, #0]
 8008c2e:	3301      	adds	r3, #1
 8008c30:	9300      	str	r3, [sp, #0]
 8008c32:	e777      	b.n	8008b24 <_dtoa_r+0x9cc>
 8008c34:	f000 f9c2 	bl	8008fbc <__multadd>
 8008c38:	4629      	mov	r1, r5
 8008c3a:	4607      	mov	r7, r0
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	220a      	movs	r2, #10
 8008c40:	4648      	mov	r0, r9
 8008c42:	f000 f9bb 	bl	8008fbc <__multadd>
 8008c46:	4605      	mov	r5, r0
 8008c48:	e7f0      	b.n	8008c2c <_dtoa_r+0xad4>
 8008c4a:	f1bb 0f00 	cmp.w	fp, #0
 8008c4e:	bfcc      	ite	gt
 8008c50:	465e      	movgt	r6, fp
 8008c52:	2601      	movle	r6, #1
 8008c54:	4456      	add	r6, sl
 8008c56:	2700      	movs	r7, #0
 8008c58:	9902      	ldr	r1, [sp, #8]
 8008c5a:	9300      	str	r3, [sp, #0]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	4648      	mov	r0, r9
 8008c60:	f000 fb9a 	bl	8009398 <__lshift>
 8008c64:	4621      	mov	r1, r4
 8008c66:	9002      	str	r0, [sp, #8]
 8008c68:	f000 fc02 	bl	8009470 <__mcmp>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	dcb4      	bgt.n	8008bda <_dtoa_r+0xa82>
 8008c70:	d102      	bne.n	8008c78 <_dtoa_r+0xb20>
 8008c72:	9b00      	ldr	r3, [sp, #0]
 8008c74:	07db      	lsls	r3, r3, #31
 8008c76:	d4b0      	bmi.n	8008bda <_dtoa_r+0xa82>
 8008c78:	4633      	mov	r3, r6
 8008c7a:	461e      	mov	r6, r3
 8008c7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c80:	2a30      	cmp	r2, #48	@ 0x30
 8008c82:	d0fa      	beq.n	8008c7a <_dtoa_r+0xb22>
 8008c84:	e4b5      	b.n	80085f2 <_dtoa_r+0x49a>
 8008c86:	459a      	cmp	sl, r3
 8008c88:	d1a8      	bne.n	8008bdc <_dtoa_r+0xa84>
 8008c8a:	2331      	movs	r3, #49	@ 0x31
 8008c8c:	f108 0801 	add.w	r8, r8, #1
 8008c90:	f88a 3000 	strb.w	r3, [sl]
 8008c94:	e4ad      	b.n	80085f2 <_dtoa_r+0x49a>
 8008c96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008cf4 <_dtoa_r+0xb9c>
 8008c9c:	b11b      	cbz	r3, 8008ca6 <_dtoa_r+0xb4e>
 8008c9e:	f10a 0308 	add.w	r3, sl, #8
 8008ca2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008ca4:	6013      	str	r3, [r2, #0]
 8008ca6:	4650      	mov	r0, sl
 8008ca8:	b017      	add	sp, #92	@ 0x5c
 8008caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cae:	9b07      	ldr	r3, [sp, #28]
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	f77f ae2e 	ble.w	8008912 <_dtoa_r+0x7ba>
 8008cb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cb8:	9308      	str	r3, [sp, #32]
 8008cba:	2001      	movs	r0, #1
 8008cbc:	e64d      	b.n	800895a <_dtoa_r+0x802>
 8008cbe:	f1bb 0f00 	cmp.w	fp, #0
 8008cc2:	f77f aed9 	ble.w	8008a78 <_dtoa_r+0x920>
 8008cc6:	4656      	mov	r6, sl
 8008cc8:	9802      	ldr	r0, [sp, #8]
 8008cca:	4621      	mov	r1, r4
 8008ccc:	f7ff f9ba 	bl	8008044 <quorem>
 8008cd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008cd4:	f806 3b01 	strb.w	r3, [r6], #1
 8008cd8:	eba6 020a 	sub.w	r2, r6, sl
 8008cdc:	4593      	cmp	fp, r2
 8008cde:	ddb4      	ble.n	8008c4a <_dtoa_r+0xaf2>
 8008ce0:	9902      	ldr	r1, [sp, #8]
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	220a      	movs	r2, #10
 8008ce6:	4648      	mov	r0, r9
 8008ce8:	f000 f968 	bl	8008fbc <__multadd>
 8008cec:	9002      	str	r0, [sp, #8]
 8008cee:	e7eb      	b.n	8008cc8 <_dtoa_r+0xb70>
 8008cf0:	0800bb55 	.word	0x0800bb55
 8008cf4:	0800bad9 	.word	0x0800bad9

08008cf8 <_free_r>:
 8008cf8:	b538      	push	{r3, r4, r5, lr}
 8008cfa:	4605      	mov	r5, r0
 8008cfc:	2900      	cmp	r1, #0
 8008cfe:	d041      	beq.n	8008d84 <_free_r+0x8c>
 8008d00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d04:	1f0c      	subs	r4, r1, #4
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	bfb8      	it	lt
 8008d0a:	18e4      	addlt	r4, r4, r3
 8008d0c:	f000 f8e8 	bl	8008ee0 <__malloc_lock>
 8008d10:	4a1d      	ldr	r2, [pc, #116]	@ (8008d88 <_free_r+0x90>)
 8008d12:	6813      	ldr	r3, [r2, #0]
 8008d14:	b933      	cbnz	r3, 8008d24 <_free_r+0x2c>
 8008d16:	6063      	str	r3, [r4, #4]
 8008d18:	6014      	str	r4, [r2, #0]
 8008d1a:	4628      	mov	r0, r5
 8008d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d20:	f000 b8e4 	b.w	8008eec <__malloc_unlock>
 8008d24:	42a3      	cmp	r3, r4
 8008d26:	d908      	bls.n	8008d3a <_free_r+0x42>
 8008d28:	6820      	ldr	r0, [r4, #0]
 8008d2a:	1821      	adds	r1, r4, r0
 8008d2c:	428b      	cmp	r3, r1
 8008d2e:	bf01      	itttt	eq
 8008d30:	6819      	ldreq	r1, [r3, #0]
 8008d32:	685b      	ldreq	r3, [r3, #4]
 8008d34:	1809      	addeq	r1, r1, r0
 8008d36:	6021      	streq	r1, [r4, #0]
 8008d38:	e7ed      	b.n	8008d16 <_free_r+0x1e>
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	b10b      	cbz	r3, 8008d44 <_free_r+0x4c>
 8008d40:	42a3      	cmp	r3, r4
 8008d42:	d9fa      	bls.n	8008d3a <_free_r+0x42>
 8008d44:	6811      	ldr	r1, [r2, #0]
 8008d46:	1850      	adds	r0, r2, r1
 8008d48:	42a0      	cmp	r0, r4
 8008d4a:	d10b      	bne.n	8008d64 <_free_r+0x6c>
 8008d4c:	6820      	ldr	r0, [r4, #0]
 8008d4e:	4401      	add	r1, r0
 8008d50:	1850      	adds	r0, r2, r1
 8008d52:	4283      	cmp	r3, r0
 8008d54:	6011      	str	r1, [r2, #0]
 8008d56:	d1e0      	bne.n	8008d1a <_free_r+0x22>
 8008d58:	6818      	ldr	r0, [r3, #0]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	6053      	str	r3, [r2, #4]
 8008d5e:	4408      	add	r0, r1
 8008d60:	6010      	str	r0, [r2, #0]
 8008d62:	e7da      	b.n	8008d1a <_free_r+0x22>
 8008d64:	d902      	bls.n	8008d6c <_free_r+0x74>
 8008d66:	230c      	movs	r3, #12
 8008d68:	602b      	str	r3, [r5, #0]
 8008d6a:	e7d6      	b.n	8008d1a <_free_r+0x22>
 8008d6c:	6820      	ldr	r0, [r4, #0]
 8008d6e:	1821      	adds	r1, r4, r0
 8008d70:	428b      	cmp	r3, r1
 8008d72:	bf04      	itt	eq
 8008d74:	6819      	ldreq	r1, [r3, #0]
 8008d76:	685b      	ldreq	r3, [r3, #4]
 8008d78:	6063      	str	r3, [r4, #4]
 8008d7a:	bf04      	itt	eq
 8008d7c:	1809      	addeq	r1, r1, r0
 8008d7e:	6021      	streq	r1, [r4, #0]
 8008d80:	6054      	str	r4, [r2, #4]
 8008d82:	e7ca      	b.n	8008d1a <_free_r+0x22>
 8008d84:	bd38      	pop	{r3, r4, r5, pc}
 8008d86:	bf00      	nop
 8008d88:	200005c8 	.word	0x200005c8

08008d8c <malloc>:
 8008d8c:	4b02      	ldr	r3, [pc, #8]	@ (8008d98 <malloc+0xc>)
 8008d8e:	4601      	mov	r1, r0
 8008d90:	6818      	ldr	r0, [r3, #0]
 8008d92:	f000 b825 	b.w	8008de0 <_malloc_r>
 8008d96:	bf00      	nop
 8008d98:	20000018 	.word	0x20000018

08008d9c <sbrk_aligned>:
 8008d9c:	b570      	push	{r4, r5, r6, lr}
 8008d9e:	4e0f      	ldr	r6, [pc, #60]	@ (8008ddc <sbrk_aligned+0x40>)
 8008da0:	460c      	mov	r4, r1
 8008da2:	6831      	ldr	r1, [r6, #0]
 8008da4:	4605      	mov	r5, r0
 8008da6:	b911      	cbnz	r1, 8008dae <sbrk_aligned+0x12>
 8008da8:	f001 fe04 	bl	800a9b4 <_sbrk_r>
 8008dac:	6030      	str	r0, [r6, #0]
 8008dae:	4621      	mov	r1, r4
 8008db0:	4628      	mov	r0, r5
 8008db2:	f001 fdff 	bl	800a9b4 <_sbrk_r>
 8008db6:	1c43      	adds	r3, r0, #1
 8008db8:	d103      	bne.n	8008dc2 <sbrk_aligned+0x26>
 8008dba:	f04f 34ff 	mov.w	r4, #4294967295
 8008dbe:	4620      	mov	r0, r4
 8008dc0:	bd70      	pop	{r4, r5, r6, pc}
 8008dc2:	1cc4      	adds	r4, r0, #3
 8008dc4:	f024 0403 	bic.w	r4, r4, #3
 8008dc8:	42a0      	cmp	r0, r4
 8008dca:	d0f8      	beq.n	8008dbe <sbrk_aligned+0x22>
 8008dcc:	1a21      	subs	r1, r4, r0
 8008dce:	4628      	mov	r0, r5
 8008dd0:	f001 fdf0 	bl	800a9b4 <_sbrk_r>
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	d1f2      	bne.n	8008dbe <sbrk_aligned+0x22>
 8008dd8:	e7ef      	b.n	8008dba <sbrk_aligned+0x1e>
 8008dda:	bf00      	nop
 8008ddc:	200005c4 	.word	0x200005c4

08008de0 <_malloc_r>:
 8008de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008de4:	1ccd      	adds	r5, r1, #3
 8008de6:	f025 0503 	bic.w	r5, r5, #3
 8008dea:	3508      	adds	r5, #8
 8008dec:	2d0c      	cmp	r5, #12
 8008dee:	bf38      	it	cc
 8008df0:	250c      	movcc	r5, #12
 8008df2:	2d00      	cmp	r5, #0
 8008df4:	4606      	mov	r6, r0
 8008df6:	db01      	blt.n	8008dfc <_malloc_r+0x1c>
 8008df8:	42a9      	cmp	r1, r5
 8008dfa:	d904      	bls.n	8008e06 <_malloc_r+0x26>
 8008dfc:	230c      	movs	r3, #12
 8008dfe:	6033      	str	r3, [r6, #0]
 8008e00:	2000      	movs	r0, #0
 8008e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008edc <_malloc_r+0xfc>
 8008e0a:	f000 f869 	bl	8008ee0 <__malloc_lock>
 8008e0e:	f8d8 3000 	ldr.w	r3, [r8]
 8008e12:	461c      	mov	r4, r3
 8008e14:	bb44      	cbnz	r4, 8008e68 <_malloc_r+0x88>
 8008e16:	4629      	mov	r1, r5
 8008e18:	4630      	mov	r0, r6
 8008e1a:	f7ff ffbf 	bl	8008d9c <sbrk_aligned>
 8008e1e:	1c43      	adds	r3, r0, #1
 8008e20:	4604      	mov	r4, r0
 8008e22:	d158      	bne.n	8008ed6 <_malloc_r+0xf6>
 8008e24:	f8d8 4000 	ldr.w	r4, [r8]
 8008e28:	4627      	mov	r7, r4
 8008e2a:	2f00      	cmp	r7, #0
 8008e2c:	d143      	bne.n	8008eb6 <_malloc_r+0xd6>
 8008e2e:	2c00      	cmp	r4, #0
 8008e30:	d04b      	beq.n	8008eca <_malloc_r+0xea>
 8008e32:	6823      	ldr	r3, [r4, #0]
 8008e34:	4639      	mov	r1, r7
 8008e36:	4630      	mov	r0, r6
 8008e38:	eb04 0903 	add.w	r9, r4, r3
 8008e3c:	f001 fdba 	bl	800a9b4 <_sbrk_r>
 8008e40:	4581      	cmp	r9, r0
 8008e42:	d142      	bne.n	8008eca <_malloc_r+0xea>
 8008e44:	6821      	ldr	r1, [r4, #0]
 8008e46:	1a6d      	subs	r5, r5, r1
 8008e48:	4629      	mov	r1, r5
 8008e4a:	4630      	mov	r0, r6
 8008e4c:	f7ff ffa6 	bl	8008d9c <sbrk_aligned>
 8008e50:	3001      	adds	r0, #1
 8008e52:	d03a      	beq.n	8008eca <_malloc_r+0xea>
 8008e54:	6823      	ldr	r3, [r4, #0]
 8008e56:	442b      	add	r3, r5
 8008e58:	6023      	str	r3, [r4, #0]
 8008e5a:	f8d8 3000 	ldr.w	r3, [r8]
 8008e5e:	685a      	ldr	r2, [r3, #4]
 8008e60:	bb62      	cbnz	r2, 8008ebc <_malloc_r+0xdc>
 8008e62:	f8c8 7000 	str.w	r7, [r8]
 8008e66:	e00f      	b.n	8008e88 <_malloc_r+0xa8>
 8008e68:	6822      	ldr	r2, [r4, #0]
 8008e6a:	1b52      	subs	r2, r2, r5
 8008e6c:	d420      	bmi.n	8008eb0 <_malloc_r+0xd0>
 8008e6e:	2a0b      	cmp	r2, #11
 8008e70:	d917      	bls.n	8008ea2 <_malloc_r+0xc2>
 8008e72:	1961      	adds	r1, r4, r5
 8008e74:	42a3      	cmp	r3, r4
 8008e76:	6025      	str	r5, [r4, #0]
 8008e78:	bf18      	it	ne
 8008e7a:	6059      	strne	r1, [r3, #4]
 8008e7c:	6863      	ldr	r3, [r4, #4]
 8008e7e:	bf08      	it	eq
 8008e80:	f8c8 1000 	streq.w	r1, [r8]
 8008e84:	5162      	str	r2, [r4, r5]
 8008e86:	604b      	str	r3, [r1, #4]
 8008e88:	4630      	mov	r0, r6
 8008e8a:	f000 f82f 	bl	8008eec <__malloc_unlock>
 8008e8e:	f104 000b 	add.w	r0, r4, #11
 8008e92:	1d23      	adds	r3, r4, #4
 8008e94:	f020 0007 	bic.w	r0, r0, #7
 8008e98:	1ac2      	subs	r2, r0, r3
 8008e9a:	bf1c      	itt	ne
 8008e9c:	1a1b      	subne	r3, r3, r0
 8008e9e:	50a3      	strne	r3, [r4, r2]
 8008ea0:	e7af      	b.n	8008e02 <_malloc_r+0x22>
 8008ea2:	6862      	ldr	r2, [r4, #4]
 8008ea4:	42a3      	cmp	r3, r4
 8008ea6:	bf0c      	ite	eq
 8008ea8:	f8c8 2000 	streq.w	r2, [r8]
 8008eac:	605a      	strne	r2, [r3, #4]
 8008eae:	e7eb      	b.n	8008e88 <_malloc_r+0xa8>
 8008eb0:	4623      	mov	r3, r4
 8008eb2:	6864      	ldr	r4, [r4, #4]
 8008eb4:	e7ae      	b.n	8008e14 <_malloc_r+0x34>
 8008eb6:	463c      	mov	r4, r7
 8008eb8:	687f      	ldr	r7, [r7, #4]
 8008eba:	e7b6      	b.n	8008e2a <_malloc_r+0x4a>
 8008ebc:	461a      	mov	r2, r3
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	42a3      	cmp	r3, r4
 8008ec2:	d1fb      	bne.n	8008ebc <_malloc_r+0xdc>
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	6053      	str	r3, [r2, #4]
 8008ec8:	e7de      	b.n	8008e88 <_malloc_r+0xa8>
 8008eca:	230c      	movs	r3, #12
 8008ecc:	6033      	str	r3, [r6, #0]
 8008ece:	4630      	mov	r0, r6
 8008ed0:	f000 f80c 	bl	8008eec <__malloc_unlock>
 8008ed4:	e794      	b.n	8008e00 <_malloc_r+0x20>
 8008ed6:	6005      	str	r5, [r0, #0]
 8008ed8:	e7d6      	b.n	8008e88 <_malloc_r+0xa8>
 8008eda:	bf00      	nop
 8008edc:	200005c8 	.word	0x200005c8

08008ee0 <__malloc_lock>:
 8008ee0:	4801      	ldr	r0, [pc, #4]	@ (8008ee8 <__malloc_lock+0x8>)
 8008ee2:	f7ff b8a6 	b.w	8008032 <__retarget_lock_acquire_recursive>
 8008ee6:	bf00      	nop
 8008ee8:	200005c0 	.word	0x200005c0

08008eec <__malloc_unlock>:
 8008eec:	4801      	ldr	r0, [pc, #4]	@ (8008ef4 <__malloc_unlock+0x8>)
 8008eee:	f7ff b8a1 	b.w	8008034 <__retarget_lock_release_recursive>
 8008ef2:	bf00      	nop
 8008ef4:	200005c0 	.word	0x200005c0

08008ef8 <_Balloc>:
 8008ef8:	b570      	push	{r4, r5, r6, lr}
 8008efa:	69c6      	ldr	r6, [r0, #28]
 8008efc:	4604      	mov	r4, r0
 8008efe:	460d      	mov	r5, r1
 8008f00:	b976      	cbnz	r6, 8008f20 <_Balloc+0x28>
 8008f02:	2010      	movs	r0, #16
 8008f04:	f7ff ff42 	bl	8008d8c <malloc>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	61e0      	str	r0, [r4, #28]
 8008f0c:	b920      	cbnz	r0, 8008f18 <_Balloc+0x20>
 8008f0e:	4b18      	ldr	r3, [pc, #96]	@ (8008f70 <_Balloc+0x78>)
 8008f10:	4818      	ldr	r0, [pc, #96]	@ (8008f74 <_Balloc+0x7c>)
 8008f12:	216b      	movs	r1, #107	@ 0x6b
 8008f14:	f001 fd74 	bl	800aa00 <__assert_func>
 8008f18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f1c:	6006      	str	r6, [r0, #0]
 8008f1e:	60c6      	str	r6, [r0, #12]
 8008f20:	69e6      	ldr	r6, [r4, #28]
 8008f22:	68f3      	ldr	r3, [r6, #12]
 8008f24:	b183      	cbz	r3, 8008f48 <_Balloc+0x50>
 8008f26:	69e3      	ldr	r3, [r4, #28]
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f2e:	b9b8      	cbnz	r0, 8008f60 <_Balloc+0x68>
 8008f30:	2101      	movs	r1, #1
 8008f32:	fa01 f605 	lsl.w	r6, r1, r5
 8008f36:	1d72      	adds	r2, r6, #5
 8008f38:	0092      	lsls	r2, r2, #2
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f001 fd7e 	bl	800aa3c <_calloc_r>
 8008f40:	b160      	cbz	r0, 8008f5c <_Balloc+0x64>
 8008f42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f46:	e00e      	b.n	8008f66 <_Balloc+0x6e>
 8008f48:	2221      	movs	r2, #33	@ 0x21
 8008f4a:	2104      	movs	r1, #4
 8008f4c:	4620      	mov	r0, r4
 8008f4e:	f001 fd75 	bl	800aa3c <_calloc_r>
 8008f52:	69e3      	ldr	r3, [r4, #28]
 8008f54:	60f0      	str	r0, [r6, #12]
 8008f56:	68db      	ldr	r3, [r3, #12]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d1e4      	bne.n	8008f26 <_Balloc+0x2e>
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	bd70      	pop	{r4, r5, r6, pc}
 8008f60:	6802      	ldr	r2, [r0, #0]
 8008f62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f66:	2300      	movs	r3, #0
 8008f68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f6c:	e7f7      	b.n	8008f5e <_Balloc+0x66>
 8008f6e:	bf00      	nop
 8008f70:	0800bae6 	.word	0x0800bae6
 8008f74:	0800bb66 	.word	0x0800bb66

08008f78 <_Bfree>:
 8008f78:	b570      	push	{r4, r5, r6, lr}
 8008f7a:	69c6      	ldr	r6, [r0, #28]
 8008f7c:	4605      	mov	r5, r0
 8008f7e:	460c      	mov	r4, r1
 8008f80:	b976      	cbnz	r6, 8008fa0 <_Bfree+0x28>
 8008f82:	2010      	movs	r0, #16
 8008f84:	f7ff ff02 	bl	8008d8c <malloc>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	61e8      	str	r0, [r5, #28]
 8008f8c:	b920      	cbnz	r0, 8008f98 <_Bfree+0x20>
 8008f8e:	4b09      	ldr	r3, [pc, #36]	@ (8008fb4 <_Bfree+0x3c>)
 8008f90:	4809      	ldr	r0, [pc, #36]	@ (8008fb8 <_Bfree+0x40>)
 8008f92:	218f      	movs	r1, #143	@ 0x8f
 8008f94:	f001 fd34 	bl	800aa00 <__assert_func>
 8008f98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f9c:	6006      	str	r6, [r0, #0]
 8008f9e:	60c6      	str	r6, [r0, #12]
 8008fa0:	b13c      	cbz	r4, 8008fb2 <_Bfree+0x3a>
 8008fa2:	69eb      	ldr	r3, [r5, #28]
 8008fa4:	6862      	ldr	r2, [r4, #4]
 8008fa6:	68db      	ldr	r3, [r3, #12]
 8008fa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fac:	6021      	str	r1, [r4, #0]
 8008fae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fb2:	bd70      	pop	{r4, r5, r6, pc}
 8008fb4:	0800bae6 	.word	0x0800bae6
 8008fb8:	0800bb66 	.word	0x0800bb66

08008fbc <__multadd>:
 8008fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fc0:	690d      	ldr	r5, [r1, #16]
 8008fc2:	4607      	mov	r7, r0
 8008fc4:	460c      	mov	r4, r1
 8008fc6:	461e      	mov	r6, r3
 8008fc8:	f101 0c14 	add.w	ip, r1, #20
 8008fcc:	2000      	movs	r0, #0
 8008fce:	f8dc 3000 	ldr.w	r3, [ip]
 8008fd2:	b299      	uxth	r1, r3
 8008fd4:	fb02 6101 	mla	r1, r2, r1, r6
 8008fd8:	0c1e      	lsrs	r6, r3, #16
 8008fda:	0c0b      	lsrs	r3, r1, #16
 8008fdc:	fb02 3306 	mla	r3, r2, r6, r3
 8008fe0:	b289      	uxth	r1, r1
 8008fe2:	3001      	adds	r0, #1
 8008fe4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008fe8:	4285      	cmp	r5, r0
 8008fea:	f84c 1b04 	str.w	r1, [ip], #4
 8008fee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ff2:	dcec      	bgt.n	8008fce <__multadd+0x12>
 8008ff4:	b30e      	cbz	r6, 800903a <__multadd+0x7e>
 8008ff6:	68a3      	ldr	r3, [r4, #8]
 8008ff8:	42ab      	cmp	r3, r5
 8008ffa:	dc19      	bgt.n	8009030 <__multadd+0x74>
 8008ffc:	6861      	ldr	r1, [r4, #4]
 8008ffe:	4638      	mov	r0, r7
 8009000:	3101      	adds	r1, #1
 8009002:	f7ff ff79 	bl	8008ef8 <_Balloc>
 8009006:	4680      	mov	r8, r0
 8009008:	b928      	cbnz	r0, 8009016 <__multadd+0x5a>
 800900a:	4602      	mov	r2, r0
 800900c:	4b0c      	ldr	r3, [pc, #48]	@ (8009040 <__multadd+0x84>)
 800900e:	480d      	ldr	r0, [pc, #52]	@ (8009044 <__multadd+0x88>)
 8009010:	21ba      	movs	r1, #186	@ 0xba
 8009012:	f001 fcf5 	bl	800aa00 <__assert_func>
 8009016:	6922      	ldr	r2, [r4, #16]
 8009018:	3202      	adds	r2, #2
 800901a:	f104 010c 	add.w	r1, r4, #12
 800901e:	0092      	lsls	r2, r2, #2
 8009020:	300c      	adds	r0, #12
 8009022:	f001 fcd7 	bl	800a9d4 <memcpy>
 8009026:	4621      	mov	r1, r4
 8009028:	4638      	mov	r0, r7
 800902a:	f7ff ffa5 	bl	8008f78 <_Bfree>
 800902e:	4644      	mov	r4, r8
 8009030:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009034:	3501      	adds	r5, #1
 8009036:	615e      	str	r6, [r3, #20]
 8009038:	6125      	str	r5, [r4, #16]
 800903a:	4620      	mov	r0, r4
 800903c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009040:	0800bb55 	.word	0x0800bb55
 8009044:	0800bb66 	.word	0x0800bb66

08009048 <__s2b>:
 8009048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800904c:	460c      	mov	r4, r1
 800904e:	4615      	mov	r5, r2
 8009050:	461f      	mov	r7, r3
 8009052:	2209      	movs	r2, #9
 8009054:	3308      	adds	r3, #8
 8009056:	4606      	mov	r6, r0
 8009058:	fb93 f3f2 	sdiv	r3, r3, r2
 800905c:	2100      	movs	r1, #0
 800905e:	2201      	movs	r2, #1
 8009060:	429a      	cmp	r2, r3
 8009062:	db09      	blt.n	8009078 <__s2b+0x30>
 8009064:	4630      	mov	r0, r6
 8009066:	f7ff ff47 	bl	8008ef8 <_Balloc>
 800906a:	b940      	cbnz	r0, 800907e <__s2b+0x36>
 800906c:	4602      	mov	r2, r0
 800906e:	4b19      	ldr	r3, [pc, #100]	@ (80090d4 <__s2b+0x8c>)
 8009070:	4819      	ldr	r0, [pc, #100]	@ (80090d8 <__s2b+0x90>)
 8009072:	21d3      	movs	r1, #211	@ 0xd3
 8009074:	f001 fcc4 	bl	800aa00 <__assert_func>
 8009078:	0052      	lsls	r2, r2, #1
 800907a:	3101      	adds	r1, #1
 800907c:	e7f0      	b.n	8009060 <__s2b+0x18>
 800907e:	9b08      	ldr	r3, [sp, #32]
 8009080:	6143      	str	r3, [r0, #20]
 8009082:	2d09      	cmp	r5, #9
 8009084:	f04f 0301 	mov.w	r3, #1
 8009088:	6103      	str	r3, [r0, #16]
 800908a:	dd16      	ble.n	80090ba <__s2b+0x72>
 800908c:	f104 0909 	add.w	r9, r4, #9
 8009090:	46c8      	mov	r8, r9
 8009092:	442c      	add	r4, r5
 8009094:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009098:	4601      	mov	r1, r0
 800909a:	3b30      	subs	r3, #48	@ 0x30
 800909c:	220a      	movs	r2, #10
 800909e:	4630      	mov	r0, r6
 80090a0:	f7ff ff8c 	bl	8008fbc <__multadd>
 80090a4:	45a0      	cmp	r8, r4
 80090a6:	d1f5      	bne.n	8009094 <__s2b+0x4c>
 80090a8:	f1a5 0408 	sub.w	r4, r5, #8
 80090ac:	444c      	add	r4, r9
 80090ae:	1b2d      	subs	r5, r5, r4
 80090b0:	1963      	adds	r3, r4, r5
 80090b2:	42bb      	cmp	r3, r7
 80090b4:	db04      	blt.n	80090c0 <__s2b+0x78>
 80090b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090ba:	340a      	adds	r4, #10
 80090bc:	2509      	movs	r5, #9
 80090be:	e7f6      	b.n	80090ae <__s2b+0x66>
 80090c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80090c4:	4601      	mov	r1, r0
 80090c6:	3b30      	subs	r3, #48	@ 0x30
 80090c8:	220a      	movs	r2, #10
 80090ca:	4630      	mov	r0, r6
 80090cc:	f7ff ff76 	bl	8008fbc <__multadd>
 80090d0:	e7ee      	b.n	80090b0 <__s2b+0x68>
 80090d2:	bf00      	nop
 80090d4:	0800bb55 	.word	0x0800bb55
 80090d8:	0800bb66 	.word	0x0800bb66

080090dc <__hi0bits>:
 80090dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80090e0:	4603      	mov	r3, r0
 80090e2:	bf36      	itet	cc
 80090e4:	0403      	lslcc	r3, r0, #16
 80090e6:	2000      	movcs	r0, #0
 80090e8:	2010      	movcc	r0, #16
 80090ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80090ee:	bf3c      	itt	cc
 80090f0:	021b      	lslcc	r3, r3, #8
 80090f2:	3008      	addcc	r0, #8
 80090f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090f8:	bf3c      	itt	cc
 80090fa:	011b      	lslcc	r3, r3, #4
 80090fc:	3004      	addcc	r0, #4
 80090fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009102:	bf3c      	itt	cc
 8009104:	009b      	lslcc	r3, r3, #2
 8009106:	3002      	addcc	r0, #2
 8009108:	2b00      	cmp	r3, #0
 800910a:	db05      	blt.n	8009118 <__hi0bits+0x3c>
 800910c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009110:	f100 0001 	add.w	r0, r0, #1
 8009114:	bf08      	it	eq
 8009116:	2020      	moveq	r0, #32
 8009118:	4770      	bx	lr

0800911a <__lo0bits>:
 800911a:	6803      	ldr	r3, [r0, #0]
 800911c:	4602      	mov	r2, r0
 800911e:	f013 0007 	ands.w	r0, r3, #7
 8009122:	d00b      	beq.n	800913c <__lo0bits+0x22>
 8009124:	07d9      	lsls	r1, r3, #31
 8009126:	d421      	bmi.n	800916c <__lo0bits+0x52>
 8009128:	0798      	lsls	r0, r3, #30
 800912a:	bf49      	itett	mi
 800912c:	085b      	lsrmi	r3, r3, #1
 800912e:	089b      	lsrpl	r3, r3, #2
 8009130:	2001      	movmi	r0, #1
 8009132:	6013      	strmi	r3, [r2, #0]
 8009134:	bf5c      	itt	pl
 8009136:	6013      	strpl	r3, [r2, #0]
 8009138:	2002      	movpl	r0, #2
 800913a:	4770      	bx	lr
 800913c:	b299      	uxth	r1, r3
 800913e:	b909      	cbnz	r1, 8009144 <__lo0bits+0x2a>
 8009140:	0c1b      	lsrs	r3, r3, #16
 8009142:	2010      	movs	r0, #16
 8009144:	b2d9      	uxtb	r1, r3
 8009146:	b909      	cbnz	r1, 800914c <__lo0bits+0x32>
 8009148:	3008      	adds	r0, #8
 800914a:	0a1b      	lsrs	r3, r3, #8
 800914c:	0719      	lsls	r1, r3, #28
 800914e:	bf04      	itt	eq
 8009150:	091b      	lsreq	r3, r3, #4
 8009152:	3004      	addeq	r0, #4
 8009154:	0799      	lsls	r1, r3, #30
 8009156:	bf04      	itt	eq
 8009158:	089b      	lsreq	r3, r3, #2
 800915a:	3002      	addeq	r0, #2
 800915c:	07d9      	lsls	r1, r3, #31
 800915e:	d403      	bmi.n	8009168 <__lo0bits+0x4e>
 8009160:	085b      	lsrs	r3, r3, #1
 8009162:	f100 0001 	add.w	r0, r0, #1
 8009166:	d003      	beq.n	8009170 <__lo0bits+0x56>
 8009168:	6013      	str	r3, [r2, #0]
 800916a:	4770      	bx	lr
 800916c:	2000      	movs	r0, #0
 800916e:	4770      	bx	lr
 8009170:	2020      	movs	r0, #32
 8009172:	4770      	bx	lr

08009174 <__i2b>:
 8009174:	b510      	push	{r4, lr}
 8009176:	460c      	mov	r4, r1
 8009178:	2101      	movs	r1, #1
 800917a:	f7ff febd 	bl	8008ef8 <_Balloc>
 800917e:	4602      	mov	r2, r0
 8009180:	b928      	cbnz	r0, 800918e <__i2b+0x1a>
 8009182:	4b05      	ldr	r3, [pc, #20]	@ (8009198 <__i2b+0x24>)
 8009184:	4805      	ldr	r0, [pc, #20]	@ (800919c <__i2b+0x28>)
 8009186:	f240 1145 	movw	r1, #325	@ 0x145
 800918a:	f001 fc39 	bl	800aa00 <__assert_func>
 800918e:	2301      	movs	r3, #1
 8009190:	6144      	str	r4, [r0, #20]
 8009192:	6103      	str	r3, [r0, #16]
 8009194:	bd10      	pop	{r4, pc}
 8009196:	bf00      	nop
 8009198:	0800bb55 	.word	0x0800bb55
 800919c:	0800bb66 	.word	0x0800bb66

080091a0 <__multiply>:
 80091a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091a4:	4617      	mov	r7, r2
 80091a6:	690a      	ldr	r2, [r1, #16]
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	429a      	cmp	r2, r3
 80091ac:	bfa8      	it	ge
 80091ae:	463b      	movge	r3, r7
 80091b0:	4689      	mov	r9, r1
 80091b2:	bfa4      	itt	ge
 80091b4:	460f      	movge	r7, r1
 80091b6:	4699      	movge	r9, r3
 80091b8:	693d      	ldr	r5, [r7, #16]
 80091ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	6879      	ldr	r1, [r7, #4]
 80091c2:	eb05 060a 	add.w	r6, r5, sl
 80091c6:	42b3      	cmp	r3, r6
 80091c8:	b085      	sub	sp, #20
 80091ca:	bfb8      	it	lt
 80091cc:	3101      	addlt	r1, #1
 80091ce:	f7ff fe93 	bl	8008ef8 <_Balloc>
 80091d2:	b930      	cbnz	r0, 80091e2 <__multiply+0x42>
 80091d4:	4602      	mov	r2, r0
 80091d6:	4b41      	ldr	r3, [pc, #260]	@ (80092dc <__multiply+0x13c>)
 80091d8:	4841      	ldr	r0, [pc, #260]	@ (80092e0 <__multiply+0x140>)
 80091da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80091de:	f001 fc0f 	bl	800aa00 <__assert_func>
 80091e2:	f100 0414 	add.w	r4, r0, #20
 80091e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80091ea:	4623      	mov	r3, r4
 80091ec:	2200      	movs	r2, #0
 80091ee:	4573      	cmp	r3, lr
 80091f0:	d320      	bcc.n	8009234 <__multiply+0x94>
 80091f2:	f107 0814 	add.w	r8, r7, #20
 80091f6:	f109 0114 	add.w	r1, r9, #20
 80091fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80091fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009202:	9302      	str	r3, [sp, #8]
 8009204:	1beb      	subs	r3, r5, r7
 8009206:	3b15      	subs	r3, #21
 8009208:	f023 0303 	bic.w	r3, r3, #3
 800920c:	3304      	adds	r3, #4
 800920e:	3715      	adds	r7, #21
 8009210:	42bd      	cmp	r5, r7
 8009212:	bf38      	it	cc
 8009214:	2304      	movcc	r3, #4
 8009216:	9301      	str	r3, [sp, #4]
 8009218:	9b02      	ldr	r3, [sp, #8]
 800921a:	9103      	str	r1, [sp, #12]
 800921c:	428b      	cmp	r3, r1
 800921e:	d80c      	bhi.n	800923a <__multiply+0x9a>
 8009220:	2e00      	cmp	r6, #0
 8009222:	dd03      	ble.n	800922c <__multiply+0x8c>
 8009224:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009228:	2b00      	cmp	r3, #0
 800922a:	d055      	beq.n	80092d8 <__multiply+0x138>
 800922c:	6106      	str	r6, [r0, #16]
 800922e:	b005      	add	sp, #20
 8009230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009234:	f843 2b04 	str.w	r2, [r3], #4
 8009238:	e7d9      	b.n	80091ee <__multiply+0x4e>
 800923a:	f8b1 a000 	ldrh.w	sl, [r1]
 800923e:	f1ba 0f00 	cmp.w	sl, #0
 8009242:	d01f      	beq.n	8009284 <__multiply+0xe4>
 8009244:	46c4      	mov	ip, r8
 8009246:	46a1      	mov	r9, r4
 8009248:	2700      	movs	r7, #0
 800924a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800924e:	f8d9 3000 	ldr.w	r3, [r9]
 8009252:	fa1f fb82 	uxth.w	fp, r2
 8009256:	b29b      	uxth	r3, r3
 8009258:	fb0a 330b 	mla	r3, sl, fp, r3
 800925c:	443b      	add	r3, r7
 800925e:	f8d9 7000 	ldr.w	r7, [r9]
 8009262:	0c12      	lsrs	r2, r2, #16
 8009264:	0c3f      	lsrs	r7, r7, #16
 8009266:	fb0a 7202 	mla	r2, sl, r2, r7
 800926a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800926e:	b29b      	uxth	r3, r3
 8009270:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009274:	4565      	cmp	r5, ip
 8009276:	f849 3b04 	str.w	r3, [r9], #4
 800927a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800927e:	d8e4      	bhi.n	800924a <__multiply+0xaa>
 8009280:	9b01      	ldr	r3, [sp, #4]
 8009282:	50e7      	str	r7, [r4, r3]
 8009284:	9b03      	ldr	r3, [sp, #12]
 8009286:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800928a:	3104      	adds	r1, #4
 800928c:	f1b9 0f00 	cmp.w	r9, #0
 8009290:	d020      	beq.n	80092d4 <__multiply+0x134>
 8009292:	6823      	ldr	r3, [r4, #0]
 8009294:	4647      	mov	r7, r8
 8009296:	46a4      	mov	ip, r4
 8009298:	f04f 0a00 	mov.w	sl, #0
 800929c:	f8b7 b000 	ldrh.w	fp, [r7]
 80092a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80092a4:	fb09 220b 	mla	r2, r9, fp, r2
 80092a8:	4452      	add	r2, sl
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092b0:	f84c 3b04 	str.w	r3, [ip], #4
 80092b4:	f857 3b04 	ldr.w	r3, [r7], #4
 80092b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092bc:	f8bc 3000 	ldrh.w	r3, [ip]
 80092c0:	fb09 330a 	mla	r3, r9, sl, r3
 80092c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80092c8:	42bd      	cmp	r5, r7
 80092ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092ce:	d8e5      	bhi.n	800929c <__multiply+0xfc>
 80092d0:	9a01      	ldr	r2, [sp, #4]
 80092d2:	50a3      	str	r3, [r4, r2]
 80092d4:	3404      	adds	r4, #4
 80092d6:	e79f      	b.n	8009218 <__multiply+0x78>
 80092d8:	3e01      	subs	r6, #1
 80092da:	e7a1      	b.n	8009220 <__multiply+0x80>
 80092dc:	0800bb55 	.word	0x0800bb55
 80092e0:	0800bb66 	.word	0x0800bb66

080092e4 <__pow5mult>:
 80092e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092e8:	4615      	mov	r5, r2
 80092ea:	f012 0203 	ands.w	r2, r2, #3
 80092ee:	4607      	mov	r7, r0
 80092f0:	460e      	mov	r6, r1
 80092f2:	d007      	beq.n	8009304 <__pow5mult+0x20>
 80092f4:	4c25      	ldr	r4, [pc, #148]	@ (800938c <__pow5mult+0xa8>)
 80092f6:	3a01      	subs	r2, #1
 80092f8:	2300      	movs	r3, #0
 80092fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092fe:	f7ff fe5d 	bl	8008fbc <__multadd>
 8009302:	4606      	mov	r6, r0
 8009304:	10ad      	asrs	r5, r5, #2
 8009306:	d03d      	beq.n	8009384 <__pow5mult+0xa0>
 8009308:	69fc      	ldr	r4, [r7, #28]
 800930a:	b97c      	cbnz	r4, 800932c <__pow5mult+0x48>
 800930c:	2010      	movs	r0, #16
 800930e:	f7ff fd3d 	bl	8008d8c <malloc>
 8009312:	4602      	mov	r2, r0
 8009314:	61f8      	str	r0, [r7, #28]
 8009316:	b928      	cbnz	r0, 8009324 <__pow5mult+0x40>
 8009318:	4b1d      	ldr	r3, [pc, #116]	@ (8009390 <__pow5mult+0xac>)
 800931a:	481e      	ldr	r0, [pc, #120]	@ (8009394 <__pow5mult+0xb0>)
 800931c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009320:	f001 fb6e 	bl	800aa00 <__assert_func>
 8009324:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009328:	6004      	str	r4, [r0, #0]
 800932a:	60c4      	str	r4, [r0, #12]
 800932c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009330:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009334:	b94c      	cbnz	r4, 800934a <__pow5mult+0x66>
 8009336:	f240 2171 	movw	r1, #625	@ 0x271
 800933a:	4638      	mov	r0, r7
 800933c:	f7ff ff1a 	bl	8009174 <__i2b>
 8009340:	2300      	movs	r3, #0
 8009342:	f8c8 0008 	str.w	r0, [r8, #8]
 8009346:	4604      	mov	r4, r0
 8009348:	6003      	str	r3, [r0, #0]
 800934a:	f04f 0900 	mov.w	r9, #0
 800934e:	07eb      	lsls	r3, r5, #31
 8009350:	d50a      	bpl.n	8009368 <__pow5mult+0x84>
 8009352:	4631      	mov	r1, r6
 8009354:	4622      	mov	r2, r4
 8009356:	4638      	mov	r0, r7
 8009358:	f7ff ff22 	bl	80091a0 <__multiply>
 800935c:	4631      	mov	r1, r6
 800935e:	4680      	mov	r8, r0
 8009360:	4638      	mov	r0, r7
 8009362:	f7ff fe09 	bl	8008f78 <_Bfree>
 8009366:	4646      	mov	r6, r8
 8009368:	106d      	asrs	r5, r5, #1
 800936a:	d00b      	beq.n	8009384 <__pow5mult+0xa0>
 800936c:	6820      	ldr	r0, [r4, #0]
 800936e:	b938      	cbnz	r0, 8009380 <__pow5mult+0x9c>
 8009370:	4622      	mov	r2, r4
 8009372:	4621      	mov	r1, r4
 8009374:	4638      	mov	r0, r7
 8009376:	f7ff ff13 	bl	80091a0 <__multiply>
 800937a:	6020      	str	r0, [r4, #0]
 800937c:	f8c0 9000 	str.w	r9, [r0]
 8009380:	4604      	mov	r4, r0
 8009382:	e7e4      	b.n	800934e <__pow5mult+0x6a>
 8009384:	4630      	mov	r0, r6
 8009386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800938a:	bf00      	nop
 800938c:	0800bc78 	.word	0x0800bc78
 8009390:	0800bae6 	.word	0x0800bae6
 8009394:	0800bb66 	.word	0x0800bb66

08009398 <__lshift>:
 8009398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800939c:	460c      	mov	r4, r1
 800939e:	6849      	ldr	r1, [r1, #4]
 80093a0:	6923      	ldr	r3, [r4, #16]
 80093a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093a6:	68a3      	ldr	r3, [r4, #8]
 80093a8:	4607      	mov	r7, r0
 80093aa:	4691      	mov	r9, r2
 80093ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093b0:	f108 0601 	add.w	r6, r8, #1
 80093b4:	42b3      	cmp	r3, r6
 80093b6:	db0b      	blt.n	80093d0 <__lshift+0x38>
 80093b8:	4638      	mov	r0, r7
 80093ba:	f7ff fd9d 	bl	8008ef8 <_Balloc>
 80093be:	4605      	mov	r5, r0
 80093c0:	b948      	cbnz	r0, 80093d6 <__lshift+0x3e>
 80093c2:	4602      	mov	r2, r0
 80093c4:	4b28      	ldr	r3, [pc, #160]	@ (8009468 <__lshift+0xd0>)
 80093c6:	4829      	ldr	r0, [pc, #164]	@ (800946c <__lshift+0xd4>)
 80093c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80093cc:	f001 fb18 	bl	800aa00 <__assert_func>
 80093d0:	3101      	adds	r1, #1
 80093d2:	005b      	lsls	r3, r3, #1
 80093d4:	e7ee      	b.n	80093b4 <__lshift+0x1c>
 80093d6:	2300      	movs	r3, #0
 80093d8:	f100 0114 	add.w	r1, r0, #20
 80093dc:	f100 0210 	add.w	r2, r0, #16
 80093e0:	4618      	mov	r0, r3
 80093e2:	4553      	cmp	r3, sl
 80093e4:	db33      	blt.n	800944e <__lshift+0xb6>
 80093e6:	6920      	ldr	r0, [r4, #16]
 80093e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093ec:	f104 0314 	add.w	r3, r4, #20
 80093f0:	f019 091f 	ands.w	r9, r9, #31
 80093f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093fc:	d02b      	beq.n	8009456 <__lshift+0xbe>
 80093fe:	f1c9 0e20 	rsb	lr, r9, #32
 8009402:	468a      	mov	sl, r1
 8009404:	2200      	movs	r2, #0
 8009406:	6818      	ldr	r0, [r3, #0]
 8009408:	fa00 f009 	lsl.w	r0, r0, r9
 800940c:	4310      	orrs	r0, r2
 800940e:	f84a 0b04 	str.w	r0, [sl], #4
 8009412:	f853 2b04 	ldr.w	r2, [r3], #4
 8009416:	459c      	cmp	ip, r3
 8009418:	fa22 f20e 	lsr.w	r2, r2, lr
 800941c:	d8f3      	bhi.n	8009406 <__lshift+0x6e>
 800941e:	ebac 0304 	sub.w	r3, ip, r4
 8009422:	3b15      	subs	r3, #21
 8009424:	f023 0303 	bic.w	r3, r3, #3
 8009428:	3304      	adds	r3, #4
 800942a:	f104 0015 	add.w	r0, r4, #21
 800942e:	4560      	cmp	r0, ip
 8009430:	bf88      	it	hi
 8009432:	2304      	movhi	r3, #4
 8009434:	50ca      	str	r2, [r1, r3]
 8009436:	b10a      	cbz	r2, 800943c <__lshift+0xa4>
 8009438:	f108 0602 	add.w	r6, r8, #2
 800943c:	3e01      	subs	r6, #1
 800943e:	4638      	mov	r0, r7
 8009440:	612e      	str	r6, [r5, #16]
 8009442:	4621      	mov	r1, r4
 8009444:	f7ff fd98 	bl	8008f78 <_Bfree>
 8009448:	4628      	mov	r0, r5
 800944a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800944e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009452:	3301      	adds	r3, #1
 8009454:	e7c5      	b.n	80093e2 <__lshift+0x4a>
 8009456:	3904      	subs	r1, #4
 8009458:	f853 2b04 	ldr.w	r2, [r3], #4
 800945c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009460:	459c      	cmp	ip, r3
 8009462:	d8f9      	bhi.n	8009458 <__lshift+0xc0>
 8009464:	e7ea      	b.n	800943c <__lshift+0xa4>
 8009466:	bf00      	nop
 8009468:	0800bb55 	.word	0x0800bb55
 800946c:	0800bb66 	.word	0x0800bb66

08009470 <__mcmp>:
 8009470:	690a      	ldr	r2, [r1, #16]
 8009472:	4603      	mov	r3, r0
 8009474:	6900      	ldr	r0, [r0, #16]
 8009476:	1a80      	subs	r0, r0, r2
 8009478:	b530      	push	{r4, r5, lr}
 800947a:	d10e      	bne.n	800949a <__mcmp+0x2a>
 800947c:	3314      	adds	r3, #20
 800947e:	3114      	adds	r1, #20
 8009480:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009484:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009488:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800948c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009490:	4295      	cmp	r5, r2
 8009492:	d003      	beq.n	800949c <__mcmp+0x2c>
 8009494:	d205      	bcs.n	80094a2 <__mcmp+0x32>
 8009496:	f04f 30ff 	mov.w	r0, #4294967295
 800949a:	bd30      	pop	{r4, r5, pc}
 800949c:	42a3      	cmp	r3, r4
 800949e:	d3f3      	bcc.n	8009488 <__mcmp+0x18>
 80094a0:	e7fb      	b.n	800949a <__mcmp+0x2a>
 80094a2:	2001      	movs	r0, #1
 80094a4:	e7f9      	b.n	800949a <__mcmp+0x2a>
	...

080094a8 <__mdiff>:
 80094a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ac:	4689      	mov	r9, r1
 80094ae:	4606      	mov	r6, r0
 80094b0:	4611      	mov	r1, r2
 80094b2:	4648      	mov	r0, r9
 80094b4:	4614      	mov	r4, r2
 80094b6:	f7ff ffdb 	bl	8009470 <__mcmp>
 80094ba:	1e05      	subs	r5, r0, #0
 80094bc:	d112      	bne.n	80094e4 <__mdiff+0x3c>
 80094be:	4629      	mov	r1, r5
 80094c0:	4630      	mov	r0, r6
 80094c2:	f7ff fd19 	bl	8008ef8 <_Balloc>
 80094c6:	4602      	mov	r2, r0
 80094c8:	b928      	cbnz	r0, 80094d6 <__mdiff+0x2e>
 80094ca:	4b3f      	ldr	r3, [pc, #252]	@ (80095c8 <__mdiff+0x120>)
 80094cc:	f240 2137 	movw	r1, #567	@ 0x237
 80094d0:	483e      	ldr	r0, [pc, #248]	@ (80095cc <__mdiff+0x124>)
 80094d2:	f001 fa95 	bl	800aa00 <__assert_func>
 80094d6:	2301      	movs	r3, #1
 80094d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094dc:	4610      	mov	r0, r2
 80094de:	b003      	add	sp, #12
 80094e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e4:	bfbc      	itt	lt
 80094e6:	464b      	movlt	r3, r9
 80094e8:	46a1      	movlt	r9, r4
 80094ea:	4630      	mov	r0, r6
 80094ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80094f0:	bfba      	itte	lt
 80094f2:	461c      	movlt	r4, r3
 80094f4:	2501      	movlt	r5, #1
 80094f6:	2500      	movge	r5, #0
 80094f8:	f7ff fcfe 	bl	8008ef8 <_Balloc>
 80094fc:	4602      	mov	r2, r0
 80094fe:	b918      	cbnz	r0, 8009508 <__mdiff+0x60>
 8009500:	4b31      	ldr	r3, [pc, #196]	@ (80095c8 <__mdiff+0x120>)
 8009502:	f240 2145 	movw	r1, #581	@ 0x245
 8009506:	e7e3      	b.n	80094d0 <__mdiff+0x28>
 8009508:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800950c:	6926      	ldr	r6, [r4, #16]
 800950e:	60c5      	str	r5, [r0, #12]
 8009510:	f109 0310 	add.w	r3, r9, #16
 8009514:	f109 0514 	add.w	r5, r9, #20
 8009518:	f104 0e14 	add.w	lr, r4, #20
 800951c:	f100 0b14 	add.w	fp, r0, #20
 8009520:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009524:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009528:	9301      	str	r3, [sp, #4]
 800952a:	46d9      	mov	r9, fp
 800952c:	f04f 0c00 	mov.w	ip, #0
 8009530:	9b01      	ldr	r3, [sp, #4]
 8009532:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009536:	f853 af04 	ldr.w	sl, [r3, #4]!
 800953a:	9301      	str	r3, [sp, #4]
 800953c:	fa1f f38a 	uxth.w	r3, sl
 8009540:	4619      	mov	r1, r3
 8009542:	b283      	uxth	r3, r0
 8009544:	1acb      	subs	r3, r1, r3
 8009546:	0c00      	lsrs	r0, r0, #16
 8009548:	4463      	add	r3, ip
 800954a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800954e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009552:	b29b      	uxth	r3, r3
 8009554:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009558:	4576      	cmp	r6, lr
 800955a:	f849 3b04 	str.w	r3, [r9], #4
 800955e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009562:	d8e5      	bhi.n	8009530 <__mdiff+0x88>
 8009564:	1b33      	subs	r3, r6, r4
 8009566:	3b15      	subs	r3, #21
 8009568:	f023 0303 	bic.w	r3, r3, #3
 800956c:	3415      	adds	r4, #21
 800956e:	3304      	adds	r3, #4
 8009570:	42a6      	cmp	r6, r4
 8009572:	bf38      	it	cc
 8009574:	2304      	movcc	r3, #4
 8009576:	441d      	add	r5, r3
 8009578:	445b      	add	r3, fp
 800957a:	461e      	mov	r6, r3
 800957c:	462c      	mov	r4, r5
 800957e:	4544      	cmp	r4, r8
 8009580:	d30e      	bcc.n	80095a0 <__mdiff+0xf8>
 8009582:	f108 0103 	add.w	r1, r8, #3
 8009586:	1b49      	subs	r1, r1, r5
 8009588:	f021 0103 	bic.w	r1, r1, #3
 800958c:	3d03      	subs	r5, #3
 800958e:	45a8      	cmp	r8, r5
 8009590:	bf38      	it	cc
 8009592:	2100      	movcc	r1, #0
 8009594:	440b      	add	r3, r1
 8009596:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800959a:	b191      	cbz	r1, 80095c2 <__mdiff+0x11a>
 800959c:	6117      	str	r7, [r2, #16]
 800959e:	e79d      	b.n	80094dc <__mdiff+0x34>
 80095a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80095a4:	46e6      	mov	lr, ip
 80095a6:	0c08      	lsrs	r0, r1, #16
 80095a8:	fa1c fc81 	uxtah	ip, ip, r1
 80095ac:	4471      	add	r1, lr
 80095ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095b2:	b289      	uxth	r1, r1
 80095b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80095b8:	f846 1b04 	str.w	r1, [r6], #4
 80095bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095c0:	e7dd      	b.n	800957e <__mdiff+0xd6>
 80095c2:	3f01      	subs	r7, #1
 80095c4:	e7e7      	b.n	8009596 <__mdiff+0xee>
 80095c6:	bf00      	nop
 80095c8:	0800bb55 	.word	0x0800bb55
 80095cc:	0800bb66 	.word	0x0800bb66

080095d0 <__ulp>:
 80095d0:	b082      	sub	sp, #8
 80095d2:	ed8d 0b00 	vstr	d0, [sp]
 80095d6:	9a01      	ldr	r2, [sp, #4]
 80095d8:	4b0f      	ldr	r3, [pc, #60]	@ (8009618 <__ulp+0x48>)
 80095da:	4013      	ands	r3, r2
 80095dc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	dc08      	bgt.n	80095f6 <__ulp+0x26>
 80095e4:	425b      	negs	r3, r3
 80095e6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80095ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 80095ee:	da04      	bge.n	80095fa <__ulp+0x2a>
 80095f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80095f4:	4113      	asrs	r3, r2
 80095f6:	2200      	movs	r2, #0
 80095f8:	e008      	b.n	800960c <__ulp+0x3c>
 80095fa:	f1a2 0314 	sub.w	r3, r2, #20
 80095fe:	2b1e      	cmp	r3, #30
 8009600:	bfda      	itte	le
 8009602:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009606:	40da      	lsrle	r2, r3
 8009608:	2201      	movgt	r2, #1
 800960a:	2300      	movs	r3, #0
 800960c:	4619      	mov	r1, r3
 800960e:	4610      	mov	r0, r2
 8009610:	ec41 0b10 	vmov	d0, r0, r1
 8009614:	b002      	add	sp, #8
 8009616:	4770      	bx	lr
 8009618:	7ff00000 	.word	0x7ff00000

0800961c <__b2d>:
 800961c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009620:	6906      	ldr	r6, [r0, #16]
 8009622:	f100 0814 	add.w	r8, r0, #20
 8009626:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800962a:	1f37      	subs	r7, r6, #4
 800962c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009630:	4610      	mov	r0, r2
 8009632:	f7ff fd53 	bl	80090dc <__hi0bits>
 8009636:	f1c0 0320 	rsb	r3, r0, #32
 800963a:	280a      	cmp	r0, #10
 800963c:	600b      	str	r3, [r1, #0]
 800963e:	491b      	ldr	r1, [pc, #108]	@ (80096ac <__b2d+0x90>)
 8009640:	dc15      	bgt.n	800966e <__b2d+0x52>
 8009642:	f1c0 0c0b 	rsb	ip, r0, #11
 8009646:	fa22 f30c 	lsr.w	r3, r2, ip
 800964a:	45b8      	cmp	r8, r7
 800964c:	ea43 0501 	orr.w	r5, r3, r1
 8009650:	bf34      	ite	cc
 8009652:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009656:	2300      	movcs	r3, #0
 8009658:	3015      	adds	r0, #21
 800965a:	fa02 f000 	lsl.w	r0, r2, r0
 800965e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009662:	4303      	orrs	r3, r0
 8009664:	461c      	mov	r4, r3
 8009666:	ec45 4b10 	vmov	d0, r4, r5
 800966a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800966e:	45b8      	cmp	r8, r7
 8009670:	bf3a      	itte	cc
 8009672:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009676:	f1a6 0708 	subcc.w	r7, r6, #8
 800967a:	2300      	movcs	r3, #0
 800967c:	380b      	subs	r0, #11
 800967e:	d012      	beq.n	80096a6 <__b2d+0x8a>
 8009680:	f1c0 0120 	rsb	r1, r0, #32
 8009684:	fa23 f401 	lsr.w	r4, r3, r1
 8009688:	4082      	lsls	r2, r0
 800968a:	4322      	orrs	r2, r4
 800968c:	4547      	cmp	r7, r8
 800968e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009692:	bf8c      	ite	hi
 8009694:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009698:	2200      	movls	r2, #0
 800969a:	4083      	lsls	r3, r0
 800969c:	40ca      	lsrs	r2, r1
 800969e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80096a2:	4313      	orrs	r3, r2
 80096a4:	e7de      	b.n	8009664 <__b2d+0x48>
 80096a6:	ea42 0501 	orr.w	r5, r2, r1
 80096aa:	e7db      	b.n	8009664 <__b2d+0x48>
 80096ac:	3ff00000 	.word	0x3ff00000

080096b0 <__d2b>:
 80096b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096b4:	460f      	mov	r7, r1
 80096b6:	2101      	movs	r1, #1
 80096b8:	ec59 8b10 	vmov	r8, r9, d0
 80096bc:	4616      	mov	r6, r2
 80096be:	f7ff fc1b 	bl	8008ef8 <_Balloc>
 80096c2:	4604      	mov	r4, r0
 80096c4:	b930      	cbnz	r0, 80096d4 <__d2b+0x24>
 80096c6:	4602      	mov	r2, r0
 80096c8:	4b23      	ldr	r3, [pc, #140]	@ (8009758 <__d2b+0xa8>)
 80096ca:	4824      	ldr	r0, [pc, #144]	@ (800975c <__d2b+0xac>)
 80096cc:	f240 310f 	movw	r1, #783	@ 0x30f
 80096d0:	f001 f996 	bl	800aa00 <__assert_func>
 80096d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80096d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80096dc:	b10d      	cbz	r5, 80096e2 <__d2b+0x32>
 80096de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80096e2:	9301      	str	r3, [sp, #4]
 80096e4:	f1b8 0300 	subs.w	r3, r8, #0
 80096e8:	d023      	beq.n	8009732 <__d2b+0x82>
 80096ea:	4668      	mov	r0, sp
 80096ec:	9300      	str	r3, [sp, #0]
 80096ee:	f7ff fd14 	bl	800911a <__lo0bits>
 80096f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80096f6:	b1d0      	cbz	r0, 800972e <__d2b+0x7e>
 80096f8:	f1c0 0320 	rsb	r3, r0, #32
 80096fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009700:	430b      	orrs	r3, r1
 8009702:	40c2      	lsrs	r2, r0
 8009704:	6163      	str	r3, [r4, #20]
 8009706:	9201      	str	r2, [sp, #4]
 8009708:	9b01      	ldr	r3, [sp, #4]
 800970a:	61a3      	str	r3, [r4, #24]
 800970c:	2b00      	cmp	r3, #0
 800970e:	bf0c      	ite	eq
 8009710:	2201      	moveq	r2, #1
 8009712:	2202      	movne	r2, #2
 8009714:	6122      	str	r2, [r4, #16]
 8009716:	b1a5      	cbz	r5, 8009742 <__d2b+0x92>
 8009718:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800971c:	4405      	add	r5, r0
 800971e:	603d      	str	r5, [r7, #0]
 8009720:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009724:	6030      	str	r0, [r6, #0]
 8009726:	4620      	mov	r0, r4
 8009728:	b003      	add	sp, #12
 800972a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800972e:	6161      	str	r1, [r4, #20]
 8009730:	e7ea      	b.n	8009708 <__d2b+0x58>
 8009732:	a801      	add	r0, sp, #4
 8009734:	f7ff fcf1 	bl	800911a <__lo0bits>
 8009738:	9b01      	ldr	r3, [sp, #4]
 800973a:	6163      	str	r3, [r4, #20]
 800973c:	3020      	adds	r0, #32
 800973e:	2201      	movs	r2, #1
 8009740:	e7e8      	b.n	8009714 <__d2b+0x64>
 8009742:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009746:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800974a:	6038      	str	r0, [r7, #0]
 800974c:	6918      	ldr	r0, [r3, #16]
 800974e:	f7ff fcc5 	bl	80090dc <__hi0bits>
 8009752:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009756:	e7e5      	b.n	8009724 <__d2b+0x74>
 8009758:	0800bb55 	.word	0x0800bb55
 800975c:	0800bb66 	.word	0x0800bb66

08009760 <__ratio>:
 8009760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009764:	b085      	sub	sp, #20
 8009766:	e9cd 1000 	strd	r1, r0, [sp]
 800976a:	a902      	add	r1, sp, #8
 800976c:	f7ff ff56 	bl	800961c <__b2d>
 8009770:	9800      	ldr	r0, [sp, #0]
 8009772:	a903      	add	r1, sp, #12
 8009774:	ec55 4b10 	vmov	r4, r5, d0
 8009778:	f7ff ff50 	bl	800961c <__b2d>
 800977c:	9b01      	ldr	r3, [sp, #4]
 800977e:	6919      	ldr	r1, [r3, #16]
 8009780:	9b00      	ldr	r3, [sp, #0]
 8009782:	691b      	ldr	r3, [r3, #16]
 8009784:	1ac9      	subs	r1, r1, r3
 8009786:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800978a:	1a9b      	subs	r3, r3, r2
 800978c:	ec5b ab10 	vmov	sl, fp, d0
 8009790:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009794:	2b00      	cmp	r3, #0
 8009796:	bfce      	itee	gt
 8009798:	462a      	movgt	r2, r5
 800979a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800979e:	465a      	movle	r2, fp
 80097a0:	462f      	mov	r7, r5
 80097a2:	46d9      	mov	r9, fp
 80097a4:	bfcc      	ite	gt
 80097a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80097aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80097ae:	464b      	mov	r3, r9
 80097b0:	4652      	mov	r2, sl
 80097b2:	4620      	mov	r0, r4
 80097b4:	4639      	mov	r1, r7
 80097b6:	f7f7 f871 	bl	800089c <__aeabi_ddiv>
 80097ba:	ec41 0b10 	vmov	d0, r0, r1
 80097be:	b005      	add	sp, #20
 80097c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080097c4 <__copybits>:
 80097c4:	3901      	subs	r1, #1
 80097c6:	b570      	push	{r4, r5, r6, lr}
 80097c8:	1149      	asrs	r1, r1, #5
 80097ca:	6914      	ldr	r4, [r2, #16]
 80097cc:	3101      	adds	r1, #1
 80097ce:	f102 0314 	add.w	r3, r2, #20
 80097d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80097d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80097da:	1f05      	subs	r5, r0, #4
 80097dc:	42a3      	cmp	r3, r4
 80097de:	d30c      	bcc.n	80097fa <__copybits+0x36>
 80097e0:	1aa3      	subs	r3, r4, r2
 80097e2:	3b11      	subs	r3, #17
 80097e4:	f023 0303 	bic.w	r3, r3, #3
 80097e8:	3211      	adds	r2, #17
 80097ea:	42a2      	cmp	r2, r4
 80097ec:	bf88      	it	hi
 80097ee:	2300      	movhi	r3, #0
 80097f0:	4418      	add	r0, r3
 80097f2:	2300      	movs	r3, #0
 80097f4:	4288      	cmp	r0, r1
 80097f6:	d305      	bcc.n	8009804 <__copybits+0x40>
 80097f8:	bd70      	pop	{r4, r5, r6, pc}
 80097fa:	f853 6b04 	ldr.w	r6, [r3], #4
 80097fe:	f845 6f04 	str.w	r6, [r5, #4]!
 8009802:	e7eb      	b.n	80097dc <__copybits+0x18>
 8009804:	f840 3b04 	str.w	r3, [r0], #4
 8009808:	e7f4      	b.n	80097f4 <__copybits+0x30>

0800980a <__any_on>:
 800980a:	f100 0214 	add.w	r2, r0, #20
 800980e:	6900      	ldr	r0, [r0, #16]
 8009810:	114b      	asrs	r3, r1, #5
 8009812:	4298      	cmp	r0, r3
 8009814:	b510      	push	{r4, lr}
 8009816:	db11      	blt.n	800983c <__any_on+0x32>
 8009818:	dd0a      	ble.n	8009830 <__any_on+0x26>
 800981a:	f011 011f 	ands.w	r1, r1, #31
 800981e:	d007      	beq.n	8009830 <__any_on+0x26>
 8009820:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009824:	fa24 f001 	lsr.w	r0, r4, r1
 8009828:	fa00 f101 	lsl.w	r1, r0, r1
 800982c:	428c      	cmp	r4, r1
 800982e:	d10b      	bne.n	8009848 <__any_on+0x3e>
 8009830:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009834:	4293      	cmp	r3, r2
 8009836:	d803      	bhi.n	8009840 <__any_on+0x36>
 8009838:	2000      	movs	r0, #0
 800983a:	bd10      	pop	{r4, pc}
 800983c:	4603      	mov	r3, r0
 800983e:	e7f7      	b.n	8009830 <__any_on+0x26>
 8009840:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009844:	2900      	cmp	r1, #0
 8009846:	d0f5      	beq.n	8009834 <__any_on+0x2a>
 8009848:	2001      	movs	r0, #1
 800984a:	e7f6      	b.n	800983a <__any_on+0x30>

0800984c <sulp>:
 800984c:	b570      	push	{r4, r5, r6, lr}
 800984e:	4604      	mov	r4, r0
 8009850:	460d      	mov	r5, r1
 8009852:	ec45 4b10 	vmov	d0, r4, r5
 8009856:	4616      	mov	r6, r2
 8009858:	f7ff feba 	bl	80095d0 <__ulp>
 800985c:	ec51 0b10 	vmov	r0, r1, d0
 8009860:	b17e      	cbz	r6, 8009882 <sulp+0x36>
 8009862:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009866:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800986a:	2b00      	cmp	r3, #0
 800986c:	dd09      	ble.n	8009882 <sulp+0x36>
 800986e:	051b      	lsls	r3, r3, #20
 8009870:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009874:	2400      	movs	r4, #0
 8009876:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800987a:	4622      	mov	r2, r4
 800987c:	462b      	mov	r3, r5
 800987e:	f7f6 fee3 	bl	8000648 <__aeabi_dmul>
 8009882:	ec41 0b10 	vmov	d0, r0, r1
 8009886:	bd70      	pop	{r4, r5, r6, pc}

08009888 <_strtod_l>:
 8009888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800988c:	b09f      	sub	sp, #124	@ 0x7c
 800988e:	460c      	mov	r4, r1
 8009890:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009892:	2200      	movs	r2, #0
 8009894:	921a      	str	r2, [sp, #104]	@ 0x68
 8009896:	9005      	str	r0, [sp, #20]
 8009898:	f04f 0a00 	mov.w	sl, #0
 800989c:	f04f 0b00 	mov.w	fp, #0
 80098a0:	460a      	mov	r2, r1
 80098a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80098a4:	7811      	ldrb	r1, [r2, #0]
 80098a6:	292b      	cmp	r1, #43	@ 0x2b
 80098a8:	d04a      	beq.n	8009940 <_strtod_l+0xb8>
 80098aa:	d838      	bhi.n	800991e <_strtod_l+0x96>
 80098ac:	290d      	cmp	r1, #13
 80098ae:	d832      	bhi.n	8009916 <_strtod_l+0x8e>
 80098b0:	2908      	cmp	r1, #8
 80098b2:	d832      	bhi.n	800991a <_strtod_l+0x92>
 80098b4:	2900      	cmp	r1, #0
 80098b6:	d03b      	beq.n	8009930 <_strtod_l+0xa8>
 80098b8:	2200      	movs	r2, #0
 80098ba:	920e      	str	r2, [sp, #56]	@ 0x38
 80098bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80098be:	782a      	ldrb	r2, [r5, #0]
 80098c0:	2a30      	cmp	r2, #48	@ 0x30
 80098c2:	f040 80b2 	bne.w	8009a2a <_strtod_l+0x1a2>
 80098c6:	786a      	ldrb	r2, [r5, #1]
 80098c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80098cc:	2a58      	cmp	r2, #88	@ 0x58
 80098ce:	d16e      	bne.n	80099ae <_strtod_l+0x126>
 80098d0:	9302      	str	r3, [sp, #8]
 80098d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098d4:	9301      	str	r3, [sp, #4]
 80098d6:	ab1a      	add	r3, sp, #104	@ 0x68
 80098d8:	9300      	str	r3, [sp, #0]
 80098da:	4a8f      	ldr	r2, [pc, #572]	@ (8009b18 <_strtod_l+0x290>)
 80098dc:	9805      	ldr	r0, [sp, #20]
 80098de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80098e0:	a919      	add	r1, sp, #100	@ 0x64
 80098e2:	f001 f927 	bl	800ab34 <__gethex>
 80098e6:	f010 060f 	ands.w	r6, r0, #15
 80098ea:	4604      	mov	r4, r0
 80098ec:	d005      	beq.n	80098fa <_strtod_l+0x72>
 80098ee:	2e06      	cmp	r6, #6
 80098f0:	d128      	bne.n	8009944 <_strtod_l+0xbc>
 80098f2:	3501      	adds	r5, #1
 80098f4:	2300      	movs	r3, #0
 80098f6:	9519      	str	r5, [sp, #100]	@ 0x64
 80098f8:	930e      	str	r3, [sp, #56]	@ 0x38
 80098fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f040 858e 	bne.w	800a41e <_strtod_l+0xb96>
 8009902:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009904:	b1cb      	cbz	r3, 800993a <_strtod_l+0xb2>
 8009906:	4652      	mov	r2, sl
 8009908:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800990c:	ec43 2b10 	vmov	d0, r2, r3
 8009910:	b01f      	add	sp, #124	@ 0x7c
 8009912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009916:	2920      	cmp	r1, #32
 8009918:	d1ce      	bne.n	80098b8 <_strtod_l+0x30>
 800991a:	3201      	adds	r2, #1
 800991c:	e7c1      	b.n	80098a2 <_strtod_l+0x1a>
 800991e:	292d      	cmp	r1, #45	@ 0x2d
 8009920:	d1ca      	bne.n	80098b8 <_strtod_l+0x30>
 8009922:	2101      	movs	r1, #1
 8009924:	910e      	str	r1, [sp, #56]	@ 0x38
 8009926:	1c51      	adds	r1, r2, #1
 8009928:	9119      	str	r1, [sp, #100]	@ 0x64
 800992a:	7852      	ldrb	r2, [r2, #1]
 800992c:	2a00      	cmp	r2, #0
 800992e:	d1c5      	bne.n	80098bc <_strtod_l+0x34>
 8009930:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009932:	9419      	str	r4, [sp, #100]	@ 0x64
 8009934:	2b00      	cmp	r3, #0
 8009936:	f040 8570 	bne.w	800a41a <_strtod_l+0xb92>
 800993a:	4652      	mov	r2, sl
 800993c:	465b      	mov	r3, fp
 800993e:	e7e5      	b.n	800990c <_strtod_l+0x84>
 8009940:	2100      	movs	r1, #0
 8009942:	e7ef      	b.n	8009924 <_strtod_l+0x9c>
 8009944:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009946:	b13a      	cbz	r2, 8009958 <_strtod_l+0xd0>
 8009948:	2135      	movs	r1, #53	@ 0x35
 800994a:	a81c      	add	r0, sp, #112	@ 0x70
 800994c:	f7ff ff3a 	bl	80097c4 <__copybits>
 8009950:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009952:	9805      	ldr	r0, [sp, #20]
 8009954:	f7ff fb10 	bl	8008f78 <_Bfree>
 8009958:	3e01      	subs	r6, #1
 800995a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800995c:	2e04      	cmp	r6, #4
 800995e:	d806      	bhi.n	800996e <_strtod_l+0xe6>
 8009960:	e8df f006 	tbb	[pc, r6]
 8009964:	201d0314 	.word	0x201d0314
 8009968:	14          	.byte	0x14
 8009969:	00          	.byte	0x00
 800996a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800996e:	05e1      	lsls	r1, r4, #23
 8009970:	bf48      	it	mi
 8009972:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009976:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800997a:	0d1b      	lsrs	r3, r3, #20
 800997c:	051b      	lsls	r3, r3, #20
 800997e:	2b00      	cmp	r3, #0
 8009980:	d1bb      	bne.n	80098fa <_strtod_l+0x72>
 8009982:	f7fe fb2b 	bl	8007fdc <__errno>
 8009986:	2322      	movs	r3, #34	@ 0x22
 8009988:	6003      	str	r3, [r0, #0]
 800998a:	e7b6      	b.n	80098fa <_strtod_l+0x72>
 800998c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009990:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009994:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009998:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800999c:	e7e7      	b.n	800996e <_strtod_l+0xe6>
 800999e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009b20 <_strtod_l+0x298>
 80099a2:	e7e4      	b.n	800996e <_strtod_l+0xe6>
 80099a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80099a8:	f04f 3aff 	mov.w	sl, #4294967295
 80099ac:	e7df      	b.n	800996e <_strtod_l+0xe6>
 80099ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80099b4:	785b      	ldrb	r3, [r3, #1]
 80099b6:	2b30      	cmp	r3, #48	@ 0x30
 80099b8:	d0f9      	beq.n	80099ae <_strtod_l+0x126>
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d09d      	beq.n	80098fa <_strtod_l+0x72>
 80099be:	2301      	movs	r3, #1
 80099c0:	2700      	movs	r7, #0
 80099c2:	9308      	str	r3, [sp, #32]
 80099c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80099c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80099ca:	46b9      	mov	r9, r7
 80099cc:	220a      	movs	r2, #10
 80099ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80099d0:	7805      	ldrb	r5, [r0, #0]
 80099d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80099d6:	b2d9      	uxtb	r1, r3
 80099d8:	2909      	cmp	r1, #9
 80099da:	d928      	bls.n	8009a2e <_strtod_l+0x1a6>
 80099dc:	494f      	ldr	r1, [pc, #316]	@ (8009b1c <_strtod_l+0x294>)
 80099de:	2201      	movs	r2, #1
 80099e0:	f000 ffd6 	bl	800a990 <strncmp>
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d032      	beq.n	8009a4e <_strtod_l+0x1c6>
 80099e8:	2000      	movs	r0, #0
 80099ea:	462a      	mov	r2, r5
 80099ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80099ee:	464d      	mov	r5, r9
 80099f0:	4603      	mov	r3, r0
 80099f2:	2a65      	cmp	r2, #101	@ 0x65
 80099f4:	d001      	beq.n	80099fa <_strtod_l+0x172>
 80099f6:	2a45      	cmp	r2, #69	@ 0x45
 80099f8:	d114      	bne.n	8009a24 <_strtod_l+0x19c>
 80099fa:	b91d      	cbnz	r5, 8009a04 <_strtod_l+0x17c>
 80099fc:	9a08      	ldr	r2, [sp, #32]
 80099fe:	4302      	orrs	r2, r0
 8009a00:	d096      	beq.n	8009930 <_strtod_l+0xa8>
 8009a02:	2500      	movs	r5, #0
 8009a04:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009a06:	1c62      	adds	r2, r4, #1
 8009a08:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a0a:	7862      	ldrb	r2, [r4, #1]
 8009a0c:	2a2b      	cmp	r2, #43	@ 0x2b
 8009a0e:	d07a      	beq.n	8009b06 <_strtod_l+0x27e>
 8009a10:	2a2d      	cmp	r2, #45	@ 0x2d
 8009a12:	d07e      	beq.n	8009b12 <_strtod_l+0x28a>
 8009a14:	f04f 0c00 	mov.w	ip, #0
 8009a18:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009a1c:	2909      	cmp	r1, #9
 8009a1e:	f240 8085 	bls.w	8009b2c <_strtod_l+0x2a4>
 8009a22:	9419      	str	r4, [sp, #100]	@ 0x64
 8009a24:	f04f 0800 	mov.w	r8, #0
 8009a28:	e0a5      	b.n	8009b76 <_strtod_l+0x2ee>
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	e7c8      	b.n	80099c0 <_strtod_l+0x138>
 8009a2e:	f1b9 0f08 	cmp.w	r9, #8
 8009a32:	bfd8      	it	le
 8009a34:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009a36:	f100 0001 	add.w	r0, r0, #1
 8009a3a:	bfda      	itte	le
 8009a3c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009a40:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009a42:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009a46:	f109 0901 	add.w	r9, r9, #1
 8009a4a:	9019      	str	r0, [sp, #100]	@ 0x64
 8009a4c:	e7bf      	b.n	80099ce <_strtod_l+0x146>
 8009a4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a50:	1c5a      	adds	r2, r3, #1
 8009a52:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a54:	785a      	ldrb	r2, [r3, #1]
 8009a56:	f1b9 0f00 	cmp.w	r9, #0
 8009a5a:	d03b      	beq.n	8009ad4 <_strtod_l+0x24c>
 8009a5c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009a5e:	464d      	mov	r5, r9
 8009a60:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009a64:	2b09      	cmp	r3, #9
 8009a66:	d912      	bls.n	8009a8e <_strtod_l+0x206>
 8009a68:	2301      	movs	r3, #1
 8009a6a:	e7c2      	b.n	80099f2 <_strtod_l+0x16a>
 8009a6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a6e:	1c5a      	adds	r2, r3, #1
 8009a70:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a72:	785a      	ldrb	r2, [r3, #1]
 8009a74:	3001      	adds	r0, #1
 8009a76:	2a30      	cmp	r2, #48	@ 0x30
 8009a78:	d0f8      	beq.n	8009a6c <_strtod_l+0x1e4>
 8009a7a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009a7e:	2b08      	cmp	r3, #8
 8009a80:	f200 84d2 	bhi.w	800a428 <_strtod_l+0xba0>
 8009a84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a86:	900a      	str	r0, [sp, #40]	@ 0x28
 8009a88:	2000      	movs	r0, #0
 8009a8a:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a8c:	4605      	mov	r5, r0
 8009a8e:	3a30      	subs	r2, #48	@ 0x30
 8009a90:	f100 0301 	add.w	r3, r0, #1
 8009a94:	d018      	beq.n	8009ac8 <_strtod_l+0x240>
 8009a96:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009a98:	4419      	add	r1, r3
 8009a9a:	910a      	str	r1, [sp, #40]	@ 0x28
 8009a9c:	462e      	mov	r6, r5
 8009a9e:	f04f 0e0a 	mov.w	lr, #10
 8009aa2:	1c71      	adds	r1, r6, #1
 8009aa4:	eba1 0c05 	sub.w	ip, r1, r5
 8009aa8:	4563      	cmp	r3, ip
 8009aaa:	dc15      	bgt.n	8009ad8 <_strtod_l+0x250>
 8009aac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009ab0:	182b      	adds	r3, r5, r0
 8009ab2:	2b08      	cmp	r3, #8
 8009ab4:	f105 0501 	add.w	r5, r5, #1
 8009ab8:	4405      	add	r5, r0
 8009aba:	dc1a      	bgt.n	8009af2 <_strtod_l+0x26a>
 8009abc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009abe:	230a      	movs	r3, #10
 8009ac0:	fb03 2301 	mla	r3, r3, r1, r2
 8009ac4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009aca:	1c51      	adds	r1, r2, #1
 8009acc:	9119      	str	r1, [sp, #100]	@ 0x64
 8009ace:	7852      	ldrb	r2, [r2, #1]
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	e7c5      	b.n	8009a60 <_strtod_l+0x1d8>
 8009ad4:	4648      	mov	r0, r9
 8009ad6:	e7ce      	b.n	8009a76 <_strtod_l+0x1ee>
 8009ad8:	2e08      	cmp	r6, #8
 8009ada:	dc05      	bgt.n	8009ae8 <_strtod_l+0x260>
 8009adc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009ade:	fb0e f606 	mul.w	r6, lr, r6
 8009ae2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009ae4:	460e      	mov	r6, r1
 8009ae6:	e7dc      	b.n	8009aa2 <_strtod_l+0x21a>
 8009ae8:	2910      	cmp	r1, #16
 8009aea:	bfd8      	it	le
 8009aec:	fb0e f707 	mulle.w	r7, lr, r7
 8009af0:	e7f8      	b.n	8009ae4 <_strtod_l+0x25c>
 8009af2:	2b0f      	cmp	r3, #15
 8009af4:	bfdc      	itt	le
 8009af6:	230a      	movle	r3, #10
 8009af8:	fb03 2707 	mlale	r7, r3, r7, r2
 8009afc:	e7e3      	b.n	8009ac6 <_strtod_l+0x23e>
 8009afe:	2300      	movs	r3, #0
 8009b00:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b02:	2301      	movs	r3, #1
 8009b04:	e77a      	b.n	80099fc <_strtod_l+0x174>
 8009b06:	f04f 0c00 	mov.w	ip, #0
 8009b0a:	1ca2      	adds	r2, r4, #2
 8009b0c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b0e:	78a2      	ldrb	r2, [r4, #2]
 8009b10:	e782      	b.n	8009a18 <_strtod_l+0x190>
 8009b12:	f04f 0c01 	mov.w	ip, #1
 8009b16:	e7f8      	b.n	8009b0a <_strtod_l+0x282>
 8009b18:	0800bd8c 	.word	0x0800bd8c
 8009b1c:	0800bbbf 	.word	0x0800bbbf
 8009b20:	7ff00000 	.word	0x7ff00000
 8009b24:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b26:	1c51      	adds	r1, r2, #1
 8009b28:	9119      	str	r1, [sp, #100]	@ 0x64
 8009b2a:	7852      	ldrb	r2, [r2, #1]
 8009b2c:	2a30      	cmp	r2, #48	@ 0x30
 8009b2e:	d0f9      	beq.n	8009b24 <_strtod_l+0x29c>
 8009b30:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009b34:	2908      	cmp	r1, #8
 8009b36:	f63f af75 	bhi.w	8009a24 <_strtod_l+0x19c>
 8009b3a:	3a30      	subs	r2, #48	@ 0x30
 8009b3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b40:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009b42:	f04f 080a 	mov.w	r8, #10
 8009b46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b48:	1c56      	adds	r6, r2, #1
 8009b4a:	9619      	str	r6, [sp, #100]	@ 0x64
 8009b4c:	7852      	ldrb	r2, [r2, #1]
 8009b4e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009b52:	f1be 0f09 	cmp.w	lr, #9
 8009b56:	d939      	bls.n	8009bcc <_strtod_l+0x344>
 8009b58:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009b5a:	1a76      	subs	r6, r6, r1
 8009b5c:	2e08      	cmp	r6, #8
 8009b5e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009b62:	dc03      	bgt.n	8009b6c <_strtod_l+0x2e4>
 8009b64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b66:	4588      	cmp	r8, r1
 8009b68:	bfa8      	it	ge
 8009b6a:	4688      	movge	r8, r1
 8009b6c:	f1bc 0f00 	cmp.w	ip, #0
 8009b70:	d001      	beq.n	8009b76 <_strtod_l+0x2ee>
 8009b72:	f1c8 0800 	rsb	r8, r8, #0
 8009b76:	2d00      	cmp	r5, #0
 8009b78:	d14e      	bne.n	8009c18 <_strtod_l+0x390>
 8009b7a:	9908      	ldr	r1, [sp, #32]
 8009b7c:	4308      	orrs	r0, r1
 8009b7e:	f47f aebc 	bne.w	80098fa <_strtod_l+0x72>
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	f47f aed4 	bne.w	8009930 <_strtod_l+0xa8>
 8009b88:	2a69      	cmp	r2, #105	@ 0x69
 8009b8a:	d028      	beq.n	8009bde <_strtod_l+0x356>
 8009b8c:	dc25      	bgt.n	8009bda <_strtod_l+0x352>
 8009b8e:	2a49      	cmp	r2, #73	@ 0x49
 8009b90:	d025      	beq.n	8009bde <_strtod_l+0x356>
 8009b92:	2a4e      	cmp	r2, #78	@ 0x4e
 8009b94:	f47f aecc 	bne.w	8009930 <_strtod_l+0xa8>
 8009b98:	499a      	ldr	r1, [pc, #616]	@ (8009e04 <_strtod_l+0x57c>)
 8009b9a:	a819      	add	r0, sp, #100	@ 0x64
 8009b9c:	f001 f9ec 	bl	800af78 <__match>
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	f43f aec5 	beq.w	8009930 <_strtod_l+0xa8>
 8009ba6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ba8:	781b      	ldrb	r3, [r3, #0]
 8009baa:	2b28      	cmp	r3, #40	@ 0x28
 8009bac:	d12e      	bne.n	8009c0c <_strtod_l+0x384>
 8009bae:	4996      	ldr	r1, [pc, #600]	@ (8009e08 <_strtod_l+0x580>)
 8009bb0:	aa1c      	add	r2, sp, #112	@ 0x70
 8009bb2:	a819      	add	r0, sp, #100	@ 0x64
 8009bb4:	f001 f9f4 	bl	800afa0 <__hexnan>
 8009bb8:	2805      	cmp	r0, #5
 8009bba:	d127      	bne.n	8009c0c <_strtod_l+0x384>
 8009bbc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009bbe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009bc2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009bc6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009bca:	e696      	b.n	80098fa <_strtod_l+0x72>
 8009bcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009bce:	fb08 2101 	mla	r1, r8, r1, r2
 8009bd2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009bd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8009bd8:	e7b5      	b.n	8009b46 <_strtod_l+0x2be>
 8009bda:	2a6e      	cmp	r2, #110	@ 0x6e
 8009bdc:	e7da      	b.n	8009b94 <_strtod_l+0x30c>
 8009bde:	498b      	ldr	r1, [pc, #556]	@ (8009e0c <_strtod_l+0x584>)
 8009be0:	a819      	add	r0, sp, #100	@ 0x64
 8009be2:	f001 f9c9 	bl	800af78 <__match>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	f43f aea2 	beq.w	8009930 <_strtod_l+0xa8>
 8009bec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bee:	4988      	ldr	r1, [pc, #544]	@ (8009e10 <_strtod_l+0x588>)
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	a819      	add	r0, sp, #100	@ 0x64
 8009bf4:	9319      	str	r3, [sp, #100]	@ 0x64
 8009bf6:	f001 f9bf 	bl	800af78 <__match>
 8009bfa:	b910      	cbnz	r0, 8009c02 <_strtod_l+0x37a>
 8009bfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bfe:	3301      	adds	r3, #1
 8009c00:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c02:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009e20 <_strtod_l+0x598>
 8009c06:	f04f 0a00 	mov.w	sl, #0
 8009c0a:	e676      	b.n	80098fa <_strtod_l+0x72>
 8009c0c:	4881      	ldr	r0, [pc, #516]	@ (8009e14 <_strtod_l+0x58c>)
 8009c0e:	f000 feef 	bl	800a9f0 <nan>
 8009c12:	ec5b ab10 	vmov	sl, fp, d0
 8009c16:	e670      	b.n	80098fa <_strtod_l+0x72>
 8009c18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c1a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009c1c:	eba8 0303 	sub.w	r3, r8, r3
 8009c20:	f1b9 0f00 	cmp.w	r9, #0
 8009c24:	bf08      	it	eq
 8009c26:	46a9      	moveq	r9, r5
 8009c28:	2d10      	cmp	r5, #16
 8009c2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c2c:	462c      	mov	r4, r5
 8009c2e:	bfa8      	it	ge
 8009c30:	2410      	movge	r4, #16
 8009c32:	f7f6 fc8f 	bl	8000554 <__aeabi_ui2d>
 8009c36:	2d09      	cmp	r5, #9
 8009c38:	4682      	mov	sl, r0
 8009c3a:	468b      	mov	fp, r1
 8009c3c:	dc13      	bgt.n	8009c66 <_strtod_l+0x3de>
 8009c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f43f ae5a 	beq.w	80098fa <_strtod_l+0x72>
 8009c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c48:	dd78      	ble.n	8009d3c <_strtod_l+0x4b4>
 8009c4a:	2b16      	cmp	r3, #22
 8009c4c:	dc5f      	bgt.n	8009d0e <_strtod_l+0x486>
 8009c4e:	4972      	ldr	r1, [pc, #456]	@ (8009e18 <_strtod_l+0x590>)
 8009c50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c58:	4652      	mov	r2, sl
 8009c5a:	465b      	mov	r3, fp
 8009c5c:	f7f6 fcf4 	bl	8000648 <__aeabi_dmul>
 8009c60:	4682      	mov	sl, r0
 8009c62:	468b      	mov	fp, r1
 8009c64:	e649      	b.n	80098fa <_strtod_l+0x72>
 8009c66:	4b6c      	ldr	r3, [pc, #432]	@ (8009e18 <_strtod_l+0x590>)
 8009c68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009c70:	f7f6 fcea 	bl	8000648 <__aeabi_dmul>
 8009c74:	4682      	mov	sl, r0
 8009c76:	4638      	mov	r0, r7
 8009c78:	468b      	mov	fp, r1
 8009c7a:	f7f6 fc6b 	bl	8000554 <__aeabi_ui2d>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	460b      	mov	r3, r1
 8009c82:	4650      	mov	r0, sl
 8009c84:	4659      	mov	r1, fp
 8009c86:	f7f6 fb29 	bl	80002dc <__adddf3>
 8009c8a:	2d0f      	cmp	r5, #15
 8009c8c:	4682      	mov	sl, r0
 8009c8e:	468b      	mov	fp, r1
 8009c90:	ddd5      	ble.n	8009c3e <_strtod_l+0x3b6>
 8009c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c94:	1b2c      	subs	r4, r5, r4
 8009c96:	441c      	add	r4, r3
 8009c98:	2c00      	cmp	r4, #0
 8009c9a:	f340 8093 	ble.w	8009dc4 <_strtod_l+0x53c>
 8009c9e:	f014 030f 	ands.w	r3, r4, #15
 8009ca2:	d00a      	beq.n	8009cba <_strtod_l+0x432>
 8009ca4:	495c      	ldr	r1, [pc, #368]	@ (8009e18 <_strtod_l+0x590>)
 8009ca6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009caa:	4652      	mov	r2, sl
 8009cac:	465b      	mov	r3, fp
 8009cae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cb2:	f7f6 fcc9 	bl	8000648 <__aeabi_dmul>
 8009cb6:	4682      	mov	sl, r0
 8009cb8:	468b      	mov	fp, r1
 8009cba:	f034 040f 	bics.w	r4, r4, #15
 8009cbe:	d073      	beq.n	8009da8 <_strtod_l+0x520>
 8009cc0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009cc4:	dd49      	ble.n	8009d5a <_strtod_l+0x4d2>
 8009cc6:	2400      	movs	r4, #0
 8009cc8:	46a0      	mov	r8, r4
 8009cca:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009ccc:	46a1      	mov	r9, r4
 8009cce:	9a05      	ldr	r2, [sp, #20]
 8009cd0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009e20 <_strtod_l+0x598>
 8009cd4:	2322      	movs	r3, #34	@ 0x22
 8009cd6:	6013      	str	r3, [r2, #0]
 8009cd8:	f04f 0a00 	mov.w	sl, #0
 8009cdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	f43f ae0b 	beq.w	80098fa <_strtod_l+0x72>
 8009ce4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ce6:	9805      	ldr	r0, [sp, #20]
 8009ce8:	f7ff f946 	bl	8008f78 <_Bfree>
 8009cec:	9805      	ldr	r0, [sp, #20]
 8009cee:	4649      	mov	r1, r9
 8009cf0:	f7ff f942 	bl	8008f78 <_Bfree>
 8009cf4:	9805      	ldr	r0, [sp, #20]
 8009cf6:	4641      	mov	r1, r8
 8009cf8:	f7ff f93e 	bl	8008f78 <_Bfree>
 8009cfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009cfe:	9805      	ldr	r0, [sp, #20]
 8009d00:	f7ff f93a 	bl	8008f78 <_Bfree>
 8009d04:	9805      	ldr	r0, [sp, #20]
 8009d06:	4621      	mov	r1, r4
 8009d08:	f7ff f936 	bl	8008f78 <_Bfree>
 8009d0c:	e5f5      	b.n	80098fa <_strtod_l+0x72>
 8009d0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009d14:	4293      	cmp	r3, r2
 8009d16:	dbbc      	blt.n	8009c92 <_strtod_l+0x40a>
 8009d18:	4c3f      	ldr	r4, [pc, #252]	@ (8009e18 <_strtod_l+0x590>)
 8009d1a:	f1c5 050f 	rsb	r5, r5, #15
 8009d1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009d22:	4652      	mov	r2, sl
 8009d24:	465b      	mov	r3, fp
 8009d26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d2a:	f7f6 fc8d 	bl	8000648 <__aeabi_dmul>
 8009d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d30:	1b5d      	subs	r5, r3, r5
 8009d32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009d36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009d3a:	e78f      	b.n	8009c5c <_strtod_l+0x3d4>
 8009d3c:	3316      	adds	r3, #22
 8009d3e:	dba8      	blt.n	8009c92 <_strtod_l+0x40a>
 8009d40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d42:	eba3 0808 	sub.w	r8, r3, r8
 8009d46:	4b34      	ldr	r3, [pc, #208]	@ (8009e18 <_strtod_l+0x590>)
 8009d48:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009d4c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009d50:	4650      	mov	r0, sl
 8009d52:	4659      	mov	r1, fp
 8009d54:	f7f6 fda2 	bl	800089c <__aeabi_ddiv>
 8009d58:	e782      	b.n	8009c60 <_strtod_l+0x3d8>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	4f2f      	ldr	r7, [pc, #188]	@ (8009e1c <_strtod_l+0x594>)
 8009d5e:	1124      	asrs	r4, r4, #4
 8009d60:	4650      	mov	r0, sl
 8009d62:	4659      	mov	r1, fp
 8009d64:	461e      	mov	r6, r3
 8009d66:	2c01      	cmp	r4, #1
 8009d68:	dc21      	bgt.n	8009dae <_strtod_l+0x526>
 8009d6a:	b10b      	cbz	r3, 8009d70 <_strtod_l+0x4e8>
 8009d6c:	4682      	mov	sl, r0
 8009d6e:	468b      	mov	fp, r1
 8009d70:	492a      	ldr	r1, [pc, #168]	@ (8009e1c <_strtod_l+0x594>)
 8009d72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009d76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009d7a:	4652      	mov	r2, sl
 8009d7c:	465b      	mov	r3, fp
 8009d7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d82:	f7f6 fc61 	bl	8000648 <__aeabi_dmul>
 8009d86:	4b26      	ldr	r3, [pc, #152]	@ (8009e20 <_strtod_l+0x598>)
 8009d88:	460a      	mov	r2, r1
 8009d8a:	400b      	ands	r3, r1
 8009d8c:	4925      	ldr	r1, [pc, #148]	@ (8009e24 <_strtod_l+0x59c>)
 8009d8e:	428b      	cmp	r3, r1
 8009d90:	4682      	mov	sl, r0
 8009d92:	d898      	bhi.n	8009cc6 <_strtod_l+0x43e>
 8009d94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009d98:	428b      	cmp	r3, r1
 8009d9a:	bf86      	itte	hi
 8009d9c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009e28 <_strtod_l+0x5a0>
 8009da0:	f04f 3aff 	movhi.w	sl, #4294967295
 8009da4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009da8:	2300      	movs	r3, #0
 8009daa:	9308      	str	r3, [sp, #32]
 8009dac:	e076      	b.n	8009e9c <_strtod_l+0x614>
 8009dae:	07e2      	lsls	r2, r4, #31
 8009db0:	d504      	bpl.n	8009dbc <_strtod_l+0x534>
 8009db2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009db6:	f7f6 fc47 	bl	8000648 <__aeabi_dmul>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	3601      	adds	r6, #1
 8009dbe:	1064      	asrs	r4, r4, #1
 8009dc0:	3708      	adds	r7, #8
 8009dc2:	e7d0      	b.n	8009d66 <_strtod_l+0x4de>
 8009dc4:	d0f0      	beq.n	8009da8 <_strtod_l+0x520>
 8009dc6:	4264      	negs	r4, r4
 8009dc8:	f014 020f 	ands.w	r2, r4, #15
 8009dcc:	d00a      	beq.n	8009de4 <_strtod_l+0x55c>
 8009dce:	4b12      	ldr	r3, [pc, #72]	@ (8009e18 <_strtod_l+0x590>)
 8009dd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dd4:	4650      	mov	r0, sl
 8009dd6:	4659      	mov	r1, fp
 8009dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ddc:	f7f6 fd5e 	bl	800089c <__aeabi_ddiv>
 8009de0:	4682      	mov	sl, r0
 8009de2:	468b      	mov	fp, r1
 8009de4:	1124      	asrs	r4, r4, #4
 8009de6:	d0df      	beq.n	8009da8 <_strtod_l+0x520>
 8009de8:	2c1f      	cmp	r4, #31
 8009dea:	dd1f      	ble.n	8009e2c <_strtod_l+0x5a4>
 8009dec:	2400      	movs	r4, #0
 8009dee:	46a0      	mov	r8, r4
 8009df0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009df2:	46a1      	mov	r9, r4
 8009df4:	9a05      	ldr	r2, [sp, #20]
 8009df6:	2322      	movs	r3, #34	@ 0x22
 8009df8:	f04f 0a00 	mov.w	sl, #0
 8009dfc:	f04f 0b00 	mov.w	fp, #0
 8009e00:	6013      	str	r3, [r2, #0]
 8009e02:	e76b      	b.n	8009cdc <_strtod_l+0x454>
 8009e04:	0800baad 	.word	0x0800baad
 8009e08:	0800bd78 	.word	0x0800bd78
 8009e0c:	0800baa5 	.word	0x0800baa5
 8009e10:	0800badc 	.word	0x0800badc
 8009e14:	0800bc15 	.word	0x0800bc15
 8009e18:	0800bcb0 	.word	0x0800bcb0
 8009e1c:	0800bc88 	.word	0x0800bc88
 8009e20:	7ff00000 	.word	0x7ff00000
 8009e24:	7ca00000 	.word	0x7ca00000
 8009e28:	7fefffff 	.word	0x7fefffff
 8009e2c:	f014 0310 	ands.w	r3, r4, #16
 8009e30:	bf18      	it	ne
 8009e32:	236a      	movne	r3, #106	@ 0x6a
 8009e34:	4ea9      	ldr	r6, [pc, #676]	@ (800a0dc <_strtod_l+0x854>)
 8009e36:	9308      	str	r3, [sp, #32]
 8009e38:	4650      	mov	r0, sl
 8009e3a:	4659      	mov	r1, fp
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	07e7      	lsls	r7, r4, #31
 8009e40:	d504      	bpl.n	8009e4c <_strtod_l+0x5c4>
 8009e42:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009e46:	f7f6 fbff 	bl	8000648 <__aeabi_dmul>
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	1064      	asrs	r4, r4, #1
 8009e4e:	f106 0608 	add.w	r6, r6, #8
 8009e52:	d1f4      	bne.n	8009e3e <_strtod_l+0x5b6>
 8009e54:	b10b      	cbz	r3, 8009e5a <_strtod_l+0x5d2>
 8009e56:	4682      	mov	sl, r0
 8009e58:	468b      	mov	fp, r1
 8009e5a:	9b08      	ldr	r3, [sp, #32]
 8009e5c:	b1b3      	cbz	r3, 8009e8c <_strtod_l+0x604>
 8009e5e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009e62:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	4659      	mov	r1, fp
 8009e6a:	dd0f      	ble.n	8009e8c <_strtod_l+0x604>
 8009e6c:	2b1f      	cmp	r3, #31
 8009e6e:	dd56      	ble.n	8009f1e <_strtod_l+0x696>
 8009e70:	2b34      	cmp	r3, #52	@ 0x34
 8009e72:	bfde      	ittt	le
 8009e74:	f04f 33ff 	movle.w	r3, #4294967295
 8009e78:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009e7c:	4093      	lslle	r3, r2
 8009e7e:	f04f 0a00 	mov.w	sl, #0
 8009e82:	bfcc      	ite	gt
 8009e84:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009e88:	ea03 0b01 	andle.w	fp, r3, r1
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	2300      	movs	r3, #0
 8009e90:	4650      	mov	r0, sl
 8009e92:	4659      	mov	r1, fp
 8009e94:	f7f6 fe40 	bl	8000b18 <__aeabi_dcmpeq>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	d1a7      	bne.n	8009dec <_strtod_l+0x564>
 8009e9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e9e:	9300      	str	r3, [sp, #0]
 8009ea0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009ea2:	9805      	ldr	r0, [sp, #20]
 8009ea4:	462b      	mov	r3, r5
 8009ea6:	464a      	mov	r2, r9
 8009ea8:	f7ff f8ce 	bl	8009048 <__s2b>
 8009eac:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009eae:	2800      	cmp	r0, #0
 8009eb0:	f43f af09 	beq.w	8009cc6 <_strtod_l+0x43e>
 8009eb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009eb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009eb8:	2a00      	cmp	r2, #0
 8009eba:	eba3 0308 	sub.w	r3, r3, r8
 8009ebe:	bfa8      	it	ge
 8009ec0:	2300      	movge	r3, #0
 8009ec2:	9312      	str	r3, [sp, #72]	@ 0x48
 8009ec4:	2400      	movs	r4, #0
 8009ec6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009eca:	9316      	str	r3, [sp, #88]	@ 0x58
 8009ecc:	46a0      	mov	r8, r4
 8009ece:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ed0:	9805      	ldr	r0, [sp, #20]
 8009ed2:	6859      	ldr	r1, [r3, #4]
 8009ed4:	f7ff f810 	bl	8008ef8 <_Balloc>
 8009ed8:	4681      	mov	r9, r0
 8009eda:	2800      	cmp	r0, #0
 8009edc:	f43f aef7 	beq.w	8009cce <_strtod_l+0x446>
 8009ee0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ee2:	691a      	ldr	r2, [r3, #16]
 8009ee4:	3202      	adds	r2, #2
 8009ee6:	f103 010c 	add.w	r1, r3, #12
 8009eea:	0092      	lsls	r2, r2, #2
 8009eec:	300c      	adds	r0, #12
 8009eee:	f000 fd71 	bl	800a9d4 <memcpy>
 8009ef2:	ec4b ab10 	vmov	d0, sl, fp
 8009ef6:	9805      	ldr	r0, [sp, #20]
 8009ef8:	aa1c      	add	r2, sp, #112	@ 0x70
 8009efa:	a91b      	add	r1, sp, #108	@ 0x6c
 8009efc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009f00:	f7ff fbd6 	bl	80096b0 <__d2b>
 8009f04:	901a      	str	r0, [sp, #104]	@ 0x68
 8009f06:	2800      	cmp	r0, #0
 8009f08:	f43f aee1 	beq.w	8009cce <_strtod_l+0x446>
 8009f0c:	9805      	ldr	r0, [sp, #20]
 8009f0e:	2101      	movs	r1, #1
 8009f10:	f7ff f930 	bl	8009174 <__i2b>
 8009f14:	4680      	mov	r8, r0
 8009f16:	b948      	cbnz	r0, 8009f2c <_strtod_l+0x6a4>
 8009f18:	f04f 0800 	mov.w	r8, #0
 8009f1c:	e6d7      	b.n	8009cce <_strtod_l+0x446>
 8009f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8009f22:	fa02 f303 	lsl.w	r3, r2, r3
 8009f26:	ea03 0a0a 	and.w	sl, r3, sl
 8009f2a:	e7af      	b.n	8009e8c <_strtod_l+0x604>
 8009f2c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009f2e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009f30:	2d00      	cmp	r5, #0
 8009f32:	bfab      	itete	ge
 8009f34:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009f36:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009f38:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009f3a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009f3c:	bfac      	ite	ge
 8009f3e:	18ef      	addge	r7, r5, r3
 8009f40:	1b5e      	sublt	r6, r3, r5
 8009f42:	9b08      	ldr	r3, [sp, #32]
 8009f44:	1aed      	subs	r5, r5, r3
 8009f46:	4415      	add	r5, r2
 8009f48:	4b65      	ldr	r3, [pc, #404]	@ (800a0e0 <_strtod_l+0x858>)
 8009f4a:	3d01      	subs	r5, #1
 8009f4c:	429d      	cmp	r5, r3
 8009f4e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009f52:	da50      	bge.n	8009ff6 <_strtod_l+0x76e>
 8009f54:	1b5b      	subs	r3, r3, r5
 8009f56:	2b1f      	cmp	r3, #31
 8009f58:	eba2 0203 	sub.w	r2, r2, r3
 8009f5c:	f04f 0101 	mov.w	r1, #1
 8009f60:	dc3d      	bgt.n	8009fde <_strtod_l+0x756>
 8009f62:	fa01 f303 	lsl.w	r3, r1, r3
 8009f66:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f68:	2300      	movs	r3, #0
 8009f6a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f6c:	18bd      	adds	r5, r7, r2
 8009f6e:	9b08      	ldr	r3, [sp, #32]
 8009f70:	42af      	cmp	r7, r5
 8009f72:	4416      	add	r6, r2
 8009f74:	441e      	add	r6, r3
 8009f76:	463b      	mov	r3, r7
 8009f78:	bfa8      	it	ge
 8009f7a:	462b      	movge	r3, r5
 8009f7c:	42b3      	cmp	r3, r6
 8009f7e:	bfa8      	it	ge
 8009f80:	4633      	movge	r3, r6
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	bfc2      	ittt	gt
 8009f86:	1aed      	subgt	r5, r5, r3
 8009f88:	1af6      	subgt	r6, r6, r3
 8009f8a:	1aff      	subgt	r7, r7, r3
 8009f8c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	dd16      	ble.n	8009fc0 <_strtod_l+0x738>
 8009f92:	4641      	mov	r1, r8
 8009f94:	9805      	ldr	r0, [sp, #20]
 8009f96:	461a      	mov	r2, r3
 8009f98:	f7ff f9a4 	bl	80092e4 <__pow5mult>
 8009f9c:	4680      	mov	r8, r0
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	d0ba      	beq.n	8009f18 <_strtod_l+0x690>
 8009fa2:	4601      	mov	r1, r0
 8009fa4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009fa6:	9805      	ldr	r0, [sp, #20]
 8009fa8:	f7ff f8fa 	bl	80091a0 <__multiply>
 8009fac:	900a      	str	r0, [sp, #40]	@ 0x28
 8009fae:	2800      	cmp	r0, #0
 8009fb0:	f43f ae8d 	beq.w	8009cce <_strtod_l+0x446>
 8009fb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fb6:	9805      	ldr	r0, [sp, #20]
 8009fb8:	f7fe ffde 	bl	8008f78 <_Bfree>
 8009fbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fbe:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fc0:	2d00      	cmp	r5, #0
 8009fc2:	dc1d      	bgt.n	800a000 <_strtod_l+0x778>
 8009fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	dd23      	ble.n	800a012 <_strtod_l+0x78a>
 8009fca:	4649      	mov	r1, r9
 8009fcc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009fce:	9805      	ldr	r0, [sp, #20]
 8009fd0:	f7ff f988 	bl	80092e4 <__pow5mult>
 8009fd4:	4681      	mov	r9, r0
 8009fd6:	b9e0      	cbnz	r0, 800a012 <_strtod_l+0x78a>
 8009fd8:	f04f 0900 	mov.w	r9, #0
 8009fdc:	e677      	b.n	8009cce <_strtod_l+0x446>
 8009fde:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009fe2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009fe6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009fea:	35e2      	adds	r5, #226	@ 0xe2
 8009fec:	fa01 f305 	lsl.w	r3, r1, r5
 8009ff0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ff2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009ff4:	e7ba      	b.n	8009f6c <_strtod_l+0x6e4>
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ffe:	e7b5      	b.n	8009f6c <_strtod_l+0x6e4>
 800a000:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a002:	9805      	ldr	r0, [sp, #20]
 800a004:	462a      	mov	r2, r5
 800a006:	f7ff f9c7 	bl	8009398 <__lshift>
 800a00a:	901a      	str	r0, [sp, #104]	@ 0x68
 800a00c:	2800      	cmp	r0, #0
 800a00e:	d1d9      	bne.n	8009fc4 <_strtod_l+0x73c>
 800a010:	e65d      	b.n	8009cce <_strtod_l+0x446>
 800a012:	2e00      	cmp	r6, #0
 800a014:	dd07      	ble.n	800a026 <_strtod_l+0x79e>
 800a016:	4649      	mov	r1, r9
 800a018:	9805      	ldr	r0, [sp, #20]
 800a01a:	4632      	mov	r2, r6
 800a01c:	f7ff f9bc 	bl	8009398 <__lshift>
 800a020:	4681      	mov	r9, r0
 800a022:	2800      	cmp	r0, #0
 800a024:	d0d8      	beq.n	8009fd8 <_strtod_l+0x750>
 800a026:	2f00      	cmp	r7, #0
 800a028:	dd08      	ble.n	800a03c <_strtod_l+0x7b4>
 800a02a:	4641      	mov	r1, r8
 800a02c:	9805      	ldr	r0, [sp, #20]
 800a02e:	463a      	mov	r2, r7
 800a030:	f7ff f9b2 	bl	8009398 <__lshift>
 800a034:	4680      	mov	r8, r0
 800a036:	2800      	cmp	r0, #0
 800a038:	f43f ae49 	beq.w	8009cce <_strtod_l+0x446>
 800a03c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a03e:	9805      	ldr	r0, [sp, #20]
 800a040:	464a      	mov	r2, r9
 800a042:	f7ff fa31 	bl	80094a8 <__mdiff>
 800a046:	4604      	mov	r4, r0
 800a048:	2800      	cmp	r0, #0
 800a04a:	f43f ae40 	beq.w	8009cce <_strtod_l+0x446>
 800a04e:	68c3      	ldr	r3, [r0, #12]
 800a050:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a052:	2300      	movs	r3, #0
 800a054:	60c3      	str	r3, [r0, #12]
 800a056:	4641      	mov	r1, r8
 800a058:	f7ff fa0a 	bl	8009470 <__mcmp>
 800a05c:	2800      	cmp	r0, #0
 800a05e:	da45      	bge.n	800a0ec <_strtod_l+0x864>
 800a060:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a062:	ea53 030a 	orrs.w	r3, r3, sl
 800a066:	d16b      	bne.n	800a140 <_strtod_l+0x8b8>
 800a068:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d167      	bne.n	800a140 <_strtod_l+0x8b8>
 800a070:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a074:	0d1b      	lsrs	r3, r3, #20
 800a076:	051b      	lsls	r3, r3, #20
 800a078:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a07c:	d960      	bls.n	800a140 <_strtod_l+0x8b8>
 800a07e:	6963      	ldr	r3, [r4, #20]
 800a080:	b913      	cbnz	r3, 800a088 <_strtod_l+0x800>
 800a082:	6923      	ldr	r3, [r4, #16]
 800a084:	2b01      	cmp	r3, #1
 800a086:	dd5b      	ble.n	800a140 <_strtod_l+0x8b8>
 800a088:	4621      	mov	r1, r4
 800a08a:	2201      	movs	r2, #1
 800a08c:	9805      	ldr	r0, [sp, #20]
 800a08e:	f7ff f983 	bl	8009398 <__lshift>
 800a092:	4641      	mov	r1, r8
 800a094:	4604      	mov	r4, r0
 800a096:	f7ff f9eb 	bl	8009470 <__mcmp>
 800a09a:	2800      	cmp	r0, #0
 800a09c:	dd50      	ble.n	800a140 <_strtod_l+0x8b8>
 800a09e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0a2:	9a08      	ldr	r2, [sp, #32]
 800a0a4:	0d1b      	lsrs	r3, r3, #20
 800a0a6:	051b      	lsls	r3, r3, #20
 800a0a8:	2a00      	cmp	r2, #0
 800a0aa:	d06a      	beq.n	800a182 <_strtod_l+0x8fa>
 800a0ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a0b0:	d867      	bhi.n	800a182 <_strtod_l+0x8fa>
 800a0b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a0b6:	f67f ae9d 	bls.w	8009df4 <_strtod_l+0x56c>
 800a0ba:	4b0a      	ldr	r3, [pc, #40]	@ (800a0e4 <_strtod_l+0x85c>)
 800a0bc:	4650      	mov	r0, sl
 800a0be:	4659      	mov	r1, fp
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	f7f6 fac1 	bl	8000648 <__aeabi_dmul>
 800a0c6:	4b08      	ldr	r3, [pc, #32]	@ (800a0e8 <_strtod_l+0x860>)
 800a0c8:	400b      	ands	r3, r1
 800a0ca:	4682      	mov	sl, r0
 800a0cc:	468b      	mov	fp, r1
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	f47f ae08 	bne.w	8009ce4 <_strtod_l+0x45c>
 800a0d4:	9a05      	ldr	r2, [sp, #20]
 800a0d6:	2322      	movs	r3, #34	@ 0x22
 800a0d8:	6013      	str	r3, [r2, #0]
 800a0da:	e603      	b.n	8009ce4 <_strtod_l+0x45c>
 800a0dc:	0800bda0 	.word	0x0800bda0
 800a0e0:	fffffc02 	.word	0xfffffc02
 800a0e4:	39500000 	.word	0x39500000
 800a0e8:	7ff00000 	.word	0x7ff00000
 800a0ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a0f0:	d165      	bne.n	800a1be <_strtod_l+0x936>
 800a0f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a0f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0f8:	b35a      	cbz	r2, 800a152 <_strtod_l+0x8ca>
 800a0fa:	4a9f      	ldr	r2, [pc, #636]	@ (800a378 <_strtod_l+0xaf0>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d12b      	bne.n	800a158 <_strtod_l+0x8d0>
 800a100:	9b08      	ldr	r3, [sp, #32]
 800a102:	4651      	mov	r1, sl
 800a104:	b303      	cbz	r3, 800a148 <_strtod_l+0x8c0>
 800a106:	4b9d      	ldr	r3, [pc, #628]	@ (800a37c <_strtod_l+0xaf4>)
 800a108:	465a      	mov	r2, fp
 800a10a:	4013      	ands	r3, r2
 800a10c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a110:	f04f 32ff 	mov.w	r2, #4294967295
 800a114:	d81b      	bhi.n	800a14e <_strtod_l+0x8c6>
 800a116:	0d1b      	lsrs	r3, r3, #20
 800a118:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a11c:	fa02 f303 	lsl.w	r3, r2, r3
 800a120:	4299      	cmp	r1, r3
 800a122:	d119      	bne.n	800a158 <_strtod_l+0x8d0>
 800a124:	4b96      	ldr	r3, [pc, #600]	@ (800a380 <_strtod_l+0xaf8>)
 800a126:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a128:	429a      	cmp	r2, r3
 800a12a:	d102      	bne.n	800a132 <_strtod_l+0x8aa>
 800a12c:	3101      	adds	r1, #1
 800a12e:	f43f adce 	beq.w	8009cce <_strtod_l+0x446>
 800a132:	4b92      	ldr	r3, [pc, #584]	@ (800a37c <_strtod_l+0xaf4>)
 800a134:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a136:	401a      	ands	r2, r3
 800a138:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a13c:	f04f 0a00 	mov.w	sl, #0
 800a140:	9b08      	ldr	r3, [sp, #32]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1b9      	bne.n	800a0ba <_strtod_l+0x832>
 800a146:	e5cd      	b.n	8009ce4 <_strtod_l+0x45c>
 800a148:	f04f 33ff 	mov.w	r3, #4294967295
 800a14c:	e7e8      	b.n	800a120 <_strtod_l+0x898>
 800a14e:	4613      	mov	r3, r2
 800a150:	e7e6      	b.n	800a120 <_strtod_l+0x898>
 800a152:	ea53 030a 	orrs.w	r3, r3, sl
 800a156:	d0a2      	beq.n	800a09e <_strtod_l+0x816>
 800a158:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a15a:	b1db      	cbz	r3, 800a194 <_strtod_l+0x90c>
 800a15c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a15e:	4213      	tst	r3, r2
 800a160:	d0ee      	beq.n	800a140 <_strtod_l+0x8b8>
 800a162:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a164:	9a08      	ldr	r2, [sp, #32]
 800a166:	4650      	mov	r0, sl
 800a168:	4659      	mov	r1, fp
 800a16a:	b1bb      	cbz	r3, 800a19c <_strtod_l+0x914>
 800a16c:	f7ff fb6e 	bl	800984c <sulp>
 800a170:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a174:	ec53 2b10 	vmov	r2, r3, d0
 800a178:	f7f6 f8b0 	bl	80002dc <__adddf3>
 800a17c:	4682      	mov	sl, r0
 800a17e:	468b      	mov	fp, r1
 800a180:	e7de      	b.n	800a140 <_strtod_l+0x8b8>
 800a182:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a186:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a18a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a18e:	f04f 3aff 	mov.w	sl, #4294967295
 800a192:	e7d5      	b.n	800a140 <_strtod_l+0x8b8>
 800a194:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a196:	ea13 0f0a 	tst.w	r3, sl
 800a19a:	e7e1      	b.n	800a160 <_strtod_l+0x8d8>
 800a19c:	f7ff fb56 	bl	800984c <sulp>
 800a1a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1a4:	ec53 2b10 	vmov	r2, r3, d0
 800a1a8:	f7f6 f896 	bl	80002d8 <__aeabi_dsub>
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	4682      	mov	sl, r0
 800a1b2:	468b      	mov	fp, r1
 800a1b4:	f7f6 fcb0 	bl	8000b18 <__aeabi_dcmpeq>
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	d0c1      	beq.n	800a140 <_strtod_l+0x8b8>
 800a1bc:	e61a      	b.n	8009df4 <_strtod_l+0x56c>
 800a1be:	4641      	mov	r1, r8
 800a1c0:	4620      	mov	r0, r4
 800a1c2:	f7ff facd 	bl	8009760 <__ratio>
 800a1c6:	ec57 6b10 	vmov	r6, r7, d0
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a1d0:	4630      	mov	r0, r6
 800a1d2:	4639      	mov	r1, r7
 800a1d4:	f7f6 fcb4 	bl	8000b40 <__aeabi_dcmple>
 800a1d8:	2800      	cmp	r0, #0
 800a1da:	d06f      	beq.n	800a2bc <_strtod_l+0xa34>
 800a1dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d17a      	bne.n	800a2d8 <_strtod_l+0xa50>
 800a1e2:	f1ba 0f00 	cmp.w	sl, #0
 800a1e6:	d158      	bne.n	800a29a <_strtod_l+0xa12>
 800a1e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d15a      	bne.n	800a2a8 <_strtod_l+0xa20>
 800a1f2:	4b64      	ldr	r3, [pc, #400]	@ (800a384 <_strtod_l+0xafc>)
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	4630      	mov	r0, r6
 800a1f8:	4639      	mov	r1, r7
 800a1fa:	f7f6 fc97 	bl	8000b2c <__aeabi_dcmplt>
 800a1fe:	2800      	cmp	r0, #0
 800a200:	d159      	bne.n	800a2b6 <_strtod_l+0xa2e>
 800a202:	4630      	mov	r0, r6
 800a204:	4639      	mov	r1, r7
 800a206:	4b60      	ldr	r3, [pc, #384]	@ (800a388 <_strtod_l+0xb00>)
 800a208:	2200      	movs	r2, #0
 800a20a:	f7f6 fa1d 	bl	8000648 <__aeabi_dmul>
 800a20e:	4606      	mov	r6, r0
 800a210:	460f      	mov	r7, r1
 800a212:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a216:	9606      	str	r6, [sp, #24]
 800a218:	9307      	str	r3, [sp, #28]
 800a21a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a21e:	4d57      	ldr	r5, [pc, #348]	@ (800a37c <_strtod_l+0xaf4>)
 800a220:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a224:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a226:	401d      	ands	r5, r3
 800a228:	4b58      	ldr	r3, [pc, #352]	@ (800a38c <_strtod_l+0xb04>)
 800a22a:	429d      	cmp	r5, r3
 800a22c:	f040 80b2 	bne.w	800a394 <_strtod_l+0xb0c>
 800a230:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a232:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a236:	ec4b ab10 	vmov	d0, sl, fp
 800a23a:	f7ff f9c9 	bl	80095d0 <__ulp>
 800a23e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a242:	ec51 0b10 	vmov	r0, r1, d0
 800a246:	f7f6 f9ff 	bl	8000648 <__aeabi_dmul>
 800a24a:	4652      	mov	r2, sl
 800a24c:	465b      	mov	r3, fp
 800a24e:	f7f6 f845 	bl	80002dc <__adddf3>
 800a252:	460b      	mov	r3, r1
 800a254:	4949      	ldr	r1, [pc, #292]	@ (800a37c <_strtod_l+0xaf4>)
 800a256:	4a4e      	ldr	r2, [pc, #312]	@ (800a390 <_strtod_l+0xb08>)
 800a258:	4019      	ands	r1, r3
 800a25a:	4291      	cmp	r1, r2
 800a25c:	4682      	mov	sl, r0
 800a25e:	d942      	bls.n	800a2e6 <_strtod_l+0xa5e>
 800a260:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a262:	4b47      	ldr	r3, [pc, #284]	@ (800a380 <_strtod_l+0xaf8>)
 800a264:	429a      	cmp	r2, r3
 800a266:	d103      	bne.n	800a270 <_strtod_l+0x9e8>
 800a268:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a26a:	3301      	adds	r3, #1
 800a26c:	f43f ad2f 	beq.w	8009cce <_strtod_l+0x446>
 800a270:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a380 <_strtod_l+0xaf8>
 800a274:	f04f 3aff 	mov.w	sl, #4294967295
 800a278:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a27a:	9805      	ldr	r0, [sp, #20]
 800a27c:	f7fe fe7c 	bl	8008f78 <_Bfree>
 800a280:	9805      	ldr	r0, [sp, #20]
 800a282:	4649      	mov	r1, r9
 800a284:	f7fe fe78 	bl	8008f78 <_Bfree>
 800a288:	9805      	ldr	r0, [sp, #20]
 800a28a:	4641      	mov	r1, r8
 800a28c:	f7fe fe74 	bl	8008f78 <_Bfree>
 800a290:	9805      	ldr	r0, [sp, #20]
 800a292:	4621      	mov	r1, r4
 800a294:	f7fe fe70 	bl	8008f78 <_Bfree>
 800a298:	e619      	b.n	8009ece <_strtod_l+0x646>
 800a29a:	f1ba 0f01 	cmp.w	sl, #1
 800a29e:	d103      	bne.n	800a2a8 <_strtod_l+0xa20>
 800a2a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f43f ada6 	beq.w	8009df4 <_strtod_l+0x56c>
 800a2a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a358 <_strtod_l+0xad0>
 800a2ac:	4f35      	ldr	r7, [pc, #212]	@ (800a384 <_strtod_l+0xafc>)
 800a2ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a2b2:	2600      	movs	r6, #0
 800a2b4:	e7b1      	b.n	800a21a <_strtod_l+0x992>
 800a2b6:	4f34      	ldr	r7, [pc, #208]	@ (800a388 <_strtod_l+0xb00>)
 800a2b8:	2600      	movs	r6, #0
 800a2ba:	e7aa      	b.n	800a212 <_strtod_l+0x98a>
 800a2bc:	4b32      	ldr	r3, [pc, #200]	@ (800a388 <_strtod_l+0xb00>)
 800a2be:	4630      	mov	r0, r6
 800a2c0:	4639      	mov	r1, r7
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	f7f6 f9c0 	bl	8000648 <__aeabi_dmul>
 800a2c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2ca:	4606      	mov	r6, r0
 800a2cc:	460f      	mov	r7, r1
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d09f      	beq.n	800a212 <_strtod_l+0x98a>
 800a2d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a2d6:	e7a0      	b.n	800a21a <_strtod_l+0x992>
 800a2d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a360 <_strtod_l+0xad8>
 800a2dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a2e0:	ec57 6b17 	vmov	r6, r7, d7
 800a2e4:	e799      	b.n	800a21a <_strtod_l+0x992>
 800a2e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a2ea:	9b08      	ldr	r3, [sp, #32]
 800a2ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d1c1      	bne.n	800a278 <_strtod_l+0x9f0>
 800a2f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2f8:	0d1b      	lsrs	r3, r3, #20
 800a2fa:	051b      	lsls	r3, r3, #20
 800a2fc:	429d      	cmp	r5, r3
 800a2fe:	d1bb      	bne.n	800a278 <_strtod_l+0x9f0>
 800a300:	4630      	mov	r0, r6
 800a302:	4639      	mov	r1, r7
 800a304:	f7f6 fe0e 	bl	8000f24 <__aeabi_d2lz>
 800a308:	f7f6 f970 	bl	80005ec <__aeabi_l2d>
 800a30c:	4602      	mov	r2, r0
 800a30e:	460b      	mov	r3, r1
 800a310:	4630      	mov	r0, r6
 800a312:	4639      	mov	r1, r7
 800a314:	f7f5 ffe0 	bl	80002d8 <__aeabi_dsub>
 800a318:	460b      	mov	r3, r1
 800a31a:	4602      	mov	r2, r0
 800a31c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a320:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a326:	ea46 060a 	orr.w	r6, r6, sl
 800a32a:	431e      	orrs	r6, r3
 800a32c:	d06f      	beq.n	800a40e <_strtod_l+0xb86>
 800a32e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a368 <_strtod_l+0xae0>)
 800a330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a334:	f7f6 fbfa 	bl	8000b2c <__aeabi_dcmplt>
 800a338:	2800      	cmp	r0, #0
 800a33a:	f47f acd3 	bne.w	8009ce4 <_strtod_l+0x45c>
 800a33e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a370 <_strtod_l+0xae8>)
 800a340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a344:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a348:	f7f6 fc0e 	bl	8000b68 <__aeabi_dcmpgt>
 800a34c:	2800      	cmp	r0, #0
 800a34e:	d093      	beq.n	800a278 <_strtod_l+0x9f0>
 800a350:	e4c8      	b.n	8009ce4 <_strtod_l+0x45c>
 800a352:	bf00      	nop
 800a354:	f3af 8000 	nop.w
 800a358:	00000000 	.word	0x00000000
 800a35c:	bff00000 	.word	0xbff00000
 800a360:	00000000 	.word	0x00000000
 800a364:	3ff00000 	.word	0x3ff00000
 800a368:	94a03595 	.word	0x94a03595
 800a36c:	3fdfffff 	.word	0x3fdfffff
 800a370:	35afe535 	.word	0x35afe535
 800a374:	3fe00000 	.word	0x3fe00000
 800a378:	000fffff 	.word	0x000fffff
 800a37c:	7ff00000 	.word	0x7ff00000
 800a380:	7fefffff 	.word	0x7fefffff
 800a384:	3ff00000 	.word	0x3ff00000
 800a388:	3fe00000 	.word	0x3fe00000
 800a38c:	7fe00000 	.word	0x7fe00000
 800a390:	7c9fffff 	.word	0x7c9fffff
 800a394:	9b08      	ldr	r3, [sp, #32]
 800a396:	b323      	cbz	r3, 800a3e2 <_strtod_l+0xb5a>
 800a398:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a39c:	d821      	bhi.n	800a3e2 <_strtod_l+0xb5a>
 800a39e:	a328      	add	r3, pc, #160	@ (adr r3, 800a440 <_strtod_l+0xbb8>)
 800a3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a4:	4630      	mov	r0, r6
 800a3a6:	4639      	mov	r1, r7
 800a3a8:	f7f6 fbca 	bl	8000b40 <__aeabi_dcmple>
 800a3ac:	b1a0      	cbz	r0, 800a3d8 <_strtod_l+0xb50>
 800a3ae:	4639      	mov	r1, r7
 800a3b0:	4630      	mov	r0, r6
 800a3b2:	f7f6 fc21 	bl	8000bf8 <__aeabi_d2uiz>
 800a3b6:	2801      	cmp	r0, #1
 800a3b8:	bf38      	it	cc
 800a3ba:	2001      	movcc	r0, #1
 800a3bc:	f7f6 f8ca 	bl	8000554 <__aeabi_ui2d>
 800a3c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3c2:	4606      	mov	r6, r0
 800a3c4:	460f      	mov	r7, r1
 800a3c6:	b9fb      	cbnz	r3, 800a408 <_strtod_l+0xb80>
 800a3c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a3cc:	9014      	str	r0, [sp, #80]	@ 0x50
 800a3ce:	9315      	str	r3, [sp, #84]	@ 0x54
 800a3d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a3d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a3d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a3de:	1b5b      	subs	r3, r3, r5
 800a3e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a3e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a3e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a3ea:	f7ff f8f1 	bl	80095d0 <__ulp>
 800a3ee:	4650      	mov	r0, sl
 800a3f0:	ec53 2b10 	vmov	r2, r3, d0
 800a3f4:	4659      	mov	r1, fp
 800a3f6:	f7f6 f927 	bl	8000648 <__aeabi_dmul>
 800a3fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a3fe:	f7f5 ff6d 	bl	80002dc <__adddf3>
 800a402:	4682      	mov	sl, r0
 800a404:	468b      	mov	fp, r1
 800a406:	e770      	b.n	800a2ea <_strtod_l+0xa62>
 800a408:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a40c:	e7e0      	b.n	800a3d0 <_strtod_l+0xb48>
 800a40e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a448 <_strtod_l+0xbc0>)
 800a410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a414:	f7f6 fb8a 	bl	8000b2c <__aeabi_dcmplt>
 800a418:	e798      	b.n	800a34c <_strtod_l+0xac4>
 800a41a:	2300      	movs	r3, #0
 800a41c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a41e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a420:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a422:	6013      	str	r3, [r2, #0]
 800a424:	f7ff ba6d 	b.w	8009902 <_strtod_l+0x7a>
 800a428:	2a65      	cmp	r2, #101	@ 0x65
 800a42a:	f43f ab68 	beq.w	8009afe <_strtod_l+0x276>
 800a42e:	2a45      	cmp	r2, #69	@ 0x45
 800a430:	f43f ab65 	beq.w	8009afe <_strtod_l+0x276>
 800a434:	2301      	movs	r3, #1
 800a436:	f7ff bba0 	b.w	8009b7a <_strtod_l+0x2f2>
 800a43a:	bf00      	nop
 800a43c:	f3af 8000 	nop.w
 800a440:	ffc00000 	.word	0xffc00000
 800a444:	41dfffff 	.word	0x41dfffff
 800a448:	94a03595 	.word	0x94a03595
 800a44c:	3fcfffff 	.word	0x3fcfffff

0800a450 <_strtod_r>:
 800a450:	4b01      	ldr	r3, [pc, #4]	@ (800a458 <_strtod_r+0x8>)
 800a452:	f7ff ba19 	b.w	8009888 <_strtod_l>
 800a456:	bf00      	nop
 800a458:	20000068 	.word	0x20000068

0800a45c <_strtol_l.isra.0>:
 800a45c:	2b24      	cmp	r3, #36	@ 0x24
 800a45e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a462:	4686      	mov	lr, r0
 800a464:	4690      	mov	r8, r2
 800a466:	d801      	bhi.n	800a46c <_strtol_l.isra.0+0x10>
 800a468:	2b01      	cmp	r3, #1
 800a46a:	d106      	bne.n	800a47a <_strtol_l.isra.0+0x1e>
 800a46c:	f7fd fdb6 	bl	8007fdc <__errno>
 800a470:	2316      	movs	r3, #22
 800a472:	6003      	str	r3, [r0, #0]
 800a474:	2000      	movs	r0, #0
 800a476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a47a:	4834      	ldr	r0, [pc, #208]	@ (800a54c <_strtol_l.isra.0+0xf0>)
 800a47c:	460d      	mov	r5, r1
 800a47e:	462a      	mov	r2, r5
 800a480:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a484:	5d06      	ldrb	r6, [r0, r4]
 800a486:	f016 0608 	ands.w	r6, r6, #8
 800a48a:	d1f8      	bne.n	800a47e <_strtol_l.isra.0+0x22>
 800a48c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a48e:	d110      	bne.n	800a4b2 <_strtol_l.isra.0+0x56>
 800a490:	782c      	ldrb	r4, [r5, #0]
 800a492:	2601      	movs	r6, #1
 800a494:	1c95      	adds	r5, r2, #2
 800a496:	f033 0210 	bics.w	r2, r3, #16
 800a49a:	d115      	bne.n	800a4c8 <_strtol_l.isra.0+0x6c>
 800a49c:	2c30      	cmp	r4, #48	@ 0x30
 800a49e:	d10d      	bne.n	800a4bc <_strtol_l.isra.0+0x60>
 800a4a0:	782a      	ldrb	r2, [r5, #0]
 800a4a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a4a6:	2a58      	cmp	r2, #88	@ 0x58
 800a4a8:	d108      	bne.n	800a4bc <_strtol_l.isra.0+0x60>
 800a4aa:	786c      	ldrb	r4, [r5, #1]
 800a4ac:	3502      	adds	r5, #2
 800a4ae:	2310      	movs	r3, #16
 800a4b0:	e00a      	b.n	800a4c8 <_strtol_l.isra.0+0x6c>
 800a4b2:	2c2b      	cmp	r4, #43	@ 0x2b
 800a4b4:	bf04      	itt	eq
 800a4b6:	782c      	ldrbeq	r4, [r5, #0]
 800a4b8:	1c95      	addeq	r5, r2, #2
 800a4ba:	e7ec      	b.n	800a496 <_strtol_l.isra.0+0x3a>
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d1f6      	bne.n	800a4ae <_strtol_l.isra.0+0x52>
 800a4c0:	2c30      	cmp	r4, #48	@ 0x30
 800a4c2:	bf14      	ite	ne
 800a4c4:	230a      	movne	r3, #10
 800a4c6:	2308      	moveq	r3, #8
 800a4c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a4cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	fbbc f9f3 	udiv	r9, ip, r3
 800a4d6:	4610      	mov	r0, r2
 800a4d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a4dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a4e0:	2f09      	cmp	r7, #9
 800a4e2:	d80f      	bhi.n	800a504 <_strtol_l.isra.0+0xa8>
 800a4e4:	463c      	mov	r4, r7
 800a4e6:	42a3      	cmp	r3, r4
 800a4e8:	dd1b      	ble.n	800a522 <_strtol_l.isra.0+0xc6>
 800a4ea:	1c57      	adds	r7, r2, #1
 800a4ec:	d007      	beq.n	800a4fe <_strtol_l.isra.0+0xa2>
 800a4ee:	4581      	cmp	r9, r0
 800a4f0:	d314      	bcc.n	800a51c <_strtol_l.isra.0+0xc0>
 800a4f2:	d101      	bne.n	800a4f8 <_strtol_l.isra.0+0x9c>
 800a4f4:	45a2      	cmp	sl, r4
 800a4f6:	db11      	blt.n	800a51c <_strtol_l.isra.0+0xc0>
 800a4f8:	fb00 4003 	mla	r0, r0, r3, r4
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a502:	e7eb      	b.n	800a4dc <_strtol_l.isra.0+0x80>
 800a504:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a508:	2f19      	cmp	r7, #25
 800a50a:	d801      	bhi.n	800a510 <_strtol_l.isra.0+0xb4>
 800a50c:	3c37      	subs	r4, #55	@ 0x37
 800a50e:	e7ea      	b.n	800a4e6 <_strtol_l.isra.0+0x8a>
 800a510:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a514:	2f19      	cmp	r7, #25
 800a516:	d804      	bhi.n	800a522 <_strtol_l.isra.0+0xc6>
 800a518:	3c57      	subs	r4, #87	@ 0x57
 800a51a:	e7e4      	b.n	800a4e6 <_strtol_l.isra.0+0x8a>
 800a51c:	f04f 32ff 	mov.w	r2, #4294967295
 800a520:	e7ed      	b.n	800a4fe <_strtol_l.isra.0+0xa2>
 800a522:	1c53      	adds	r3, r2, #1
 800a524:	d108      	bne.n	800a538 <_strtol_l.isra.0+0xdc>
 800a526:	2322      	movs	r3, #34	@ 0x22
 800a528:	f8ce 3000 	str.w	r3, [lr]
 800a52c:	4660      	mov	r0, ip
 800a52e:	f1b8 0f00 	cmp.w	r8, #0
 800a532:	d0a0      	beq.n	800a476 <_strtol_l.isra.0+0x1a>
 800a534:	1e69      	subs	r1, r5, #1
 800a536:	e006      	b.n	800a546 <_strtol_l.isra.0+0xea>
 800a538:	b106      	cbz	r6, 800a53c <_strtol_l.isra.0+0xe0>
 800a53a:	4240      	negs	r0, r0
 800a53c:	f1b8 0f00 	cmp.w	r8, #0
 800a540:	d099      	beq.n	800a476 <_strtol_l.isra.0+0x1a>
 800a542:	2a00      	cmp	r2, #0
 800a544:	d1f6      	bne.n	800a534 <_strtol_l.isra.0+0xd8>
 800a546:	f8c8 1000 	str.w	r1, [r8]
 800a54a:	e794      	b.n	800a476 <_strtol_l.isra.0+0x1a>
 800a54c:	0800bdc9 	.word	0x0800bdc9

0800a550 <_strtol_r>:
 800a550:	f7ff bf84 	b.w	800a45c <_strtol_l.isra.0>

0800a554 <__ssputs_r>:
 800a554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a558:	688e      	ldr	r6, [r1, #8]
 800a55a:	461f      	mov	r7, r3
 800a55c:	42be      	cmp	r6, r7
 800a55e:	680b      	ldr	r3, [r1, #0]
 800a560:	4682      	mov	sl, r0
 800a562:	460c      	mov	r4, r1
 800a564:	4690      	mov	r8, r2
 800a566:	d82d      	bhi.n	800a5c4 <__ssputs_r+0x70>
 800a568:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a56c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a570:	d026      	beq.n	800a5c0 <__ssputs_r+0x6c>
 800a572:	6965      	ldr	r5, [r4, #20]
 800a574:	6909      	ldr	r1, [r1, #16]
 800a576:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a57a:	eba3 0901 	sub.w	r9, r3, r1
 800a57e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a582:	1c7b      	adds	r3, r7, #1
 800a584:	444b      	add	r3, r9
 800a586:	106d      	asrs	r5, r5, #1
 800a588:	429d      	cmp	r5, r3
 800a58a:	bf38      	it	cc
 800a58c:	461d      	movcc	r5, r3
 800a58e:	0553      	lsls	r3, r2, #21
 800a590:	d527      	bpl.n	800a5e2 <__ssputs_r+0x8e>
 800a592:	4629      	mov	r1, r5
 800a594:	f7fe fc24 	bl	8008de0 <_malloc_r>
 800a598:	4606      	mov	r6, r0
 800a59a:	b360      	cbz	r0, 800a5f6 <__ssputs_r+0xa2>
 800a59c:	6921      	ldr	r1, [r4, #16]
 800a59e:	464a      	mov	r2, r9
 800a5a0:	f000 fa18 	bl	800a9d4 <memcpy>
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5ae:	81a3      	strh	r3, [r4, #12]
 800a5b0:	6126      	str	r6, [r4, #16]
 800a5b2:	6165      	str	r5, [r4, #20]
 800a5b4:	444e      	add	r6, r9
 800a5b6:	eba5 0509 	sub.w	r5, r5, r9
 800a5ba:	6026      	str	r6, [r4, #0]
 800a5bc:	60a5      	str	r5, [r4, #8]
 800a5be:	463e      	mov	r6, r7
 800a5c0:	42be      	cmp	r6, r7
 800a5c2:	d900      	bls.n	800a5c6 <__ssputs_r+0x72>
 800a5c4:	463e      	mov	r6, r7
 800a5c6:	6820      	ldr	r0, [r4, #0]
 800a5c8:	4632      	mov	r2, r6
 800a5ca:	4641      	mov	r1, r8
 800a5cc:	f000 f9c6 	bl	800a95c <memmove>
 800a5d0:	68a3      	ldr	r3, [r4, #8]
 800a5d2:	1b9b      	subs	r3, r3, r6
 800a5d4:	60a3      	str	r3, [r4, #8]
 800a5d6:	6823      	ldr	r3, [r4, #0]
 800a5d8:	4433      	add	r3, r6
 800a5da:	6023      	str	r3, [r4, #0]
 800a5dc:	2000      	movs	r0, #0
 800a5de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5e2:	462a      	mov	r2, r5
 800a5e4:	f000 fd89 	bl	800b0fa <_realloc_r>
 800a5e8:	4606      	mov	r6, r0
 800a5ea:	2800      	cmp	r0, #0
 800a5ec:	d1e0      	bne.n	800a5b0 <__ssputs_r+0x5c>
 800a5ee:	6921      	ldr	r1, [r4, #16]
 800a5f0:	4650      	mov	r0, sl
 800a5f2:	f7fe fb81 	bl	8008cf8 <_free_r>
 800a5f6:	230c      	movs	r3, #12
 800a5f8:	f8ca 3000 	str.w	r3, [sl]
 800a5fc:	89a3      	ldrh	r3, [r4, #12]
 800a5fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a602:	81a3      	strh	r3, [r4, #12]
 800a604:	f04f 30ff 	mov.w	r0, #4294967295
 800a608:	e7e9      	b.n	800a5de <__ssputs_r+0x8a>
	...

0800a60c <_svfiprintf_r>:
 800a60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a610:	4698      	mov	r8, r3
 800a612:	898b      	ldrh	r3, [r1, #12]
 800a614:	061b      	lsls	r3, r3, #24
 800a616:	b09d      	sub	sp, #116	@ 0x74
 800a618:	4607      	mov	r7, r0
 800a61a:	460d      	mov	r5, r1
 800a61c:	4614      	mov	r4, r2
 800a61e:	d510      	bpl.n	800a642 <_svfiprintf_r+0x36>
 800a620:	690b      	ldr	r3, [r1, #16]
 800a622:	b973      	cbnz	r3, 800a642 <_svfiprintf_r+0x36>
 800a624:	2140      	movs	r1, #64	@ 0x40
 800a626:	f7fe fbdb 	bl	8008de0 <_malloc_r>
 800a62a:	6028      	str	r0, [r5, #0]
 800a62c:	6128      	str	r0, [r5, #16]
 800a62e:	b930      	cbnz	r0, 800a63e <_svfiprintf_r+0x32>
 800a630:	230c      	movs	r3, #12
 800a632:	603b      	str	r3, [r7, #0]
 800a634:	f04f 30ff 	mov.w	r0, #4294967295
 800a638:	b01d      	add	sp, #116	@ 0x74
 800a63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a63e:	2340      	movs	r3, #64	@ 0x40
 800a640:	616b      	str	r3, [r5, #20]
 800a642:	2300      	movs	r3, #0
 800a644:	9309      	str	r3, [sp, #36]	@ 0x24
 800a646:	2320      	movs	r3, #32
 800a648:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a64c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a650:	2330      	movs	r3, #48	@ 0x30
 800a652:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a7f0 <_svfiprintf_r+0x1e4>
 800a656:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a65a:	f04f 0901 	mov.w	r9, #1
 800a65e:	4623      	mov	r3, r4
 800a660:	469a      	mov	sl, r3
 800a662:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a666:	b10a      	cbz	r2, 800a66c <_svfiprintf_r+0x60>
 800a668:	2a25      	cmp	r2, #37	@ 0x25
 800a66a:	d1f9      	bne.n	800a660 <_svfiprintf_r+0x54>
 800a66c:	ebba 0b04 	subs.w	fp, sl, r4
 800a670:	d00b      	beq.n	800a68a <_svfiprintf_r+0x7e>
 800a672:	465b      	mov	r3, fp
 800a674:	4622      	mov	r2, r4
 800a676:	4629      	mov	r1, r5
 800a678:	4638      	mov	r0, r7
 800a67a:	f7ff ff6b 	bl	800a554 <__ssputs_r>
 800a67e:	3001      	adds	r0, #1
 800a680:	f000 80a7 	beq.w	800a7d2 <_svfiprintf_r+0x1c6>
 800a684:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a686:	445a      	add	r2, fp
 800a688:	9209      	str	r2, [sp, #36]	@ 0x24
 800a68a:	f89a 3000 	ldrb.w	r3, [sl]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	f000 809f 	beq.w	800a7d2 <_svfiprintf_r+0x1c6>
 800a694:	2300      	movs	r3, #0
 800a696:	f04f 32ff 	mov.w	r2, #4294967295
 800a69a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a69e:	f10a 0a01 	add.w	sl, sl, #1
 800a6a2:	9304      	str	r3, [sp, #16]
 800a6a4:	9307      	str	r3, [sp, #28]
 800a6a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6ac:	4654      	mov	r4, sl
 800a6ae:	2205      	movs	r2, #5
 800a6b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6b4:	484e      	ldr	r0, [pc, #312]	@ (800a7f0 <_svfiprintf_r+0x1e4>)
 800a6b6:	f7f5 fdb3 	bl	8000220 <memchr>
 800a6ba:	9a04      	ldr	r2, [sp, #16]
 800a6bc:	b9d8      	cbnz	r0, 800a6f6 <_svfiprintf_r+0xea>
 800a6be:	06d0      	lsls	r0, r2, #27
 800a6c0:	bf44      	itt	mi
 800a6c2:	2320      	movmi	r3, #32
 800a6c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6c8:	0711      	lsls	r1, r2, #28
 800a6ca:	bf44      	itt	mi
 800a6cc:	232b      	movmi	r3, #43	@ 0x2b
 800a6ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6d2:	f89a 3000 	ldrb.w	r3, [sl]
 800a6d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6d8:	d015      	beq.n	800a706 <_svfiprintf_r+0xfa>
 800a6da:	9a07      	ldr	r2, [sp, #28]
 800a6dc:	4654      	mov	r4, sl
 800a6de:	2000      	movs	r0, #0
 800a6e0:	f04f 0c0a 	mov.w	ip, #10
 800a6e4:	4621      	mov	r1, r4
 800a6e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6ea:	3b30      	subs	r3, #48	@ 0x30
 800a6ec:	2b09      	cmp	r3, #9
 800a6ee:	d94b      	bls.n	800a788 <_svfiprintf_r+0x17c>
 800a6f0:	b1b0      	cbz	r0, 800a720 <_svfiprintf_r+0x114>
 800a6f2:	9207      	str	r2, [sp, #28]
 800a6f4:	e014      	b.n	800a720 <_svfiprintf_r+0x114>
 800a6f6:	eba0 0308 	sub.w	r3, r0, r8
 800a6fa:	fa09 f303 	lsl.w	r3, r9, r3
 800a6fe:	4313      	orrs	r3, r2
 800a700:	9304      	str	r3, [sp, #16]
 800a702:	46a2      	mov	sl, r4
 800a704:	e7d2      	b.n	800a6ac <_svfiprintf_r+0xa0>
 800a706:	9b03      	ldr	r3, [sp, #12]
 800a708:	1d19      	adds	r1, r3, #4
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	9103      	str	r1, [sp, #12]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	bfbb      	ittet	lt
 800a712:	425b      	neglt	r3, r3
 800a714:	f042 0202 	orrlt.w	r2, r2, #2
 800a718:	9307      	strge	r3, [sp, #28]
 800a71a:	9307      	strlt	r3, [sp, #28]
 800a71c:	bfb8      	it	lt
 800a71e:	9204      	strlt	r2, [sp, #16]
 800a720:	7823      	ldrb	r3, [r4, #0]
 800a722:	2b2e      	cmp	r3, #46	@ 0x2e
 800a724:	d10a      	bne.n	800a73c <_svfiprintf_r+0x130>
 800a726:	7863      	ldrb	r3, [r4, #1]
 800a728:	2b2a      	cmp	r3, #42	@ 0x2a
 800a72a:	d132      	bne.n	800a792 <_svfiprintf_r+0x186>
 800a72c:	9b03      	ldr	r3, [sp, #12]
 800a72e:	1d1a      	adds	r2, r3, #4
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	9203      	str	r2, [sp, #12]
 800a734:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a738:	3402      	adds	r4, #2
 800a73a:	9305      	str	r3, [sp, #20]
 800a73c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a800 <_svfiprintf_r+0x1f4>
 800a740:	7821      	ldrb	r1, [r4, #0]
 800a742:	2203      	movs	r2, #3
 800a744:	4650      	mov	r0, sl
 800a746:	f7f5 fd6b 	bl	8000220 <memchr>
 800a74a:	b138      	cbz	r0, 800a75c <_svfiprintf_r+0x150>
 800a74c:	9b04      	ldr	r3, [sp, #16]
 800a74e:	eba0 000a 	sub.w	r0, r0, sl
 800a752:	2240      	movs	r2, #64	@ 0x40
 800a754:	4082      	lsls	r2, r0
 800a756:	4313      	orrs	r3, r2
 800a758:	3401      	adds	r4, #1
 800a75a:	9304      	str	r3, [sp, #16]
 800a75c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a760:	4824      	ldr	r0, [pc, #144]	@ (800a7f4 <_svfiprintf_r+0x1e8>)
 800a762:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a766:	2206      	movs	r2, #6
 800a768:	f7f5 fd5a 	bl	8000220 <memchr>
 800a76c:	2800      	cmp	r0, #0
 800a76e:	d036      	beq.n	800a7de <_svfiprintf_r+0x1d2>
 800a770:	4b21      	ldr	r3, [pc, #132]	@ (800a7f8 <_svfiprintf_r+0x1ec>)
 800a772:	bb1b      	cbnz	r3, 800a7bc <_svfiprintf_r+0x1b0>
 800a774:	9b03      	ldr	r3, [sp, #12]
 800a776:	3307      	adds	r3, #7
 800a778:	f023 0307 	bic.w	r3, r3, #7
 800a77c:	3308      	adds	r3, #8
 800a77e:	9303      	str	r3, [sp, #12]
 800a780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a782:	4433      	add	r3, r6
 800a784:	9309      	str	r3, [sp, #36]	@ 0x24
 800a786:	e76a      	b.n	800a65e <_svfiprintf_r+0x52>
 800a788:	fb0c 3202 	mla	r2, ip, r2, r3
 800a78c:	460c      	mov	r4, r1
 800a78e:	2001      	movs	r0, #1
 800a790:	e7a8      	b.n	800a6e4 <_svfiprintf_r+0xd8>
 800a792:	2300      	movs	r3, #0
 800a794:	3401      	adds	r4, #1
 800a796:	9305      	str	r3, [sp, #20]
 800a798:	4619      	mov	r1, r3
 800a79a:	f04f 0c0a 	mov.w	ip, #10
 800a79e:	4620      	mov	r0, r4
 800a7a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7a4:	3a30      	subs	r2, #48	@ 0x30
 800a7a6:	2a09      	cmp	r2, #9
 800a7a8:	d903      	bls.n	800a7b2 <_svfiprintf_r+0x1a6>
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d0c6      	beq.n	800a73c <_svfiprintf_r+0x130>
 800a7ae:	9105      	str	r1, [sp, #20]
 800a7b0:	e7c4      	b.n	800a73c <_svfiprintf_r+0x130>
 800a7b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7b6:	4604      	mov	r4, r0
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	e7f0      	b.n	800a79e <_svfiprintf_r+0x192>
 800a7bc:	ab03      	add	r3, sp, #12
 800a7be:	9300      	str	r3, [sp, #0]
 800a7c0:	462a      	mov	r2, r5
 800a7c2:	4b0e      	ldr	r3, [pc, #56]	@ (800a7fc <_svfiprintf_r+0x1f0>)
 800a7c4:	a904      	add	r1, sp, #16
 800a7c6:	4638      	mov	r0, r7
 800a7c8:	f7fc fcca 	bl	8007160 <_printf_float>
 800a7cc:	1c42      	adds	r2, r0, #1
 800a7ce:	4606      	mov	r6, r0
 800a7d0:	d1d6      	bne.n	800a780 <_svfiprintf_r+0x174>
 800a7d2:	89ab      	ldrh	r3, [r5, #12]
 800a7d4:	065b      	lsls	r3, r3, #25
 800a7d6:	f53f af2d 	bmi.w	800a634 <_svfiprintf_r+0x28>
 800a7da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7dc:	e72c      	b.n	800a638 <_svfiprintf_r+0x2c>
 800a7de:	ab03      	add	r3, sp, #12
 800a7e0:	9300      	str	r3, [sp, #0]
 800a7e2:	462a      	mov	r2, r5
 800a7e4:	4b05      	ldr	r3, [pc, #20]	@ (800a7fc <_svfiprintf_r+0x1f0>)
 800a7e6:	a904      	add	r1, sp, #16
 800a7e8:	4638      	mov	r0, r7
 800a7ea:	f7fc ff51 	bl	8007690 <_printf_i>
 800a7ee:	e7ed      	b.n	800a7cc <_svfiprintf_r+0x1c0>
 800a7f0:	0800bbc1 	.word	0x0800bbc1
 800a7f4:	0800bbcb 	.word	0x0800bbcb
 800a7f8:	08007161 	.word	0x08007161
 800a7fc:	0800a555 	.word	0x0800a555
 800a800:	0800bbc7 	.word	0x0800bbc7

0800a804 <__sflush_r>:
 800a804:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a80c:	0716      	lsls	r6, r2, #28
 800a80e:	4605      	mov	r5, r0
 800a810:	460c      	mov	r4, r1
 800a812:	d454      	bmi.n	800a8be <__sflush_r+0xba>
 800a814:	684b      	ldr	r3, [r1, #4]
 800a816:	2b00      	cmp	r3, #0
 800a818:	dc02      	bgt.n	800a820 <__sflush_r+0x1c>
 800a81a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	dd48      	ble.n	800a8b2 <__sflush_r+0xae>
 800a820:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a822:	2e00      	cmp	r6, #0
 800a824:	d045      	beq.n	800a8b2 <__sflush_r+0xae>
 800a826:	2300      	movs	r3, #0
 800a828:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a82c:	682f      	ldr	r7, [r5, #0]
 800a82e:	6a21      	ldr	r1, [r4, #32]
 800a830:	602b      	str	r3, [r5, #0]
 800a832:	d030      	beq.n	800a896 <__sflush_r+0x92>
 800a834:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a836:	89a3      	ldrh	r3, [r4, #12]
 800a838:	0759      	lsls	r1, r3, #29
 800a83a:	d505      	bpl.n	800a848 <__sflush_r+0x44>
 800a83c:	6863      	ldr	r3, [r4, #4]
 800a83e:	1ad2      	subs	r2, r2, r3
 800a840:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a842:	b10b      	cbz	r3, 800a848 <__sflush_r+0x44>
 800a844:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a846:	1ad2      	subs	r2, r2, r3
 800a848:	2300      	movs	r3, #0
 800a84a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a84c:	6a21      	ldr	r1, [r4, #32]
 800a84e:	4628      	mov	r0, r5
 800a850:	47b0      	blx	r6
 800a852:	1c43      	adds	r3, r0, #1
 800a854:	89a3      	ldrh	r3, [r4, #12]
 800a856:	d106      	bne.n	800a866 <__sflush_r+0x62>
 800a858:	6829      	ldr	r1, [r5, #0]
 800a85a:	291d      	cmp	r1, #29
 800a85c:	d82b      	bhi.n	800a8b6 <__sflush_r+0xb2>
 800a85e:	4a2a      	ldr	r2, [pc, #168]	@ (800a908 <__sflush_r+0x104>)
 800a860:	40ca      	lsrs	r2, r1
 800a862:	07d6      	lsls	r6, r2, #31
 800a864:	d527      	bpl.n	800a8b6 <__sflush_r+0xb2>
 800a866:	2200      	movs	r2, #0
 800a868:	6062      	str	r2, [r4, #4]
 800a86a:	04d9      	lsls	r1, r3, #19
 800a86c:	6922      	ldr	r2, [r4, #16]
 800a86e:	6022      	str	r2, [r4, #0]
 800a870:	d504      	bpl.n	800a87c <__sflush_r+0x78>
 800a872:	1c42      	adds	r2, r0, #1
 800a874:	d101      	bne.n	800a87a <__sflush_r+0x76>
 800a876:	682b      	ldr	r3, [r5, #0]
 800a878:	b903      	cbnz	r3, 800a87c <__sflush_r+0x78>
 800a87a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a87c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a87e:	602f      	str	r7, [r5, #0]
 800a880:	b1b9      	cbz	r1, 800a8b2 <__sflush_r+0xae>
 800a882:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a886:	4299      	cmp	r1, r3
 800a888:	d002      	beq.n	800a890 <__sflush_r+0x8c>
 800a88a:	4628      	mov	r0, r5
 800a88c:	f7fe fa34 	bl	8008cf8 <_free_r>
 800a890:	2300      	movs	r3, #0
 800a892:	6363      	str	r3, [r4, #52]	@ 0x34
 800a894:	e00d      	b.n	800a8b2 <__sflush_r+0xae>
 800a896:	2301      	movs	r3, #1
 800a898:	4628      	mov	r0, r5
 800a89a:	47b0      	blx	r6
 800a89c:	4602      	mov	r2, r0
 800a89e:	1c50      	adds	r0, r2, #1
 800a8a0:	d1c9      	bne.n	800a836 <__sflush_r+0x32>
 800a8a2:	682b      	ldr	r3, [r5, #0]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d0c6      	beq.n	800a836 <__sflush_r+0x32>
 800a8a8:	2b1d      	cmp	r3, #29
 800a8aa:	d001      	beq.n	800a8b0 <__sflush_r+0xac>
 800a8ac:	2b16      	cmp	r3, #22
 800a8ae:	d11e      	bne.n	800a8ee <__sflush_r+0xea>
 800a8b0:	602f      	str	r7, [r5, #0]
 800a8b2:	2000      	movs	r0, #0
 800a8b4:	e022      	b.n	800a8fc <__sflush_r+0xf8>
 800a8b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8ba:	b21b      	sxth	r3, r3
 800a8bc:	e01b      	b.n	800a8f6 <__sflush_r+0xf2>
 800a8be:	690f      	ldr	r7, [r1, #16]
 800a8c0:	2f00      	cmp	r7, #0
 800a8c2:	d0f6      	beq.n	800a8b2 <__sflush_r+0xae>
 800a8c4:	0793      	lsls	r3, r2, #30
 800a8c6:	680e      	ldr	r6, [r1, #0]
 800a8c8:	bf08      	it	eq
 800a8ca:	694b      	ldreq	r3, [r1, #20]
 800a8cc:	600f      	str	r7, [r1, #0]
 800a8ce:	bf18      	it	ne
 800a8d0:	2300      	movne	r3, #0
 800a8d2:	eba6 0807 	sub.w	r8, r6, r7
 800a8d6:	608b      	str	r3, [r1, #8]
 800a8d8:	f1b8 0f00 	cmp.w	r8, #0
 800a8dc:	dde9      	ble.n	800a8b2 <__sflush_r+0xae>
 800a8de:	6a21      	ldr	r1, [r4, #32]
 800a8e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a8e2:	4643      	mov	r3, r8
 800a8e4:	463a      	mov	r2, r7
 800a8e6:	4628      	mov	r0, r5
 800a8e8:	47b0      	blx	r6
 800a8ea:	2800      	cmp	r0, #0
 800a8ec:	dc08      	bgt.n	800a900 <__sflush_r+0xfc>
 800a8ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8f6:	81a3      	strh	r3, [r4, #12]
 800a8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a900:	4407      	add	r7, r0
 800a902:	eba8 0800 	sub.w	r8, r8, r0
 800a906:	e7e7      	b.n	800a8d8 <__sflush_r+0xd4>
 800a908:	20400001 	.word	0x20400001

0800a90c <_fflush_r>:
 800a90c:	b538      	push	{r3, r4, r5, lr}
 800a90e:	690b      	ldr	r3, [r1, #16]
 800a910:	4605      	mov	r5, r0
 800a912:	460c      	mov	r4, r1
 800a914:	b913      	cbnz	r3, 800a91c <_fflush_r+0x10>
 800a916:	2500      	movs	r5, #0
 800a918:	4628      	mov	r0, r5
 800a91a:	bd38      	pop	{r3, r4, r5, pc}
 800a91c:	b118      	cbz	r0, 800a926 <_fflush_r+0x1a>
 800a91e:	6a03      	ldr	r3, [r0, #32]
 800a920:	b90b      	cbnz	r3, 800a926 <_fflush_r+0x1a>
 800a922:	f7fd fa6d 	bl	8007e00 <__sinit>
 800a926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d0f3      	beq.n	800a916 <_fflush_r+0xa>
 800a92e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a930:	07d0      	lsls	r0, r2, #31
 800a932:	d404      	bmi.n	800a93e <_fflush_r+0x32>
 800a934:	0599      	lsls	r1, r3, #22
 800a936:	d402      	bmi.n	800a93e <_fflush_r+0x32>
 800a938:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a93a:	f7fd fb7a 	bl	8008032 <__retarget_lock_acquire_recursive>
 800a93e:	4628      	mov	r0, r5
 800a940:	4621      	mov	r1, r4
 800a942:	f7ff ff5f 	bl	800a804 <__sflush_r>
 800a946:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a948:	07da      	lsls	r2, r3, #31
 800a94a:	4605      	mov	r5, r0
 800a94c:	d4e4      	bmi.n	800a918 <_fflush_r+0xc>
 800a94e:	89a3      	ldrh	r3, [r4, #12]
 800a950:	059b      	lsls	r3, r3, #22
 800a952:	d4e1      	bmi.n	800a918 <_fflush_r+0xc>
 800a954:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a956:	f7fd fb6d 	bl	8008034 <__retarget_lock_release_recursive>
 800a95a:	e7dd      	b.n	800a918 <_fflush_r+0xc>

0800a95c <memmove>:
 800a95c:	4288      	cmp	r0, r1
 800a95e:	b510      	push	{r4, lr}
 800a960:	eb01 0402 	add.w	r4, r1, r2
 800a964:	d902      	bls.n	800a96c <memmove+0x10>
 800a966:	4284      	cmp	r4, r0
 800a968:	4623      	mov	r3, r4
 800a96a:	d807      	bhi.n	800a97c <memmove+0x20>
 800a96c:	1e43      	subs	r3, r0, #1
 800a96e:	42a1      	cmp	r1, r4
 800a970:	d008      	beq.n	800a984 <memmove+0x28>
 800a972:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a976:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a97a:	e7f8      	b.n	800a96e <memmove+0x12>
 800a97c:	4402      	add	r2, r0
 800a97e:	4601      	mov	r1, r0
 800a980:	428a      	cmp	r2, r1
 800a982:	d100      	bne.n	800a986 <memmove+0x2a>
 800a984:	bd10      	pop	{r4, pc}
 800a986:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a98a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a98e:	e7f7      	b.n	800a980 <memmove+0x24>

0800a990 <strncmp>:
 800a990:	b510      	push	{r4, lr}
 800a992:	b16a      	cbz	r2, 800a9b0 <strncmp+0x20>
 800a994:	3901      	subs	r1, #1
 800a996:	1884      	adds	r4, r0, r2
 800a998:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a99c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d103      	bne.n	800a9ac <strncmp+0x1c>
 800a9a4:	42a0      	cmp	r0, r4
 800a9a6:	d001      	beq.n	800a9ac <strncmp+0x1c>
 800a9a8:	2a00      	cmp	r2, #0
 800a9aa:	d1f5      	bne.n	800a998 <strncmp+0x8>
 800a9ac:	1ad0      	subs	r0, r2, r3
 800a9ae:	bd10      	pop	{r4, pc}
 800a9b0:	4610      	mov	r0, r2
 800a9b2:	e7fc      	b.n	800a9ae <strncmp+0x1e>

0800a9b4 <_sbrk_r>:
 800a9b4:	b538      	push	{r3, r4, r5, lr}
 800a9b6:	4d06      	ldr	r5, [pc, #24]	@ (800a9d0 <_sbrk_r+0x1c>)
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	4604      	mov	r4, r0
 800a9bc:	4608      	mov	r0, r1
 800a9be:	602b      	str	r3, [r5, #0]
 800a9c0:	f7f7 fb90 	bl	80020e4 <_sbrk>
 800a9c4:	1c43      	adds	r3, r0, #1
 800a9c6:	d102      	bne.n	800a9ce <_sbrk_r+0x1a>
 800a9c8:	682b      	ldr	r3, [r5, #0]
 800a9ca:	b103      	cbz	r3, 800a9ce <_sbrk_r+0x1a>
 800a9cc:	6023      	str	r3, [r4, #0]
 800a9ce:	bd38      	pop	{r3, r4, r5, pc}
 800a9d0:	200005bc 	.word	0x200005bc

0800a9d4 <memcpy>:
 800a9d4:	440a      	add	r2, r1
 800a9d6:	4291      	cmp	r1, r2
 800a9d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9dc:	d100      	bne.n	800a9e0 <memcpy+0xc>
 800a9de:	4770      	bx	lr
 800a9e0:	b510      	push	{r4, lr}
 800a9e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9ea:	4291      	cmp	r1, r2
 800a9ec:	d1f9      	bne.n	800a9e2 <memcpy+0xe>
 800a9ee:	bd10      	pop	{r4, pc}

0800a9f0 <nan>:
 800a9f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a9f8 <nan+0x8>
 800a9f4:	4770      	bx	lr
 800a9f6:	bf00      	nop
 800a9f8:	00000000 	.word	0x00000000
 800a9fc:	7ff80000 	.word	0x7ff80000

0800aa00 <__assert_func>:
 800aa00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa02:	4614      	mov	r4, r2
 800aa04:	461a      	mov	r2, r3
 800aa06:	4b09      	ldr	r3, [pc, #36]	@ (800aa2c <__assert_func+0x2c>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	4605      	mov	r5, r0
 800aa0c:	68d8      	ldr	r0, [r3, #12]
 800aa0e:	b14c      	cbz	r4, 800aa24 <__assert_func+0x24>
 800aa10:	4b07      	ldr	r3, [pc, #28]	@ (800aa30 <__assert_func+0x30>)
 800aa12:	9100      	str	r1, [sp, #0]
 800aa14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa18:	4906      	ldr	r1, [pc, #24]	@ (800aa34 <__assert_func+0x34>)
 800aa1a:	462b      	mov	r3, r5
 800aa1c:	f000 fba8 	bl	800b170 <fiprintf>
 800aa20:	f000 fbb8 	bl	800b194 <abort>
 800aa24:	4b04      	ldr	r3, [pc, #16]	@ (800aa38 <__assert_func+0x38>)
 800aa26:	461c      	mov	r4, r3
 800aa28:	e7f3      	b.n	800aa12 <__assert_func+0x12>
 800aa2a:	bf00      	nop
 800aa2c:	20000018 	.word	0x20000018
 800aa30:	0800bbda 	.word	0x0800bbda
 800aa34:	0800bbe7 	.word	0x0800bbe7
 800aa38:	0800bc15 	.word	0x0800bc15

0800aa3c <_calloc_r>:
 800aa3c:	b570      	push	{r4, r5, r6, lr}
 800aa3e:	fba1 5402 	umull	r5, r4, r1, r2
 800aa42:	b934      	cbnz	r4, 800aa52 <_calloc_r+0x16>
 800aa44:	4629      	mov	r1, r5
 800aa46:	f7fe f9cb 	bl	8008de0 <_malloc_r>
 800aa4a:	4606      	mov	r6, r0
 800aa4c:	b928      	cbnz	r0, 800aa5a <_calloc_r+0x1e>
 800aa4e:	4630      	mov	r0, r6
 800aa50:	bd70      	pop	{r4, r5, r6, pc}
 800aa52:	220c      	movs	r2, #12
 800aa54:	6002      	str	r2, [r0, #0]
 800aa56:	2600      	movs	r6, #0
 800aa58:	e7f9      	b.n	800aa4e <_calloc_r+0x12>
 800aa5a:	462a      	mov	r2, r5
 800aa5c:	4621      	mov	r1, r4
 800aa5e:	f7fd fa6a 	bl	8007f36 <memset>
 800aa62:	e7f4      	b.n	800aa4e <_calloc_r+0x12>

0800aa64 <rshift>:
 800aa64:	6903      	ldr	r3, [r0, #16]
 800aa66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aa6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800aa72:	f100 0414 	add.w	r4, r0, #20
 800aa76:	dd45      	ble.n	800ab04 <rshift+0xa0>
 800aa78:	f011 011f 	ands.w	r1, r1, #31
 800aa7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800aa80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800aa84:	d10c      	bne.n	800aaa0 <rshift+0x3c>
 800aa86:	f100 0710 	add.w	r7, r0, #16
 800aa8a:	4629      	mov	r1, r5
 800aa8c:	42b1      	cmp	r1, r6
 800aa8e:	d334      	bcc.n	800aafa <rshift+0x96>
 800aa90:	1a9b      	subs	r3, r3, r2
 800aa92:	009b      	lsls	r3, r3, #2
 800aa94:	1eea      	subs	r2, r5, #3
 800aa96:	4296      	cmp	r6, r2
 800aa98:	bf38      	it	cc
 800aa9a:	2300      	movcc	r3, #0
 800aa9c:	4423      	add	r3, r4
 800aa9e:	e015      	b.n	800aacc <rshift+0x68>
 800aaa0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aaa4:	f1c1 0820 	rsb	r8, r1, #32
 800aaa8:	40cf      	lsrs	r7, r1
 800aaaa:	f105 0e04 	add.w	lr, r5, #4
 800aaae:	46a1      	mov	r9, r4
 800aab0:	4576      	cmp	r6, lr
 800aab2:	46f4      	mov	ip, lr
 800aab4:	d815      	bhi.n	800aae2 <rshift+0x7e>
 800aab6:	1a9a      	subs	r2, r3, r2
 800aab8:	0092      	lsls	r2, r2, #2
 800aaba:	3a04      	subs	r2, #4
 800aabc:	3501      	adds	r5, #1
 800aabe:	42ae      	cmp	r6, r5
 800aac0:	bf38      	it	cc
 800aac2:	2200      	movcc	r2, #0
 800aac4:	18a3      	adds	r3, r4, r2
 800aac6:	50a7      	str	r7, [r4, r2]
 800aac8:	b107      	cbz	r7, 800aacc <rshift+0x68>
 800aaca:	3304      	adds	r3, #4
 800aacc:	1b1a      	subs	r2, r3, r4
 800aace:	42a3      	cmp	r3, r4
 800aad0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aad4:	bf08      	it	eq
 800aad6:	2300      	moveq	r3, #0
 800aad8:	6102      	str	r2, [r0, #16]
 800aada:	bf08      	it	eq
 800aadc:	6143      	streq	r3, [r0, #20]
 800aade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aae2:	f8dc c000 	ldr.w	ip, [ip]
 800aae6:	fa0c fc08 	lsl.w	ip, ip, r8
 800aaea:	ea4c 0707 	orr.w	r7, ip, r7
 800aaee:	f849 7b04 	str.w	r7, [r9], #4
 800aaf2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aaf6:	40cf      	lsrs	r7, r1
 800aaf8:	e7da      	b.n	800aab0 <rshift+0x4c>
 800aafa:	f851 cb04 	ldr.w	ip, [r1], #4
 800aafe:	f847 cf04 	str.w	ip, [r7, #4]!
 800ab02:	e7c3      	b.n	800aa8c <rshift+0x28>
 800ab04:	4623      	mov	r3, r4
 800ab06:	e7e1      	b.n	800aacc <rshift+0x68>

0800ab08 <__hexdig_fun>:
 800ab08:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ab0c:	2b09      	cmp	r3, #9
 800ab0e:	d802      	bhi.n	800ab16 <__hexdig_fun+0xe>
 800ab10:	3820      	subs	r0, #32
 800ab12:	b2c0      	uxtb	r0, r0
 800ab14:	4770      	bx	lr
 800ab16:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ab1a:	2b05      	cmp	r3, #5
 800ab1c:	d801      	bhi.n	800ab22 <__hexdig_fun+0x1a>
 800ab1e:	3847      	subs	r0, #71	@ 0x47
 800ab20:	e7f7      	b.n	800ab12 <__hexdig_fun+0xa>
 800ab22:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ab26:	2b05      	cmp	r3, #5
 800ab28:	d801      	bhi.n	800ab2e <__hexdig_fun+0x26>
 800ab2a:	3827      	subs	r0, #39	@ 0x27
 800ab2c:	e7f1      	b.n	800ab12 <__hexdig_fun+0xa>
 800ab2e:	2000      	movs	r0, #0
 800ab30:	4770      	bx	lr
	...

0800ab34 <__gethex>:
 800ab34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab38:	b085      	sub	sp, #20
 800ab3a:	468a      	mov	sl, r1
 800ab3c:	9302      	str	r3, [sp, #8]
 800ab3e:	680b      	ldr	r3, [r1, #0]
 800ab40:	9001      	str	r0, [sp, #4]
 800ab42:	4690      	mov	r8, r2
 800ab44:	1c9c      	adds	r4, r3, #2
 800ab46:	46a1      	mov	r9, r4
 800ab48:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ab4c:	2830      	cmp	r0, #48	@ 0x30
 800ab4e:	d0fa      	beq.n	800ab46 <__gethex+0x12>
 800ab50:	eba9 0303 	sub.w	r3, r9, r3
 800ab54:	f1a3 0b02 	sub.w	fp, r3, #2
 800ab58:	f7ff ffd6 	bl	800ab08 <__hexdig_fun>
 800ab5c:	4605      	mov	r5, r0
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	d168      	bne.n	800ac34 <__gethex+0x100>
 800ab62:	49a0      	ldr	r1, [pc, #640]	@ (800ade4 <__gethex+0x2b0>)
 800ab64:	2201      	movs	r2, #1
 800ab66:	4648      	mov	r0, r9
 800ab68:	f7ff ff12 	bl	800a990 <strncmp>
 800ab6c:	4607      	mov	r7, r0
 800ab6e:	2800      	cmp	r0, #0
 800ab70:	d167      	bne.n	800ac42 <__gethex+0x10e>
 800ab72:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ab76:	4626      	mov	r6, r4
 800ab78:	f7ff ffc6 	bl	800ab08 <__hexdig_fun>
 800ab7c:	2800      	cmp	r0, #0
 800ab7e:	d062      	beq.n	800ac46 <__gethex+0x112>
 800ab80:	4623      	mov	r3, r4
 800ab82:	7818      	ldrb	r0, [r3, #0]
 800ab84:	2830      	cmp	r0, #48	@ 0x30
 800ab86:	4699      	mov	r9, r3
 800ab88:	f103 0301 	add.w	r3, r3, #1
 800ab8c:	d0f9      	beq.n	800ab82 <__gethex+0x4e>
 800ab8e:	f7ff ffbb 	bl	800ab08 <__hexdig_fun>
 800ab92:	fab0 f580 	clz	r5, r0
 800ab96:	096d      	lsrs	r5, r5, #5
 800ab98:	f04f 0b01 	mov.w	fp, #1
 800ab9c:	464a      	mov	r2, r9
 800ab9e:	4616      	mov	r6, r2
 800aba0:	3201      	adds	r2, #1
 800aba2:	7830      	ldrb	r0, [r6, #0]
 800aba4:	f7ff ffb0 	bl	800ab08 <__hexdig_fun>
 800aba8:	2800      	cmp	r0, #0
 800abaa:	d1f8      	bne.n	800ab9e <__gethex+0x6a>
 800abac:	498d      	ldr	r1, [pc, #564]	@ (800ade4 <__gethex+0x2b0>)
 800abae:	2201      	movs	r2, #1
 800abb0:	4630      	mov	r0, r6
 800abb2:	f7ff feed 	bl	800a990 <strncmp>
 800abb6:	2800      	cmp	r0, #0
 800abb8:	d13f      	bne.n	800ac3a <__gethex+0x106>
 800abba:	b944      	cbnz	r4, 800abce <__gethex+0x9a>
 800abbc:	1c74      	adds	r4, r6, #1
 800abbe:	4622      	mov	r2, r4
 800abc0:	4616      	mov	r6, r2
 800abc2:	3201      	adds	r2, #1
 800abc4:	7830      	ldrb	r0, [r6, #0]
 800abc6:	f7ff ff9f 	bl	800ab08 <__hexdig_fun>
 800abca:	2800      	cmp	r0, #0
 800abcc:	d1f8      	bne.n	800abc0 <__gethex+0x8c>
 800abce:	1ba4      	subs	r4, r4, r6
 800abd0:	00a7      	lsls	r7, r4, #2
 800abd2:	7833      	ldrb	r3, [r6, #0]
 800abd4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800abd8:	2b50      	cmp	r3, #80	@ 0x50
 800abda:	d13e      	bne.n	800ac5a <__gethex+0x126>
 800abdc:	7873      	ldrb	r3, [r6, #1]
 800abde:	2b2b      	cmp	r3, #43	@ 0x2b
 800abe0:	d033      	beq.n	800ac4a <__gethex+0x116>
 800abe2:	2b2d      	cmp	r3, #45	@ 0x2d
 800abe4:	d034      	beq.n	800ac50 <__gethex+0x11c>
 800abe6:	1c71      	adds	r1, r6, #1
 800abe8:	2400      	movs	r4, #0
 800abea:	7808      	ldrb	r0, [r1, #0]
 800abec:	f7ff ff8c 	bl	800ab08 <__hexdig_fun>
 800abf0:	1e43      	subs	r3, r0, #1
 800abf2:	b2db      	uxtb	r3, r3
 800abf4:	2b18      	cmp	r3, #24
 800abf6:	d830      	bhi.n	800ac5a <__gethex+0x126>
 800abf8:	f1a0 0210 	sub.w	r2, r0, #16
 800abfc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ac00:	f7ff ff82 	bl	800ab08 <__hexdig_fun>
 800ac04:	f100 3cff 	add.w	ip, r0, #4294967295
 800ac08:	fa5f fc8c 	uxtb.w	ip, ip
 800ac0c:	f1bc 0f18 	cmp.w	ip, #24
 800ac10:	f04f 030a 	mov.w	r3, #10
 800ac14:	d91e      	bls.n	800ac54 <__gethex+0x120>
 800ac16:	b104      	cbz	r4, 800ac1a <__gethex+0xe6>
 800ac18:	4252      	negs	r2, r2
 800ac1a:	4417      	add	r7, r2
 800ac1c:	f8ca 1000 	str.w	r1, [sl]
 800ac20:	b1ed      	cbz	r5, 800ac5e <__gethex+0x12a>
 800ac22:	f1bb 0f00 	cmp.w	fp, #0
 800ac26:	bf0c      	ite	eq
 800ac28:	2506      	moveq	r5, #6
 800ac2a:	2500      	movne	r5, #0
 800ac2c:	4628      	mov	r0, r5
 800ac2e:	b005      	add	sp, #20
 800ac30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac34:	2500      	movs	r5, #0
 800ac36:	462c      	mov	r4, r5
 800ac38:	e7b0      	b.n	800ab9c <__gethex+0x68>
 800ac3a:	2c00      	cmp	r4, #0
 800ac3c:	d1c7      	bne.n	800abce <__gethex+0x9a>
 800ac3e:	4627      	mov	r7, r4
 800ac40:	e7c7      	b.n	800abd2 <__gethex+0x9e>
 800ac42:	464e      	mov	r6, r9
 800ac44:	462f      	mov	r7, r5
 800ac46:	2501      	movs	r5, #1
 800ac48:	e7c3      	b.n	800abd2 <__gethex+0x9e>
 800ac4a:	2400      	movs	r4, #0
 800ac4c:	1cb1      	adds	r1, r6, #2
 800ac4e:	e7cc      	b.n	800abea <__gethex+0xb6>
 800ac50:	2401      	movs	r4, #1
 800ac52:	e7fb      	b.n	800ac4c <__gethex+0x118>
 800ac54:	fb03 0002 	mla	r0, r3, r2, r0
 800ac58:	e7ce      	b.n	800abf8 <__gethex+0xc4>
 800ac5a:	4631      	mov	r1, r6
 800ac5c:	e7de      	b.n	800ac1c <__gethex+0xe8>
 800ac5e:	eba6 0309 	sub.w	r3, r6, r9
 800ac62:	3b01      	subs	r3, #1
 800ac64:	4629      	mov	r1, r5
 800ac66:	2b07      	cmp	r3, #7
 800ac68:	dc0a      	bgt.n	800ac80 <__gethex+0x14c>
 800ac6a:	9801      	ldr	r0, [sp, #4]
 800ac6c:	f7fe f944 	bl	8008ef8 <_Balloc>
 800ac70:	4604      	mov	r4, r0
 800ac72:	b940      	cbnz	r0, 800ac86 <__gethex+0x152>
 800ac74:	4b5c      	ldr	r3, [pc, #368]	@ (800ade8 <__gethex+0x2b4>)
 800ac76:	4602      	mov	r2, r0
 800ac78:	21e4      	movs	r1, #228	@ 0xe4
 800ac7a:	485c      	ldr	r0, [pc, #368]	@ (800adec <__gethex+0x2b8>)
 800ac7c:	f7ff fec0 	bl	800aa00 <__assert_func>
 800ac80:	3101      	adds	r1, #1
 800ac82:	105b      	asrs	r3, r3, #1
 800ac84:	e7ef      	b.n	800ac66 <__gethex+0x132>
 800ac86:	f100 0a14 	add.w	sl, r0, #20
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	4655      	mov	r5, sl
 800ac8e:	469b      	mov	fp, r3
 800ac90:	45b1      	cmp	r9, r6
 800ac92:	d337      	bcc.n	800ad04 <__gethex+0x1d0>
 800ac94:	f845 bb04 	str.w	fp, [r5], #4
 800ac98:	eba5 050a 	sub.w	r5, r5, sl
 800ac9c:	10ad      	asrs	r5, r5, #2
 800ac9e:	6125      	str	r5, [r4, #16]
 800aca0:	4658      	mov	r0, fp
 800aca2:	f7fe fa1b 	bl	80090dc <__hi0bits>
 800aca6:	016d      	lsls	r5, r5, #5
 800aca8:	f8d8 6000 	ldr.w	r6, [r8]
 800acac:	1a2d      	subs	r5, r5, r0
 800acae:	42b5      	cmp	r5, r6
 800acb0:	dd54      	ble.n	800ad5c <__gethex+0x228>
 800acb2:	1bad      	subs	r5, r5, r6
 800acb4:	4629      	mov	r1, r5
 800acb6:	4620      	mov	r0, r4
 800acb8:	f7fe fda7 	bl	800980a <__any_on>
 800acbc:	4681      	mov	r9, r0
 800acbe:	b178      	cbz	r0, 800ace0 <__gethex+0x1ac>
 800acc0:	1e6b      	subs	r3, r5, #1
 800acc2:	1159      	asrs	r1, r3, #5
 800acc4:	f003 021f 	and.w	r2, r3, #31
 800acc8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800accc:	f04f 0901 	mov.w	r9, #1
 800acd0:	fa09 f202 	lsl.w	r2, r9, r2
 800acd4:	420a      	tst	r2, r1
 800acd6:	d003      	beq.n	800ace0 <__gethex+0x1ac>
 800acd8:	454b      	cmp	r3, r9
 800acda:	dc36      	bgt.n	800ad4a <__gethex+0x216>
 800acdc:	f04f 0902 	mov.w	r9, #2
 800ace0:	4629      	mov	r1, r5
 800ace2:	4620      	mov	r0, r4
 800ace4:	f7ff febe 	bl	800aa64 <rshift>
 800ace8:	442f      	add	r7, r5
 800acea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800acee:	42bb      	cmp	r3, r7
 800acf0:	da42      	bge.n	800ad78 <__gethex+0x244>
 800acf2:	9801      	ldr	r0, [sp, #4]
 800acf4:	4621      	mov	r1, r4
 800acf6:	f7fe f93f 	bl	8008f78 <_Bfree>
 800acfa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acfc:	2300      	movs	r3, #0
 800acfe:	6013      	str	r3, [r2, #0]
 800ad00:	25a3      	movs	r5, #163	@ 0xa3
 800ad02:	e793      	b.n	800ac2c <__gethex+0xf8>
 800ad04:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ad08:	2a2e      	cmp	r2, #46	@ 0x2e
 800ad0a:	d012      	beq.n	800ad32 <__gethex+0x1fe>
 800ad0c:	2b20      	cmp	r3, #32
 800ad0e:	d104      	bne.n	800ad1a <__gethex+0x1e6>
 800ad10:	f845 bb04 	str.w	fp, [r5], #4
 800ad14:	f04f 0b00 	mov.w	fp, #0
 800ad18:	465b      	mov	r3, fp
 800ad1a:	7830      	ldrb	r0, [r6, #0]
 800ad1c:	9303      	str	r3, [sp, #12]
 800ad1e:	f7ff fef3 	bl	800ab08 <__hexdig_fun>
 800ad22:	9b03      	ldr	r3, [sp, #12]
 800ad24:	f000 000f 	and.w	r0, r0, #15
 800ad28:	4098      	lsls	r0, r3
 800ad2a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ad2e:	3304      	adds	r3, #4
 800ad30:	e7ae      	b.n	800ac90 <__gethex+0x15c>
 800ad32:	45b1      	cmp	r9, r6
 800ad34:	d8ea      	bhi.n	800ad0c <__gethex+0x1d8>
 800ad36:	492b      	ldr	r1, [pc, #172]	@ (800ade4 <__gethex+0x2b0>)
 800ad38:	9303      	str	r3, [sp, #12]
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	4630      	mov	r0, r6
 800ad3e:	f7ff fe27 	bl	800a990 <strncmp>
 800ad42:	9b03      	ldr	r3, [sp, #12]
 800ad44:	2800      	cmp	r0, #0
 800ad46:	d1e1      	bne.n	800ad0c <__gethex+0x1d8>
 800ad48:	e7a2      	b.n	800ac90 <__gethex+0x15c>
 800ad4a:	1ea9      	subs	r1, r5, #2
 800ad4c:	4620      	mov	r0, r4
 800ad4e:	f7fe fd5c 	bl	800980a <__any_on>
 800ad52:	2800      	cmp	r0, #0
 800ad54:	d0c2      	beq.n	800acdc <__gethex+0x1a8>
 800ad56:	f04f 0903 	mov.w	r9, #3
 800ad5a:	e7c1      	b.n	800ace0 <__gethex+0x1ac>
 800ad5c:	da09      	bge.n	800ad72 <__gethex+0x23e>
 800ad5e:	1b75      	subs	r5, r6, r5
 800ad60:	4621      	mov	r1, r4
 800ad62:	9801      	ldr	r0, [sp, #4]
 800ad64:	462a      	mov	r2, r5
 800ad66:	f7fe fb17 	bl	8009398 <__lshift>
 800ad6a:	1b7f      	subs	r7, r7, r5
 800ad6c:	4604      	mov	r4, r0
 800ad6e:	f100 0a14 	add.w	sl, r0, #20
 800ad72:	f04f 0900 	mov.w	r9, #0
 800ad76:	e7b8      	b.n	800acea <__gethex+0x1b6>
 800ad78:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ad7c:	42bd      	cmp	r5, r7
 800ad7e:	dd6f      	ble.n	800ae60 <__gethex+0x32c>
 800ad80:	1bed      	subs	r5, r5, r7
 800ad82:	42ae      	cmp	r6, r5
 800ad84:	dc34      	bgt.n	800adf0 <__gethex+0x2bc>
 800ad86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad8a:	2b02      	cmp	r3, #2
 800ad8c:	d022      	beq.n	800add4 <__gethex+0x2a0>
 800ad8e:	2b03      	cmp	r3, #3
 800ad90:	d024      	beq.n	800addc <__gethex+0x2a8>
 800ad92:	2b01      	cmp	r3, #1
 800ad94:	d115      	bne.n	800adc2 <__gethex+0x28e>
 800ad96:	42ae      	cmp	r6, r5
 800ad98:	d113      	bne.n	800adc2 <__gethex+0x28e>
 800ad9a:	2e01      	cmp	r6, #1
 800ad9c:	d10b      	bne.n	800adb6 <__gethex+0x282>
 800ad9e:	9a02      	ldr	r2, [sp, #8]
 800ada0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ada4:	6013      	str	r3, [r2, #0]
 800ada6:	2301      	movs	r3, #1
 800ada8:	6123      	str	r3, [r4, #16]
 800adaa:	f8ca 3000 	str.w	r3, [sl]
 800adae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adb0:	2562      	movs	r5, #98	@ 0x62
 800adb2:	601c      	str	r4, [r3, #0]
 800adb4:	e73a      	b.n	800ac2c <__gethex+0xf8>
 800adb6:	1e71      	subs	r1, r6, #1
 800adb8:	4620      	mov	r0, r4
 800adba:	f7fe fd26 	bl	800980a <__any_on>
 800adbe:	2800      	cmp	r0, #0
 800adc0:	d1ed      	bne.n	800ad9e <__gethex+0x26a>
 800adc2:	9801      	ldr	r0, [sp, #4]
 800adc4:	4621      	mov	r1, r4
 800adc6:	f7fe f8d7 	bl	8008f78 <_Bfree>
 800adca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800adcc:	2300      	movs	r3, #0
 800adce:	6013      	str	r3, [r2, #0]
 800add0:	2550      	movs	r5, #80	@ 0x50
 800add2:	e72b      	b.n	800ac2c <__gethex+0xf8>
 800add4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800add6:	2b00      	cmp	r3, #0
 800add8:	d1f3      	bne.n	800adc2 <__gethex+0x28e>
 800adda:	e7e0      	b.n	800ad9e <__gethex+0x26a>
 800addc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d1dd      	bne.n	800ad9e <__gethex+0x26a>
 800ade2:	e7ee      	b.n	800adc2 <__gethex+0x28e>
 800ade4:	0800bbbf 	.word	0x0800bbbf
 800ade8:	0800bb55 	.word	0x0800bb55
 800adec:	0800bc16 	.word	0x0800bc16
 800adf0:	1e6f      	subs	r7, r5, #1
 800adf2:	f1b9 0f00 	cmp.w	r9, #0
 800adf6:	d130      	bne.n	800ae5a <__gethex+0x326>
 800adf8:	b127      	cbz	r7, 800ae04 <__gethex+0x2d0>
 800adfa:	4639      	mov	r1, r7
 800adfc:	4620      	mov	r0, r4
 800adfe:	f7fe fd04 	bl	800980a <__any_on>
 800ae02:	4681      	mov	r9, r0
 800ae04:	117a      	asrs	r2, r7, #5
 800ae06:	2301      	movs	r3, #1
 800ae08:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ae0c:	f007 071f 	and.w	r7, r7, #31
 800ae10:	40bb      	lsls	r3, r7
 800ae12:	4213      	tst	r3, r2
 800ae14:	4629      	mov	r1, r5
 800ae16:	4620      	mov	r0, r4
 800ae18:	bf18      	it	ne
 800ae1a:	f049 0902 	orrne.w	r9, r9, #2
 800ae1e:	f7ff fe21 	bl	800aa64 <rshift>
 800ae22:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ae26:	1b76      	subs	r6, r6, r5
 800ae28:	2502      	movs	r5, #2
 800ae2a:	f1b9 0f00 	cmp.w	r9, #0
 800ae2e:	d047      	beq.n	800aec0 <__gethex+0x38c>
 800ae30:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae34:	2b02      	cmp	r3, #2
 800ae36:	d015      	beq.n	800ae64 <__gethex+0x330>
 800ae38:	2b03      	cmp	r3, #3
 800ae3a:	d017      	beq.n	800ae6c <__gethex+0x338>
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d109      	bne.n	800ae54 <__gethex+0x320>
 800ae40:	f019 0f02 	tst.w	r9, #2
 800ae44:	d006      	beq.n	800ae54 <__gethex+0x320>
 800ae46:	f8da 3000 	ldr.w	r3, [sl]
 800ae4a:	ea49 0903 	orr.w	r9, r9, r3
 800ae4e:	f019 0f01 	tst.w	r9, #1
 800ae52:	d10e      	bne.n	800ae72 <__gethex+0x33e>
 800ae54:	f045 0510 	orr.w	r5, r5, #16
 800ae58:	e032      	b.n	800aec0 <__gethex+0x38c>
 800ae5a:	f04f 0901 	mov.w	r9, #1
 800ae5e:	e7d1      	b.n	800ae04 <__gethex+0x2d0>
 800ae60:	2501      	movs	r5, #1
 800ae62:	e7e2      	b.n	800ae2a <__gethex+0x2f6>
 800ae64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae66:	f1c3 0301 	rsb	r3, r3, #1
 800ae6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ae6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d0f0      	beq.n	800ae54 <__gethex+0x320>
 800ae72:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ae76:	f104 0314 	add.w	r3, r4, #20
 800ae7a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ae7e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ae82:	f04f 0c00 	mov.w	ip, #0
 800ae86:	4618      	mov	r0, r3
 800ae88:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae8c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ae90:	d01b      	beq.n	800aeca <__gethex+0x396>
 800ae92:	3201      	adds	r2, #1
 800ae94:	6002      	str	r2, [r0, #0]
 800ae96:	2d02      	cmp	r5, #2
 800ae98:	f104 0314 	add.w	r3, r4, #20
 800ae9c:	d13c      	bne.n	800af18 <__gethex+0x3e4>
 800ae9e:	f8d8 2000 	ldr.w	r2, [r8]
 800aea2:	3a01      	subs	r2, #1
 800aea4:	42b2      	cmp	r2, r6
 800aea6:	d109      	bne.n	800aebc <__gethex+0x388>
 800aea8:	1171      	asrs	r1, r6, #5
 800aeaa:	2201      	movs	r2, #1
 800aeac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aeb0:	f006 061f 	and.w	r6, r6, #31
 800aeb4:	fa02 f606 	lsl.w	r6, r2, r6
 800aeb8:	421e      	tst	r6, r3
 800aeba:	d13a      	bne.n	800af32 <__gethex+0x3fe>
 800aebc:	f045 0520 	orr.w	r5, r5, #32
 800aec0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aec2:	601c      	str	r4, [r3, #0]
 800aec4:	9b02      	ldr	r3, [sp, #8]
 800aec6:	601f      	str	r7, [r3, #0]
 800aec8:	e6b0      	b.n	800ac2c <__gethex+0xf8>
 800aeca:	4299      	cmp	r1, r3
 800aecc:	f843 cc04 	str.w	ip, [r3, #-4]
 800aed0:	d8d9      	bhi.n	800ae86 <__gethex+0x352>
 800aed2:	68a3      	ldr	r3, [r4, #8]
 800aed4:	459b      	cmp	fp, r3
 800aed6:	db17      	blt.n	800af08 <__gethex+0x3d4>
 800aed8:	6861      	ldr	r1, [r4, #4]
 800aeda:	9801      	ldr	r0, [sp, #4]
 800aedc:	3101      	adds	r1, #1
 800aede:	f7fe f80b 	bl	8008ef8 <_Balloc>
 800aee2:	4681      	mov	r9, r0
 800aee4:	b918      	cbnz	r0, 800aeee <__gethex+0x3ba>
 800aee6:	4b1a      	ldr	r3, [pc, #104]	@ (800af50 <__gethex+0x41c>)
 800aee8:	4602      	mov	r2, r0
 800aeea:	2184      	movs	r1, #132	@ 0x84
 800aeec:	e6c5      	b.n	800ac7a <__gethex+0x146>
 800aeee:	6922      	ldr	r2, [r4, #16]
 800aef0:	3202      	adds	r2, #2
 800aef2:	f104 010c 	add.w	r1, r4, #12
 800aef6:	0092      	lsls	r2, r2, #2
 800aef8:	300c      	adds	r0, #12
 800aefa:	f7ff fd6b 	bl	800a9d4 <memcpy>
 800aefe:	4621      	mov	r1, r4
 800af00:	9801      	ldr	r0, [sp, #4]
 800af02:	f7fe f839 	bl	8008f78 <_Bfree>
 800af06:	464c      	mov	r4, r9
 800af08:	6923      	ldr	r3, [r4, #16]
 800af0a:	1c5a      	adds	r2, r3, #1
 800af0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af10:	6122      	str	r2, [r4, #16]
 800af12:	2201      	movs	r2, #1
 800af14:	615a      	str	r2, [r3, #20]
 800af16:	e7be      	b.n	800ae96 <__gethex+0x362>
 800af18:	6922      	ldr	r2, [r4, #16]
 800af1a:	455a      	cmp	r2, fp
 800af1c:	dd0b      	ble.n	800af36 <__gethex+0x402>
 800af1e:	2101      	movs	r1, #1
 800af20:	4620      	mov	r0, r4
 800af22:	f7ff fd9f 	bl	800aa64 <rshift>
 800af26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af2a:	3701      	adds	r7, #1
 800af2c:	42bb      	cmp	r3, r7
 800af2e:	f6ff aee0 	blt.w	800acf2 <__gethex+0x1be>
 800af32:	2501      	movs	r5, #1
 800af34:	e7c2      	b.n	800aebc <__gethex+0x388>
 800af36:	f016 061f 	ands.w	r6, r6, #31
 800af3a:	d0fa      	beq.n	800af32 <__gethex+0x3fe>
 800af3c:	4453      	add	r3, sl
 800af3e:	f1c6 0620 	rsb	r6, r6, #32
 800af42:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800af46:	f7fe f8c9 	bl	80090dc <__hi0bits>
 800af4a:	42b0      	cmp	r0, r6
 800af4c:	dbe7      	blt.n	800af1e <__gethex+0x3ea>
 800af4e:	e7f0      	b.n	800af32 <__gethex+0x3fe>
 800af50:	0800bb55 	.word	0x0800bb55

0800af54 <L_shift>:
 800af54:	f1c2 0208 	rsb	r2, r2, #8
 800af58:	0092      	lsls	r2, r2, #2
 800af5a:	b570      	push	{r4, r5, r6, lr}
 800af5c:	f1c2 0620 	rsb	r6, r2, #32
 800af60:	6843      	ldr	r3, [r0, #4]
 800af62:	6804      	ldr	r4, [r0, #0]
 800af64:	fa03 f506 	lsl.w	r5, r3, r6
 800af68:	432c      	orrs	r4, r5
 800af6a:	40d3      	lsrs	r3, r2
 800af6c:	6004      	str	r4, [r0, #0]
 800af6e:	f840 3f04 	str.w	r3, [r0, #4]!
 800af72:	4288      	cmp	r0, r1
 800af74:	d3f4      	bcc.n	800af60 <L_shift+0xc>
 800af76:	bd70      	pop	{r4, r5, r6, pc}

0800af78 <__match>:
 800af78:	b530      	push	{r4, r5, lr}
 800af7a:	6803      	ldr	r3, [r0, #0]
 800af7c:	3301      	adds	r3, #1
 800af7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af82:	b914      	cbnz	r4, 800af8a <__match+0x12>
 800af84:	6003      	str	r3, [r0, #0]
 800af86:	2001      	movs	r0, #1
 800af88:	bd30      	pop	{r4, r5, pc}
 800af8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af8e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800af92:	2d19      	cmp	r5, #25
 800af94:	bf98      	it	ls
 800af96:	3220      	addls	r2, #32
 800af98:	42a2      	cmp	r2, r4
 800af9a:	d0f0      	beq.n	800af7e <__match+0x6>
 800af9c:	2000      	movs	r0, #0
 800af9e:	e7f3      	b.n	800af88 <__match+0x10>

0800afa0 <__hexnan>:
 800afa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afa4:	680b      	ldr	r3, [r1, #0]
 800afa6:	6801      	ldr	r1, [r0, #0]
 800afa8:	115e      	asrs	r6, r3, #5
 800afaa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800afae:	f013 031f 	ands.w	r3, r3, #31
 800afb2:	b087      	sub	sp, #28
 800afb4:	bf18      	it	ne
 800afb6:	3604      	addne	r6, #4
 800afb8:	2500      	movs	r5, #0
 800afba:	1f37      	subs	r7, r6, #4
 800afbc:	4682      	mov	sl, r0
 800afbe:	4690      	mov	r8, r2
 800afc0:	9301      	str	r3, [sp, #4]
 800afc2:	f846 5c04 	str.w	r5, [r6, #-4]
 800afc6:	46b9      	mov	r9, r7
 800afc8:	463c      	mov	r4, r7
 800afca:	9502      	str	r5, [sp, #8]
 800afcc:	46ab      	mov	fp, r5
 800afce:	784a      	ldrb	r2, [r1, #1]
 800afd0:	1c4b      	adds	r3, r1, #1
 800afd2:	9303      	str	r3, [sp, #12]
 800afd4:	b342      	cbz	r2, 800b028 <__hexnan+0x88>
 800afd6:	4610      	mov	r0, r2
 800afd8:	9105      	str	r1, [sp, #20]
 800afda:	9204      	str	r2, [sp, #16]
 800afdc:	f7ff fd94 	bl	800ab08 <__hexdig_fun>
 800afe0:	2800      	cmp	r0, #0
 800afe2:	d151      	bne.n	800b088 <__hexnan+0xe8>
 800afe4:	9a04      	ldr	r2, [sp, #16]
 800afe6:	9905      	ldr	r1, [sp, #20]
 800afe8:	2a20      	cmp	r2, #32
 800afea:	d818      	bhi.n	800b01e <__hexnan+0x7e>
 800afec:	9b02      	ldr	r3, [sp, #8]
 800afee:	459b      	cmp	fp, r3
 800aff0:	dd13      	ble.n	800b01a <__hexnan+0x7a>
 800aff2:	454c      	cmp	r4, r9
 800aff4:	d206      	bcs.n	800b004 <__hexnan+0x64>
 800aff6:	2d07      	cmp	r5, #7
 800aff8:	dc04      	bgt.n	800b004 <__hexnan+0x64>
 800affa:	462a      	mov	r2, r5
 800affc:	4649      	mov	r1, r9
 800affe:	4620      	mov	r0, r4
 800b000:	f7ff ffa8 	bl	800af54 <L_shift>
 800b004:	4544      	cmp	r4, r8
 800b006:	d952      	bls.n	800b0ae <__hexnan+0x10e>
 800b008:	2300      	movs	r3, #0
 800b00a:	f1a4 0904 	sub.w	r9, r4, #4
 800b00e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b012:	f8cd b008 	str.w	fp, [sp, #8]
 800b016:	464c      	mov	r4, r9
 800b018:	461d      	mov	r5, r3
 800b01a:	9903      	ldr	r1, [sp, #12]
 800b01c:	e7d7      	b.n	800afce <__hexnan+0x2e>
 800b01e:	2a29      	cmp	r2, #41	@ 0x29
 800b020:	d157      	bne.n	800b0d2 <__hexnan+0x132>
 800b022:	3102      	adds	r1, #2
 800b024:	f8ca 1000 	str.w	r1, [sl]
 800b028:	f1bb 0f00 	cmp.w	fp, #0
 800b02c:	d051      	beq.n	800b0d2 <__hexnan+0x132>
 800b02e:	454c      	cmp	r4, r9
 800b030:	d206      	bcs.n	800b040 <__hexnan+0xa0>
 800b032:	2d07      	cmp	r5, #7
 800b034:	dc04      	bgt.n	800b040 <__hexnan+0xa0>
 800b036:	462a      	mov	r2, r5
 800b038:	4649      	mov	r1, r9
 800b03a:	4620      	mov	r0, r4
 800b03c:	f7ff ff8a 	bl	800af54 <L_shift>
 800b040:	4544      	cmp	r4, r8
 800b042:	d936      	bls.n	800b0b2 <__hexnan+0x112>
 800b044:	f1a8 0204 	sub.w	r2, r8, #4
 800b048:	4623      	mov	r3, r4
 800b04a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b04e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b052:	429f      	cmp	r7, r3
 800b054:	d2f9      	bcs.n	800b04a <__hexnan+0xaa>
 800b056:	1b3b      	subs	r3, r7, r4
 800b058:	f023 0303 	bic.w	r3, r3, #3
 800b05c:	3304      	adds	r3, #4
 800b05e:	3401      	adds	r4, #1
 800b060:	3e03      	subs	r6, #3
 800b062:	42b4      	cmp	r4, r6
 800b064:	bf88      	it	hi
 800b066:	2304      	movhi	r3, #4
 800b068:	4443      	add	r3, r8
 800b06a:	2200      	movs	r2, #0
 800b06c:	f843 2b04 	str.w	r2, [r3], #4
 800b070:	429f      	cmp	r7, r3
 800b072:	d2fb      	bcs.n	800b06c <__hexnan+0xcc>
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	b91b      	cbnz	r3, 800b080 <__hexnan+0xe0>
 800b078:	4547      	cmp	r7, r8
 800b07a:	d128      	bne.n	800b0ce <__hexnan+0x12e>
 800b07c:	2301      	movs	r3, #1
 800b07e:	603b      	str	r3, [r7, #0]
 800b080:	2005      	movs	r0, #5
 800b082:	b007      	add	sp, #28
 800b084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b088:	3501      	adds	r5, #1
 800b08a:	2d08      	cmp	r5, #8
 800b08c:	f10b 0b01 	add.w	fp, fp, #1
 800b090:	dd06      	ble.n	800b0a0 <__hexnan+0x100>
 800b092:	4544      	cmp	r4, r8
 800b094:	d9c1      	bls.n	800b01a <__hexnan+0x7a>
 800b096:	2300      	movs	r3, #0
 800b098:	f844 3c04 	str.w	r3, [r4, #-4]
 800b09c:	2501      	movs	r5, #1
 800b09e:	3c04      	subs	r4, #4
 800b0a0:	6822      	ldr	r2, [r4, #0]
 800b0a2:	f000 000f 	and.w	r0, r0, #15
 800b0a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b0aa:	6020      	str	r0, [r4, #0]
 800b0ac:	e7b5      	b.n	800b01a <__hexnan+0x7a>
 800b0ae:	2508      	movs	r5, #8
 800b0b0:	e7b3      	b.n	800b01a <__hexnan+0x7a>
 800b0b2:	9b01      	ldr	r3, [sp, #4]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d0dd      	beq.n	800b074 <__hexnan+0xd4>
 800b0b8:	f1c3 0320 	rsb	r3, r3, #32
 800b0bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c0:	40da      	lsrs	r2, r3
 800b0c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b0c6:	4013      	ands	r3, r2
 800b0c8:	f846 3c04 	str.w	r3, [r6, #-4]
 800b0cc:	e7d2      	b.n	800b074 <__hexnan+0xd4>
 800b0ce:	3f04      	subs	r7, #4
 800b0d0:	e7d0      	b.n	800b074 <__hexnan+0xd4>
 800b0d2:	2004      	movs	r0, #4
 800b0d4:	e7d5      	b.n	800b082 <__hexnan+0xe2>

0800b0d6 <__ascii_mbtowc>:
 800b0d6:	b082      	sub	sp, #8
 800b0d8:	b901      	cbnz	r1, 800b0dc <__ascii_mbtowc+0x6>
 800b0da:	a901      	add	r1, sp, #4
 800b0dc:	b142      	cbz	r2, 800b0f0 <__ascii_mbtowc+0x1a>
 800b0de:	b14b      	cbz	r3, 800b0f4 <__ascii_mbtowc+0x1e>
 800b0e0:	7813      	ldrb	r3, [r2, #0]
 800b0e2:	600b      	str	r3, [r1, #0]
 800b0e4:	7812      	ldrb	r2, [r2, #0]
 800b0e6:	1e10      	subs	r0, r2, #0
 800b0e8:	bf18      	it	ne
 800b0ea:	2001      	movne	r0, #1
 800b0ec:	b002      	add	sp, #8
 800b0ee:	4770      	bx	lr
 800b0f0:	4610      	mov	r0, r2
 800b0f2:	e7fb      	b.n	800b0ec <__ascii_mbtowc+0x16>
 800b0f4:	f06f 0001 	mvn.w	r0, #1
 800b0f8:	e7f8      	b.n	800b0ec <__ascii_mbtowc+0x16>

0800b0fa <_realloc_r>:
 800b0fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0fe:	4607      	mov	r7, r0
 800b100:	4614      	mov	r4, r2
 800b102:	460d      	mov	r5, r1
 800b104:	b921      	cbnz	r1, 800b110 <_realloc_r+0x16>
 800b106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b10a:	4611      	mov	r1, r2
 800b10c:	f7fd be68 	b.w	8008de0 <_malloc_r>
 800b110:	b92a      	cbnz	r2, 800b11e <_realloc_r+0x24>
 800b112:	f7fd fdf1 	bl	8008cf8 <_free_r>
 800b116:	4625      	mov	r5, r4
 800b118:	4628      	mov	r0, r5
 800b11a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b11e:	f000 f840 	bl	800b1a2 <_malloc_usable_size_r>
 800b122:	4284      	cmp	r4, r0
 800b124:	4606      	mov	r6, r0
 800b126:	d802      	bhi.n	800b12e <_realloc_r+0x34>
 800b128:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b12c:	d8f4      	bhi.n	800b118 <_realloc_r+0x1e>
 800b12e:	4621      	mov	r1, r4
 800b130:	4638      	mov	r0, r7
 800b132:	f7fd fe55 	bl	8008de0 <_malloc_r>
 800b136:	4680      	mov	r8, r0
 800b138:	b908      	cbnz	r0, 800b13e <_realloc_r+0x44>
 800b13a:	4645      	mov	r5, r8
 800b13c:	e7ec      	b.n	800b118 <_realloc_r+0x1e>
 800b13e:	42b4      	cmp	r4, r6
 800b140:	4622      	mov	r2, r4
 800b142:	4629      	mov	r1, r5
 800b144:	bf28      	it	cs
 800b146:	4632      	movcs	r2, r6
 800b148:	f7ff fc44 	bl	800a9d4 <memcpy>
 800b14c:	4629      	mov	r1, r5
 800b14e:	4638      	mov	r0, r7
 800b150:	f7fd fdd2 	bl	8008cf8 <_free_r>
 800b154:	e7f1      	b.n	800b13a <_realloc_r+0x40>

0800b156 <__ascii_wctomb>:
 800b156:	4603      	mov	r3, r0
 800b158:	4608      	mov	r0, r1
 800b15a:	b141      	cbz	r1, 800b16e <__ascii_wctomb+0x18>
 800b15c:	2aff      	cmp	r2, #255	@ 0xff
 800b15e:	d904      	bls.n	800b16a <__ascii_wctomb+0x14>
 800b160:	228a      	movs	r2, #138	@ 0x8a
 800b162:	601a      	str	r2, [r3, #0]
 800b164:	f04f 30ff 	mov.w	r0, #4294967295
 800b168:	4770      	bx	lr
 800b16a:	700a      	strb	r2, [r1, #0]
 800b16c:	2001      	movs	r0, #1
 800b16e:	4770      	bx	lr

0800b170 <fiprintf>:
 800b170:	b40e      	push	{r1, r2, r3}
 800b172:	b503      	push	{r0, r1, lr}
 800b174:	4601      	mov	r1, r0
 800b176:	ab03      	add	r3, sp, #12
 800b178:	4805      	ldr	r0, [pc, #20]	@ (800b190 <fiprintf+0x20>)
 800b17a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b17e:	6800      	ldr	r0, [r0, #0]
 800b180:	9301      	str	r3, [sp, #4]
 800b182:	f000 f83f 	bl	800b204 <_vfiprintf_r>
 800b186:	b002      	add	sp, #8
 800b188:	f85d eb04 	ldr.w	lr, [sp], #4
 800b18c:	b003      	add	sp, #12
 800b18e:	4770      	bx	lr
 800b190:	20000018 	.word	0x20000018

0800b194 <abort>:
 800b194:	b508      	push	{r3, lr}
 800b196:	2006      	movs	r0, #6
 800b198:	f000 fa08 	bl	800b5ac <raise>
 800b19c:	2001      	movs	r0, #1
 800b19e:	f7f6 ff29 	bl	8001ff4 <_exit>

0800b1a2 <_malloc_usable_size_r>:
 800b1a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1a6:	1f18      	subs	r0, r3, #4
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	bfbc      	itt	lt
 800b1ac:	580b      	ldrlt	r3, [r1, r0]
 800b1ae:	18c0      	addlt	r0, r0, r3
 800b1b0:	4770      	bx	lr

0800b1b2 <__sfputc_r>:
 800b1b2:	6893      	ldr	r3, [r2, #8]
 800b1b4:	3b01      	subs	r3, #1
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	b410      	push	{r4}
 800b1ba:	6093      	str	r3, [r2, #8]
 800b1bc:	da08      	bge.n	800b1d0 <__sfputc_r+0x1e>
 800b1be:	6994      	ldr	r4, [r2, #24]
 800b1c0:	42a3      	cmp	r3, r4
 800b1c2:	db01      	blt.n	800b1c8 <__sfputc_r+0x16>
 800b1c4:	290a      	cmp	r1, #10
 800b1c6:	d103      	bne.n	800b1d0 <__sfputc_r+0x1e>
 800b1c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1cc:	f000 b932 	b.w	800b434 <__swbuf_r>
 800b1d0:	6813      	ldr	r3, [r2, #0]
 800b1d2:	1c58      	adds	r0, r3, #1
 800b1d4:	6010      	str	r0, [r2, #0]
 800b1d6:	7019      	strb	r1, [r3, #0]
 800b1d8:	4608      	mov	r0, r1
 800b1da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1de:	4770      	bx	lr

0800b1e0 <__sfputs_r>:
 800b1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1e2:	4606      	mov	r6, r0
 800b1e4:	460f      	mov	r7, r1
 800b1e6:	4614      	mov	r4, r2
 800b1e8:	18d5      	adds	r5, r2, r3
 800b1ea:	42ac      	cmp	r4, r5
 800b1ec:	d101      	bne.n	800b1f2 <__sfputs_r+0x12>
 800b1ee:	2000      	movs	r0, #0
 800b1f0:	e007      	b.n	800b202 <__sfputs_r+0x22>
 800b1f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1f6:	463a      	mov	r2, r7
 800b1f8:	4630      	mov	r0, r6
 800b1fa:	f7ff ffda 	bl	800b1b2 <__sfputc_r>
 800b1fe:	1c43      	adds	r3, r0, #1
 800b200:	d1f3      	bne.n	800b1ea <__sfputs_r+0xa>
 800b202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b204 <_vfiprintf_r>:
 800b204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b208:	460d      	mov	r5, r1
 800b20a:	b09d      	sub	sp, #116	@ 0x74
 800b20c:	4614      	mov	r4, r2
 800b20e:	4698      	mov	r8, r3
 800b210:	4606      	mov	r6, r0
 800b212:	b118      	cbz	r0, 800b21c <_vfiprintf_r+0x18>
 800b214:	6a03      	ldr	r3, [r0, #32]
 800b216:	b90b      	cbnz	r3, 800b21c <_vfiprintf_r+0x18>
 800b218:	f7fc fdf2 	bl	8007e00 <__sinit>
 800b21c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b21e:	07d9      	lsls	r1, r3, #31
 800b220:	d405      	bmi.n	800b22e <_vfiprintf_r+0x2a>
 800b222:	89ab      	ldrh	r3, [r5, #12]
 800b224:	059a      	lsls	r2, r3, #22
 800b226:	d402      	bmi.n	800b22e <_vfiprintf_r+0x2a>
 800b228:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b22a:	f7fc ff02 	bl	8008032 <__retarget_lock_acquire_recursive>
 800b22e:	89ab      	ldrh	r3, [r5, #12]
 800b230:	071b      	lsls	r3, r3, #28
 800b232:	d501      	bpl.n	800b238 <_vfiprintf_r+0x34>
 800b234:	692b      	ldr	r3, [r5, #16]
 800b236:	b99b      	cbnz	r3, 800b260 <_vfiprintf_r+0x5c>
 800b238:	4629      	mov	r1, r5
 800b23a:	4630      	mov	r0, r6
 800b23c:	f000 f938 	bl	800b4b0 <__swsetup_r>
 800b240:	b170      	cbz	r0, 800b260 <_vfiprintf_r+0x5c>
 800b242:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b244:	07dc      	lsls	r4, r3, #31
 800b246:	d504      	bpl.n	800b252 <_vfiprintf_r+0x4e>
 800b248:	f04f 30ff 	mov.w	r0, #4294967295
 800b24c:	b01d      	add	sp, #116	@ 0x74
 800b24e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b252:	89ab      	ldrh	r3, [r5, #12]
 800b254:	0598      	lsls	r0, r3, #22
 800b256:	d4f7      	bmi.n	800b248 <_vfiprintf_r+0x44>
 800b258:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b25a:	f7fc feeb 	bl	8008034 <__retarget_lock_release_recursive>
 800b25e:	e7f3      	b.n	800b248 <_vfiprintf_r+0x44>
 800b260:	2300      	movs	r3, #0
 800b262:	9309      	str	r3, [sp, #36]	@ 0x24
 800b264:	2320      	movs	r3, #32
 800b266:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b26a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b26e:	2330      	movs	r3, #48	@ 0x30
 800b270:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b420 <_vfiprintf_r+0x21c>
 800b274:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b278:	f04f 0901 	mov.w	r9, #1
 800b27c:	4623      	mov	r3, r4
 800b27e:	469a      	mov	sl, r3
 800b280:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b284:	b10a      	cbz	r2, 800b28a <_vfiprintf_r+0x86>
 800b286:	2a25      	cmp	r2, #37	@ 0x25
 800b288:	d1f9      	bne.n	800b27e <_vfiprintf_r+0x7a>
 800b28a:	ebba 0b04 	subs.w	fp, sl, r4
 800b28e:	d00b      	beq.n	800b2a8 <_vfiprintf_r+0xa4>
 800b290:	465b      	mov	r3, fp
 800b292:	4622      	mov	r2, r4
 800b294:	4629      	mov	r1, r5
 800b296:	4630      	mov	r0, r6
 800b298:	f7ff ffa2 	bl	800b1e0 <__sfputs_r>
 800b29c:	3001      	adds	r0, #1
 800b29e:	f000 80a7 	beq.w	800b3f0 <_vfiprintf_r+0x1ec>
 800b2a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2a4:	445a      	add	r2, fp
 800b2a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2a8:	f89a 3000 	ldrb.w	r3, [sl]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	f000 809f 	beq.w	800b3f0 <_vfiprintf_r+0x1ec>
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b2b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2bc:	f10a 0a01 	add.w	sl, sl, #1
 800b2c0:	9304      	str	r3, [sp, #16]
 800b2c2:	9307      	str	r3, [sp, #28]
 800b2c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2ca:	4654      	mov	r4, sl
 800b2cc:	2205      	movs	r2, #5
 800b2ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2d2:	4853      	ldr	r0, [pc, #332]	@ (800b420 <_vfiprintf_r+0x21c>)
 800b2d4:	f7f4 ffa4 	bl	8000220 <memchr>
 800b2d8:	9a04      	ldr	r2, [sp, #16]
 800b2da:	b9d8      	cbnz	r0, 800b314 <_vfiprintf_r+0x110>
 800b2dc:	06d1      	lsls	r1, r2, #27
 800b2de:	bf44      	itt	mi
 800b2e0:	2320      	movmi	r3, #32
 800b2e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2e6:	0713      	lsls	r3, r2, #28
 800b2e8:	bf44      	itt	mi
 800b2ea:	232b      	movmi	r3, #43	@ 0x2b
 800b2ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2f0:	f89a 3000 	ldrb.w	r3, [sl]
 800b2f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2f6:	d015      	beq.n	800b324 <_vfiprintf_r+0x120>
 800b2f8:	9a07      	ldr	r2, [sp, #28]
 800b2fa:	4654      	mov	r4, sl
 800b2fc:	2000      	movs	r0, #0
 800b2fe:	f04f 0c0a 	mov.w	ip, #10
 800b302:	4621      	mov	r1, r4
 800b304:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b308:	3b30      	subs	r3, #48	@ 0x30
 800b30a:	2b09      	cmp	r3, #9
 800b30c:	d94b      	bls.n	800b3a6 <_vfiprintf_r+0x1a2>
 800b30e:	b1b0      	cbz	r0, 800b33e <_vfiprintf_r+0x13a>
 800b310:	9207      	str	r2, [sp, #28]
 800b312:	e014      	b.n	800b33e <_vfiprintf_r+0x13a>
 800b314:	eba0 0308 	sub.w	r3, r0, r8
 800b318:	fa09 f303 	lsl.w	r3, r9, r3
 800b31c:	4313      	orrs	r3, r2
 800b31e:	9304      	str	r3, [sp, #16]
 800b320:	46a2      	mov	sl, r4
 800b322:	e7d2      	b.n	800b2ca <_vfiprintf_r+0xc6>
 800b324:	9b03      	ldr	r3, [sp, #12]
 800b326:	1d19      	adds	r1, r3, #4
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	9103      	str	r1, [sp, #12]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	bfbb      	ittet	lt
 800b330:	425b      	neglt	r3, r3
 800b332:	f042 0202 	orrlt.w	r2, r2, #2
 800b336:	9307      	strge	r3, [sp, #28]
 800b338:	9307      	strlt	r3, [sp, #28]
 800b33a:	bfb8      	it	lt
 800b33c:	9204      	strlt	r2, [sp, #16]
 800b33e:	7823      	ldrb	r3, [r4, #0]
 800b340:	2b2e      	cmp	r3, #46	@ 0x2e
 800b342:	d10a      	bne.n	800b35a <_vfiprintf_r+0x156>
 800b344:	7863      	ldrb	r3, [r4, #1]
 800b346:	2b2a      	cmp	r3, #42	@ 0x2a
 800b348:	d132      	bne.n	800b3b0 <_vfiprintf_r+0x1ac>
 800b34a:	9b03      	ldr	r3, [sp, #12]
 800b34c:	1d1a      	adds	r2, r3, #4
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	9203      	str	r2, [sp, #12]
 800b352:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b356:	3402      	adds	r4, #2
 800b358:	9305      	str	r3, [sp, #20]
 800b35a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b430 <_vfiprintf_r+0x22c>
 800b35e:	7821      	ldrb	r1, [r4, #0]
 800b360:	2203      	movs	r2, #3
 800b362:	4650      	mov	r0, sl
 800b364:	f7f4 ff5c 	bl	8000220 <memchr>
 800b368:	b138      	cbz	r0, 800b37a <_vfiprintf_r+0x176>
 800b36a:	9b04      	ldr	r3, [sp, #16]
 800b36c:	eba0 000a 	sub.w	r0, r0, sl
 800b370:	2240      	movs	r2, #64	@ 0x40
 800b372:	4082      	lsls	r2, r0
 800b374:	4313      	orrs	r3, r2
 800b376:	3401      	adds	r4, #1
 800b378:	9304      	str	r3, [sp, #16]
 800b37a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b37e:	4829      	ldr	r0, [pc, #164]	@ (800b424 <_vfiprintf_r+0x220>)
 800b380:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b384:	2206      	movs	r2, #6
 800b386:	f7f4 ff4b 	bl	8000220 <memchr>
 800b38a:	2800      	cmp	r0, #0
 800b38c:	d03f      	beq.n	800b40e <_vfiprintf_r+0x20a>
 800b38e:	4b26      	ldr	r3, [pc, #152]	@ (800b428 <_vfiprintf_r+0x224>)
 800b390:	bb1b      	cbnz	r3, 800b3da <_vfiprintf_r+0x1d6>
 800b392:	9b03      	ldr	r3, [sp, #12]
 800b394:	3307      	adds	r3, #7
 800b396:	f023 0307 	bic.w	r3, r3, #7
 800b39a:	3308      	adds	r3, #8
 800b39c:	9303      	str	r3, [sp, #12]
 800b39e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3a0:	443b      	add	r3, r7
 800b3a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3a4:	e76a      	b.n	800b27c <_vfiprintf_r+0x78>
 800b3a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3aa:	460c      	mov	r4, r1
 800b3ac:	2001      	movs	r0, #1
 800b3ae:	e7a8      	b.n	800b302 <_vfiprintf_r+0xfe>
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	3401      	adds	r4, #1
 800b3b4:	9305      	str	r3, [sp, #20]
 800b3b6:	4619      	mov	r1, r3
 800b3b8:	f04f 0c0a 	mov.w	ip, #10
 800b3bc:	4620      	mov	r0, r4
 800b3be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3c2:	3a30      	subs	r2, #48	@ 0x30
 800b3c4:	2a09      	cmp	r2, #9
 800b3c6:	d903      	bls.n	800b3d0 <_vfiprintf_r+0x1cc>
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d0c6      	beq.n	800b35a <_vfiprintf_r+0x156>
 800b3cc:	9105      	str	r1, [sp, #20]
 800b3ce:	e7c4      	b.n	800b35a <_vfiprintf_r+0x156>
 800b3d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3d4:	4604      	mov	r4, r0
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	e7f0      	b.n	800b3bc <_vfiprintf_r+0x1b8>
 800b3da:	ab03      	add	r3, sp, #12
 800b3dc:	9300      	str	r3, [sp, #0]
 800b3de:	462a      	mov	r2, r5
 800b3e0:	4b12      	ldr	r3, [pc, #72]	@ (800b42c <_vfiprintf_r+0x228>)
 800b3e2:	a904      	add	r1, sp, #16
 800b3e4:	4630      	mov	r0, r6
 800b3e6:	f7fb febb 	bl	8007160 <_printf_float>
 800b3ea:	4607      	mov	r7, r0
 800b3ec:	1c78      	adds	r0, r7, #1
 800b3ee:	d1d6      	bne.n	800b39e <_vfiprintf_r+0x19a>
 800b3f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3f2:	07d9      	lsls	r1, r3, #31
 800b3f4:	d405      	bmi.n	800b402 <_vfiprintf_r+0x1fe>
 800b3f6:	89ab      	ldrh	r3, [r5, #12]
 800b3f8:	059a      	lsls	r2, r3, #22
 800b3fa:	d402      	bmi.n	800b402 <_vfiprintf_r+0x1fe>
 800b3fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3fe:	f7fc fe19 	bl	8008034 <__retarget_lock_release_recursive>
 800b402:	89ab      	ldrh	r3, [r5, #12]
 800b404:	065b      	lsls	r3, r3, #25
 800b406:	f53f af1f 	bmi.w	800b248 <_vfiprintf_r+0x44>
 800b40a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b40c:	e71e      	b.n	800b24c <_vfiprintf_r+0x48>
 800b40e:	ab03      	add	r3, sp, #12
 800b410:	9300      	str	r3, [sp, #0]
 800b412:	462a      	mov	r2, r5
 800b414:	4b05      	ldr	r3, [pc, #20]	@ (800b42c <_vfiprintf_r+0x228>)
 800b416:	a904      	add	r1, sp, #16
 800b418:	4630      	mov	r0, r6
 800b41a:	f7fc f939 	bl	8007690 <_printf_i>
 800b41e:	e7e4      	b.n	800b3ea <_vfiprintf_r+0x1e6>
 800b420:	0800bbc1 	.word	0x0800bbc1
 800b424:	0800bbcb 	.word	0x0800bbcb
 800b428:	08007161 	.word	0x08007161
 800b42c:	0800b1e1 	.word	0x0800b1e1
 800b430:	0800bbc7 	.word	0x0800bbc7

0800b434 <__swbuf_r>:
 800b434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b436:	460e      	mov	r6, r1
 800b438:	4614      	mov	r4, r2
 800b43a:	4605      	mov	r5, r0
 800b43c:	b118      	cbz	r0, 800b446 <__swbuf_r+0x12>
 800b43e:	6a03      	ldr	r3, [r0, #32]
 800b440:	b90b      	cbnz	r3, 800b446 <__swbuf_r+0x12>
 800b442:	f7fc fcdd 	bl	8007e00 <__sinit>
 800b446:	69a3      	ldr	r3, [r4, #24]
 800b448:	60a3      	str	r3, [r4, #8]
 800b44a:	89a3      	ldrh	r3, [r4, #12]
 800b44c:	071a      	lsls	r2, r3, #28
 800b44e:	d501      	bpl.n	800b454 <__swbuf_r+0x20>
 800b450:	6923      	ldr	r3, [r4, #16]
 800b452:	b943      	cbnz	r3, 800b466 <__swbuf_r+0x32>
 800b454:	4621      	mov	r1, r4
 800b456:	4628      	mov	r0, r5
 800b458:	f000 f82a 	bl	800b4b0 <__swsetup_r>
 800b45c:	b118      	cbz	r0, 800b466 <__swbuf_r+0x32>
 800b45e:	f04f 37ff 	mov.w	r7, #4294967295
 800b462:	4638      	mov	r0, r7
 800b464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b466:	6823      	ldr	r3, [r4, #0]
 800b468:	6922      	ldr	r2, [r4, #16]
 800b46a:	1a98      	subs	r0, r3, r2
 800b46c:	6963      	ldr	r3, [r4, #20]
 800b46e:	b2f6      	uxtb	r6, r6
 800b470:	4283      	cmp	r3, r0
 800b472:	4637      	mov	r7, r6
 800b474:	dc05      	bgt.n	800b482 <__swbuf_r+0x4e>
 800b476:	4621      	mov	r1, r4
 800b478:	4628      	mov	r0, r5
 800b47a:	f7ff fa47 	bl	800a90c <_fflush_r>
 800b47e:	2800      	cmp	r0, #0
 800b480:	d1ed      	bne.n	800b45e <__swbuf_r+0x2a>
 800b482:	68a3      	ldr	r3, [r4, #8]
 800b484:	3b01      	subs	r3, #1
 800b486:	60a3      	str	r3, [r4, #8]
 800b488:	6823      	ldr	r3, [r4, #0]
 800b48a:	1c5a      	adds	r2, r3, #1
 800b48c:	6022      	str	r2, [r4, #0]
 800b48e:	701e      	strb	r6, [r3, #0]
 800b490:	6962      	ldr	r2, [r4, #20]
 800b492:	1c43      	adds	r3, r0, #1
 800b494:	429a      	cmp	r2, r3
 800b496:	d004      	beq.n	800b4a2 <__swbuf_r+0x6e>
 800b498:	89a3      	ldrh	r3, [r4, #12]
 800b49a:	07db      	lsls	r3, r3, #31
 800b49c:	d5e1      	bpl.n	800b462 <__swbuf_r+0x2e>
 800b49e:	2e0a      	cmp	r6, #10
 800b4a0:	d1df      	bne.n	800b462 <__swbuf_r+0x2e>
 800b4a2:	4621      	mov	r1, r4
 800b4a4:	4628      	mov	r0, r5
 800b4a6:	f7ff fa31 	bl	800a90c <_fflush_r>
 800b4aa:	2800      	cmp	r0, #0
 800b4ac:	d0d9      	beq.n	800b462 <__swbuf_r+0x2e>
 800b4ae:	e7d6      	b.n	800b45e <__swbuf_r+0x2a>

0800b4b0 <__swsetup_r>:
 800b4b0:	b538      	push	{r3, r4, r5, lr}
 800b4b2:	4b29      	ldr	r3, [pc, #164]	@ (800b558 <__swsetup_r+0xa8>)
 800b4b4:	4605      	mov	r5, r0
 800b4b6:	6818      	ldr	r0, [r3, #0]
 800b4b8:	460c      	mov	r4, r1
 800b4ba:	b118      	cbz	r0, 800b4c4 <__swsetup_r+0x14>
 800b4bc:	6a03      	ldr	r3, [r0, #32]
 800b4be:	b90b      	cbnz	r3, 800b4c4 <__swsetup_r+0x14>
 800b4c0:	f7fc fc9e 	bl	8007e00 <__sinit>
 800b4c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4c8:	0719      	lsls	r1, r3, #28
 800b4ca:	d422      	bmi.n	800b512 <__swsetup_r+0x62>
 800b4cc:	06da      	lsls	r2, r3, #27
 800b4ce:	d407      	bmi.n	800b4e0 <__swsetup_r+0x30>
 800b4d0:	2209      	movs	r2, #9
 800b4d2:	602a      	str	r2, [r5, #0]
 800b4d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4d8:	81a3      	strh	r3, [r4, #12]
 800b4da:	f04f 30ff 	mov.w	r0, #4294967295
 800b4de:	e033      	b.n	800b548 <__swsetup_r+0x98>
 800b4e0:	0758      	lsls	r0, r3, #29
 800b4e2:	d512      	bpl.n	800b50a <__swsetup_r+0x5a>
 800b4e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4e6:	b141      	cbz	r1, 800b4fa <__swsetup_r+0x4a>
 800b4e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b4ec:	4299      	cmp	r1, r3
 800b4ee:	d002      	beq.n	800b4f6 <__swsetup_r+0x46>
 800b4f0:	4628      	mov	r0, r5
 800b4f2:	f7fd fc01 	bl	8008cf8 <_free_r>
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4fa:	89a3      	ldrh	r3, [r4, #12]
 800b4fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b500:	81a3      	strh	r3, [r4, #12]
 800b502:	2300      	movs	r3, #0
 800b504:	6063      	str	r3, [r4, #4]
 800b506:	6923      	ldr	r3, [r4, #16]
 800b508:	6023      	str	r3, [r4, #0]
 800b50a:	89a3      	ldrh	r3, [r4, #12]
 800b50c:	f043 0308 	orr.w	r3, r3, #8
 800b510:	81a3      	strh	r3, [r4, #12]
 800b512:	6923      	ldr	r3, [r4, #16]
 800b514:	b94b      	cbnz	r3, 800b52a <__swsetup_r+0x7a>
 800b516:	89a3      	ldrh	r3, [r4, #12]
 800b518:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b51c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b520:	d003      	beq.n	800b52a <__swsetup_r+0x7a>
 800b522:	4621      	mov	r1, r4
 800b524:	4628      	mov	r0, r5
 800b526:	f000 f883 	bl	800b630 <__smakebuf_r>
 800b52a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b52e:	f013 0201 	ands.w	r2, r3, #1
 800b532:	d00a      	beq.n	800b54a <__swsetup_r+0x9a>
 800b534:	2200      	movs	r2, #0
 800b536:	60a2      	str	r2, [r4, #8]
 800b538:	6962      	ldr	r2, [r4, #20]
 800b53a:	4252      	negs	r2, r2
 800b53c:	61a2      	str	r2, [r4, #24]
 800b53e:	6922      	ldr	r2, [r4, #16]
 800b540:	b942      	cbnz	r2, 800b554 <__swsetup_r+0xa4>
 800b542:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b546:	d1c5      	bne.n	800b4d4 <__swsetup_r+0x24>
 800b548:	bd38      	pop	{r3, r4, r5, pc}
 800b54a:	0799      	lsls	r1, r3, #30
 800b54c:	bf58      	it	pl
 800b54e:	6962      	ldrpl	r2, [r4, #20]
 800b550:	60a2      	str	r2, [r4, #8]
 800b552:	e7f4      	b.n	800b53e <__swsetup_r+0x8e>
 800b554:	2000      	movs	r0, #0
 800b556:	e7f7      	b.n	800b548 <__swsetup_r+0x98>
 800b558:	20000018 	.word	0x20000018

0800b55c <_raise_r>:
 800b55c:	291f      	cmp	r1, #31
 800b55e:	b538      	push	{r3, r4, r5, lr}
 800b560:	4605      	mov	r5, r0
 800b562:	460c      	mov	r4, r1
 800b564:	d904      	bls.n	800b570 <_raise_r+0x14>
 800b566:	2316      	movs	r3, #22
 800b568:	6003      	str	r3, [r0, #0]
 800b56a:	f04f 30ff 	mov.w	r0, #4294967295
 800b56e:	bd38      	pop	{r3, r4, r5, pc}
 800b570:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b572:	b112      	cbz	r2, 800b57a <_raise_r+0x1e>
 800b574:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b578:	b94b      	cbnz	r3, 800b58e <_raise_r+0x32>
 800b57a:	4628      	mov	r0, r5
 800b57c:	f000 f830 	bl	800b5e0 <_getpid_r>
 800b580:	4622      	mov	r2, r4
 800b582:	4601      	mov	r1, r0
 800b584:	4628      	mov	r0, r5
 800b586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b58a:	f000 b817 	b.w	800b5bc <_kill_r>
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d00a      	beq.n	800b5a8 <_raise_r+0x4c>
 800b592:	1c59      	adds	r1, r3, #1
 800b594:	d103      	bne.n	800b59e <_raise_r+0x42>
 800b596:	2316      	movs	r3, #22
 800b598:	6003      	str	r3, [r0, #0]
 800b59a:	2001      	movs	r0, #1
 800b59c:	e7e7      	b.n	800b56e <_raise_r+0x12>
 800b59e:	2100      	movs	r1, #0
 800b5a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b5a4:	4620      	mov	r0, r4
 800b5a6:	4798      	blx	r3
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	e7e0      	b.n	800b56e <_raise_r+0x12>

0800b5ac <raise>:
 800b5ac:	4b02      	ldr	r3, [pc, #8]	@ (800b5b8 <raise+0xc>)
 800b5ae:	4601      	mov	r1, r0
 800b5b0:	6818      	ldr	r0, [r3, #0]
 800b5b2:	f7ff bfd3 	b.w	800b55c <_raise_r>
 800b5b6:	bf00      	nop
 800b5b8:	20000018 	.word	0x20000018

0800b5bc <_kill_r>:
 800b5bc:	b538      	push	{r3, r4, r5, lr}
 800b5be:	4d07      	ldr	r5, [pc, #28]	@ (800b5dc <_kill_r+0x20>)
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	4604      	mov	r4, r0
 800b5c4:	4608      	mov	r0, r1
 800b5c6:	4611      	mov	r1, r2
 800b5c8:	602b      	str	r3, [r5, #0]
 800b5ca:	f7f6 fd03 	bl	8001fd4 <_kill>
 800b5ce:	1c43      	adds	r3, r0, #1
 800b5d0:	d102      	bne.n	800b5d8 <_kill_r+0x1c>
 800b5d2:	682b      	ldr	r3, [r5, #0]
 800b5d4:	b103      	cbz	r3, 800b5d8 <_kill_r+0x1c>
 800b5d6:	6023      	str	r3, [r4, #0]
 800b5d8:	bd38      	pop	{r3, r4, r5, pc}
 800b5da:	bf00      	nop
 800b5dc:	200005bc 	.word	0x200005bc

0800b5e0 <_getpid_r>:
 800b5e0:	f7f6 bcf0 	b.w	8001fc4 <_getpid>

0800b5e4 <__swhatbuf_r>:
 800b5e4:	b570      	push	{r4, r5, r6, lr}
 800b5e6:	460c      	mov	r4, r1
 800b5e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5ec:	2900      	cmp	r1, #0
 800b5ee:	b096      	sub	sp, #88	@ 0x58
 800b5f0:	4615      	mov	r5, r2
 800b5f2:	461e      	mov	r6, r3
 800b5f4:	da0d      	bge.n	800b612 <__swhatbuf_r+0x2e>
 800b5f6:	89a3      	ldrh	r3, [r4, #12]
 800b5f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b5fc:	f04f 0100 	mov.w	r1, #0
 800b600:	bf14      	ite	ne
 800b602:	2340      	movne	r3, #64	@ 0x40
 800b604:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b608:	2000      	movs	r0, #0
 800b60a:	6031      	str	r1, [r6, #0]
 800b60c:	602b      	str	r3, [r5, #0]
 800b60e:	b016      	add	sp, #88	@ 0x58
 800b610:	bd70      	pop	{r4, r5, r6, pc}
 800b612:	466a      	mov	r2, sp
 800b614:	f000 f848 	bl	800b6a8 <_fstat_r>
 800b618:	2800      	cmp	r0, #0
 800b61a:	dbec      	blt.n	800b5f6 <__swhatbuf_r+0x12>
 800b61c:	9901      	ldr	r1, [sp, #4]
 800b61e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b622:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b626:	4259      	negs	r1, r3
 800b628:	4159      	adcs	r1, r3
 800b62a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b62e:	e7eb      	b.n	800b608 <__swhatbuf_r+0x24>

0800b630 <__smakebuf_r>:
 800b630:	898b      	ldrh	r3, [r1, #12]
 800b632:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b634:	079d      	lsls	r5, r3, #30
 800b636:	4606      	mov	r6, r0
 800b638:	460c      	mov	r4, r1
 800b63a:	d507      	bpl.n	800b64c <__smakebuf_r+0x1c>
 800b63c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b640:	6023      	str	r3, [r4, #0]
 800b642:	6123      	str	r3, [r4, #16]
 800b644:	2301      	movs	r3, #1
 800b646:	6163      	str	r3, [r4, #20]
 800b648:	b003      	add	sp, #12
 800b64a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b64c:	ab01      	add	r3, sp, #4
 800b64e:	466a      	mov	r2, sp
 800b650:	f7ff ffc8 	bl	800b5e4 <__swhatbuf_r>
 800b654:	9f00      	ldr	r7, [sp, #0]
 800b656:	4605      	mov	r5, r0
 800b658:	4639      	mov	r1, r7
 800b65a:	4630      	mov	r0, r6
 800b65c:	f7fd fbc0 	bl	8008de0 <_malloc_r>
 800b660:	b948      	cbnz	r0, 800b676 <__smakebuf_r+0x46>
 800b662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b666:	059a      	lsls	r2, r3, #22
 800b668:	d4ee      	bmi.n	800b648 <__smakebuf_r+0x18>
 800b66a:	f023 0303 	bic.w	r3, r3, #3
 800b66e:	f043 0302 	orr.w	r3, r3, #2
 800b672:	81a3      	strh	r3, [r4, #12]
 800b674:	e7e2      	b.n	800b63c <__smakebuf_r+0xc>
 800b676:	89a3      	ldrh	r3, [r4, #12]
 800b678:	6020      	str	r0, [r4, #0]
 800b67a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b67e:	81a3      	strh	r3, [r4, #12]
 800b680:	9b01      	ldr	r3, [sp, #4]
 800b682:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b686:	b15b      	cbz	r3, 800b6a0 <__smakebuf_r+0x70>
 800b688:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b68c:	4630      	mov	r0, r6
 800b68e:	f000 f81d 	bl	800b6cc <_isatty_r>
 800b692:	b128      	cbz	r0, 800b6a0 <__smakebuf_r+0x70>
 800b694:	89a3      	ldrh	r3, [r4, #12]
 800b696:	f023 0303 	bic.w	r3, r3, #3
 800b69a:	f043 0301 	orr.w	r3, r3, #1
 800b69e:	81a3      	strh	r3, [r4, #12]
 800b6a0:	89a3      	ldrh	r3, [r4, #12]
 800b6a2:	431d      	orrs	r5, r3
 800b6a4:	81a5      	strh	r5, [r4, #12]
 800b6a6:	e7cf      	b.n	800b648 <__smakebuf_r+0x18>

0800b6a8 <_fstat_r>:
 800b6a8:	b538      	push	{r3, r4, r5, lr}
 800b6aa:	4d07      	ldr	r5, [pc, #28]	@ (800b6c8 <_fstat_r+0x20>)
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	4604      	mov	r4, r0
 800b6b0:	4608      	mov	r0, r1
 800b6b2:	4611      	mov	r1, r2
 800b6b4:	602b      	str	r3, [r5, #0]
 800b6b6:	f7f6 fced 	bl	8002094 <_fstat>
 800b6ba:	1c43      	adds	r3, r0, #1
 800b6bc:	d102      	bne.n	800b6c4 <_fstat_r+0x1c>
 800b6be:	682b      	ldr	r3, [r5, #0]
 800b6c0:	b103      	cbz	r3, 800b6c4 <_fstat_r+0x1c>
 800b6c2:	6023      	str	r3, [r4, #0]
 800b6c4:	bd38      	pop	{r3, r4, r5, pc}
 800b6c6:	bf00      	nop
 800b6c8:	200005bc 	.word	0x200005bc

0800b6cc <_isatty_r>:
 800b6cc:	b538      	push	{r3, r4, r5, lr}
 800b6ce:	4d06      	ldr	r5, [pc, #24]	@ (800b6e8 <_isatty_r+0x1c>)
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	4604      	mov	r4, r0
 800b6d4:	4608      	mov	r0, r1
 800b6d6:	602b      	str	r3, [r5, #0]
 800b6d8:	f7f6 fcec 	bl	80020b4 <_isatty>
 800b6dc:	1c43      	adds	r3, r0, #1
 800b6de:	d102      	bne.n	800b6e6 <_isatty_r+0x1a>
 800b6e0:	682b      	ldr	r3, [r5, #0]
 800b6e2:	b103      	cbz	r3, 800b6e6 <_isatty_r+0x1a>
 800b6e4:	6023      	str	r3, [r4, #0]
 800b6e6:	bd38      	pop	{r3, r4, r5, pc}
 800b6e8:	200005bc 	.word	0x200005bc

0800b6ec <atan2f>:
 800b6ec:	f000 b822 	b.w	800b734 <__ieee754_atan2f>

0800b6f0 <sqrtf>:
 800b6f0:	b508      	push	{r3, lr}
 800b6f2:	ed2d 8b02 	vpush	{d8}
 800b6f6:	eeb0 8a40 	vmov.f32	s16, s0
 800b6fa:	f000 f817 	bl	800b72c <__ieee754_sqrtf>
 800b6fe:	eeb4 8a48 	vcmp.f32	s16, s16
 800b702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b706:	d60c      	bvs.n	800b722 <sqrtf+0x32>
 800b708:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b728 <sqrtf+0x38>
 800b70c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b714:	d505      	bpl.n	800b722 <sqrtf+0x32>
 800b716:	f7fc fc61 	bl	8007fdc <__errno>
 800b71a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b71e:	2321      	movs	r3, #33	@ 0x21
 800b720:	6003      	str	r3, [r0, #0]
 800b722:	ecbd 8b02 	vpop	{d8}
 800b726:	bd08      	pop	{r3, pc}
 800b728:	00000000 	.word	0x00000000

0800b72c <__ieee754_sqrtf>:
 800b72c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b730:	4770      	bx	lr
	...

0800b734 <__ieee754_atan2f>:
 800b734:	ee10 2a90 	vmov	r2, s1
 800b738:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800b73c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b740:	b510      	push	{r4, lr}
 800b742:	eef0 7a40 	vmov.f32	s15, s0
 800b746:	d806      	bhi.n	800b756 <__ieee754_atan2f+0x22>
 800b748:	ee10 0a10 	vmov	r0, s0
 800b74c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800b750:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b754:	d904      	bls.n	800b760 <__ieee754_atan2f+0x2c>
 800b756:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800b75a:	eeb0 0a67 	vmov.f32	s0, s15
 800b75e:	bd10      	pop	{r4, pc}
 800b760:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800b764:	d103      	bne.n	800b76e <__ieee754_atan2f+0x3a>
 800b766:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b76a:	f000 b883 	b.w	800b874 <atanf>
 800b76e:	1794      	asrs	r4, r2, #30
 800b770:	f004 0402 	and.w	r4, r4, #2
 800b774:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800b778:	b943      	cbnz	r3, 800b78c <__ieee754_atan2f+0x58>
 800b77a:	2c02      	cmp	r4, #2
 800b77c:	d05e      	beq.n	800b83c <__ieee754_atan2f+0x108>
 800b77e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800b850 <__ieee754_atan2f+0x11c>
 800b782:	2c03      	cmp	r4, #3
 800b784:	bf08      	it	eq
 800b786:	eef0 7a47 	vmoveq.f32	s15, s14
 800b78a:	e7e6      	b.n	800b75a <__ieee754_atan2f+0x26>
 800b78c:	b941      	cbnz	r1, 800b7a0 <__ieee754_atan2f+0x6c>
 800b78e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800b854 <__ieee754_atan2f+0x120>
 800b792:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800b858 <__ieee754_atan2f+0x124>
 800b796:	2800      	cmp	r0, #0
 800b798:	bfa8      	it	ge
 800b79a:	eef0 7a47 	vmovge.f32	s15, s14
 800b79e:	e7dc      	b.n	800b75a <__ieee754_atan2f+0x26>
 800b7a0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b7a4:	d110      	bne.n	800b7c8 <__ieee754_atan2f+0x94>
 800b7a6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b7aa:	f104 34ff 	add.w	r4, r4, #4294967295
 800b7ae:	d107      	bne.n	800b7c0 <__ieee754_atan2f+0x8c>
 800b7b0:	2c02      	cmp	r4, #2
 800b7b2:	d846      	bhi.n	800b842 <__ieee754_atan2f+0x10e>
 800b7b4:	4b29      	ldr	r3, [pc, #164]	@ (800b85c <__ieee754_atan2f+0x128>)
 800b7b6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b7ba:	edd3 7a00 	vldr	s15, [r3]
 800b7be:	e7cc      	b.n	800b75a <__ieee754_atan2f+0x26>
 800b7c0:	2c02      	cmp	r4, #2
 800b7c2:	d841      	bhi.n	800b848 <__ieee754_atan2f+0x114>
 800b7c4:	4b26      	ldr	r3, [pc, #152]	@ (800b860 <__ieee754_atan2f+0x12c>)
 800b7c6:	e7f6      	b.n	800b7b6 <__ieee754_atan2f+0x82>
 800b7c8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b7cc:	d0df      	beq.n	800b78e <__ieee754_atan2f+0x5a>
 800b7ce:	1a5b      	subs	r3, r3, r1
 800b7d0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800b7d4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800b7d8:	da1a      	bge.n	800b810 <__ieee754_atan2f+0xdc>
 800b7da:	2a00      	cmp	r2, #0
 800b7dc:	da01      	bge.n	800b7e2 <__ieee754_atan2f+0xae>
 800b7de:	313c      	adds	r1, #60	@ 0x3c
 800b7e0:	db19      	blt.n	800b816 <__ieee754_atan2f+0xe2>
 800b7e2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800b7e6:	f000 f919 	bl	800ba1c <fabsf>
 800b7ea:	f000 f843 	bl	800b874 <atanf>
 800b7ee:	eef0 7a40 	vmov.f32	s15, s0
 800b7f2:	2c01      	cmp	r4, #1
 800b7f4:	d012      	beq.n	800b81c <__ieee754_atan2f+0xe8>
 800b7f6:	2c02      	cmp	r4, #2
 800b7f8:	d017      	beq.n	800b82a <__ieee754_atan2f+0xf6>
 800b7fa:	2c00      	cmp	r4, #0
 800b7fc:	d0ad      	beq.n	800b75a <__ieee754_atan2f+0x26>
 800b7fe:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800b864 <__ieee754_atan2f+0x130>
 800b802:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b806:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800b868 <__ieee754_atan2f+0x134>
 800b80a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b80e:	e7a4      	b.n	800b75a <__ieee754_atan2f+0x26>
 800b810:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800b858 <__ieee754_atan2f+0x124>
 800b814:	e7ed      	b.n	800b7f2 <__ieee754_atan2f+0xbe>
 800b816:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800b86c <__ieee754_atan2f+0x138>
 800b81a:	e7ea      	b.n	800b7f2 <__ieee754_atan2f+0xbe>
 800b81c:	ee17 3a90 	vmov	r3, s15
 800b820:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b824:	ee07 3a90 	vmov	s15, r3
 800b828:	e797      	b.n	800b75a <__ieee754_atan2f+0x26>
 800b82a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800b864 <__ieee754_atan2f+0x130>
 800b82e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b832:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800b868 <__ieee754_atan2f+0x134>
 800b836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b83a:	e78e      	b.n	800b75a <__ieee754_atan2f+0x26>
 800b83c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800b868 <__ieee754_atan2f+0x134>
 800b840:	e78b      	b.n	800b75a <__ieee754_atan2f+0x26>
 800b842:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800b870 <__ieee754_atan2f+0x13c>
 800b846:	e788      	b.n	800b75a <__ieee754_atan2f+0x26>
 800b848:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800b86c <__ieee754_atan2f+0x138>
 800b84c:	e785      	b.n	800b75a <__ieee754_atan2f+0x26>
 800b84e:	bf00      	nop
 800b850:	c0490fdb 	.word	0xc0490fdb
 800b854:	bfc90fdb 	.word	0xbfc90fdb
 800b858:	3fc90fdb 	.word	0x3fc90fdb
 800b85c:	0800bed8 	.word	0x0800bed8
 800b860:	0800becc 	.word	0x0800becc
 800b864:	33bbbd2e 	.word	0x33bbbd2e
 800b868:	40490fdb 	.word	0x40490fdb
 800b86c:	00000000 	.word	0x00000000
 800b870:	3f490fdb 	.word	0x3f490fdb

0800b874 <atanf>:
 800b874:	b538      	push	{r3, r4, r5, lr}
 800b876:	ee10 5a10 	vmov	r5, s0
 800b87a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800b87e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800b882:	eef0 7a40 	vmov.f32	s15, s0
 800b886:	d310      	bcc.n	800b8aa <atanf+0x36>
 800b888:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800b88c:	d904      	bls.n	800b898 <atanf+0x24>
 800b88e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800b892:	eeb0 0a67 	vmov.f32	s0, s15
 800b896:	bd38      	pop	{r3, r4, r5, pc}
 800b898:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800b9d0 <atanf+0x15c>
 800b89c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800b9d4 <atanf+0x160>
 800b8a0:	2d00      	cmp	r5, #0
 800b8a2:	bfc8      	it	gt
 800b8a4:	eef0 7a47 	vmovgt.f32	s15, s14
 800b8a8:	e7f3      	b.n	800b892 <atanf+0x1e>
 800b8aa:	4b4b      	ldr	r3, [pc, #300]	@ (800b9d8 <atanf+0x164>)
 800b8ac:	429c      	cmp	r4, r3
 800b8ae:	d810      	bhi.n	800b8d2 <atanf+0x5e>
 800b8b0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800b8b4:	d20a      	bcs.n	800b8cc <atanf+0x58>
 800b8b6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800b9dc <atanf+0x168>
 800b8ba:	ee30 7a07 	vadd.f32	s14, s0, s14
 800b8be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8c2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800b8c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8ca:	dce2      	bgt.n	800b892 <atanf+0x1e>
 800b8cc:	f04f 33ff 	mov.w	r3, #4294967295
 800b8d0:	e013      	b.n	800b8fa <atanf+0x86>
 800b8d2:	f000 f8a3 	bl	800ba1c <fabsf>
 800b8d6:	4b42      	ldr	r3, [pc, #264]	@ (800b9e0 <atanf+0x16c>)
 800b8d8:	429c      	cmp	r4, r3
 800b8da:	d84f      	bhi.n	800b97c <atanf+0x108>
 800b8dc:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800b8e0:	429c      	cmp	r4, r3
 800b8e2:	d841      	bhi.n	800b968 <atanf+0xf4>
 800b8e4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800b8e8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800b8ec:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b8f6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b8fa:	1c5a      	adds	r2, r3, #1
 800b8fc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800b900:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800b9e4 <atanf+0x170>
 800b904:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800b9e8 <atanf+0x174>
 800b908:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800b9ec <atanf+0x178>
 800b90c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800b910:	eee6 5a87 	vfma.f32	s11, s13, s14
 800b914:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800b9f0 <atanf+0x17c>
 800b918:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b91c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800b9f4 <atanf+0x180>
 800b920:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b924:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800b9f8 <atanf+0x184>
 800b928:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b92c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b9fc <atanf+0x188>
 800b930:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b934:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800ba00 <atanf+0x18c>
 800b938:	eea6 5a87 	vfma.f32	s10, s13, s14
 800b93c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800ba04 <atanf+0x190>
 800b940:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b944:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800ba08 <atanf+0x194>
 800b948:	eea7 5a26 	vfma.f32	s10, s14, s13
 800b94c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800ba0c <atanf+0x198>
 800b950:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b954:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b958:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b95c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b960:	d121      	bne.n	800b9a6 <atanf+0x132>
 800b962:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b966:	e794      	b.n	800b892 <atanf+0x1e>
 800b968:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b96c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b970:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b974:	2301      	movs	r3, #1
 800b976:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b97a:	e7be      	b.n	800b8fa <atanf+0x86>
 800b97c:	4b24      	ldr	r3, [pc, #144]	@ (800ba10 <atanf+0x19c>)
 800b97e:	429c      	cmp	r4, r3
 800b980:	d80b      	bhi.n	800b99a <atanf+0x126>
 800b982:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800b986:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b98a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b98e:	2302      	movs	r3, #2
 800b990:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b994:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b998:	e7af      	b.n	800b8fa <atanf+0x86>
 800b99a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800b99e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b9a2:	2303      	movs	r3, #3
 800b9a4:	e7a9      	b.n	800b8fa <atanf+0x86>
 800b9a6:	4a1b      	ldr	r2, [pc, #108]	@ (800ba14 <atanf+0x1a0>)
 800b9a8:	491b      	ldr	r1, [pc, #108]	@ (800ba18 <atanf+0x1a4>)
 800b9aa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b9ae:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b9b2:	edd3 6a00 	vldr	s13, [r3]
 800b9b6:	ee37 7a66 	vsub.f32	s14, s14, s13
 800b9ba:	2d00      	cmp	r5, #0
 800b9bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b9c0:	edd2 7a00 	vldr	s15, [r2]
 800b9c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b9c8:	bfb8      	it	lt
 800b9ca:	eef1 7a67 	vneglt.f32	s15, s15
 800b9ce:	e760      	b.n	800b892 <atanf+0x1e>
 800b9d0:	bfc90fdb 	.word	0xbfc90fdb
 800b9d4:	3fc90fdb 	.word	0x3fc90fdb
 800b9d8:	3edfffff 	.word	0x3edfffff
 800b9dc:	7149f2ca 	.word	0x7149f2ca
 800b9e0:	3f97ffff 	.word	0x3f97ffff
 800b9e4:	3c8569d7 	.word	0x3c8569d7
 800b9e8:	3d4bda59 	.word	0x3d4bda59
 800b9ec:	bd6ef16b 	.word	0xbd6ef16b
 800b9f0:	3d886b35 	.word	0x3d886b35
 800b9f4:	3dba2e6e 	.word	0x3dba2e6e
 800b9f8:	3e124925 	.word	0x3e124925
 800b9fc:	3eaaaaab 	.word	0x3eaaaaab
 800ba00:	bd15a221 	.word	0xbd15a221
 800ba04:	bd9d8795 	.word	0xbd9d8795
 800ba08:	bde38e38 	.word	0xbde38e38
 800ba0c:	be4ccccd 	.word	0xbe4ccccd
 800ba10:	401bffff 	.word	0x401bffff
 800ba14:	0800bef4 	.word	0x0800bef4
 800ba18:	0800bee4 	.word	0x0800bee4

0800ba1c <fabsf>:
 800ba1c:	ee10 3a10 	vmov	r3, s0
 800ba20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba24:	ee00 3a10 	vmov	s0, r3
 800ba28:	4770      	bx	lr
	...

0800ba2c <_init>:
 800ba2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba2e:	bf00      	nop
 800ba30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba32:	bc08      	pop	{r3}
 800ba34:	469e      	mov	lr, r3
 800ba36:	4770      	bx	lr

0800ba38 <_fini>:
 800ba38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba3a:	bf00      	nop
 800ba3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba3e:	bc08      	pop	{r3}
 800ba40:	469e      	mov	lr, r3
 800ba42:	4770      	bx	lr
