// Seed: 2871064143
module module_0 ();
  wire id_1;
  id_2 :
  assert property (@(posedge -1'b0) "" || id_1 == id_2 || -1)
  else $unsigned(81);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  generate
    for (id_4 = id_4; -1 - id_4; id_3 = -1) begin : LABEL_0
      assign id_3 = 1;
    end
  endgenerate
  module_0 modCall_1 ();
endmodule
