# RISC-V Microprocessor

Microprocessor design ongoing project done as practice and learning experience by a Computer Engineering student.

## Specifications

 - 32-bit microprocessor design following the RISC-V RV32I ISA
 - SystemVerilog language
 - Targeting deployment on a Digilent Basys 3 FPGA Board
 - Using the Xilinx Vivado Suite

## Acklowledgements

- Easier Vivado-Git integration tcl scripts by barbedo (https://github.com/barbedo/vivado-git/tree/master)
