<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64InstructionSelector.cpp source code [llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AArch64</a>/<a href='./'>GISel</a>/<a href='AArch64InstructionSelector.cpp.html'>AArch64InstructionSelector.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64InstructionSelector.cpp ----------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the InstructionSelector class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AArch64.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../AArch64MachineFunctionInfo.h.html">"AArch64MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64RegisterBankInfo.h.html">"AArch64RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../AArch64TargetMachine.h.html">"AArch64TargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../MCTargetDesc/AArch64MCTargetDesc.h.html">"MCTargetDesc/AArch64MCTargetDesc.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h.html">"llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html">"llvm/CodeGen/GlobalISel/MIPatternMatch.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../include/llvm/IR/PatternMatch.h.html">"llvm/IR/PatternMatch.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../build/include/llvm/IR/IntrinsicsAArch64.h.html">"llvm/IR/IntrinsicsAArch64.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-isel"</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="48">48</th><td><b>using</b> <b>namespace</b> <span class="namespace">MIPatternMatch</span>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>namespace</b> {</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATE_BITSET" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</dfn></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenGlobalISel.inc.html">"AArch64GenGlobalISel.inc"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#undef <a class="macro" href="#52" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</a></u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a> {</td></tr>
<tr><th id="57">57</th><td><b>public</b>:</td></tr>
<tr><th id="58">58</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE" title='(anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector' data-type='void (anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector(const llvm::AArch64TargetMachine &amp; TM, const llvm::AArch64Subtarget &amp; STI, const llvm::AArch64RegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE">AArch64InstructionSelector</a>(<em>const</em> <a class="type" href="../AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine" data-ref-filename="llvm..AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="local col8 decl" id="208TM" title='TM' data-type='const llvm::AArch64TargetMachine &amp;' data-ref="208TM" data-ref-filename="208TM">TM</dfn>,</td></tr>
<tr><th id="59">59</th><td>                             <em>const</em> <a class="type" href="../AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col9 decl" id="209STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="209STI" data-ref-filename="209STI">STI</dfn>,</td></tr>
<tr><th id="60">60</th><td>                             <em>const</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo" data-ref-filename="llvm..AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="local col0 decl" id="210RBI" title='RBI' data-type='const llvm::AArch64RegisterBankInfo &amp;' data-ref="210RBI" data-ref-filename="210RBI">RBI</dfn>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::select' data-type='bool (anonymous namespace)::AArch64InstructionSelector::select(llvm::MachineInstr &amp; I)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE">select</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="211I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="211I" data-ref-filename="211I">I</dfn>) override;</td></tr>
<tr><th id="63">63</th><td>  <em>static</em> <em>const</em> <em>char</em> *<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126AArch64InstructionSelector7getNameEv" title='(anonymous namespace)::AArch64InstructionSelector::getName' data-type='static const char * (anonymous namespace)::AArch64InstructionSelector::getName()' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector7getNameEv" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector7getNameEv">getName</dfn>() { <b>return</b> <a class="macro" href="#45" title="&quot;aarch64-isel&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>; }</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_126AArch64InstructionSelector7setupMFERN4llvm15MachineFunctionERNS1_14GISelKnownBitsERNS1_15CodeGenCoverageE" title='(anonymous namespace)::AArch64InstructionSelector::setupMF' data-type='void (anonymous namespace)::AArch64InstructionSelector::setupMF(llvm::MachineFunction &amp; MF, llvm::GISelKnownBits &amp; KB, llvm::CodeGenCoverage &amp; CoverageInfo)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector7setupMFERN4llvm15MachineFunctionERNS1_14GISelKnownBitsERNS1_15CodeGenCoverageE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector7setupMFERN4llvm15MachineFunctionERNS1_14GISelKnownBitsERNS1_15CodeGenCoverageE">setupMF</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="212MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="212MF" data-ref-filename="212MF">MF</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> &amp;<dfn class="local col3 decl" id="213KB" title='KB' data-type='llvm::GISelKnownBits &amp;' data-ref="213KB" data-ref-filename="213KB">KB</dfn>,</td></tr>
<tr><th id="66">66</th><td>               <a class="type" href="../../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage" data-ref-filename="llvm..CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col4 decl" id="214CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="214CoverageInfo" data-ref-filename="214CoverageInfo">CoverageInfo</dfn>) override {</td></tr>
<tr><th id="67">67</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="virtual member fn" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZN4llvm19InstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE" title='llvm::InstructionSelector::setupMF' data-ref="_ZN4llvm19InstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE" data-ref-filename="_ZN4llvm19InstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE">setupMF</a>(<span class='refarg'><a class="local col2 ref" href="#212MF" title='MF' data-ref="212MF" data-ref-filename="212MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#213KB" title='KB' data-ref="213KB" data-ref-filename="213KB">KB</a></span>, <span class='refarg'><a class="local col4 ref" href="#214CoverageInfo" title='CoverageInfo' data-ref="214CoverageInfo" data-ref-filename="214CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>    <i>// hasFnAttribute() is expensive to call on every BRCOND selection, so</i></td></tr>
<tr><th id="70">70</th><td><i>    // cache it here for each run of the selector.</i></td></tr>
<tr><th id="71">71</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr" title='(anonymous namespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..ProduceNonFlagSettingCondBr">ProduceNonFlagSettingCondBr</a> =</td></tr>
<tr><th id="72">72</th><td>        !<a class="local col2 ref" href="#212MF" title='MF' data-ref="212MF" data-ref-filename="212MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(<a class="type" href="../../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../../build/include/llvm/IR/Attributes.inc.html#63" title='llvm::Attribute::SpeculativeLoadHardening' data-ref="llvm::Attribute::SpeculativeLoadHardening" data-ref-filename="llvm..Attribute..SpeculativeLoadHardening">SpeculativeLoadHardening</a>);</td></tr>
<tr><th id="73">73</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" title='(anonymous namespace)::AArch64InstructionSelector::MFReturnAddr' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..MFReturnAddr">MFReturnAddr</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64InstructionSelector::processPHIs' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE">processPHIs</a>(<span class='refarg'><a class="local col2 ref" href="#212MF" title='MF' data-ref="212MF" data-ref-filename="212MF">MF</a></span>);</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>private</b>:</td></tr>
<tr><th id="79">79</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">/// tblgen-erated 'select' implementation, used as the initial selector for</i></td></tr>
<tr><th id="80">80</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">  /// the patterns that don't require complex C++.</i></td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <a class="tu decl fn" href="../../../../../build/lib/Target/AArch64/AArch64GenGlobalISel.inc.html#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::AArch64InstructionSelector::selectImpl' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectImpl(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="215I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="215I" data-ref-filename="215I">I</dfn>, <a class="type" href="../../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage" data-ref-filename="llvm..CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col6 decl" id="216CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="216CoverageInfo" data-ref-filename="216CoverageInfo">CoverageInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i  data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE">// A lowering phase that runs before any selection attempts.</i></td></tr>
<tr><th id="84">84</th><td><i  data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE">  // Returns true if the instruction was modified.</i></td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::preISelLower' data-type='bool (anonymous namespace)::AArch64InstructionSelector::preISelLower(llvm::MachineInstr &amp; I)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE">preISelLower</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="217I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="217I" data-ref-filename="217I">I</dfn>);</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE">// An early selection function that runs before the selectImpl() call.</i></td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::earlySelect' data-type='bool (anonymous namespace)::AArch64InstructionSelector::earlySelect(llvm::MachineInstr &amp; I) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE">earlySelect</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="218I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="218I" data-ref-filename="218I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i  data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE">// Do some preprocessing of G_PHIs before we begin selection.</i></td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64InstructionSelector::processPHIs' data-type='void (anonymous namespace)::AArch64InstructionSelector::processPHIs(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE">processPHIs</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="219MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="219MF" data-ref-filename="219MF">MF</dfn>);</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14earlySelectSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::earlySelectSHL' data-type='bool (anonymous namespace)::AArch64InstructionSelector::earlySelectSHL(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14earlySelectSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14earlySelectSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">earlySelectSHL</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="220I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="220I" data-ref-filename="220I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="221MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="221MRI" data-ref-filename="221MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// Eliminate same-sized cross-bank copies into stores before selectImpl().</i></td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::contractCrossBankCopyIntoStore' data-type='bool (anonymous namespace)::AArch64InstructionSelector::contractCrossBankCopyIntoStore(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">contractCrossBankCopyIntoStore</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="222I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="222I" data-ref-filename="222I">I</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                      <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="223MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="223MRI" data-ref-filename="223MRI">MRI</dfn>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::convertPtrAddToAdd' data-type='bool (anonymous namespace)::AArch64InstructionSelector::convertPtrAddToAdd(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">convertPtrAddToAdd</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="224I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="224I" data-ref-filename="224I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="225MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="225MRI" data-ref-filename="225MRI">MRI</dfn>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartAAPCS</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="226I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="226I" data-ref-filename="226I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="227MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="227MF" data-ref-filename="227MF">MF</dfn>,</td></tr>
<tr><th id="102">102</th><td>                          <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="228MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="228MRI" data-ref-filename="228MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartDarwin</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="229I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="229I" data-ref-filename="229I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="230MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="230MF" data-ref-filename="230MF">MF</dfn>,</td></tr>
<tr><th id="104">104</th><td>                           <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="231MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="231MRI" data-ref-filename="231MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">///@{</i></td></tr>
<tr><th id="107">107</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">  /// Helper functions for selectCompareBranch.</i></td></tr>
<tr><th id="108">108</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByFCmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByFCmp(llvm::MachineInstr &amp; I, llvm::MachineInstr &amp; FCmp, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">selectCompareBranchFedByFCmp</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="232I" data-ref-filename="232I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="233FCmp" title='FCmp' data-type='llvm::MachineInstr &amp;' data-ref="233FCmp" data-ref-filename="233FCmp">FCmp</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="234MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="234MIB" data-ref-filename="234MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByICmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByICmp(llvm::MachineInstr &amp; I, llvm::MachineInstr &amp; ICmp, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">selectCompareBranchFedByICmp</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="235I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="235I" data-ref-filename="235I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="236ICmp" title='ICmp' data-type='llvm::MachineInstr &amp;' data-ref="236ICmp" data-ref-filename="236ICmp">ICmp</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="237MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="237MIB" data-ref-filename="237MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptCompareBranchFedByICmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptCompareBranchFedByICmp(llvm::MachineInstr &amp; I, llvm::MachineInstr &amp; ICmp, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">tryOptCompareBranchFedByICmp</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="238I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="238I" data-ref-filename="238I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="239ICmp" title='ICmp' data-type='llvm::MachineInstr &amp;' data-ref="239ICmp" data-ref-filename="239ICmp">ICmp</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="240MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="240MIB" data-ref-filename="240MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="114">114</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector26tryOptAndIntoCompareBranchERN4llvm12MachineInstrEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptAndIntoCompareBranch' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptAndIntoCompareBranch(llvm::MachineInstr &amp; AndInst, bool Invert, llvm::MachineBasicBlock * DstMBB, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26tryOptAndIntoCompareBranchERN4llvm12MachineInstrEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26tryOptAndIntoCompareBranchERN4llvm12MachineInstrEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">tryOptAndIntoCompareBranch</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="241AndInst" title='AndInst' data-type='llvm::MachineInstr &amp;' data-ref="241AndInst" data-ref-filename="241AndInst">AndInst</dfn>, <em>bool</em> <dfn class="local col2 decl" id="242Invert" title='Invert' data-type='bool' data-ref="242Invert" data-ref-filename="242Invert">Invert</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="243DstMBB" title='DstMBB' data-type='llvm::MachineBasicBlock *' data-ref="243DstMBB" data-ref-filename="243DstMBB">DstMBB</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="244MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="244MIB" data-ref-filename="244MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="117">117</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">///@}</i></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranch' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectCompareBranch(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectCompareBranch</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="245I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="245I" data-ref-filename="245I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="246MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="246MF" data-ref-filename="246MF">MF</dfn>,</td></tr>
<tr><th id="120">120</th><td>                           <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="247MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="247MRI" data-ref-filename="247MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectVectorAshrLshrERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorAshrLshr' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorAshrLshr(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectVectorAshrLshrERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectVectorAshrLshrERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorAshrLshr</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="248I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="248I" data-ref-filename="248I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="249MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="249MRI" data-ref-filename="249MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorSHL' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorSHL(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorSHL</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="250I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="250I" data-ref-filename="250I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="251MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="251MRI" data-ref-filename="251MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">// Helper to generate an equivalent of scalar_to_vector into a new register,</i></td></tr>
<tr><th id="126">126</th><td><i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">  // returned via 'Dst'.</i></td></tr>
<tr><th id="127">127</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitScalarToVector(unsigned int EltSize, const llvm::TargetRegisterClass * DstRC, llvm::Register Scalar, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">emitScalarToVector</a>(<em>unsigned</em> <dfn class="local col2 decl" id="252EltSize" title='EltSize' data-type='unsigned int' data-ref="252EltSize" data-ref-filename="252EltSize">EltSize</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="253DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="253DstRC" data-ref-filename="253DstRC">DstRC</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                   <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="254Scalar" title='Scalar' data-type='llvm::Register' data-ref="254Scalar" data-ref-filename="254Scalar">Scalar</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                   <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="255MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="255MIRBuilder" data-ref-filename="255MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">/// Emit a lane insert into<span class="command"> \p</span> <span class="arg">DstReg,</span> or a new vector register if None is</i></td></tr>
<tr><th id="133">133</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  /// provided.</i></td></tr>
<tr><th id="134">134</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="135">135</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  /// The lane inserted into is defined by<span class="command"> \p</span> <span class="arg">LaneIdx.</span> The vector source</i></td></tr>
<tr><th id="136">136</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  /// register is given by<span class="command"> \p</span> <span class="arg">SrcReg.</span> The register containing the element is</i></td></tr>
<tr><th id="137">137</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  /// given by<span class="command"> \p</span> <span class="arg">EltReg.</span></i></td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitLaneInsert(Optional&lt;llvm::Register&gt; DstReg, llvm::Register SrcReg, llvm::Register EltReg, unsigned int LaneIdx, const llvm::RegisterBank &amp; RB, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</a>(<a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col6 decl" id="256DstReg" title='DstReg' data-type='Optional&lt;llvm::Register&gt;' data-ref="256DstReg" data-ref-filename="256DstReg">DstReg</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="257SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="257SrcReg" data-ref-filename="257SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="139">139</th><td>                               <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="258EltReg" title='EltReg' data-type='llvm::Register' data-ref="258EltReg" data-ref-filename="258EltReg">EltReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="259LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="259LaneIdx" data-ref-filename="259LaneIdx">LaneIdx</dfn>,</td></tr>
<tr><th id="140">140</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="260RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="260RB" data-ref-filename="260RB">RB</dfn>,</td></tr>
<tr><th id="141">141</th><td>                               <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="261MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="261MIRBuilder" data-ref-filename="261MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="142">142</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectInsertElt' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectInsertElt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectInsertElt</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="262I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="262I" data-ref-filename="262I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="263MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="263MRI" data-ref-filename="263MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="143">143</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptConstantBuildVec' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptConstantBuildVec(llvm::MachineInstr &amp; MI, llvm::LLT DstTy, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE">tryOptConstantBuildVec</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="264MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="264MI" data-ref-filename="264MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="265DstTy" title='DstTy' data-type='llvm::LLT' data-ref="265DstTy" data-ref-filename="265DstTy">DstTy</dfn>,</td></tr>
<tr><th id="144">144</th><td>                              <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="266MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="266MRI" data-ref-filename="266MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectBuildVector' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectBuildVector(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectBuildVector</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="267I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="267I" data-ref-filename="267I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="268MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="268MRI" data-ref-filename="268MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectMergeValues' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectMergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectMergeValues</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="269I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="269I" data-ref-filename="269I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="270MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="270MRI" data-ref-filename="270MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="147">147</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectUnmergeValues</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="271I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="271I" data-ref-filename="271I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="272MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="272MRI" data-ref-filename="272MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectShuffleVector' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectShuffleVector(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectShuffleVector</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="273I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="273I" data-ref-filename="273I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="274MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="274MRI" data-ref-filename="274MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="150">150</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectExtractElt' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectExtractElt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectExtractElt</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="275I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="275I" data-ref-filename="275I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="276MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="276MRI" data-ref-filename="276MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectConcatVectors' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectConcatVectors(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectConcatVectors</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="277I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="277I" data-ref-filename="277I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="278MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="278MRI" data-ref-filename="278MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="152">152</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectSplitVectorUnmerge</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="279I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="279I" data-ref-filename="279I">I</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="280MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="280MRI" data-ref-filename="280MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicWithSideEffects</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="281I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="281I" data-ref-filename="281I">I</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                      <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="282MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="282MRI" data-ref-filename="282MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsic' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsic(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsic</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="283I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="283I" data-ref-filename="283I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="284MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="284MRI" data-ref-filename="284MRI">MRI</dfn>);</td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorICmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorICmp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorICmp</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="285I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="285I" data-ref-filename="285I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="286MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="286MRI" data-ref-filename="286MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicTrunc</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="287I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="287I" data-ref-filename="287I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="288MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="288MRI" data-ref-filename="288MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicRound</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="289I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="289I" data-ref-filename="289I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="290MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="290MRI" data-ref-filename="290MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="160">160</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectJumpTableERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectJumpTable' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectJumpTable(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectJumpTableERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectJumpTableERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectJumpTable</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="291I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="291I" data-ref-filename="291I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="292MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="292MRI" data-ref-filename="292MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="161">161</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectBrJTERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectBrJT' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectBrJT(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectBrJTERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectBrJTERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectBrJT</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="293I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="293I" data-ref-filename="293I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="294MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="294MRI" data-ref-filename="294MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectTLSGlobalValue' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectTLSGlobalValue(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectTLSGlobalValue</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="295I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="295I" data-ref-filename="295I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="296MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="296MRI" data-ref-filename="296MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="163">163</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectReductionERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectReduction' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectReduction(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectReductionERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectReductionERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectReduction</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="297I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="297I" data-ref-filename="297I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="298MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="298MRI" data-ref-filename="298MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPKN4llvm8ConstantERNS1_15MachineFunctionE" title='(anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry' data-type='unsigned int (anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry(const llvm::Constant * CPVal, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPKN4llvm8ConstantERNS1_15MachineFunctionE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPKN4llvm8ConstantERNS1_15MachineFunctionE">emitConstantPoolEntry</a>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col9 decl" id="299CPVal" title='CPVal' data-type='const llvm::Constant *' data-ref="299CPVal" data-ref-filename="299CPVal">CPVal</dfn>,</td></tr>
<tr><th id="166">166</th><td>                                 <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="300MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="300MF" data-ref-filename="300MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool(const llvm::Constant * CPVal, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE">emitLoadFromConstantPool</a>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col1 decl" id="301CPVal" title='CPVal' data-type='const llvm::Constant *' data-ref="301CPVal" data-ref-filename="301CPVal">CPVal</dfn>,</td></tr>
<tr><th id="168">168</th><td>                                         <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="302MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="302MIRBuilder" data-ref-filename="302MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE">// Emit a vector concat operation.</i></td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitVectorConcat' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitVectorConcat(Optional&lt;llvm::Register&gt; Dst, llvm::Register Op1, llvm::Register Op2, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE">emitVectorConcat</a>(<a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col3 decl" id="303Dst" title='Dst' data-type='Optional&lt;llvm::Register&gt;' data-ref="303Dst" data-ref-filename="303Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="304Op1" title='Op1' data-type='llvm::Register' data-ref="304Op1" data-ref-filename="304Op1">Op1</dfn>,</td></tr>
<tr><th id="172">172</th><td>                                 <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="305Op2" title='Op2' data-type='llvm::Register' data-ref="305Op2" data-ref-filename="305Op2">Op2</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                 <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="306MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="306MIRBuilder" data-ref-filename="306MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE">// Emit an integer compare between LHS and RHS, which checks for Predicate.</i></td></tr>
<tr><th id="176">176</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitIntegerCompare' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitIntegerCompare(llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineOperand &amp; Predicate, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE">emitIntegerCompare</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="307LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="307LHS" data-ref-filename="307LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="308RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="308RHS" data-ref-filename="308RHS">RHS</dfn>,</td></tr>
<tr><th id="177">177</th><td>                                   <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="309Predicate" title='Predicate' data-type='llvm::MachineOperand &amp;' data-ref="309Predicate" data-ref-filename="309Predicate">Predicate</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                   <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="310MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="310MIRBuilder" data-ref-filename="310MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE">/// Emit a floating point comparison between<span class="command"> \p</span> <span class="arg">LHS</span> and<span class="command"> \p</span> <span class="arg">RHS.</span></i></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE">  ///<span class="command"> \p</span> <span class="arg">Pred</span> if given is the intended predicate to use.</i></td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" title='(anonymous namespace)::AArch64InstructionSelector::emitFPCompare' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitFPCompare(llvm::Register LHS, llvm::Register RHS, llvm::MachineIRBuilder &amp; MIRBuilder, Optional&lt;CmpInst::Predicate&gt;  = None) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE">emitFPCompare</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="311LHS" title='LHS' data-type='llvm::Register' data-ref="311LHS" data-ref-filename="311LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="312RHS" title='RHS' data-type='llvm::Register' data-ref="312RHS" data-ref-filename="312RHS">RHS</dfn>,</td></tr>
<tr><th id="183">183</th><td>                              <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="313MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="313MIRBuilder" data-ref-filename="313MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="184">184</th><td>                              <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt; = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) <em>const</em>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" title='(anonymous namespace)::AArch64InstructionSelector::emitInstr' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitInstr(unsigned int Opcode, std::initializer_list&lt;llvm::DstOp&gt; DstOps, std::initializer_list&lt;llvm::SrcOp&gt; SrcOps, llvm::MachineIRBuilder &amp; MIRBuilder, const llvm::InstructionSelector::ComplexRendererFns &amp; RenderFns = None) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821">emitInstr</a>(<em>unsigned</em> <dfn class="local col4 decl" id="314Opcode" title='Opcode' data-type='unsigned int' data-ref="314Opcode" data-ref-filename="314Opcode">Opcode</dfn>,</td></tr>
<tr><th id="187">187</th><td>                          <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a>&gt; <dfn class="local col5 decl" id="315DstOps" title='DstOps' data-type='std::initializer_list&lt;llvm::DstOp&gt;' data-ref="315DstOps" data-ref-filename="315DstOps">DstOps</dfn>,</td></tr>
<tr><th id="188">188</th><td>                          <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a>&gt; <dfn class="local col6 decl" id="316SrcOps" title='SrcOps' data-type='std::initializer_list&lt;llvm::SrcOp&gt;' data-ref="316SrcOps" data-ref-filename="316SrcOps">SrcOps</dfn>,</td></tr>
<tr><th id="189">189</th><td>                          <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="317MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="317MIRBuilder" data-ref-filename="317MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="190">190</th><td>                          <em>const</em> <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> &amp;<dfn class="local col8 decl" id="318RenderFns" title='RenderFns' data-type='const llvm::InstructionSelector::ComplexRendererFns &amp;' data-ref="318RenderFns" data-ref-filename="318RenderFns">RenderFns</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>) <em>const</em>;</td></tr>
<tr><th id="191">191</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">/// Helper function to emit an add or sub instruction.</i></td></tr>
<tr><th id="192">192</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="193">193</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///<span class="command"> \p</span> <span class="arg">AddrModeAndSizeToOpcode</span> must contain each of the opcode variants above</i></td></tr>
<tr><th id="194">194</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  /// in a specific order.</i></td></tr>
<tr><th id="195">195</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="196">196</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  /// Below is an example of the expected input to<span class="command"> \p</span> <span class="arg">AddrModeAndSizeToOpcode.</span></i></td></tr>
<tr><th id="197">197</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="198">198</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  /// <span class="command">\code</span></i></td></tr>
<tr><th id="199">199</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///<span class="verb">   const std::array&lt;std::array&lt;unsigned, 2&gt;, 4&gt; Table {</span></i></td></tr>
<tr><th id="200">200</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE"><span class="verb"></span>  ///<span class="verb">    {{AArch64::ADDXri, AArch64::ADDWri},</span></i></td></tr>
<tr><th id="201">201</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE"><span class="verb"></span>  ///<span class="verb">     {AArch64::ADDXrs, AArch64::ADDWrs},</span></i></td></tr>
<tr><th id="202">202</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE"><span class="verb"></span>  ///<span class="verb">     {AArch64::ADDXrr, AArch64::ADDWrr},</span></i></td></tr>
<tr><th id="203">203</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE"><span class="verb"></span>  ///<span class="verb">     {AArch64::SUBXri, AArch64::SUBWri},</span></i></td></tr>
<tr><th id="204">204</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE"><span class="verb"></span>  ///<span class="verb">     {AArch64::ADDXrx, AArch64::ADDWrx}}};</span></i></td></tr>
<tr><th id="205">205</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE"><span class="verb"></span>  /// \endcode</i></td></tr>
<tr><th id="206">206</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="207">207</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  /// Each row in the table corresponds to a different addressing mode. Each</i></td></tr>
<tr><th id="208">208</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  /// column corresponds to a different register size.</i></td></tr>
<tr><th id="209">209</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="210">210</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  /// <span class="command">\attention</span> Rows must be structured as follows:</i></td></tr>
<tr><th id="211">211</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///   - Row 0: The ri opcode variants</i></td></tr>
<tr><th id="212">212</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///   - Row 1: The rs opcode variants</i></td></tr>
<tr><th id="213">213</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///   - Row 2: The rr opcode variants</i></td></tr>
<tr><th id="214">214</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///   - Row 3: The ri opcode variants for negative immediates</i></td></tr>
<tr><th id="215">215</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///   - Row 4: The rx opcode variants</i></td></tr>
<tr><th id="216">216</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="217">217</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  /// <span class="command">\attention</span> Columns must be structured as follows:</i></td></tr>
<tr><th id="218">218</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///   - Column 0: The 64-bit opcode variants</i></td></tr>
<tr><th id="219">219</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///   - Column 1: The 32-bit opcode variants</i></td></tr>
<tr><th id="220">220</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="221">221</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///<span class="command"> \p</span> <span class="arg">Dst</span> is the destination register of the binop to emit.</i></td></tr>
<tr><th id="222">222</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///<span class="command"> \p</span> <span class="arg">LHS</span> is the left-hand operand of the binop to emit.</i></td></tr>
<tr><th id="223">223</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">  ///<span class="command"> \p</span> <span class="arg">RHS</span> is the right-hand operand of the binop to emit.</i></td></tr>
<tr><th id="224">224</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitAddSub' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitAddSub(const std::array&lt;std::array&lt;unsigned int, 2&gt;, 5&gt; &amp; AddrModeAndSizeToOpcode, llvm::Register Dst, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">emitAddSub</a>(</td></tr>
<tr><th id="225">225</th><td>      <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>2</var>&gt;, <var>5</var>&gt; &amp;<dfn class="local col9 decl" id="319AddrModeAndSizeToOpcode" title='AddrModeAndSizeToOpcode' data-type='const std::array&lt;std::array&lt;unsigned int, 2&gt;, 5&gt; &amp;' data-ref="319AddrModeAndSizeToOpcode" data-ref-filename="319AddrModeAndSizeToOpcode">AddrModeAndSizeToOpcode</dfn>,</td></tr>
<tr><th id="226">226</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="320Dst" title='Dst' data-type='llvm::Register' data-ref="320Dst" data-ref-filename="320Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="321LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="321LHS" data-ref-filename="321LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="322RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="322RHS" data-ref-filename="322RHS">RHS</dfn>,</td></tr>
<tr><th id="227">227</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="323MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="323MIRBuilder" data-ref-filename="323MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="228">228</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitADDEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitADD' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitADD(llvm::Register DefReg, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitADDEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitADDEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitADD</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="324DefReg" title='DefReg' data-type='llvm::Register' data-ref="324DefReg" data-ref-filename="324DefReg">DefReg</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="325LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="325LHS" data-ref-filename="325LHS">LHS</dfn>,</td></tr>
<tr><th id="229">229</th><td>                        <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="326RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="326RHS" data-ref-filename="326RHS">RHS</dfn>,</td></tr>
<tr><th id="230">230</th><td>                        <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="327MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="327MIRBuilder" data-ref-filename="327MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="231">231</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitADDS' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitADDS(llvm::Register Dst, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitADDS</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="328Dst" title='Dst' data-type='llvm::Register' data-ref="328Dst" data-ref-filename="328Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="329LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="329LHS" data-ref-filename="329LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="330RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="330RHS" data-ref-filename="330RHS">RHS</dfn>,</td></tr>
<tr><th id="232">232</th><td>                         <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="331MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="331MIRBuilder" data-ref-filename="331MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="233">233</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitSUBS' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitSUBS(llvm::Register Dst, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitSUBS</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="332Dst" title='Dst' data-type='llvm::Register' data-ref="332Dst" data-ref-filename="332Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="333LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="333LHS" data-ref-filename="333LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="334RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="334RHS" data-ref-filename="334RHS">RHS</dfn>,</td></tr>
<tr><th id="234">234</th><td>                         <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="335MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="335MIRBuilder" data-ref-filename="335MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="235">235</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCMN' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitCMN(llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE">emitCMN</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="336LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="336LHS" data-ref-filename="336LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="337RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="337RHS" data-ref-filename="337RHS">RHS</dfn>,</td></tr>
<tr><th id="236">236</th><td>                        <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="338MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="338MIRBuilder" data-ref-filename="338MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="237">237</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitTST' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitTST(llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE">emitTST</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="339LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="339LHS" data-ref-filename="339LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="340RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="340RHS" data-ref-filename="340RHS">RHS</dfn>,</td></tr>
<tr><th id="238">238</th><td>                        <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="341MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="341MIRBuilder" data-ref-filename="341MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="239">239</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitSelect' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitSelect(llvm::Register Dst, llvm::Register LHS, llvm::Register RHS, AArch64CC::CondCode CC, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE">emitSelect</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="342Dst" title='Dst' data-type='llvm::Register' data-ref="342Dst" data-ref-filename="342Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="343LHS" title='LHS' data-type='llvm::Register' data-ref="343LHS" data-ref-filename="343LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="344RHS" title='RHS' data-type='llvm::Register' data-ref="344RHS" data-ref-filename="344RHS">RHS</dfn>,</td></tr>
<tr><th id="240">240</th><td>                           <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col5 decl" id="345CC" title='CC' data-type='AArch64CC::CondCode' data-ref="345CC" data-ref-filename="345CC">CC</dfn>,</td></tr>
<tr><th id="241">241</th><td>                           <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="346MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="346MIRBuilder" data-ref-filename="346MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt(Optional&lt;llvm::Register&gt; DstReg, const llvm::RegisterBank &amp; DstRB, llvm::LLT ScalarTy, llvm::Register VecReg, unsigned int LaneIdx, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE">emitExtractVectorElt</a>(<a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col7 decl" id="347DstReg" title='DstReg' data-type='Optional&lt;llvm::Register&gt;' data-ref="347DstReg" data-ref-filename="347DstReg">DstReg</dfn>,</td></tr>
<tr><th id="243">243</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="348DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="348DstRB" data-ref-filename="348DstRB">DstRB</dfn>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="349ScalarTy" title='ScalarTy' data-type='llvm::LLT' data-ref="349ScalarTy" data-ref-filename="349ScalarTy">ScalarTy</dfn>,</td></tr>
<tr><th id="244">244</th><td>                                     <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="350VecReg" title='VecReg' data-type='llvm::Register' data-ref="350VecReg" data-ref-filename="350VecReg">VecReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="351LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="351LaneIdx" data-ref-filename="351LaneIdx">LaneIdx</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                     <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="352MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="352MIRBuilder" data-ref-filename="352MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// Helper function for selecting G_FCONSTANT. If the G_FCONSTANT can be</i></td></tr>
<tr><th id="248">248</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">  /// materialized using a FMOV instruction, then update MI and return it.</i></td></tr>
<tr><th id="249">249</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">  /// Otherwise, do nothing and return a nullptr.</i></td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">emitFMovForFConstant</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="353MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="353MI" data-ref-filename="353MI">MI</dfn>,</td></tr>
<tr><th id="251">251</th><td>                                     <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="354MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="354MRI" data-ref-filename="354MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE">/// Emit a CSet for an integer compare.</i></td></tr>
<tr><th id="254">254</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="255">255</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE">  ///<span class="command"> \p</span> <span class="arg">DefReg</span> is expected to be a 32-bit scalar register.</i></td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCSetForICMP' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitCSetForICMP(llvm::Register DefReg, unsigned int Pred, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE">emitCSetForICMP</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="355DefReg" title='DefReg' data-type='llvm::Register' data-ref="355DefReg" data-ref-filename="355DefReg">DefReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="356Pred" title='Pred' data-type='unsigned int' data-ref="356Pred" data-ref-filename="356Pred">Pred</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="357MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="357MIRBuilder" data-ref-filename="357MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="258">258</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE">/// Emit a CSet for a FP compare.</i></td></tr>
<tr><th id="259">259</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="260">260</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE">  ///<span class="command"> \p</span> <span class="arg">Dst</span> is expected to be a 32-bit scalar register.</i></td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCSetForFCmp' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitCSetForFCmp(llvm::Register Dst, CmpInst::Predicate Pred, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE">emitCSetForFCmp</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="358Dst" title='Dst' data-type='llvm::Register' data-ref="358Dst" data-ref-filename="358Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col9 decl" id="359Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="359Pred" data-ref-filename="359Pred">Pred</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="360MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="360MIRBuilder" data-ref-filename="360MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">/// Emit the overflow op for<span class="command"> \p</span> <span class="arg">Opcode.</span></i></td></tr>
<tr><th id="265">265</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="266">266</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">  ///<span class="command"> \p</span> <span class="arg">Opcode</span> is expected to be an overflow op's opcode, e.g. G_UADDO,</i></td></tr>
<tr><th id="267">267</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">  /// G_USUBO, etc.</i></td></tr>
<tr><th id="268">268</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a>&gt;</td></tr>
<tr><th id="269">269</th><td>  <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitOverflowOp' data-type='std::pair&lt;MachineInstr *, AArch64CC::CondCode&gt; (anonymous namespace)::AArch64InstructionSelector::emitOverflowOp(unsigned int Opcode, llvm::Register Dst, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitOverflowOp</a>(<em>unsigned</em> <dfn class="local col1 decl" id="361Opcode" title='Opcode' data-type='unsigned int' data-ref="361Opcode" data-ref-filename="361Opcode">Opcode</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="362Dst" title='Dst' data-type='llvm::Register' data-ref="362Dst" data-ref-filename="362Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="363LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="363LHS" data-ref-filename="363LHS">LHS</dfn>,</td></tr>
<tr><th id="270">270</th><td>                 <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="364RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="364RHS" data-ref-filename="364RHS">RHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="365MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="365MIRBuilder" data-ref-filename="365MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">/// Emit a TB(N)Z instruction which tests<span class="command"> \p</span> <span class="arg">Bit</span> in<span class="command"> \p</span> <span class="arg">TestReg.</span></i></td></tr>
<tr><th id="273">273</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">  ///<span class="command"> \p</span> <span class="arg">IsNegative</span> is true if the test should be "not zero".</i></td></tr>
<tr><th id="274">274</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">  /// This will also optimize the test bit instruction when possible.</i></td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitTestBit' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitTestBit(llvm::Register TestReg, uint64_t Bit, bool IsNegative, llvm::MachineBasicBlock * DstMBB, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">emitTestBit</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="366TestReg" title='TestReg' data-type='llvm::Register' data-ref="366TestReg" data-ref-filename="366TestReg">TestReg</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="367Bit" title='Bit' data-type='uint64_t' data-ref="367Bit" data-ref-filename="367Bit">Bit</dfn>, <em>bool</em> <dfn class="local col8 decl" id="368IsNegative" title='IsNegative' data-type='bool' data-ref="368IsNegative" data-ref-filename="368IsNegative">IsNegative</dfn>,</td></tr>
<tr><th id="276">276</th><td>                            <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="369DstMBB" title='DstMBB' data-type='llvm::MachineBasicBlock *' data-ref="369DstMBB" data-ref-filename="369DstMBB">DstMBB</dfn>,</td></tr>
<tr><th id="277">277</th><td>                            <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="370MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="370MIB" data-ref-filename="370MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">/// Emit a CB(N)Z instruction which branches to<span class="command"> \p</span> <span class="arg">DestMBB.</span></i></td></tr>
<tr><th id="280">280</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCBZ' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitCBZ(llvm::Register CompareReg, bool IsNegative, llvm::MachineBasicBlock * DestMBB, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">emitCBZ</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="371CompareReg" title='CompareReg' data-type='llvm::Register' data-ref="371CompareReg" data-ref-filename="371CompareReg">CompareReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="372IsNegative" title='IsNegative' data-type='bool' data-ref="372IsNegative" data-ref-filename="372IsNegative">IsNegative</dfn>,</td></tr>
<tr><th id="281">281</th><td>                        <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="373DestMBB" title='DestMBB' data-type='llvm::MachineBasicBlock *' data-ref="373DestMBB" data-ref-filename="373DestMBB">DestMBB</dfn>,</td></tr>
<tr><th id="282">282</th><td>                        <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="374MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="374MIB" data-ref-filename="374MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE">// Equivalent to the i32shift_a and friends from AArch64InstrInfo.td.</i></td></tr>
<tr><th id="285">285</th><td><i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE">  // We use these manually instead of using the importer since it doesn't</i></td></tr>
<tr><th id="286">286</th><td><i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE">  // support SDNodeXForm.</i></td></tr>
<tr><th id="287">287</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftA_32' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftA_32(const llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE">selectShiftA_32</a>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="375Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="375Root" data-ref-filename="375Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="288">288</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_32ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftB_32' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftB_32(const llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_32ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_32ERKN4llvm14MachineOperandE">selectShiftB_32</a>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="376Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="376Root" data-ref-filename="376Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="289">289</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_64ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftA_64' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftA_64(const llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_64ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_64ERKN4llvm14MachineOperandE">selectShiftA_64</a>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="377Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="377Root" data-ref-filename="377Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="290">290</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_64ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftB_64' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftB_64(const llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_64ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_64ERKN4llvm14MachineOperandE">selectShiftB_64</a>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="378Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="378Root" data-ref-filename="378Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm" title='(anonymous namespace)::AArch64InstructionSelector::select12BitValueWithLeftShift' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::select12BitValueWithLeftShift(uint64_t Immed) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm">select12BitValueWithLeftShift</a>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="379Immed" title='Immed' data-type='uint64_t' data-ref="379Immed" data-ref-filename="379Immed">Immed</dfn>) <em>const</em>;</td></tr>
<tr><th id="293">293</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithImmed' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectArithImmed(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">selectArithImmed</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="380Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="380Root" data-ref-filename="380Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="294">294</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectNegArithImmed' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectNegArithImmed(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE">selectNegArithImmed</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="381Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="381Root" data-ref-filename="381Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled(llvm::MachineOperand &amp; Root, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="382Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="382Root" data-ref-filename="382Root">Root</dfn>,</td></tr>
<tr><th id="297">297</th><td>                                            <em>unsigned</em> <dfn class="local col3 decl" id="383Size" title='Size' data-type='unsigned int' data-ref="383Size" data-ref-filename="383Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector23selectAddrModeUnscaled8ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled8' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled8(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector23selectAddrModeUnscaled8ERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector23selectAddrModeUnscaled8ERN4llvm14MachineOperandE">selectAddrModeUnscaled8</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="384Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="384Root" data-ref-filename="384Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="300">300</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col4 ref" href="#384Root" title='Root' data-ref="384Root" data-ref-filename="384Root">Root</a></span>, <var>1</var>);</td></tr>
<tr><th id="301">301</th><td>  }</td></tr>
<tr><th id="302">302</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled16ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled16' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled16(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled16ERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled16ERN4llvm14MachineOperandE">selectAddrModeUnscaled16</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="385Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="385Root" data-ref-filename="385Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="303">303</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col5 ref" href="#385Root" title='Root' data-ref="385Root" data-ref-filename="385Root">Root</a></span>, <var>2</var>);</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled32ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled32' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled32(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled32ERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled32ERN4llvm14MachineOperandE">selectAddrModeUnscaled32</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="386Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="386Root" data-ref-filename="386Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col6 ref" href="#386Root" title='Root' data-ref="386Root" data-ref-filename="386Root">Root</a></span>, <var>4</var>);</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled64ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled64' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled64(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled64ERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled64ERN4llvm14MachineOperandE">selectAddrModeUnscaled64</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="387Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="387Root" data-ref-filename="387Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="309">309</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col7 ref" href="#387Root" title='Root' data-ref="387Root" data-ref-filename="387Root">Root</a></span>, <var>8</var>);</td></tr>
<tr><th id="310">310</th><td>  }</td></tr>
<tr><th id="311">311</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector25selectAddrModeUnscaled128ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled128' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled128(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector25selectAddrModeUnscaled128ERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector25selectAddrModeUnscaled128ERN4llvm14MachineOperandE">selectAddrModeUnscaled128</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="388Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="388Root" data-ref-filename="388Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="312">312</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col8 ref" href="#388Root" title='Root' data-ref="388Root" data-ref-filename="388Root">Root</a></span>, <var>16</var>);</td></tr>
<tr><th id="313">313</th><td>  }</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE">/// Helper to try to fold in a GISEL_ADD_LOW into an immediate, to be used</i></td></tr>
<tr><th id="316">316</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE">  /// from complex pattern matchers like selectAddrModeIndexed().</i></td></tr>
<tr><th id="317">317</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::tryFoldAddLowIntoImm' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::tryFoldAddLowIntoImm(llvm::MachineInstr &amp; RootDef, unsigned int Size, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE">tryFoldAddLowIntoImm</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="389RootDef" title='RootDef' data-type='llvm::MachineInstr &amp;' data-ref="389RootDef" data-ref-filename="389RootDef">RootDef</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="390Size" title='Size' data-type='unsigned int' data-ref="390Size" data-ref-filename="390Size">Size</dfn>,</td></tr>
<tr><th id="318">318</th><td>                                          <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="391MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="391MRI" data-ref-filename="391MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed(llvm::MachineOperand &amp; Root, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">selectAddrModeIndexed</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="392Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="392Root" data-ref-filename="392Root">Root</dfn>,</td></tr>
<tr><th id="321">321</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="393Size" title='Size' data-type='unsigned int' data-ref="393Size" data-ref-filename="393Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="322">322</th><td>  <b>template</b> &lt;<em>int</em> Width&gt;</td></tr>
<tr><th id="323">323</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandE">selectAddrModeIndexed</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="394Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="394Root" data-ref-filename="394Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">selectAddrModeIndexed</a>(<span class='refarg'><a class="local col4 ref" href="#394Root" title='Root' data-ref="394Root" data-ref-filename="394Root">Root</a></span>, <a class="tu ref" href="#Width" title='Width' data-use='r' data-ref="Width" data-ref-filename="Width">Width</a> / <var>8</var>);</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg' data-type='bool (anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg(llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">isWorthFoldingIntoExtendedReg</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="395MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="395MI" data-ref-filename="395MI">MI</dfn>,</td></tr>
<tr><th id="328">328</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="396MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="396MRI" data-ref-filename="396MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="329">329</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="330">330</th><td>  <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeShiftedExtendXReg' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeShiftedExtendXReg(llvm::MachineOperand &amp; Root, unsigned int SizeInBytes) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">selectAddrModeShiftedExtendXReg</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="397Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="397Root" data-ref-filename="397Root">Root</dfn>,</td></tr>
<tr><th id="331">331</th><td>                                  <em>unsigned</em> <dfn class="local col8 decl" id="398SizeInBytes" title='SizeInBytes' data-type='unsigned int' data-ref="398SizeInBytes" data-ref-filename="398SizeInBytes">SizeInBytes</dfn>) <em>const</em>;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb">/// Returns a<span class="command"> \p</span> <span class="arg">ComplexRendererFns</span> which contains a base, offset, and whether</i></td></tr>
<tr><th id="334">334</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb">  /// or not a shift + extend should be folded into an addressing mode. Returns</i></td></tr>
<tr><th id="335">335</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb">  /// None when this is not profitable or possible.</i></td></tr>
<tr><th id="336">336</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="337">337</th><td>  <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb" title='(anonymous namespace)::AArch64InstructionSelector::selectExtendedSHL' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectExtendedSHL(llvm::MachineOperand &amp; Root, llvm::MachineOperand &amp; Base, llvm::MachineOperand &amp; Offset, unsigned int SizeInBytes, bool WantsExt) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb">selectExtendedSHL</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="399Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="399Root" data-ref-filename="399Root">Root</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="400Base" title='Base' data-type='llvm::MachineOperand &amp;' data-ref="400Base" data-ref-filename="400Base">Base</dfn>,</td></tr>
<tr><th id="338">338</th><td>                    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="401Offset" title='Offset' data-type='llvm::MachineOperand &amp;' data-ref="401Offset" data-ref-filename="401Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="402SizeInBytes" title='SizeInBytes' data-type='unsigned int' data-ref="402SizeInBytes" data-ref-filename="402SizeInBytes">SizeInBytes</dfn>,</td></tr>
<tr><th id="339">339</th><td>                    <em>bool</em> <dfn class="local col3 decl" id="403WantsExt" title='WantsExt' data-type='bool' data-ref="403WantsExt" data-ref-filename="403WantsExt">WantsExt</dfn>) <em>const</em>;</td></tr>
<tr><th id="340">340</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeRegisterOffset' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeRegisterOffset(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">selectAddrModeRegisterOffset</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="404Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="404Root" data-ref-filename="404Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="341">341</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeXRO' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeXRO(llvm::MachineOperand &amp; Root, unsigned int SizeInBytes) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj">selectAddrModeXRO</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="405Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="405Root" data-ref-filename="405Root">Root</dfn>,</td></tr>
<tr><th id="342">342</th><td>                                       <em>unsigned</em> <dfn class="local col6 decl" id="406SizeInBytes" title='SizeInBytes' data-type='unsigned int' data-ref="406SizeInBytes" data-ref-filename="406SizeInBytes">SizeInBytes</dfn>) <em>const</em>;</td></tr>
<tr><th id="343">343</th><td>  <b>template</b> &lt;<em>int</em> Width&gt;</td></tr>
<tr><th id="344">344</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeXRO' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeXRO(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandE">selectAddrModeXRO</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="407Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="407Root" data-ref-filename="407Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeXRO' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj">selectAddrModeXRO</a>(<span class='refarg'><a class="local col7 ref" href="#407Root" title='Root' data-ref="407Root" data-ref-filename="407Root">Root</a></span>, <a class="tu ref" href="#Width" title='Width' data-use='r' data-ref="Width" data-ref-filename="Width">Width</a> / <var>8</var>);</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeWRO' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeWRO(llvm::MachineOperand &amp; Root, unsigned int SizeInBytes) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj">selectAddrModeWRO</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="408Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="408Root" data-ref-filename="408Root">Root</dfn>,</td></tr>
<tr><th id="349">349</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="409SizeInBytes" title='SizeInBytes' data-type='unsigned int' data-ref="409SizeInBytes" data-ref-filename="409SizeInBytes">SizeInBytes</dfn>) <em>const</em>;</td></tr>
<tr><th id="350">350</th><td>  <b>template</b> &lt;<em>int</em> Width&gt;</td></tr>
<tr><th id="351">351</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeWRO' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeWRO(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandE">selectAddrModeWRO</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="410Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="410Root" data-ref-filename="410Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeWRO' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj">selectAddrModeWRO</a>(<span class='refarg'><a class="local col0 ref" href="#410Root" title='Root' data-ref="410Root" data-ref-filename="410Root">Root</a></span>, <a class="tu ref" href="#Width" title='Width' data-use='r' data-ref="Width" data-ref-filename="Width">Width</a> / <var>8</var>);</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftedRegister' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftedRegister(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE">selectShiftedRegister</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="411Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="411Root" data-ref-filename="411Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26selectArithShiftedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithShiftedRegister' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectArithShiftedRegister(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26selectArithShiftedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26selectArithShiftedRegisterERN4llvm14MachineOperandE">selectArithShiftedRegister</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="412Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="412Root" data-ref-filename="412Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftedRegister' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE">selectShiftedRegister</a>(<span class='refarg'><a class="local col2 ref" href="#412Root" title='Root' data-ref="412Root" data-ref-filename="412Root">Root</a></span>);</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectLogicalShiftedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectLogicalShiftedRegister' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectLogicalShiftedRegister(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectLogicalShiftedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectLogicalShiftedRegisterERN4llvm14MachineOperandE">selectLogicalShiftedRegister</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="413Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="413Root" data-ref-filename="413Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="362">362</th><td>    <i>// TODO: selectShiftedRegister should allow for rotates on logical shifts.</i></td></tr>
<tr><th id="363">363</th><td><i>    // For now, make them the same. The only difference between the two is that</i></td></tr>
<tr><th id="364">364</th><td><i>    // logical shifts are allowed to fold in rotates. Otherwise, these are</i></td></tr>
<tr><th id="365">365</th><td><i>    // functionally the same.</i></td></tr>
<tr><th id="366">366</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftedRegister' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE">selectShiftedRegister</a>(<span class='refarg'><a class="local col3 ref" href="#413Root" title='Root' data-ref="413Root" data-ref-filename="413Root">Root</a></span>);</td></tr>
<tr><th id="367">367</th><td>  }</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">/// Given an extend instruction, determine the correct shift-extend type for</i></td></tr>
<tr><th id="370">370</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">  /// that instruction.</i></td></tr>
<tr><th id="371">371</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">  ///</i></td></tr>
<tr><th id="372">372</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">  /// If the instruction is going to be used in a load or store, pass</i></td></tr>
<tr><th id="373">373</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">  ///<span class="command"> \p</span> <span class="arg">IsLoadStore</span> = true.</i></td></tr>
<tr><th id="374">374</th><td>  <span class="namespace">AArch64_AM::</span><a class="type" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a></td></tr>
<tr><th id="375">375</th><td>  <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" title='(anonymous namespace)::AArch64InstructionSelector::getExtendTypeForInst' data-type='AArch64_AM::ShiftExtendType (anonymous namespace)::AArch64InstructionSelector::getExtendTypeForInst(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, bool IsLoadStore = false) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">getExtendTypeForInst</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="414MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="414MI" data-ref-filename="414MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="415MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="415MRI" data-ref-filename="415MRI">MRI</dfn>,</td></tr>
<tr><th id="376">376</th><td>                       <em>bool</em> <dfn class="local col6 decl" id="416IsLoadStore" title='IsLoadStore' data-type='bool' data-ref="416IsLoadStore" data-ref-filename="416IsLoadStore">IsLoadStore</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">/// Move<span class="command"> \p</span> <span class="arg">Reg</span> to<span class="command"> \p</span> <span class="arg">RC</span> if<span class="command"> \p</span> <span class="arg">Reg</span> is not already on<span class="command"> \p</span> <span class="arg">RC.</span></i></td></tr>
<tr><th id="379">379</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="380">380</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">  /// <span class="command">\returns</span> Either<span class="command"> \p</span> <span class="arg">Reg</span> if no change was necessary, or the new register</i></td></tr>
<tr><th id="381">381</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">  /// created by moving<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="382">382</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="383">383</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">  /// Note: This uses emitCopy right now.</i></td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::moveScalarRegClass' data-type='llvm::Register (anonymous namespace)::AArch64InstructionSelector::moveScalarRegClass(llvm::Register Reg, const llvm::TargetRegisterClass &amp; RC, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">moveScalarRegClass</a>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="417Reg" title='Reg' data-type='llvm::Register' data-ref="417Reg" data-ref-filename="417Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="418RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="418RC" data-ref-filename="418RC">RC</dfn>,</td></tr>
<tr><th id="385">385</th><td>                              <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="419MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="419MIB" data-ref-filename="419MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithExtendedRegister' data-type='llvm::InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectArithExtendedRegister(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE">selectArithExtendedRegister</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="420Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="420Root" data-ref-filename="420Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" title='(anonymous namespace)::AArch64InstructionSelector::renderTruncImm' data-type='void (anonymous namespace)::AArch64InstructionSelector::renderTruncImm(llvm::MachineInstrBuilder &amp; MIB, const llvm::MachineInstr &amp; MI, int OpIdx = -1) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi">renderTruncImm</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="421MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="421MIB" data-ref-filename="421MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="422MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="422MI" data-ref-filename="422MI">MI</dfn>,</td></tr>
<tr><th id="390">390</th><td>                      <em>int</em> <dfn class="local col3 decl" id="423OpIdx" title='OpIdx' data-type='int' data-ref="423OpIdx" data-ref-filename="423OpIdx">OpIdx</dfn> = -<var>1</var>) <em>const</em>;</td></tr>
<tr><th id="391">391</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm32ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" title='(anonymous namespace)::AArch64InstructionSelector::renderLogicalImm32' data-type='void (anonymous namespace)::AArch64InstructionSelector::renderLogicalImm32(llvm::MachineInstrBuilder &amp; MIB, const llvm::MachineInstr &amp; I, int OpIdx = -1) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm32ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm32ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi">renderLogicalImm32</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="424MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="424MIB" data-ref-filename="424MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="425I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="425I" data-ref-filename="425I">I</dfn>,</td></tr>
<tr><th id="392">392</th><td>                          <em>int</em> <dfn class="local col6 decl" id="426OpIdx" title='OpIdx' data-type='int' data-ref="426OpIdx" data-ref-filename="426OpIdx">OpIdx</dfn> = -<var>1</var>) <em>const</em>;</td></tr>
<tr><th id="393">393</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm64ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" title='(anonymous namespace)::AArch64InstructionSelector::renderLogicalImm64' data-type='void (anonymous namespace)::AArch64InstructionSelector::renderLogicalImm64(llvm::MachineInstrBuilder &amp; MIB, const llvm::MachineInstr &amp; I, int OpIdx = -1) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm64ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm64ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi">renderLogicalImm64</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="427MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="427MIB" data-ref-filename="427MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="428I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="428I" data-ref-filename="428I">I</dfn>,</td></tr>
<tr><th id="394">394</th><td>                          <em>int</em> <dfn class="local col9 decl" id="429OpIdx" title='OpIdx' data-type='int' data-ref="429OpIdx" data-ref-filename="429OpIdx">OpIdx</dfn> = -<var>1</var>) <em>const</em>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj">// Materialize a GlobalValue or BlockAddress using a movz+movk sequence.</i></td></tr>
<tr><th id="397">397</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal' data-type='void (anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal(llvm::MachineInstr &amp; I, const llvm::Value * V, unsigned int OpFlags) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj">materializeLargeCMVal</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="430I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="430I" data-ref-filename="430I">I</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="431V" title='V' data-type='const llvm::Value *' data-ref="431V" data-ref-filename="431V">V</dfn>,</td></tr>
<tr><th id="398">398</th><td>                             <em>unsigned</em> <dfn class="local col2 decl" id="432OpFlags" title='OpFlags' data-type='unsigned int' data-ref="432OpFlags" data-ref-filename="432OpFlags">OpFlags</dfn>) <em>const</em>;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE">// Optimization methods.</i></td></tr>
<tr><th id="401">401</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptSelect' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptSelect(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE">tryOptSelect</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="433MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="433MI" data-ref-filename="433MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="402">402</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::tryFoldIntegerCompare' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::tryFoldIntegerCompare(llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineOperand &amp; Predicate, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE">tryFoldIntegerCompare</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="434LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="434LHS" data-ref-filename="434LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="435RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="435RHS" data-ref-filename="435RHS">RHS</dfn>,</td></tr>
<tr><th id="403">403</th><td>                                      <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="436Predicate" title='Predicate' data-type='llvm::MachineOperand &amp;' data-ref="436Predicate" data-ref-filename="436Predicate">Predicate</dfn>,</td></tr>
<tr><th id="404">404</th><td>                                      <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="437MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="437MIRBuilder" data-ref-filename="437MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21isLoadStoreOfNumBytesERKN4llvm12MachineInstrEj">/// Return true if<span class="command"> \p</span> <span class="arg">MI</span> is a load or store of<span class="command"> \p</span> <span class="arg">NumBytes</span> bytes.</i></td></tr>
<tr><th id="407">407</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21isLoadStoreOfNumBytesERKN4llvm12MachineInstrEj" title='(anonymous namespace)::AArch64InstructionSelector::isLoadStoreOfNumBytes' data-type='bool (anonymous namespace)::AArch64InstructionSelector::isLoadStoreOfNumBytes(const llvm::MachineInstr &amp; MI, unsigned int NumBytes) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21isLoadStoreOfNumBytesERKN4llvm12MachineInstrEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21isLoadStoreOfNumBytesERKN4llvm12MachineInstrEj">isLoadStoreOfNumBytes</a>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="438MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="438MI" data-ref-filename="438MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="439NumBytes" title='NumBytes' data-type='unsigned int' data-ref="439NumBytes" data-ref-filename="439NumBytes">NumBytes</dfn>) <em>const</em>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE">/// Returns true if<span class="command"> \p</span> <span class="arg">MI</span> is guaranteed to have the high-half of a 64-bit</i></td></tr>
<tr><th id="410">410</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE">  /// register zeroed out. In other words, the result of MI has been explicitly</i></td></tr>
<tr><th id="411">411</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE">  /// zero extended.</i></td></tr>
<tr><th id="412">412</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::isDef32' data-type='bool (anonymous namespace)::AArch64InstructionSelector::isDef32(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE">isDef32</a>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="440MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="440MI" data-ref-filename="440MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <em>const</em> <a class="type" href="../AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine" data-ref-filename="llvm..AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-type='const llvm::AArch64TargetMachine &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TM">TM</dfn>;</td></tr>
<tr><th id="415">415</th><td>  <em>const</em> <a class="type" href="../AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..STI">STI</dfn>;</td></tr>
<tr><th id="416">416</th><td>  <em>const</em> <a class="type" href="../AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-type='const llvm::AArch64InstrInfo &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</dfn>;</td></tr>
<tr><th id="417">417</th><td>  <em>const</em> <a class="type" href="../AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-type='const llvm::AArch64RegisterInfo &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</dfn>;</td></tr>
<tr><th id="418">418</th><td>  <em>const</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo" data-ref-filename="llvm..AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-type='const llvm::AArch64RegisterBankInfo &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</dfn>;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr" title='(anonymous namespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr' data-type='bool' data-ref="(anonymousnamespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..ProduceNonFlagSettingCondBr">ProduceNonFlagSettingCondBr</dfn> = <b>false</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i  data-doc="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr">// Some cached values used during selection.</i></td></tr>
<tr><th id="423">423</th><td><i  data-doc="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr">  // We use LR as a live-in register, and we keep track of it here as it can be</i></td></tr>
<tr><th id="424">424</th><td><i  data-doc="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr">  // clobbered by calls.</i></td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" title='(anonymous namespace)::AArch64InstructionSelector::MFReturnAddr' data-type='llvm::Register' data-ref="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..MFReturnAddr">MFReturnAddr</dfn>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_DECL" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</dfn></u></td></tr>
<tr><th id="428">428</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenGlobalISel.inc.html">"AArch64GenGlobalISel.inc"</a></u></td></tr>
<tr><th id="429">429</th><td><u>#undef <a class="macro" href="#427" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</a></u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><i>// We declare the temporaries used by selectImpl() in the class to minimize the</i></td></tr>
<tr><th id="432">432</th><td><i>// cost of constructing placeholder values.</i></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_DECL" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</dfn></u></td></tr>
<tr><th id="434">434</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenGlobalISel.inc.html">"AArch64GenGlobalISel.inc"</a></u></td></tr>
<tr><th id="435">435</th><td><u>#undef <a class="macro" href="#433" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</a></u></td></tr>
<tr><th id="436">436</th><td>};</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_IMPL" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</dfn></u></td></tr>
<tr><th id="441">441</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenGlobalISel.inc.html">"AArch64GenGlobalISel.inc"</a></u></td></tr>
<tr><th id="442">442</th><td><u>#undef <a class="macro" href="#440" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</a></u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE" title='(anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector' data-type='void (anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector(const llvm::AArch64TargetMachine &amp; TM, const llvm::AArch64Subtarget &amp; STI, const llvm::AArch64RegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE">AArch64InstructionSelector</dfn>(</td></tr>
<tr><th id="445">445</th><td>    <em>const</em> <a class="type" href="../AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine" data-ref-filename="llvm..AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="local col0 decl" id="480TM" title='TM' data-type='const llvm::AArch64TargetMachine &amp;' data-ref="480TM" data-ref-filename="480TM">TM</dfn>, <em>const</em> <a class="type" href="../AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col1 decl" id="481STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="481STI" data-ref-filename="481STI">STI</dfn>,</td></tr>
<tr><th id="446">446</th><td>    <em>const</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo" data-ref-filename="llvm..AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="local col2 decl" id="482RBI" title='RBI' data-type='const llvm::AArch64RegisterBankInfo &amp;' data-ref="482RBI" data-ref-filename="482RBI">RBI</dfn>)</td></tr>
<tr><th id="447">447</th><td>    : <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZN4llvm19InstructionSelectorC1Ev" title='llvm::InstructionSelector::InstructionSelector' data-ref="_ZN4llvm19InstructionSelectorC1Ev" data-ref-filename="_ZN4llvm19InstructionSelectorC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TM">TM</a>(<a class="local col0 ref" href="#480TM" title='TM' data-ref="480TM" data-ref-filename="480TM">TM</a>), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..STI">STI</a>(<a class="local col1 ref" href="#481STI" title='STI' data-ref="481STI" data-ref-filename="481STI">STI</a>), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>(*<a class="local col1 ref" href="#481STI" title='STI' data-ref="481STI" data-ref-filename="481STI">STI</a>.<a class="virtual ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="448">448</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>(*<a class="local col1 ref" href="#481STI" title='STI' data-ref="481STI" data-ref-filename="481STI">STI</a>.<a class="virtual ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</a>()), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>(<a class="local col2 ref" href="#482RBI" title='RBI' data-ref="482RBI" data-ref-filename="482RBI">RBI</a>),</td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_INIT" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</dfn></u></td></tr>
<tr><th id="450">450</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenGlobalISel.inc.html">"AArch64GenGlobalISel.inc"</a></u></td></tr>
<tr><th id="451">451</th><td><u>#undef <a class="macro" href="#449" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</a></u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_INIT" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</dfn></u></td></tr>
<tr><th id="453">453</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenGlobalISel.inc.html">"AArch64GenGlobalISel.inc"</a></u></td></tr>
<tr><th id="454">454</th><td><u>#undef <a class="macro" href="#452" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</a></u></td></tr>
<tr><th id="455">455</th><td>{</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><i  data-doc="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">// FIXME: This should be target-independent, inferred from the types declared</i></td></tr>
<tr><th id="459">459</th><td><i  data-doc="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">// for each class in the bank.</i></td></tr>
<tr><th id="460">460</th><td><em>static</em> <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="461">461</th><td><dfn class="tu decl def fn" id="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-type='const llvm::TargetRegisterClass * getRegClassForTypeOnBank(llvm::LLT Ty, const llvm::RegisterBank &amp; RB, const llvm::RegisterBankInfo &amp; RBI, bool GetAllRegSet = false)' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" data-ref-filename="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</dfn>(<a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="483Ty" title='Ty' data-type='llvm::LLT' data-ref="483Ty" data-ref-filename="483Ty">Ty</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="484RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="484RB" data-ref-filename="484RB">RB</dfn>,</td></tr>
<tr><th id="462">462</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col5 decl" id="485RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="485RBI" data-ref-filename="485RBI">RBI</dfn>,</td></tr>
<tr><th id="463">463</th><td>                         <em>bool</em> <dfn class="local col6 decl" id="486GetAllRegSet" title='GetAllRegSet' data-type='bool' data-ref="486GetAllRegSet" data-ref-filename="486GetAllRegSet">GetAllRegSet</dfn> = <b>false</b>) {</td></tr>
<tr><th id="464">464</th><td>  <b>if</b> (<a class="local col4 ref" href="#484RB" title='RB' data-ref="484RB" data-ref-filename="484RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="465">465</th><td>    <b>if</b> (<a class="local col3 ref" href="#483Ty" title='Ty' data-ref="483Ty" data-ref-filename="483Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>32</var>)</td></tr>
<tr><th id="466">466</th><td>      <b>return</b> <a class="local col6 ref" href="#486GetAllRegSet" title='GetAllRegSet' data-ref="486GetAllRegSet" data-ref-filename="486GetAllRegSet">GetAllRegSet</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32allRegClass" title='llvm::AArch64::GPR32allRegClass' data-ref="llvm::AArch64::GPR32allRegClass" data-ref-filename="llvm..AArch64..GPR32allRegClass">GPR32allRegClass</a></td></tr>
<tr><th id="467">467</th><td>                          : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="468">468</th><td>    <b>if</b> (<a class="local col3 ref" href="#483Ty" title='Ty' data-ref="483Ty" data-ref-filename="483Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>)</td></tr>
<tr><th id="469">469</th><td>      <b>return</b> <a class="local col6 ref" href="#486GetAllRegSet" title='GetAllRegSet' data-ref="486GetAllRegSet" data-ref-filename="486GetAllRegSet">GetAllRegSet</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClass" title='llvm::AArch64::GPR64allRegClass' data-ref="llvm::AArch64::GPR64allRegClass" data-ref-filename="llvm..AArch64..GPR64allRegClass">GPR64allRegClass</a></td></tr>
<tr><th id="470">470</th><td>                          : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <b>if</b> (<a class="local col4 ref" href="#484RB" title='RB' data-ref="484RB" data-ref-filename="484RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="475">475</th><td>    <b>if</b> (<a class="local col3 ref" href="#483Ty" title='Ty' data-ref="483Ty" data-ref-filename="483Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>16</var>)</td></tr>
<tr><th id="476">476</th><td>      <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>;</td></tr>
<tr><th id="477">477</th><td>    <b>if</b> (<a class="local col3 ref" href="#483Ty" title='Ty' data-ref="483Ty" data-ref-filename="483Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>)</td></tr>
<tr><th id="478">478</th><td>      <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="479">479</th><td>    <b>if</b> (<a class="local col3 ref" href="#483Ty" title='Ty' data-ref="483Ty" data-ref-filename="483Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>)</td></tr>
<tr><th id="480">480</th><td>      <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="481">481</th><td>    <b>if</b> (<a class="local col3 ref" href="#483Ty" title='Ty' data-ref="483Ty" data-ref-filename="483Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>)</td></tr>
<tr><th id="482">482</th><td>      <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="487">487</th><td>}</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><i class="doc" data-doc="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">/// Given a register bank, and size in bits, return the smallest register class</i></td></tr>
<tr><th id="490">490</th><td><i class="doc" data-doc="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">/// that can represent that combination.</i></td></tr>
<tr><th id="491">491</th><td><em>static</em> <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="492">492</th><td><dfn class="tu decl def fn" id="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-type='const llvm::TargetRegisterClass * getMinClassForRegBank(const llvm::RegisterBank &amp; RB, unsigned int SizeInBits, bool GetAllRegSet = false)' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" data-ref-filename="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="487RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="487RB" data-ref-filename="487RB">RB</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="488SizeInBits" title='SizeInBits' data-type='unsigned int' data-ref="488SizeInBits" data-ref-filename="488SizeInBits">SizeInBits</dfn>,</td></tr>
<tr><th id="493">493</th><td>                      <em>bool</em> <dfn class="local col9 decl" id="489GetAllRegSet" title='GetAllRegSet' data-type='bool' data-ref="489GetAllRegSet" data-ref-filename="489GetAllRegSet">GetAllRegSet</dfn> = <b>false</b>) {</td></tr>
<tr><th id="494">494</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="490RegBankID" title='RegBankID' data-type='unsigned int' data-ref="490RegBankID" data-ref-filename="490RegBankID">RegBankID</dfn> = <a class="local col7 ref" href="#487RB" title='RB' data-ref="487RB" data-ref-filename="487RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>();</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (<a class="local col0 ref" href="#490RegBankID" title='RegBankID' data-ref="490RegBankID" data-ref-filename="490RegBankID">RegBankID</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="497">497</th><td>    <b>if</b> (<a class="local col8 ref" href="#488SizeInBits" title='SizeInBits' data-ref="488SizeInBits" data-ref-filename="488SizeInBits">SizeInBits</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="498">498</th><td>      <b>return</b> <a class="local col9 ref" href="#489GetAllRegSet" title='GetAllRegSet' data-ref="489GetAllRegSet" data-ref-filename="489GetAllRegSet">GetAllRegSet</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32allRegClass" title='llvm::AArch64::GPR32allRegClass' data-ref="llvm::AArch64::GPR32allRegClass" data-ref-filename="llvm..AArch64..GPR32allRegClass">GPR32allRegClass</a></td></tr>
<tr><th id="499">499</th><td>                          : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="500">500</th><td>    <b>if</b> (<a class="local col8 ref" href="#488SizeInBits" title='SizeInBits' data-ref="488SizeInBits" data-ref-filename="488SizeInBits">SizeInBits</a> == <var>64</var>)</td></tr>
<tr><th id="501">501</th><td>      <b>return</b> <a class="local col9 ref" href="#489GetAllRegSet" title='GetAllRegSet' data-ref="489GetAllRegSet" data-ref-filename="489GetAllRegSet">GetAllRegSet</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClass" title='llvm::AArch64::GPR64allRegClass' data-ref="llvm::AArch64::GPR64allRegClass" data-ref-filename="llvm..AArch64..GPR64allRegClass">GPR64allRegClass</a></td></tr>
<tr><th id="502">502</th><td>                          : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <b>if</b> (<a class="local col0 ref" href="#490RegBankID" title='RegBankID' data-ref="490RegBankID" data-ref-filename="490RegBankID">RegBankID</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="506">506</th><td>    <b>switch</b> (<a class="local col8 ref" href="#488SizeInBits" title='SizeInBits' data-ref="488SizeInBits" data-ref-filename="488SizeInBits">SizeInBits</a>) {</td></tr>
<tr><th id="507">507</th><td>    <b>default</b>:</td></tr>
<tr><th id="508">508</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="509">509</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="510">510</th><td>      <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR8RegClass" title='llvm::AArch64::FPR8RegClass' data-ref="llvm::AArch64::FPR8RegClass" data-ref-filename="llvm..AArch64..FPR8RegClass">FPR8RegClass</a>;</td></tr>
<tr><th id="511">511</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="512">512</th><td>      <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>;</td></tr>
<tr><th id="513">513</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="514">514</th><td>      <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="515">515</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="516">516</th><td>      <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="517">517</th><td>    <b>case</b> <var>128</var>:</td></tr>
<tr><th id="518">518</th><td>      <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="519">519</th><td>    }</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><i class="doc" data-doc="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">/// Returns the correct subregister to use for a given register class.</i></td></tr>
<tr><th id="526">526</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" title='getSubRegForClass' data-type='bool getSubRegForClass(const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo &amp; TRI, unsigned int &amp; SubReg)' data-ref="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" data-ref-filename="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">getSubRegForClass</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="491RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="491RC" data-ref-filename="491RC">RC</dfn>,</td></tr>
<tr><th id="527">527</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="492TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="492TRI" data-ref-filename="492TRI">TRI</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="493SubReg" title='SubReg' data-type='unsigned int &amp;' data-ref="493SubReg" data-ref-filename="493SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="528">528</th><td>  <b>switch</b> (<a class="local col2 ref" href="#492TRI" title='TRI' data-ref="492TRI" data-ref-filename="492TRI">TRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col1 ref" href="#491RC" title='RC' data-ref="491RC" data-ref-filename="491RC">RC</a>)) {</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="530">530</th><td>    <a class="local col3 ref" href="#493SubReg" title='SubReg' data-ref="493SubReg" data-ref-filename="493SubReg">SubReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::bsub" title='llvm::AArch64::bsub' data-ref="llvm::AArch64::bsub" data-ref-filename="llvm..AArch64..bsub">bsub</a>;</td></tr>
<tr><th id="531">531</th><td>    <b>break</b>;</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="533">533</th><td>    <a class="local col3 ref" href="#493SubReg" title='SubReg' data-ref="493SubReg" data-ref-filename="493SubReg">SubReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>;</td></tr>
<tr><th id="534">534</th><td>    <b>break</b>;</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col1 ref" href="#491RC" title='RC' data-ref="491RC" data-ref-filename="491RC">RC</a> != &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>)</td></tr>
<tr><th id="537">537</th><td>      <a class="local col3 ref" href="#493SubReg" title='SubReg' data-ref="493SubReg" data-ref-filename="493SubReg">SubReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>;</td></tr>
<tr><th id="538">538</th><td>    <b>else</b></td></tr>
<tr><th id="539">539</th><td>      <a class="local col3 ref" href="#493SubReg" title='SubReg' data-ref="493SubReg" data-ref-filename="493SubReg">SubReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>;</td></tr>
<tr><th id="540">540</th><td>    <b>break</b>;</td></tr>
<tr><th id="541">541</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="542">542</th><td>    <a class="local col3 ref" href="#493SubReg" title='SubReg' data-ref="493SubReg" data-ref-filename="493SubReg">SubReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>;</td></tr>
<tr><th id="543">543</th><td>    <b>break</b>;</td></tr>
<tr><th id="544">544</th><td>  <b>default</b>:</td></tr>
<tr><th id="545">545</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="546">546</th><td>        dbgs() &lt;&lt; <q>"Couldn't find appropriate subregister for register class."</q>);</td></tr>
<tr><th id="547">547</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="548">548</th><td>  }</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="551">551</th><td>}</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i class="doc" data-doc="_ZL20getMinSizeForRegBankRKN4llvm12RegisterBankE">/// Returns the minimum size the given register bank can hold.</i></td></tr>
<tr><th id="554">554</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL20getMinSizeForRegBankRKN4llvm12RegisterBankE" title='getMinSizeForRegBank' data-type='unsigned int getMinSizeForRegBank(const llvm::RegisterBank &amp; RB)' data-ref="_ZL20getMinSizeForRegBankRKN4llvm12RegisterBankE" data-ref-filename="_ZL20getMinSizeForRegBankRKN4llvm12RegisterBankE">getMinSizeForRegBank</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="494RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="494RB" data-ref-filename="494RB">RB</dfn>) {</td></tr>
<tr><th id="555">555</th><td>  <b>switch</b> (<a class="local col4 ref" href="#494RB" title='RB' data-ref="494RB" data-ref-filename="494RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>()) {</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>:</td></tr>
<tr><th id="557">557</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>:</td></tr>
<tr><th id="559">559</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="560">560</th><td>  <b>default</b>:</td></tr>
<tr><th id="561">561</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Tried to get minimum size for unknown register bank."</q>);</td></tr>
<tr><th id="562">562</th><td>  }</td></tr>
<tr><th id="563">563</th><td>}</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><em>static</em> <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <dfn class="tu decl def fn" id="_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-type='Optional&lt;uint64_t&gt; getImmedFromMO(const llvm::MachineOperand &amp; Root)' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="495Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="495Root" data-ref-filename="495Root">Root</dfn>) {</td></tr>
<tr><th id="566">566</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="496MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="496MI" data-ref-filename="496MI">MI</dfn> = *<a class="local col5 ref" href="#495Root" title='Root' data-ref="495Root" data-ref-filename="495Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="567">567</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="497MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="497MBB" data-ref-filename="497MBB">MBB</dfn> = *<a class="local col6 ref" href="#496MI" title='MI' data-ref="496MI" data-ref-filename="496MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="568">568</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="498MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="498MF" data-ref-filename="498MF">MF</dfn> = *<a class="local col7 ref" href="#497MBB" title='MBB' data-ref="497MBB" data-ref-filename="497MBB">MBB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="569">569</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="499MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="499MRI" data-ref-filename="499MRI">MRI</dfn> = <a class="local col8 ref" href="#498MF" title='MF' data-ref="498MF" data-ref-filename="498MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="570">570</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="500Immed" title='Immed' data-type='uint64_t' data-ref="500Immed" data-ref-filename="500Immed">Immed</dfn>;</td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (<a class="local col5 ref" href="#495Root" title='Root' data-ref="495Root" data-ref-filename="495Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="572">572</th><td>    <a class="local col0 ref" href="#500Immed" title='Immed' data-ref="500Immed" data-ref-filename="500Immed">Immed</a> = <a class="local col5 ref" href="#495Root" title='Root' data-ref="495Root" data-ref-filename="495Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="573">573</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#495Root" title='Root' data-ref="495Root" data-ref-filename="495Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>())</td></tr>
<tr><th id="574">574</th><td>    <a class="local col0 ref" href="#500Immed" title='Immed' data-ref="500Immed" data-ref-filename="500Immed">Immed</a> = <a class="local col5 ref" href="#495Root" title='Root' data-ref="495Root" data-ref-filename="495Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="575">575</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#495Root" title='Root' data-ref="495Root" data-ref-filename="495Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="576">576</th><td>    <em>auto</em> <dfn class="local col1 decl" id="501ValAndVReg" title='ValAndVReg' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="501ValAndVReg" data-ref-filename="501ValAndVReg">ValAndVReg</dfn> =</td></tr>
<tr><th id="577">577</th><td>        <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col5 ref" href="#495Root" title='Root' data-ref="495Root" data-ref-filename="495Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#499MRI" title='MRI' data-ref="499MRI" data-ref-filename="499MRI">MRI</a>, <b>true</b>);</td></tr>
<tr><th id="578">578</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col1 ref" href="#501ValAndVReg" title='ValAndVReg' data-ref="501ValAndVReg" data-ref-filename="501ValAndVReg">ValAndVReg</a>)</td></tr>
<tr><th id="579">579</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="580">580</th><td>    <a class="local col0 ref" href="#500Immed" title='Immed' data-ref="500Immed" data-ref-filename="500Immed">Immed</a> = <a class="local col1 ref" href="#501ValAndVReg" title='ValAndVReg' data-ref="501ValAndVReg" data-ref-filename="501ValAndVReg">ValAndVReg</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="581">581</th><td>  } <b>else</b></td></tr>
<tr><th id="582">582</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="583">583</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#500Immed" title='Immed' data-ref="500Immed" data-ref-filename="500Immed">Immed</a>;</td></tr>
<tr><th id="584">584</th><td>}</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// Check whether<span class="command"> \p</span> <span class="arg">I</span> is a currently unsupported binary operation:</i></td></tr>
<tr><th id="587">587</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// - it has an unsized type</i></td></tr>
<tr><th id="588">588</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// - an operand is not a vreg</i></td></tr>
<tr><th id="589">589</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// - all operands are not in the same bank</i></td></tr>
<tr><th id="590">590</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// These are checks that should someday live in the verifier, but right now,</i></td></tr>
<tr><th id="591">591</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// these are mostly limitations of the aarch64 selector.</i></td></tr>
<tr><th id="592">592</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE" title='unsupportedBinOp' data-type='bool unsupportedBinOp(const llvm::MachineInstr &amp; I, const llvm::AArch64RegisterBankInfo &amp; RBI, const llvm::MachineRegisterInfo &amp; MRI, const llvm::AArch64RegisterInfo &amp; TRI)' data-ref="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE" data-ref-filename="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">unsupportedBinOp</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="502I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="502I" data-ref-filename="502I">I</dfn>,</td></tr>
<tr><th id="593">593</th><td>                             <em>const</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo" data-ref-filename="llvm..AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="local col3 decl" id="503RBI" title='RBI' data-type='const llvm::AArch64RegisterBankInfo &amp;' data-ref="503RBI" data-ref-filename="503RBI">RBI</dfn>,</td></tr>
<tr><th id="594">594</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="504MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="504MRI" data-ref-filename="504MRI">MRI</dfn>,</td></tr>
<tr><th id="595">595</th><td>                             <em>const</em> <a class="type" href="../AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> &amp;<dfn class="local col5 decl" id="505TRI" title='TRI' data-type='const llvm::AArch64RegisterInfo &amp;' data-ref="505TRI" data-ref-filename="505TRI">TRI</dfn>) {</td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="506Ty" title='Ty' data-type='llvm::LLT' data-ref="506Ty" data-ref-filename="506Ty">Ty</dfn> = <a class="local col4 ref" href="#504MRI" title='MRI' data-ref="504MRI" data-ref-filename="504MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#502I" title='I' data-ref="502I" data-ref-filename="502I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (!<a class="local col6 ref" href="#506Ty" title='Ty' data-ref="506Ty" data-ref-filename="506Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv" data-ref-filename="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="598">598</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Generic binop register should be typed\n"</q>);</td></tr>
<tr><th id="599">599</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="600">600</th><td>  }</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="507PrevOpBank" title='PrevOpBank' data-type='const llvm::RegisterBank *' data-ref="507PrevOpBank" data-ref-filename="507PrevOpBank">PrevOpBank</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="603">603</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="508MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="508MO" data-ref-filename="508MO">MO</dfn> : <a class="local col2 ref" href="#502I" title='I' data-ref="502I" data-ref-filename="502I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="604">604</th><td>    <i>// FIXME: Support non-register operands.</i></td></tr>
<tr><th id="605">605</th><td>    <b>if</b> (!<a class="local col8 ref" href="#508MO" title='MO' data-ref="508MO" data-ref-filename="508MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="606">606</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Generic inst non-reg operands are unsupported\n"</q>);</td></tr>
<tr><th id="607">607</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="608">608</th><td>    }</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>    <i>// FIXME: Can generic operations have physical registers operands? If</i></td></tr>
<tr><th id="611">611</th><td><i>    // so, this will need to be taught about that, and we'll need to get the</i></td></tr>
<tr><th id="612">612</th><td><i>    // bank out of the minimal class for the register.</i></td></tr>
<tr><th id="613">613</th><td><i>    // Either way, this needs to be documented (and possibly verified).</i></td></tr>
<tr><th id="614">614</th><td>    <b>if</b> (!<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#508MO" title='MO' data-ref="508MO" data-ref-filename="508MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="615">615</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Generic inst has physical register operand\n"</q>);</td></tr>
<tr><th id="616">616</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="617">617</th><td>    }</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="509OpBank" title='OpBank' data-type='const llvm::RegisterBank *' data-ref="509OpBank" data-ref-filename="509OpBank">OpBank</dfn> = <a class="local col3 ref" href="#503RBI" title='RBI' data-ref="503RBI" data-ref-filename="503RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col8 ref" href="#508MO" title='MO' data-ref="508MO" data-ref-filename="508MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#504MRI" title='MRI' data-ref="504MRI" data-ref-filename="504MRI">MRI</a>, <a class="local col5 ref" href="#505TRI" title='TRI' data-ref="505TRI" data-ref-filename="505TRI">TRI</a>);</td></tr>
<tr><th id="620">620</th><td>    <b>if</b> (!<a class="local col9 ref" href="#509OpBank" title='OpBank' data-ref="509OpBank" data-ref-filename="509OpBank">OpBank</a>) {</td></tr>
<tr><th id="621">621</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Generic register has no bank or class\n"</q>);</td></tr>
<tr><th id="622">622</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="623">623</th><td>    }</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>    <b>if</b> (<a class="local col7 ref" href="#507PrevOpBank" title='PrevOpBank' data-ref="507PrevOpBank" data-ref-filename="507PrevOpBank">PrevOpBank</a> &amp;&amp; <a class="local col9 ref" href="#509OpBank" title='OpBank' data-ref="509OpBank" data-ref-filename="509OpBank">OpBank</a> != <a class="local col7 ref" href="#507PrevOpBank" title='PrevOpBank' data-ref="507PrevOpBank" data-ref-filename="507PrevOpBank">PrevOpBank</a>) {</td></tr>
<tr><th id="626">626</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Generic inst operands have different banks\n"</q>);</td></tr>
<tr><th id="627">627</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="628">628</th><td>    }</td></tr>
<tr><th id="629">629</th><td>    <a class="local col7 ref" href="#507PrevOpBank" title='PrevOpBank' data-ref="507PrevOpBank" data-ref-filename="507PrevOpBank">PrevOpBank</a> = <a class="local col9 ref" href="#509OpBank" title='OpBank' data-ref="509OpBank" data-ref-filename="509OpBank">OpBank</a>;</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="632">632</th><td>}</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><i class="doc" data-doc="_ZL14selectBinaryOpjjj">/// Select the AArch64 opcode for the basic binary operation<span class="command"> \p</span> <span class="arg">GenericOpc</span></i></td></tr>
<tr><th id="635">635</th><td><i class="doc" data-doc="_ZL14selectBinaryOpjjj">/// (such as G_OR or G_SDIV), appropriate for the register bank<span class="command"> \p</span> <span class="arg">RegBankID</span></i></td></tr>
<tr><th id="636">636</th><td><i class="doc" data-doc="_ZL14selectBinaryOpjjj">/// and of size<span class="command"> \p</span> <span class="arg">OpSize.</span></i></td></tr>
<tr><th id="637">637</th><td><i class="doc" data-doc="_ZL14selectBinaryOpjjj">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">GenericOpc</span> if the combination is unsupported.</i></td></tr>
<tr><th id="638">638</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL14selectBinaryOpjjj" title='selectBinaryOp' data-type='unsigned int selectBinaryOp(unsigned int GenericOpc, unsigned int RegBankID, unsigned int OpSize)' data-ref="_ZL14selectBinaryOpjjj" data-ref-filename="_ZL14selectBinaryOpjjj">selectBinaryOp</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="510GenericOpc" title='GenericOpc' data-type='unsigned int' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="511RegBankID" title='RegBankID' data-type='unsigned int' data-ref="511RegBankID" data-ref-filename="511RegBankID">RegBankID</dfn>,</td></tr>
<tr><th id="639">639</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="512OpSize" title='OpSize' data-type='unsigned int' data-ref="512OpSize" data-ref-filename="512OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="640">640</th><td>  <b>switch</b> (<a class="local col1 ref" href="#511RegBankID" title='RegBankID' data-ref="511RegBankID" data-ref-filename="511RegBankID">RegBankID</a>) {</td></tr>
<tr><th id="641">641</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>:</td></tr>
<tr><th id="642">642</th><td>    <b>if</b> (<a class="local col2 ref" href="#512OpSize" title='OpSize' data-ref="512OpSize" data-ref-filename="512OpSize">OpSize</a> == <var>32</var>) {</td></tr>
<tr><th id="643">643</th><td>      <b>switch</b> (<a class="local col0 ref" href="#510GenericOpc" title='GenericOpc' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="644">644</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="645">645</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSLVWr" title='llvm::AArch64::LSLVWr' data-ref="llvm::AArch64::LSLVWr" data-ref-filename="llvm..AArch64..LSLVWr">LSLVWr</a>;</td></tr>
<tr><th id="646">646</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="647">647</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSRVWr" title='llvm::AArch64::LSRVWr' data-ref="llvm::AArch64::LSRVWr" data-ref-filename="llvm..AArch64..LSRVWr">LSRVWr</a>;</td></tr>
<tr><th id="648">648</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="649">649</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ASRVWr" title='llvm::AArch64::ASRVWr' data-ref="llvm::AArch64::ASRVWr" data-ref-filename="llvm..AArch64..ASRVWr">ASRVWr</a>;</td></tr>
<tr><th id="650">650</th><td>      <b>default</b>:</td></tr>
<tr><th id="651">651</th><td>        <b>return</b> <a class="local col0 ref" href="#510GenericOpc" title='GenericOpc' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="652">652</th><td>      }</td></tr>
<tr><th id="653">653</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#512OpSize" title='OpSize' data-ref="512OpSize" data-ref-filename="512OpSize">OpSize</a> == <var>64</var>) {</td></tr>
<tr><th id="654">654</th><td>      <b>switch</b> (<a class="local col0 ref" href="#510GenericOpc" title='GenericOpc' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="655">655</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>:</td></tr>
<tr><th id="656">656</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>;</td></tr>
<tr><th id="657">657</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="658">658</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSLVXr" title='llvm::AArch64::LSLVXr' data-ref="llvm::AArch64::LSLVXr" data-ref-filename="llvm..AArch64..LSLVXr">LSLVXr</a>;</td></tr>
<tr><th id="659">659</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="660">660</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSRVXr" title='llvm::AArch64::LSRVXr' data-ref="llvm::AArch64::LSRVXr" data-ref-filename="llvm..AArch64..LSRVXr">LSRVXr</a>;</td></tr>
<tr><th id="661">661</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="662">662</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ASRVXr" title='llvm::AArch64::ASRVXr' data-ref="llvm::AArch64::ASRVXr" data-ref-filename="llvm..AArch64..ASRVXr">ASRVXr</a>;</td></tr>
<tr><th id="663">663</th><td>      <b>default</b>:</td></tr>
<tr><th id="664">664</th><td>        <b>return</b> <a class="local col0 ref" href="#510GenericOpc" title='GenericOpc' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="665">665</th><td>      }</td></tr>
<tr><th id="666">666</th><td>    }</td></tr>
<tr><th id="667">667</th><td>    <b>break</b>;</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>:</td></tr>
<tr><th id="669">669</th><td>    <b>switch</b> (<a class="local col2 ref" href="#512OpSize" title='OpSize' data-ref="512OpSize" data-ref-filename="512OpSize">OpSize</a>) {</td></tr>
<tr><th id="670">670</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="671">671</th><td>      <b>switch</b> (<a class="local col0 ref" href="#510GenericOpc" title='GenericOpc' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="672">672</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>:</td></tr>
<tr><th id="673">673</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDSrr" title='llvm::AArch64::FADDSrr' data-ref="llvm::AArch64::FADDSrr" data-ref-filename="llvm..AArch64..FADDSrr">FADDSrr</a>;</td></tr>
<tr><th id="674">674</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB" data-ref-filename="llvm..TargetOpcode..G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="675">675</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBSrr" title='llvm::AArch64::FSUBSrr' data-ref="llvm::AArch64::FSUBSrr" data-ref-filename="llvm..AArch64..FSUBSrr">FSUBSrr</a>;</td></tr>
<tr><th id="676">676</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL" data-ref-filename="llvm..TargetOpcode..G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="677">677</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULSrr" title='llvm::AArch64::FMULSrr' data-ref="llvm::AArch64::FMULSrr" data-ref-filename="llvm..AArch64..FMULSrr">FMULSrr</a>;</td></tr>
<tr><th id="678">678</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="679">679</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FDIVSrr" title='llvm::AArch64::FDIVSrr' data-ref="llvm::AArch64::FDIVSrr" data-ref-filename="llvm..AArch64..FDIVSrr">FDIVSrr</a>;</td></tr>
<tr><th id="680">680</th><td>      <b>default</b>:</td></tr>
<tr><th id="681">681</th><td>        <b>return</b> <a class="local col0 ref" href="#510GenericOpc" title='GenericOpc' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="682">682</th><td>      }</td></tr>
<tr><th id="683">683</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="684">684</th><td>      <b>switch</b> (<a class="local col0 ref" href="#510GenericOpc" title='GenericOpc' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="685">685</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>:</td></tr>
<tr><th id="686">686</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDDrr" title='llvm::AArch64::FADDDrr' data-ref="llvm::AArch64::FADDDrr" data-ref-filename="llvm..AArch64..FADDDrr">FADDDrr</a>;</td></tr>
<tr><th id="687">687</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB" data-ref-filename="llvm..TargetOpcode..G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="688">688</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FSUBDrr" title='llvm::AArch64::FSUBDrr' data-ref="llvm::AArch64::FSUBDrr" data-ref-filename="llvm..AArch64..FSUBDrr">FSUBDrr</a>;</td></tr>
<tr><th id="689">689</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL" data-ref-filename="llvm..TargetOpcode..G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="690">690</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMULDrr" title='llvm::AArch64::FMULDrr' data-ref="llvm::AArch64::FMULDrr" data-ref-filename="llvm..AArch64..FMULDrr">FMULDrr</a>;</td></tr>
<tr><th id="691">691</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="692">692</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FDIVDrr" title='llvm::AArch64::FDIVDrr' data-ref="llvm::AArch64::FDIVDrr" data-ref-filename="llvm..AArch64..FDIVDrr">FDIVDrr</a>;</td></tr>
<tr><th id="693">693</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR" data-ref-filename="llvm..TargetOpcode..G_OR">G_OR</a>:</td></tr>
<tr><th id="694">694</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRv8i8" title='llvm::AArch64::ORRv8i8' data-ref="llvm::AArch64::ORRv8i8" data-ref-filename="llvm..AArch64..ORRv8i8">ORRv8i8</a>;</td></tr>
<tr><th id="695">695</th><td>      <b>default</b>:</td></tr>
<tr><th id="696">696</th><td>        <b>return</b> <a class="local col0 ref" href="#510GenericOpc" title='GenericOpc' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="697">697</th><td>      }</td></tr>
<tr><th id="698">698</th><td>    }</td></tr>
<tr><th id="699">699</th><td>    <b>break</b>;</td></tr>
<tr><th id="700">700</th><td>  }</td></tr>
<tr><th id="701">701</th><td>  <b>return</b> <a class="local col0 ref" href="#510GenericOpc" title='GenericOpc' data-ref="510GenericOpc" data-ref-filename="510GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="702">702</th><td>}</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// Select the AArch64 opcode for the G_LOAD or G_STORE operation<span class="command"> \p</span> <span class="arg">GenericOpc,</span></i></td></tr>
<tr><th id="705">705</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// appropriate for the (value) register bank<span class="command"> \p</span> <span class="arg">RegBankID</span> and of memory access</i></td></tr>
<tr><th id="706">706</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// size<span class="command"> \p</span> <span class="arg">OpSize.</span>  This returns the variant with the base+unsigned-immediate</i></td></tr>
<tr><th id="707">707</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// addressing mode (e.g., LDRXui).</i></td></tr>
<tr><th id="708">708</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">GenericOpc</span> if the combination is unsupported.</i></td></tr>
<tr><th id="709">709</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL19selectLoadStoreUIOpjjj" title='selectLoadStoreUIOp' data-type='unsigned int selectLoadStoreUIOp(unsigned int GenericOpc, unsigned int RegBankID, unsigned int OpSize)' data-ref="_ZL19selectLoadStoreUIOpjjj" data-ref-filename="_ZL19selectLoadStoreUIOpjjj">selectLoadStoreUIOp</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="513GenericOpc" title='GenericOpc' data-type='unsigned int' data-ref="513GenericOpc" data-ref-filename="513GenericOpc">GenericOpc</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="514RegBankID" title='RegBankID' data-type='unsigned int' data-ref="514RegBankID" data-ref-filename="514RegBankID">RegBankID</dfn>,</td></tr>
<tr><th id="710">710</th><td>                                    <em>unsigned</em> <dfn class="local col5 decl" id="515OpSize" title='OpSize' data-type='unsigned int' data-ref="515OpSize" data-ref-filename="515OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="711">711</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="516isStore" title='isStore' data-type='const bool' data-ref="516isStore" data-ref-filename="516isStore">isStore</dfn> = <a class="local col3 ref" href="#513GenericOpc" title='GenericOpc' data-ref="513GenericOpc" data-ref-filename="513GenericOpc">GenericOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>;</td></tr>
<tr><th id="712">712</th><td>  <b>switch</b> (<a class="local col4 ref" href="#514RegBankID" title='RegBankID' data-ref="514RegBankID" data-ref-filename="514RegBankID">RegBankID</a>) {</td></tr>
<tr><th id="713">713</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>:</td></tr>
<tr><th id="714">714</th><td>    <b>switch</b> (<a class="local col5 ref" href="#515OpSize" title='OpSize' data-ref="515OpSize" data-ref-filename="515OpSize">OpSize</a>) {</td></tr>
<tr><th id="715">715</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="716">716</th><td>      <b>return</b> <a class="local col6 ref" href="#516isStore" title='isStore' data-ref="516isStore" data-ref-filename="516isStore">isStore</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>;</td></tr>
<tr><th id="717">717</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="718">718</th><td>      <b>return</b> <a class="local col6 ref" href="#516isStore" title='isStore' data-ref="516isStore" data-ref-filename="516isStore">isStore</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>;</td></tr>
<tr><th id="719">719</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="720">720</th><td>      <b>return</b> <a class="local col6 ref" href="#516isStore" title='isStore' data-ref="516isStore" data-ref-filename="516isStore">isStore</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>;</td></tr>
<tr><th id="721">721</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="722">722</th><td>      <b>return</b> <a class="local col6 ref" href="#516isStore" title='isStore' data-ref="516isStore" data-ref-filename="516isStore">isStore</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>;</td></tr>
<tr><th id="723">723</th><td>    }</td></tr>
<tr><th id="724">724</th><td>    <b>break</b>;</td></tr>
<tr><th id="725">725</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>:</td></tr>
<tr><th id="726">726</th><td>    <b>switch</b> (<a class="local col5 ref" href="#515OpSize" title='OpSize' data-ref="515OpSize" data-ref-filename="515OpSize">OpSize</a>) {</td></tr>
<tr><th id="727">727</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="728">728</th><td>      <b>return</b> <a class="local col6 ref" href="#516isStore" title='isStore' data-ref="516isStore" data-ref-filename="516isStore">isStore</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBui" title='llvm::AArch64::STRBui' data-ref="llvm::AArch64::STRBui" data-ref-filename="llvm..AArch64..STRBui">STRBui</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBui" title='llvm::AArch64::LDRBui' data-ref="llvm::AArch64::LDRBui" data-ref-filename="llvm..AArch64..LDRBui">LDRBui</a>;</td></tr>
<tr><th id="729">729</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="730">730</th><td>      <b>return</b> <a class="local col6 ref" href="#516isStore" title='isStore' data-ref="516isStore" data-ref-filename="516isStore">isStore</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHui" title='llvm::AArch64::STRHui' data-ref="llvm::AArch64::STRHui" data-ref-filename="llvm..AArch64..STRHui">STRHui</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHui" title='llvm::AArch64::LDRHui' data-ref="llvm::AArch64::LDRHui" data-ref-filename="llvm..AArch64..LDRHui">LDRHui</a>;</td></tr>
<tr><th id="731">731</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="732">732</th><td>      <b>return</b> <a class="local col6 ref" href="#516isStore" title='isStore' data-ref="516isStore" data-ref-filename="516isStore">isStore</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>;</td></tr>
<tr><th id="733">733</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="734">734</th><td>      <b>return</b> <a class="local col6 ref" href="#516isStore" title='isStore' data-ref="516isStore" data-ref-filename="516isStore">isStore</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>;</td></tr>
<tr><th id="735">735</th><td>    }</td></tr>
<tr><th id="736">736</th><td>    <b>break</b>;</td></tr>
<tr><th id="737">737</th><td>  }</td></tr>
<tr><th id="738">738</th><td>  <b>return</b> <a class="local col3 ref" href="#513GenericOpc" title='GenericOpc' data-ref="513GenericOpc" data-ref-filename="513GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="739">739</th><td>}</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><u>#<span data-ppcond="741">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="742">742</th><td><i class="doc">/// Helper function that verifies that we have a valid copy at the end of</i></td></tr>
<tr><th id="743">743</th><td><i class="doc">/// selectCopy. Verifies that the source and dest have the expected sizes and</i></td></tr>
<tr><th id="744">744</th><td><i class="doc">/// then returns true.</i></td></tr>
<tr><th id="745">745</th><td><em>static</em> <em>bool</em> isValidCopy(<em>const</em> MachineInstr &amp;I, <em>const</em> RegisterBank &amp;DstBank,</td></tr>
<tr><th id="746">746</th><td>                        <em>const</em> MachineRegisterInfo &amp;MRI,</td></tr>
<tr><th id="747">747</th><td>                        <em>const</em> TargetRegisterInfo &amp;TRI,</td></tr>
<tr><th id="748">748</th><td>                        <em>const</em> RegisterBankInfo &amp;RBI) {</td></tr>
<tr><th id="749">749</th><td>  <em>const</em> Register DstReg = I.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="750">750</th><td>  <em>const</em> Register SrcReg = I.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="751">751</th><td>  <em>const</em> <em>unsigned</em> DstSize = RBI.getSizeInBits(DstReg, MRI, TRI);</td></tr>
<tr><th id="752">752</th><td>  <em>const</em> <em>unsigned</em> SrcSize = RBI.getSizeInBits(SrcReg, MRI, TRI);</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <i>// Make sure the size of the source and dest line up.</i></td></tr>
<tr><th id="755">755</th><td>  assert(</td></tr>
<tr><th id="756">756</th><td>      (DstSize == SrcSize ||</td></tr>
<tr><th id="757">757</th><td>       <i>// Copies are a mean to setup initial types, the number of</i></td></tr>
<tr><th id="758">758</th><td><i>       // bits may not exactly match.</i></td></tr>
<tr><th id="759">759</th><td>       (Register::isPhysicalRegister(SrcReg) &amp;&amp; DstSize &lt;= SrcSize) ||</td></tr>
<tr><th id="760">760</th><td>       <i>// Copies are a mean to copy bits around, as long as we are</i></td></tr>
<tr><th id="761">761</th><td><i>       // on the same register class, that's fine. Otherwise, that</i></td></tr>
<tr><th id="762">762</th><td><i>       // means we need some SUBREG_TO_REG or AND &amp; co.</i></td></tr>
<tr><th id="763">763</th><td>       (((DstSize + <var>31</var>) / <var>32</var> == (SrcSize + <var>31</var>) / <var>32</var>) &amp;&amp; DstSize &gt; SrcSize)) &amp;&amp;</td></tr>
<tr><th id="764">764</th><td>      <q>"Copy with different width?!"</q>);</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <i>// Check the size of the destination.</i></td></tr>
<tr><th id="767">767</th><td>  assert((DstSize &lt;= <var>64</var> || DstBank.getID() == AArch64::FPRRegBankID) &amp;&amp;</td></tr>
<tr><th id="768">768</th><td>         <q>"GPRs cannot get more than 64-bit width values"</q>);</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="771">771</th><td>}</td></tr>
<tr><th id="772">772</th><td><u>#<span data-ppcond="741">endif</span></u></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i class="doc" data-doc="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj">/// Helper function for selectCopy. Inserts a subregister copy from<span class="command"> \p</span> <span class="arg">SrcReg</span></i></td></tr>
<tr><th id="775">775</th><td><i class="doc" data-doc="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj">/// to<span class="command"> \p</span> <span class="arg">*To.</span></i></td></tr>
<tr><th id="776">776</th><td><i class="doc" data-doc="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj">///</i></td></tr>
<tr><th id="777">777</th><td><i class="doc" data-doc="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj">/// E.g "To = COPY SrcReg:SubReg"</i></td></tr>
<tr><th id="778">778</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj" title='copySubReg' data-type='bool copySubReg(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, const llvm::RegisterBankInfo &amp; RBI, llvm::Register SrcReg, const llvm::TargetRegisterClass * To, unsigned int SubReg)' data-ref="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj">copySubReg</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="517I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="517I" data-ref-filename="517I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="518MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="518MRI" data-ref-filename="518MRI">MRI</dfn>,</td></tr>
<tr><th id="779">779</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col9 decl" id="519RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="519RBI" data-ref-filename="519RBI">RBI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="520SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="520SrcReg" data-ref-filename="520SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="780">780</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="521To" title='To' data-type='const llvm::TargetRegisterClass *' data-ref="521To" data-ref-filename="521To">To</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="522SubReg" title='SubReg' data-type='unsigned int' data-ref="522SubReg" data-ref-filename="522SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="781">781</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcReg.isValid() &amp;&amp; <q>"Expected a valid source register?"</q>);</td></tr>
<tr><th id="782">782</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(To &amp;&amp; <q>"Destination register class cannot be null"</q>);</td></tr>
<tr><th id="783">783</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SubReg &amp;&amp; <q>"Expected a valid subregister"</q>);</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col3 decl" id="523MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="523MIB" data-ref-filename="523MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col7 ref" href="#517I" title='I' data-ref="517I" data-ref-filename="517I">I</a>);</td></tr>
<tr><th id="786">786</th><td>  <em>auto</em> <dfn class="local col4 decl" id="524SubRegCopy" title='SubRegCopy' data-type='llvm::MachineInstrBuilder' data-ref="524SubRegCopy" data-ref-filename="524SubRegCopy">SubRegCopy</dfn> =</td></tr>
<tr><th id="787">787</th><td>      <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col3 ref" href="#523MIB" title='MIB' data-ref="523MIB" data-ref-filename="523MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#521To" title='To' data-ref="521To" data-ref-filename="521To">To</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#520SrcReg" title='SrcReg' data-ref="520SrcReg" data-ref-filename="520SrcReg">SrcReg</a>, <var>0</var>, <a class="local col2 ref" href="#522SubReg" title='SubReg' data-ref="522SubReg" data-ref-filename="522SubReg">SubReg</a>);</td></tr>
<tr><th id="788">788</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="525RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="525RegOp" data-ref-filename="525RegOp">RegOp</dfn> = <a class="local col7 ref" href="#517I" title='I' data-ref="517I" data-ref-filename="517I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="789">789</th><td>  <a class="local col5 ref" href="#525RegOp" title='RegOp' data-ref="525RegOp" data-ref-filename="525RegOp">RegOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col4 ref" href="#524SubRegCopy" title='SubRegCopy' data-ref="524SubRegCopy" data-ref-filename="524SubRegCopy">SubRegCopy</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <i>// It's possible that the destination register won't be constrained. Make</i></td></tr>
<tr><th id="792">792</th><td><i>  // sure that happens.</i></td></tr>
<tr><th id="793">793</th><td>  <b>if</b> (!<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#517I" title='I' data-ref="517I" data-ref-filename="517I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="794">794</th><td>    <a class="local col9 ref" href="#519RBI" title='RBI' data-ref="519RBI" data-ref-filename="519RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col7 ref" href="#517I" title='I' data-ref="517I" data-ref-filename="517I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col1 ref" href="#521To" title='To' data-ref="521To" data-ref-filename="521To">To</a>, <span class='refarg'><a class="local col8 ref" href="#518MRI" title='MRI' data-ref="518MRI" data-ref-filename="518MRI">MRI</a></span>);</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><i class="doc" data-doc="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// Helper function to get the source and destination register classes for a</i></td></tr>
<tr><th id="800">800</th><td><i class="doc" data-doc="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// copy. Returns a std::pair containing the source register class for the</i></td></tr>
<tr><th id="801">801</th><td><i class="doc" data-doc="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// copy, and the destination register class for the copy. If a register class</i></td></tr>
<tr><th id="802">802</th><td><i class="doc" data-doc="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// cannot be determined, then it will be nullptr.</i></td></tr>
<tr><th id="803">803</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="804">804</th><td><dfn class="tu decl def fn" id="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='getRegClassesForCopy' data-type='std::pair&lt;const TargetRegisterClass *, const TargetRegisterClass *&gt; getRegClassesForCopy(llvm::MachineInstr &amp; I, const llvm::TargetInstrInfo &amp; TII, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">getRegClassesForCopy</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="526I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="526I" data-ref-filename="526I">I</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col7 decl" id="527TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="527TII" data-ref-filename="527TII">TII</dfn>,</td></tr>
<tr><th id="805">805</th><td>                     <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="528MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="528MRI" data-ref-filename="528MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="529TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="529TRI" data-ref-filename="529TRI">TRI</dfn>,</td></tr>
<tr><th id="806">806</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col0 decl" id="530RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="530RBI" data-ref-filename="530RBI">RBI</dfn>) {</td></tr>
<tr><th id="807">807</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="531DstReg" title='DstReg' data-type='llvm::Register' data-ref="531DstReg" data-ref-filename="531DstReg">DstReg</dfn> = <a class="local col6 ref" href="#526I" title='I' data-ref="526I" data-ref-filename="526I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="808">808</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="532SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="532SrcReg" data-ref-filename="532SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#526I" title='I' data-ref="526I" data-ref-filename="526I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="809">809</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="533DstRegBank" title='DstRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="533DstRegBank" data-ref-filename="533DstRegBank">DstRegBank</dfn> = *<a class="local col0 ref" href="#530RBI" title='RBI' data-ref="530RBI" data-ref-filename="530RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#531DstReg" title='DstReg' data-ref="531DstReg" data-ref-filename="531DstReg">DstReg</a>, <a class="local col8 ref" href="#528MRI" title='MRI' data-ref="528MRI" data-ref-filename="528MRI">MRI</a>, <a class="local col9 ref" href="#529TRI" title='TRI' data-ref="529TRI" data-ref-filename="529TRI">TRI</a>);</td></tr>
<tr><th id="810">810</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="534SrcRegBank" title='SrcRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="534SrcRegBank" data-ref-filename="534SrcRegBank">SrcRegBank</dfn> = *<a class="local col0 ref" href="#530RBI" title='RBI' data-ref="530RBI" data-ref-filename="530RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#532SrcReg" title='SrcReg' data-ref="532SrcReg" data-ref-filename="532SrcReg">SrcReg</a>, <a class="local col8 ref" href="#528MRI" title='MRI' data-ref="528MRI" data-ref-filename="528MRI">MRI</a>, <a class="local col9 ref" href="#529TRI" title='TRI' data-ref="529TRI" data-ref-filename="529TRI">TRI</a>);</td></tr>
<tr><th id="811">811</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="535DstSize" title='DstSize' data-type='unsigned int' data-ref="535DstSize" data-ref-filename="535DstSize">DstSize</dfn> = <a class="local col0 ref" href="#530RBI" title='RBI' data-ref="530RBI" data-ref-filename="530RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#531DstReg" title='DstReg' data-ref="531DstReg" data-ref-filename="531DstReg">DstReg</a>, <a class="local col8 ref" href="#528MRI" title='MRI' data-ref="528MRI" data-ref-filename="528MRI">MRI</a>, <a class="local col9 ref" href="#529TRI" title='TRI' data-ref="529TRI" data-ref-filename="529TRI">TRI</a>);</td></tr>
<tr><th id="812">812</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="536SrcSize" title='SrcSize' data-type='unsigned int' data-ref="536SrcSize" data-ref-filename="536SrcSize">SrcSize</dfn> = <a class="local col0 ref" href="#530RBI" title='RBI' data-ref="530RBI" data-ref-filename="530RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#532SrcReg" title='SrcReg' data-ref="532SrcReg" data-ref-filename="532SrcReg">SrcReg</a>, <a class="local col8 ref" href="#528MRI" title='MRI' data-ref="528MRI" data-ref-filename="528MRI">MRI</a>, <a class="local col9 ref" href="#529TRI" title='TRI' data-ref="529TRI" data-ref-filename="529TRI">TRI</a>);</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <i>// Special casing for cross-bank copies of s1s. We can technically represent</i></td></tr>
<tr><th id="815">815</th><td><i>  // a 1-bit value with any size of register. The minimum size for a GPR is 32</i></td></tr>
<tr><th id="816">816</th><td><i>  // bits. So, we need to put the FPR on 32 bits as well.</i></td></tr>
<tr><th id="817">817</th><td><i>  //</i></td></tr>
<tr><th id="818">818</th><td><i>  // FIXME: I'm not sure if this case holds true outside of copies. If it does,</i></td></tr>
<tr><th id="819">819</th><td><i>  // then we can pull it into the helpers that get the appropriate class for a</i></td></tr>
<tr><th id="820">820</th><td><i>  // register bank. Or make a new helper that carries along some constraint</i></td></tr>
<tr><th id="821">821</th><td><i>  // information.</i></td></tr>
<tr><th id="822">822</th><td>  <b>if</b> (<a class="local col4 ref" href="#534SrcRegBank" title='SrcRegBank' data-ref="534SrcRegBank" data-ref-filename="534SrcRegBank">SrcRegBank</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankneERKS0_" title='llvm::RegisterBank::operator!=' data-ref="_ZNK4llvm12RegisterBankneERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankneERKS0_">!=</a> <a class="local col3 ref" href="#533DstRegBank" title='DstRegBank' data-ref="533DstRegBank" data-ref-filename="533DstRegBank">DstRegBank</a> &amp;&amp; (<a class="local col5 ref" href="#535DstSize" title='DstSize' data-ref="535DstSize" data-ref-filename="535DstSize">DstSize</a> == <var>1</var> &amp;&amp; <a class="local col6 ref" href="#536SrcSize" title='SrcSize' data-ref="536SrcSize" data-ref-filename="536SrcSize">SrcSize</a> == <var>1</var>))</td></tr>
<tr><th id="823">823</th><td>    <a class="local col6 ref" href="#536SrcSize" title='SrcSize' data-ref="536SrcSize" data-ref-filename="536SrcSize">SrcSize</a> = <a class="local col5 ref" href="#535DstSize" title='DstSize' data-ref="535DstSize" data-ref-filename="535DstSize">DstSize</a> = <var>32</var>;</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>  <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="tu ref fn" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" data-ref-filename="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col4 ref" href="#534SrcRegBank" title='SrcRegBank' data-ref="534SrcRegBank" data-ref-filename="534SrcRegBank">SrcRegBank</a>, <a class="local col6 ref" href="#536SrcSize" title='SrcSize' data-ref="536SrcSize" data-ref-filename="536SrcSize">SrcSize</a>, <b>true</b>),</td></tr>
<tr><th id="826">826</th><td>          <a class="tu ref fn" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" data-ref-filename="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col3 ref" href="#533DstRegBank" title='DstRegBank' data-ref="533DstRegBank" data-ref-filename="533DstRegBank">DstRegBank</a>, <a class="local col5 ref" href="#535DstSize" title='DstSize' data-ref="535DstSize" data-ref-filename="535DstSize">DstSize</a>, <b>true</b>)};</td></tr>
<tr><th id="827">827</th><td>}</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-type='bool selectCopy(llvm::MachineInstr &amp; I, const llvm::TargetInstrInfo &amp; TII, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="537I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="537I" data-ref-filename="537I">I</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="538TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="538TII" data-ref-filename="538TII">TII</dfn>,</td></tr>
<tr><th id="830">830</th><td>                       <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="539MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="539MRI" data-ref-filename="539MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col0 decl" id="540TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="540TRI" data-ref-filename="540TRI">TRI</dfn>,</td></tr>
<tr><th id="831">831</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col1 decl" id="541RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="541RBI" data-ref-filename="541RBI">RBI</dfn>) {</td></tr>
<tr><th id="832">832</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="542DstReg" title='DstReg' data-type='llvm::Register' data-ref="542DstReg" data-ref-filename="542DstReg">DstReg</dfn> = <a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="833">833</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="543SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="543SrcReg" data-ref-filename="543SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="834">834</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="544DstRegBank" title='DstRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="544DstRegBank" data-ref-filename="544DstRegBank">DstRegBank</dfn> = *<a class="local col1 ref" href="#541RBI" title='RBI' data-ref="541RBI" data-ref-filename="541RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#542DstReg" title='DstReg' data-ref="542DstReg" data-ref-filename="542DstReg">DstReg</a>, <a class="local col9 ref" href="#539MRI" title='MRI' data-ref="539MRI" data-ref-filename="539MRI">MRI</a>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>);</td></tr>
<tr><th id="835">835</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="545SrcRegBank" title='SrcRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="545SrcRegBank" data-ref-filename="545SrcRegBank">SrcRegBank</dfn> = *<a class="local col1 ref" href="#541RBI" title='RBI' data-ref="541RBI" data-ref-filename="541RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#543SrcReg" title='SrcReg' data-ref="543SrcReg" data-ref-filename="543SrcReg">SrcReg</a>, <a class="local col9 ref" href="#539MRI" title='MRI' data-ref="539MRI" data-ref-filename="539MRI">MRI</a>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>);</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <i>// Find the correct register classes for the source and destination registers.</i></td></tr>
<tr><th id="838">838</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="546SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="546SrcRC" data-ref-filename="546SrcRC">SrcRC</dfn>;</td></tr>
<tr><th id="839">839</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="547DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="547DstRC" data-ref-filename="547DstRC">DstRC</dfn>;</td></tr>
<tr><th id="840">840</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#546SrcRC" title='SrcRC' data-ref="546SrcRC" data-ref-filename="546SrcRC">SrcRC</a></span>, <span class='refarg'><a class="local col7 ref" href="#547DstRC" title='DstRC' data-ref="547DstRC" data-ref-filename="547DstRC">DstRC</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='getRegClassesForCopy' data-use='c' data-ref="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">getRegClassesForCopy</a>(<span class='refarg'><a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a></span>, <a class="local col8 ref" href="#538TII" title='TII' data-ref="538TII" data-ref-filename="538TII">TII</a>, <span class='refarg'><a class="local col9 ref" href="#539MRI" title='MRI' data-ref="539MRI" data-ref-filename="539MRI">MRI</a></span>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>, <a class="local col1 ref" href="#541RBI" title='RBI' data-ref="541RBI" data-ref-filename="541RBI">RBI</a>);</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <b>if</b> (!<a class="local col7 ref" href="#547DstRC" title='DstRC' data-ref="547DstRC" data-ref-filename="547DstRC">DstRC</a>) {</td></tr>
<tr><th id="843">843</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unexpected dest size "</q></td></tr>
<tr><th id="844">844</th><td>                      &lt;&lt; RBI.getSizeInBits(DstReg, MRI, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="845">845</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="846">846</th><td>  }</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <i>// A couple helpers below, for making sure that the copy we produce is valid.</i></td></tr>
<tr><th id="849">849</th><td><i></i></td></tr>
<tr><th id="850">850</th><td><i>  // Set to true if we insert a SUBREG_TO_REG. If we do this, then we don't want</i></td></tr>
<tr><th id="851">851</th><td><i>  // to verify that the src and dst are the same size, since that's handled by</i></td></tr>
<tr><th id="852">852</th><td><i>  // the SUBREG_TO_REG.</i></td></tr>
<tr><th id="853">853</th><td>  <em>bool</em> <dfn class="local col8 decl" id="548KnownValid" title='KnownValid' data-type='bool' data-ref="548KnownValid" data-ref-filename="548KnownValid">KnownValid</dfn> = <b>false</b>;</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <i>// Returns true, or asserts if something we don't expect happens. Instead of</i></td></tr>
<tr><th id="856">856</th><td><i>  // returning true, we return isValidCopy() to ensure that we verify the</i></td></tr>
<tr><th id="857">857</th><td><i>  // result.</i></td></tr>
<tr><th id="858">858</th><td>  <em>auto</em> <dfn class="local col9 decl" id="549CheckCopy" title='CheckCopy' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:858:20)' data-ref="549CheckCopy" data-ref-filename="549CheckCopy">CheckCopy</dfn> = [&amp;]() {</td></tr>
<tr><th id="859">859</th><td>    <i>// If we have a bitcast or something, we can't have physical registers.</i></td></tr>
<tr><th id="860">860</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((I.isCopy() ||</td></tr>
<tr><th id="861">861</th><td>            (!Register::isPhysicalRegister(I.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="862">862</th><td>             !Register::isPhysicalRegister(I.getOperand(<var>1</var>).getReg()))) &amp;&amp;</td></tr>
<tr><th id="863">863</th><td>           <q>"No phys reg on generic operator!"</q>);</td></tr>
<tr><th id="864">864</th><td>    <em>bool</em> <dfn class="local col0 decl" id="550ValidCopy" title='ValidCopy' data-type='bool' data-ref="550ValidCopy" data-ref-filename="550ValidCopy">ValidCopy</dfn> = <b>true</b>;</td></tr>
<tr><th id="865">865</th><td><u>#<span data-ppcond="865">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="866">866</th><td>    ValidCopy = KnownValid || isValidCopy(I, DstRegBank, MRI, TRI, RBI);</td></tr>
<tr><th id="867">867</th><td>    assert(ValidCopy &amp;&amp; <q>"Invalid copy."</q>);</td></tr>
<tr><th id="868">868</th><td>    (<em>void</em>)KnownValid;</td></tr>
<tr><th id="869">869</th><td><u>#<span data-ppcond="865">endif</span></u></td></tr>
<tr><th id="870">870</th><td>    <b>return</b> <a class="local col0 ref" href="#550ValidCopy" title='ValidCopy' data-ref="550ValidCopy" data-ref-filename="550ValidCopy">ValidCopy</a>;</td></tr>
<tr><th id="871">871</th><td>  };</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <i>// Is this a copy? If so, then we may need to insert a subregister copy.</i></td></tr>
<tr><th id="874">874</th><td>  <b>if</b> (<a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="875">875</th><td>    <i>// Yes. Check if there's anything to fix up.</i></td></tr>
<tr><th id="876">876</th><td>    <b>if</b> (!<a class="local col6 ref" href="#546SrcRC" title='SrcRC' data-ref="546SrcRC" data-ref-filename="546SrcRC">SrcRC</a>) {</td></tr>
<tr><th id="877">877</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't determine source register class\n"</q>);</td></tr>
<tr><th id="878">878</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="879">879</th><td>    }</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="551SrcSize" title='SrcSize' data-type='unsigned int' data-ref="551SrcSize" data-ref-filename="551SrcSize">SrcSize</dfn> = <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col6 ref" href="#546SrcRC" title='SrcRC' data-ref="546SrcRC" data-ref-filename="546SrcRC">SrcRC</a>);</td></tr>
<tr><th id="882">882</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="552DstSize" title='DstSize' data-type='unsigned int' data-ref="552DstSize" data-ref-filename="552DstSize">DstSize</dfn> = <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col7 ref" href="#547DstRC" title='DstRC' data-ref="547DstRC" data-ref-filename="547DstRC">DstRC</a>);</td></tr>
<tr><th id="883">883</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="553SubReg" title='SubReg' data-type='unsigned int' data-ref="553SubReg" data-ref-filename="553SubReg">SubReg</dfn>;</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>    <i>// If the source bank doesn't support a subregister copy small enough,</i></td></tr>
<tr><th id="886">886</th><td><i>    // then we first need to copy to the destination bank.</i></td></tr>
<tr><th id="887">887</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL20getMinSizeForRegBankRKN4llvm12RegisterBankE" title='getMinSizeForRegBank' data-use='c' data-ref="_ZL20getMinSizeForRegBankRKN4llvm12RegisterBankE" data-ref-filename="_ZL20getMinSizeForRegBankRKN4llvm12RegisterBankE">getMinSizeForRegBank</a>(<a class="local col5 ref" href="#545SrcRegBank" title='SrcRegBank' data-ref="545SrcRegBank" data-ref-filename="545SrcRegBank">SrcRegBank</a>) &gt; <a class="local col2 ref" href="#552DstSize" title='DstSize' data-ref="552DstSize" data-ref-filename="552DstSize">DstSize</a>) {</td></tr>
<tr><th id="888">888</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="554DstTempRC" title='DstTempRC' data-type='const llvm::TargetRegisterClass *' data-ref="554DstTempRC" data-ref-filename="554DstTempRC">DstTempRC</dfn> =</td></tr>
<tr><th id="889">889</th><td>          <a class="tu ref fn" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" data-ref-filename="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col4 ref" href="#544DstRegBank" title='DstRegBank' data-ref="544DstRegBank" data-ref-filename="544DstRegBank">DstRegBank</a>, <a class="local col1 ref" href="#551SrcSize" title='SrcSize' data-ref="551SrcSize" data-ref-filename="551SrcSize">SrcSize</a>, <i>/* GetAllRegSet */</i> <b>true</b>);</td></tr>
<tr><th id="890">890</th><td>      <a class="tu ref fn" href="#_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" title='getSubRegForClass' data-use='c' data-ref="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" data-ref-filename="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">getSubRegForClass</a>(<a class="local col7 ref" href="#547DstRC" title='DstRC' data-ref="547DstRC" data-ref-filename="547DstRC">DstRC</a>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>, <span class='refarg'><a class="local col3 ref" href="#553SubReg" title='SubReg' data-ref="553SubReg" data-ref-filename="553SubReg">SubReg</a></span>);</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="555MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="555MIB" data-ref-filename="555MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a>);</td></tr>
<tr><th id="893">893</th><td>      <em>auto</em> <dfn class="local col6 decl" id="556Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="556Copy" data-ref-filename="556Copy">Copy</dfn> = <a class="local col5 ref" href="#555MIB" title='MIB' data-ref="555MIB" data-ref-filename="555MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE">{</a><a class="local col4 ref" href="#554DstTempRC" title='DstTempRC' data-ref="554DstTempRC" data-ref-filename="554DstTempRC">DstTempRC</a>}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#543SrcReg" title='SrcReg' data-ref="543SrcReg" data-ref-filename="543SrcReg">SrcReg</a>});</td></tr>
<tr><th id="894">894</th><td>      <a class="tu ref fn" href="#_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj" title='copySubReg' data-use='c' data-ref="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj">copySubReg</a>(<span class='refarg'><a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a></span>, <span class='refarg'><a class="local col9 ref" href="#539MRI" title='MRI' data-ref="539MRI" data-ref-filename="539MRI">MRI</a></span>, <a class="local col1 ref" href="#541RBI" title='RBI' data-ref="541RBI" data-ref-filename="541RBI">RBI</a>, <a class="local col6 ref" href="#556Copy" title='Copy' data-ref="556Copy" data-ref-filename="556Copy">Copy</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="local col7 ref" href="#547DstRC" title='DstRC' data-ref="547DstRC" data-ref-filename="547DstRC">DstRC</a>, <a class="local col3 ref" href="#553SubReg" title='SubReg' data-ref="553SubReg" data-ref-filename="553SubReg">SubReg</a>);</td></tr>
<tr><th id="895">895</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#551SrcSize" title='SrcSize' data-ref="551SrcSize" data-ref-filename="551SrcSize">SrcSize</a> &gt; <a class="local col2 ref" href="#552DstSize" title='DstSize' data-ref="552DstSize" data-ref-filename="552DstSize">DstSize</a>) {</td></tr>
<tr><th id="896">896</th><td>      <i>// If the source register is bigger than the destination we need to</i></td></tr>
<tr><th id="897">897</th><td><i>      // perform a subregister copy.</i></td></tr>
<tr><th id="898">898</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="557SubRegRC" title='SubRegRC' data-type='const llvm::TargetRegisterClass *' data-ref="557SubRegRC" data-ref-filename="557SubRegRC">SubRegRC</dfn> =</td></tr>
<tr><th id="899">899</th><td>          <a class="tu ref fn" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" data-ref-filename="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col5 ref" href="#545SrcRegBank" title='SrcRegBank' data-ref="545SrcRegBank" data-ref-filename="545SrcRegBank">SrcRegBank</a>, <a class="local col2 ref" href="#552DstSize" title='DstSize' data-ref="552DstSize" data-ref-filename="552DstSize">DstSize</a>, <i>/* GetAllRegSet */</i> <b>true</b>);</td></tr>
<tr><th id="900">900</th><td>      <a class="tu ref fn" href="#_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" title='getSubRegForClass' data-use='c' data-ref="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" data-ref-filename="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">getSubRegForClass</a>(<a class="local col7 ref" href="#557SubRegRC" title='SubRegRC' data-ref="557SubRegRC" data-ref-filename="557SubRegRC">SubRegRC</a>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>, <span class='refarg'><a class="local col3 ref" href="#553SubReg" title='SubReg' data-ref="553SubReg" data-ref-filename="553SubReg">SubReg</a></span>);</td></tr>
<tr><th id="901">901</th><td>      <a class="tu ref fn" href="#_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj" title='copySubReg' data-use='c' data-ref="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj">copySubReg</a>(<span class='refarg'><a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a></span>, <span class='refarg'><a class="local col9 ref" href="#539MRI" title='MRI' data-ref="539MRI" data-ref-filename="539MRI">MRI</a></span>, <a class="local col1 ref" href="#541RBI" title='RBI' data-ref="541RBI" data-ref-filename="541RBI">RBI</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#543SrcReg" title='SrcReg' data-ref="543SrcReg" data-ref-filename="543SrcReg">SrcReg</a>, <a class="local col7 ref" href="#547DstRC" title='DstRC' data-ref="547DstRC" data-ref-filename="547DstRC">DstRC</a>, <a class="local col3 ref" href="#553SubReg" title='SubReg' data-ref="553SubReg" data-ref-filename="553SubReg">SubReg</a>);</td></tr>
<tr><th id="902">902</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#552DstSize" title='DstSize' data-ref="552DstSize" data-ref-filename="552DstSize">DstSize</a> &gt; <a class="local col1 ref" href="#551SrcSize" title='SrcSize' data-ref="551SrcSize" data-ref-filename="551SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="903">903</th><td>      <i>// If the destination register is bigger than the source we need to do</i></td></tr>
<tr><th id="904">904</th><td><i>      // a promotion using SUBREG_TO_REG.</i></td></tr>
<tr><th id="905">905</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="558PromotionRC" title='PromotionRC' data-type='const llvm::TargetRegisterClass *' data-ref="558PromotionRC" data-ref-filename="558PromotionRC">PromotionRC</dfn> =</td></tr>
<tr><th id="906">906</th><td>          <a class="tu ref fn" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" data-ref-filename="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col5 ref" href="#545SrcRegBank" title='SrcRegBank' data-ref="545SrcRegBank" data-ref-filename="545SrcRegBank">SrcRegBank</a>, <a class="local col2 ref" href="#552DstSize" title='DstSize' data-ref="552DstSize" data-ref-filename="552DstSize">DstSize</a>, <i>/* GetAllRegSet */</i> <b>true</b>);</td></tr>
<tr><th id="907">907</th><td>      <a class="tu ref fn" href="#_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" title='getSubRegForClass' data-use='c' data-ref="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" data-ref-filename="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">getSubRegForClass</a>(<a class="local col6 ref" href="#546SrcRC" title='SrcRC' data-ref="546SrcRC" data-ref-filename="546SrcRC">SrcRC</a>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>, <span class='refarg'><a class="local col3 ref" href="#553SubReg" title='SubReg' data-ref="553SubReg" data-ref-filename="553SubReg">SubReg</a></span>);</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="559PromoteReg" title='PromoteReg' data-type='llvm::Register' data-ref="559PromoteReg" data-ref-filename="559PromoteReg">PromoteReg</dfn> = <a class="local col9 ref" href="#539MRI" title='MRI' data-ref="539MRI" data-ref-filename="539MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#558PromotionRC" title='PromotionRC' data-ref="558PromotionRC" data-ref-filename="558PromotionRC">PromotionRC</a>);</td></tr>
<tr><th id="910">910</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a></span>, <a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="911">911</th><td>              <a class="local col8 ref" href="#538TII" title='TII' data-ref="538TII" data-ref-filename="538TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#559PromoteReg" title='PromoteReg' data-ref="559PromoteReg" data-ref-filename="559PromoteReg">PromoteReg</a>)</td></tr>
<tr><th id="912">912</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="913">913</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#543SrcReg" title='SrcReg' data-ref="543SrcReg" data-ref-filename="543SrcReg">SrcReg</a>)</td></tr>
<tr><th id="914">914</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#553SubReg" title='SubReg' data-ref="553SubReg" data-ref-filename="553SubReg">SubReg</a>);</td></tr>
<tr><th id="915">915</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="560RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="560RegOp" data-ref-filename="560RegOp">RegOp</dfn> = <a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="916">916</th><td>      <a class="local col0 ref" href="#560RegOp" title='RegOp' data-ref="560RegOp" data-ref-filename="560RegOp">RegOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#559PromoteReg" title='PromoteReg' data-ref="559PromoteReg" data-ref-filename="559PromoteReg">PromoteReg</a>);</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>      <i>// Promise that the copy is implicitly validated by the SUBREG_TO_REG.</i></td></tr>
<tr><th id="919">919</th><td>      <a class="local col8 ref" href="#548KnownValid" title='KnownValid' data-ref="548KnownValid" data-ref-filename="548KnownValid">KnownValid</a> = <b>true</b>;</td></tr>
<tr><th id="920">920</th><td>    }</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>    <i>// If the destination is a physical register, then there's nothing to</i></td></tr>
<tr><th id="923">923</th><td><i>    // change, so we're done.</i></td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#542DstReg" title='DstReg' data-ref="542DstReg" data-ref-filename="542DstReg">DstReg</a>))</td></tr>
<tr><th id="925">925</th><td>      <b>return</b> <a class="local col9 ref" href="#549CheckCopy" title='CheckCopy' data-ref="549CheckCopy" data-ref-filename="549CheckCopy">CheckCopy</a><a class="tu ref fn" href="#_ZZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoEENK3$_0clEv" title='selectCopy(llvm::MachineInstr &amp;, const llvm::TargetInstrInfo &amp;, llvm::MachineRegisterInfo &amp;, const llvm::TargetRegisterInfo &amp;, const llvm::RegisterBankInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoEENK3$_0clEv" data-ref-filename="_ZZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoEENK3$_0clEv">()</a>;</td></tr>
<tr><th id="926">926</th><td>  }</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>  <i>// No need to constrain SrcReg. It will get constrained when we hit another</i></td></tr>
<tr><th id="929">929</th><td><i>  // of its use or its defs. Copies do not have constraints.</i></td></tr>
<tr><th id="930">930</th><td>  <b>if</b> (!<a class="local col1 ref" href="#541RBI" title='RBI' data-ref="541RBI" data-ref-filename="541RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#542DstReg" title='DstReg' data-ref="542DstReg" data-ref-filename="542DstReg">DstReg</a>, *<a class="local col7 ref" href="#547DstRC" title='DstRC' data-ref="547DstRC" data-ref-filename="547DstRC">DstRC</a>, <span class='refarg'><a class="local col9 ref" href="#539MRI" title='MRI' data-ref="539MRI" data-ref-filename="539MRI">MRI</a></span>)) {</td></tr>
<tr><th id="931">931</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.getName(I.getOpcode())</td></tr>
<tr><th id="932">932</th><td>                      &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="933">933</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="934">934</th><td>  }</td></tr>
<tr><th id="935">935</th><td>  <a class="local col7 ref" href="#537I" title='I' data-ref="537I" data-ref-filename="537I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col8 ref" href="#538TII" title='TII' data-ref="538TII" data-ref-filename="538TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::COPY" title='llvm::AArch64::COPY' data-ref="llvm::AArch64::COPY" data-ref-filename="llvm..AArch64..COPY">COPY</a>));</td></tr>
<tr><th id="936">936</th><td>  <b>return</b> <a class="local col9 ref" href="#549CheckCopy" title='CheckCopy' data-ref="549CheckCopy" data-ref-filename="549CheckCopy">CheckCopy</a><a class="tu ref fn" href="#_ZZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoEENK3$_0clEv" title='selectCopy(llvm::MachineInstr &amp;, const llvm::TargetInstrInfo &amp;, llvm::MachineRegisterInfo &amp;, const llvm::TargetRegisterInfo &amp;, const llvm::RegisterBankInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoEENK3$_0clEv" data-ref-filename="_ZZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoEENK3$_0clEv">()</a>;</td></tr>
<tr><th id="937">937</th><td>}</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL15selectFPConvOpcjN4llvm3LLTES0_" title='selectFPConvOpc' data-type='unsigned int selectFPConvOpc(unsigned int GenericOpc, llvm::LLT DstTy, llvm::LLT SrcTy)' data-ref="_ZL15selectFPConvOpcjN4llvm3LLTES0_" data-ref-filename="_ZL15selectFPConvOpcjN4llvm3LLTES0_">selectFPConvOpc</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="561GenericOpc" title='GenericOpc' data-type='unsigned int' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</dfn>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="562DstTy" title='DstTy' data-type='llvm::LLT' data-ref="562DstTy" data-ref-filename="562DstTy">DstTy</dfn>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="563SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="563SrcTy" data-ref-filename="563SrcTy">SrcTy</dfn>) {</td></tr>
<tr><th id="940">940</th><td>  <b>if</b> (!<a class="local col2 ref" href="#562DstTy" title='DstTy' data-ref="562DstTy" data-ref-filename="562DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() || !<a class="local col3 ref" href="#563SrcTy" title='SrcTy' data-ref="563SrcTy" data-ref-filename="563SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>())</td></tr>
<tr><th id="941">941</th><td>    <b>return</b> <a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="564DstSize" title='DstSize' data-type='const unsigned int' data-ref="564DstSize" data-ref-filename="564DstSize">DstSize</dfn> = <a class="local col2 ref" href="#562DstTy" title='DstTy' data-ref="562DstTy" data-ref-filename="562DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="944">944</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="565SrcSize" title='SrcSize' data-type='const unsigned int' data-ref="565SrcSize" data-ref-filename="565SrcSize">SrcSize</dfn> = <a class="local col3 ref" href="#563SrcTy" title='SrcTy' data-ref="563SrcTy" data-ref-filename="563SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <b>switch</b> (<a class="local col4 ref" href="#564DstSize" title='DstSize' data-ref="564DstSize" data-ref-filename="564DstSize">DstSize</a>) {</td></tr>
<tr><th id="947">947</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="948">948</th><td>    <b>switch</b> (<a class="local col5 ref" href="#565SrcSize" title='SrcSize' data-ref="565SrcSize" data-ref-filename="565SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="949">949</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="950">950</th><td>      <b>switch</b> (<a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="951">951</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="952">952</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SCVTFUWSri" title='llvm::AArch64::SCVTFUWSri' data-ref="llvm::AArch64::SCVTFUWSri" data-ref-filename="llvm..AArch64..SCVTFUWSri">SCVTFUWSri</a>;</td></tr>
<tr><th id="953">953</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="954">954</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UCVTFUWSri" title='llvm::AArch64::UCVTFUWSri' data-ref="llvm::AArch64::UCVTFUWSri" data-ref-filename="llvm..AArch64..UCVTFUWSri">UCVTFUWSri</a>;</td></tr>
<tr><th id="955">955</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="956">956</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZSUWSr" title='llvm::AArch64::FCVTZSUWSr' data-ref="llvm::AArch64::FCVTZSUWSr" data-ref-filename="llvm..AArch64..FCVTZSUWSr">FCVTZSUWSr</a>;</td></tr>
<tr><th id="957">957</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="958">958</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZUUWSr" title='llvm::AArch64::FCVTZUUWSr' data-ref="llvm::AArch64::FCVTZUUWSr" data-ref-filename="llvm..AArch64..FCVTZUUWSr">FCVTZUUWSr</a>;</td></tr>
<tr><th id="959">959</th><td>      <b>default</b>:</td></tr>
<tr><th id="960">960</th><td>        <b>return</b> <a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="961">961</th><td>      }</td></tr>
<tr><th id="962">962</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="963">963</th><td>      <b>switch</b> (<a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="964">964</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="965">965</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SCVTFUXSri" title='llvm::AArch64::SCVTFUXSri' data-ref="llvm::AArch64::SCVTFUXSri" data-ref-filename="llvm..AArch64..SCVTFUXSri">SCVTFUXSri</a>;</td></tr>
<tr><th id="966">966</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="967">967</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UCVTFUXSri" title='llvm::AArch64::UCVTFUXSri' data-ref="llvm::AArch64::UCVTFUXSri" data-ref-filename="llvm..AArch64..UCVTFUXSri">UCVTFUXSri</a>;</td></tr>
<tr><th id="968">968</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="969">969</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZSUWDr" title='llvm::AArch64::FCVTZSUWDr' data-ref="llvm::AArch64::FCVTZSUWDr" data-ref-filename="llvm..AArch64..FCVTZSUWDr">FCVTZSUWDr</a>;</td></tr>
<tr><th id="970">970</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="971">971</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZUUWDr" title='llvm::AArch64::FCVTZUUWDr' data-ref="llvm::AArch64::FCVTZUUWDr" data-ref-filename="llvm..AArch64..FCVTZUUWDr">FCVTZUUWDr</a>;</td></tr>
<tr><th id="972">972</th><td>      <b>default</b>:</td></tr>
<tr><th id="973">973</th><td>        <b>return</b> <a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="974">974</th><td>      }</td></tr>
<tr><th id="975">975</th><td>    <b>default</b>:</td></tr>
<tr><th id="976">976</th><td>      <b>return</b> <a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="977">977</th><td>    }</td></tr>
<tr><th id="978">978</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="979">979</th><td>    <b>switch</b> (<a class="local col5 ref" href="#565SrcSize" title='SrcSize' data-ref="565SrcSize" data-ref-filename="565SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="980">980</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="981">981</th><td>      <b>switch</b> (<a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="982">982</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="983">983</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SCVTFUWDri" title='llvm::AArch64::SCVTFUWDri' data-ref="llvm::AArch64::SCVTFUWDri" data-ref-filename="llvm..AArch64..SCVTFUWDri">SCVTFUWDri</a>;</td></tr>
<tr><th id="984">984</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="985">985</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UCVTFUWDri" title='llvm::AArch64::UCVTFUWDri' data-ref="llvm::AArch64::UCVTFUWDri" data-ref-filename="llvm..AArch64..UCVTFUWDri">UCVTFUWDri</a>;</td></tr>
<tr><th id="986">986</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="987">987</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZSUXSr" title='llvm::AArch64::FCVTZSUXSr' data-ref="llvm::AArch64::FCVTZSUXSr" data-ref-filename="llvm..AArch64..FCVTZSUXSr">FCVTZSUXSr</a>;</td></tr>
<tr><th id="988">988</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="989">989</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZUUXSr" title='llvm::AArch64::FCVTZUUXSr' data-ref="llvm::AArch64::FCVTZUUXSr" data-ref-filename="llvm..AArch64..FCVTZUUXSr">FCVTZUUXSr</a>;</td></tr>
<tr><th id="990">990</th><td>      <b>default</b>:</td></tr>
<tr><th id="991">991</th><td>        <b>return</b> <a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="992">992</th><td>      }</td></tr>
<tr><th id="993">993</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="994">994</th><td>      <b>switch</b> (<a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="995">995</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="996">996</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SCVTFUXDri" title='llvm::AArch64::SCVTFUXDri' data-ref="llvm::AArch64::SCVTFUXDri" data-ref-filename="llvm..AArch64..SCVTFUXDri">SCVTFUXDri</a>;</td></tr>
<tr><th id="997">997</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="998">998</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UCVTFUXDri" title='llvm::AArch64::UCVTFUXDri' data-ref="llvm::AArch64::UCVTFUXDri" data-ref-filename="llvm..AArch64..UCVTFUXDri">UCVTFUXDri</a>;</td></tr>
<tr><th id="999">999</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="1000">1000</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZSUXDr" title='llvm::AArch64::FCVTZSUXDr' data-ref="llvm::AArch64::FCVTZSUXDr" data-ref-filename="llvm..AArch64..FCVTZSUXDr">FCVTZSUXDr</a>;</td></tr>
<tr><th id="1001">1001</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="1002">1002</th><td>        <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZUUXDr" title='llvm::AArch64::FCVTZUUXDr' data-ref="llvm::AArch64::FCVTZUUXDr" data-ref-filename="llvm..AArch64..FCVTZUUXDr">FCVTZUUXDr</a>;</td></tr>
<tr><th id="1003">1003</th><td>      <b>default</b>:</td></tr>
<tr><th id="1004">1004</th><td>        <b>return</b> <a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="1005">1005</th><td>      }</td></tr>
<tr><th id="1006">1006</th><td>    <b>default</b>:</td></tr>
<tr><th id="1007">1007</th><td>      <b>return</b> <a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="1008">1008</th><td>    }</td></tr>
<tr><th id="1009">1009</th><td>  <b>default</b>:</td></tr>
<tr><th id="1010">1010</th><td>    <b>return</b> <a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="1011">1011</th><td>  };</td></tr>
<tr><th id="1012">1012</th><td>  <b>return</b> <a class="local col1 ref" href="#561GenericOpc" title='GenericOpc' data-ref="561GenericOpc" data-ref-filename="561GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="1013">1013</th><td>}</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="1016">1016</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitSelect' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitSelect(llvm::Register Dst, llvm::Register True, llvm::Register False, AArch64CC::CondCode CC, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE">emitSelect</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="566Dst" title='Dst' data-type='llvm::Register' data-ref="566Dst" data-ref-filename="566Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="567True" title='True' data-type='llvm::Register' data-ref="567True" data-ref-filename="567True">True</dfn>,</td></tr>
<tr><th id="1017">1017</th><td>                                       <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="568False" title='False' data-type='llvm::Register' data-ref="568False" data-ref-filename="568False">False</dfn>, <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col9 decl" id="569CC" title='CC' data-type='AArch64CC::CondCode' data-ref="569CC" data-ref-filename="569CC">CC</dfn>,</td></tr>
<tr><th id="1018">1018</th><td>                                       <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="570MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="570MIB" data-ref-filename="570MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1019">1019</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="571MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="571MRI" data-ref-filename="571MRI">MRI</dfn> = *<a class="local col0 ref" href="#570MIB" title='MIB' data-ref="570MIB" data-ref-filename="570MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1020">1020</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RBI.getRegBank(False, MRI, TRI)-&gt;getID() ==</td></tr>
<tr><th id="1021">1021</th><td>             RBI.getRegBank(True, MRI, TRI)-&gt;getID() &amp;&amp;</td></tr>
<tr><th id="1022">1022</th><td>         <q>"Expected both select operands to have the same regbank?"</q>);</td></tr>
<tr><th id="1023">1023</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="572Ty" title='Ty' data-type='llvm::LLT' data-ref="572Ty" data-ref-filename="572Ty">Ty</dfn> = <a class="local col1 ref" href="#571MRI" title='MRI' data-ref="571MRI" data-ref-filename="571MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a>);</td></tr>
<tr><th id="1024">1024</th><td>  <b>if</b> (<a class="local col2 ref" href="#572Ty" title='Ty' data-ref="572Ty" data-ref-filename="572Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1025">1025</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1026">1026</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="573Size" title='Size' data-type='const unsigned int' data-ref="573Size" data-ref-filename="573Size">Size</dfn> = <a class="local col2 ref" href="#572Ty" title='Ty' data-ref="572Ty" data-ref-filename="572Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1027">1027</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Size == <var>32</var> || Size == <var>64</var>) &amp;&amp;</td></tr>
<tr><th id="1028">1028</th><td>         <q>"Expected 32 bit or 64 bit select only?"</q>);</td></tr>
<tr><th id="1029">1029</th><td>  <em>const</em> <em>bool</em> <dfn class="local col4 decl" id="574Is32Bit" title='Is32Bit' data-type='const bool' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</dfn> = <a class="local col3 ref" href="#573Size" title='Size' data-ref="573Size" data-ref-filename="573Size">Size</a> == <var>32</var>;</td></tr>
<tr><th id="1030">1030</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a>, <a class="local col1 ref" href="#571MRI" title='MRI' data-ref="571MRI" data-ref-filename="571MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="1031">1031</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="575Opc" title='Opc' data-type='unsigned int' data-ref="575Opc" data-ref-filename="575Opc">Opc</dfn> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCSELSrrr" title='llvm::AArch64::FCSELSrrr' data-ref="llvm::AArch64::FCSELSrrr" data-ref-filename="llvm..AArch64..FCSELSrrr">FCSELSrrr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCSELDrrr" title='llvm::AArch64::FCSELDrrr' data-ref="llvm::AArch64::FCSELDrrr" data-ref-filename="llvm..AArch64..FCSELDrrr">FCSELDrrr</a>;</td></tr>
<tr><th id="1032">1032</th><td>    <em>auto</em> <dfn class="local col6 decl" id="576FCSel" title='FCSel' data-type='llvm::MachineInstrBuilder' data-ref="576FCSel" data-ref-filename="576FCSel">FCSel</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#570MIB" title='MIB' data-ref="570MIB" data-ref-filename="570MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col5 ref" href="#575Opc" title='Opc' data-ref="575Opc" data-ref-filename="575Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#566Dst" title='Dst' data-ref="566Dst" data-ref-filename="566Dst">Dst</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a>, <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a>);</td></tr>
<tr><th id="1033">1033</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#576FCSel" title='FCSel' data-ref="576FCSel" data-ref-filename="576FCSel">FCSel</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1034">1034</th><td>    <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#576FCSel" title='FCSel' data-ref="576FCSel" data-ref-filename="576FCSel">FCSel</a>;</td></tr>
<tr><th id="1035">1035</th><td>  }</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <i>// By default, we'll try and emit a CSEL.</i></td></tr>
<tr><th id="1038">1038</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="577Opc" title='Opc' data-type='unsigned int' data-ref="577Opc" data-ref-filename="577Opc">Opc</dfn> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELWr" title='llvm::AArch64::CSELWr' data-ref="llvm::AArch64::CSELWr" data-ref-filename="llvm..AArch64..CSELWr">CSELWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELXr" title='llvm::AArch64::CSELXr' data-ref="llvm::AArch64::CSELXr" data-ref-filename="llvm..AArch64..CSELXr">CSELXr</a>;</td></tr>
<tr><th id="1039">1039</th><td>  <em>bool</em> <dfn class="local col8 decl" id="578Optimized" title='Optimized' data-type='bool' data-ref="578Optimized" data-ref-filename="578Optimized">Optimized</dfn> = <b>false</b>;</td></tr>
<tr><th id="1040">1040</th><td>  <em>auto</em> <dfn class="local col9 decl" id="579TryFoldBinOpIntoSelect" title='TryFoldBinOpIntoSelect' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:1040:33)' data-ref="579TryFoldBinOpIntoSelect" data-ref-filename="579TryFoldBinOpIntoSelect">TryFoldBinOpIntoSelect</dfn> = [&amp;<a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a>, <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a>, &amp;<a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a>, &amp;<a class="local col1 ref" href="#571MRI" title='MRI' data-ref="571MRI" data-ref-filename="571MRI">MRI</a>,</td></tr>
<tr><th id="1041">1041</th><td>                                 &amp;<a class="local col8 ref" href="#578Optimized" title='Optimized' data-ref="578Optimized" data-ref-filename="578Optimized">Optimized</a>](<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col0 decl" id="580Reg" title='Reg' data-type='llvm::Register &amp;' data-ref="580Reg" data-ref-filename="580Reg">Reg</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="581OtherReg" title='OtherReg' data-type='llvm::Register &amp;' data-ref="581OtherReg" data-ref-filename="581OtherReg">OtherReg</dfn>,</td></tr>
<tr><th id="1042">1042</th><td>                                             <em>bool</em> <dfn class="local col2 decl" id="582Invert" title='Invert' data-type='bool' data-ref="582Invert" data-ref-filename="582Invert">Invert</dfn>) {</td></tr>
<tr><th id="1043">1043</th><td>    <b>if</b> (<a class="local col8 ref" href="#578Optimized" title='Optimized' data-ref="578Optimized" data-ref-filename="578Optimized">Optimized</a>)</td></tr>
<tr><th id="1044">1044</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>    <i>// Attempt to fold:</i></td></tr>
<tr><th id="1047">1047</th><td><i>    //</i></td></tr>
<tr><th id="1048">1048</th><td><i>    // %sub = G_SUB 0, %x</i></td></tr>
<tr><th id="1049">1049</th><td><i>    // %select = G_SELECT cc, %reg, %sub</i></td></tr>
<tr><th id="1050">1050</th><td><i>    //</i></td></tr>
<tr><th id="1051">1051</th><td><i>    // Into:</i></td></tr>
<tr><th id="1052">1052</th><td><i>    // %select = CSNEG %reg, %x, cc</i></td></tr>
<tr><th id="1053">1053</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="583MatchReg" title='MatchReg' data-type='llvm::Register' data-ref="583MatchReg" data-ref-filename="583MatchReg">MatchReg</dfn>;</td></tr>
<tr><th id="1054">1054</th><td>    <b>if</b> (<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#580Reg" title='Reg' data-ref="580Reg" data-ref-filename="580Reg">Reg</a>, <a class="local col1 ref" href="#571MRI" title='MRI' data-ref="571MRI" data-ref-filename="571MRI">MRI</a>, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_NegEOKT_" title='llvm::MIPatternMatch::m_Neg' data-ref="_ZN4llvm14MIPatternMatch5m_NegEOKT_" data-ref-filename="_ZN4llvm14MIPatternMatch5m_NegEOKT_">m_Neg</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col3 ref" href="#583MatchReg" title='MatchReg' data-ref="583MatchReg" data-ref-filename="583MatchReg">MatchReg</a></span>)))) {</td></tr>
<tr><th id="1055">1055</th><td>      <a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSNEGWr" title='llvm::AArch64::CSNEGWr' data-ref="llvm::AArch64::CSNEGWr" data-ref-filename="llvm..AArch64..CSNEGWr">CSNEGWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSNEGXr" title='llvm::AArch64::CSNEGXr' data-ref="llvm::AArch64::CSNEGXr" data-ref-filename="llvm..AArch64..CSNEGXr">CSNEGXr</a>;</td></tr>
<tr><th id="1056">1056</th><td>      <a class="local col0 ref" href="#580Reg" title='Reg' data-ref="580Reg" data-ref-filename="580Reg">Reg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#583MatchReg" title='MatchReg' data-ref="583MatchReg" data-ref-filename="583MatchReg">MatchReg</a>;</td></tr>
<tr><th id="1057">1057</th><td>      <b>if</b> (<a class="local col2 ref" href="#582Invert" title='Invert' data-ref="582Invert" data-ref-filename="582Invert">Invert</a>) {</td></tr>
<tr><th id="1058">1058</th><td>        <a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="ref fn" href="../Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a>);</td></tr>
<tr><th id="1059">1059</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col0 ref" href="#580Reg" title='Reg' data-ref="580Reg" data-ref-filename="580Reg">Reg</a></span>, <span class='refarg'><a class="local col1 ref" href="#581OtherReg" title='OtherReg' data-ref="581OtherReg" data-ref-filename="581OtherReg">OtherReg</a></span>);</td></tr>
<tr><th id="1060">1060</th><td>      }</td></tr>
<tr><th id="1061">1061</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1062">1062</th><td>    }</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>    <i>// Attempt to fold:</i></td></tr>
<tr><th id="1065">1065</th><td><i>    //</i></td></tr>
<tr><th id="1066">1066</th><td><i>    // %xor = G_XOR %x, -1</i></td></tr>
<tr><th id="1067">1067</th><td><i>    // %select = G_SELECT cc, %reg, %xor</i></td></tr>
<tr><th id="1068">1068</th><td><i>    //</i></td></tr>
<tr><th id="1069">1069</th><td><i>    // Into:</i></td></tr>
<tr><th id="1070">1070</th><td><i>    // %select = CSINV %reg, %x, cc</i></td></tr>
<tr><th id="1071">1071</th><td>    <b>if</b> (<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#580Reg" title='Reg' data-ref="580Reg" data-ref-filename="580Reg">Reg</a>, <a class="local col1 ref" href="#571MRI" title='MRI' data-ref="571MRI" data-ref-filename="571MRI">MRI</a>, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_NotEOKT_" title='llvm::MIPatternMatch::m_Not' data-ref="_ZN4llvm14MIPatternMatch5m_NotEOKT_" data-ref-filename="_ZN4llvm14MIPatternMatch5m_NotEOKT_">m_Not</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col3 ref" href="#583MatchReg" title='MatchReg' data-ref="583MatchReg" data-ref-filename="583MatchReg">MatchReg</a></span>)))) {</td></tr>
<tr><th id="1072">1072</th><td>      <a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVWr" title='llvm::AArch64::CSINVWr' data-ref="llvm::AArch64::CSINVWr" data-ref-filename="llvm..AArch64..CSINVWr">CSINVWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVXr" title='llvm::AArch64::CSINVXr' data-ref="llvm::AArch64::CSINVXr" data-ref-filename="llvm..AArch64..CSINVXr">CSINVXr</a>;</td></tr>
<tr><th id="1073">1073</th><td>      <a class="local col0 ref" href="#580Reg" title='Reg' data-ref="580Reg" data-ref-filename="580Reg">Reg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#583MatchReg" title='MatchReg' data-ref="583MatchReg" data-ref-filename="583MatchReg">MatchReg</a>;</td></tr>
<tr><th id="1074">1074</th><td>      <b>if</b> (<a class="local col2 ref" href="#582Invert" title='Invert' data-ref="582Invert" data-ref-filename="582Invert">Invert</a>) {</td></tr>
<tr><th id="1075">1075</th><td>        <a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="ref fn" href="../Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a>);</td></tr>
<tr><th id="1076">1076</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col0 ref" href="#580Reg" title='Reg' data-ref="580Reg" data-ref-filename="580Reg">Reg</a></span>, <span class='refarg'><a class="local col1 ref" href="#581OtherReg" title='OtherReg' data-ref="581OtherReg" data-ref-filename="581OtherReg">OtherReg</a></span>);</td></tr>
<tr><th id="1077">1077</th><td>      }</td></tr>
<tr><th id="1078">1078</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1079">1079</th><td>    }</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>    <i>// Attempt to fold:</i></td></tr>
<tr><th id="1082">1082</th><td><i>    //</i></td></tr>
<tr><th id="1083">1083</th><td><i>    // %add = G_ADD %x, 1</i></td></tr>
<tr><th id="1084">1084</th><td><i>    // %select = G_SELECT cc, %reg, %add</i></td></tr>
<tr><th id="1085">1085</th><td><i>    //</i></td></tr>
<tr><th id="1086">1086</th><td><i>    // Into:</i></td></tr>
<tr><th id="1087">1087</th><td><i>    // %select = CSINC %reg, %x, cc</i></td></tr>
<tr><th id="1088">1088</th><td>    <b>if</b> (<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#580Reg" title='Reg' data-ref="580Reg" data-ref-filename="580Reg">Reg</a>, <a class="local col1 ref" href="#571MRI" title='MRI' data-ref="571MRI" data-ref-filename="571MRI">MRI</a>, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_GAddERKT_RKT0_" title='llvm::MIPatternMatch::m_GAdd' data-ref="_ZN4llvm14MIPatternMatch6m_GAddERKT_RKT0_" data-ref-filename="_ZN4llvm14MIPatternMatch6m_GAddERKT_RKT0_">m_GAdd</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col3 ref" href="#583MatchReg" title='MatchReg' data-ref="583MatchReg" data-ref-filename="583MatchReg">MatchReg</a></span>), <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch14m_SpecificICstEl" title='llvm::MIPatternMatch::m_SpecificICst' data-ref="_ZN4llvm14MIPatternMatch14m_SpecificICstEl" data-ref-filename="_ZN4llvm14MIPatternMatch14m_SpecificICstEl">m_SpecificICst</a>(<var>1</var>)))) {</td></tr>
<tr><th id="1089">1089</th><td>      <a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCXr" title='llvm::AArch64::CSINCXr' data-ref="llvm::AArch64::CSINCXr" data-ref-filename="llvm..AArch64..CSINCXr">CSINCXr</a>;</td></tr>
<tr><th id="1090">1090</th><td>      <a class="local col0 ref" href="#580Reg" title='Reg' data-ref="580Reg" data-ref-filename="580Reg">Reg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#583MatchReg" title='MatchReg' data-ref="583MatchReg" data-ref-filename="583MatchReg">MatchReg</a>;</td></tr>
<tr><th id="1091">1091</th><td>      <b>if</b> (<a class="local col2 ref" href="#582Invert" title='Invert' data-ref="582Invert" data-ref-filename="582Invert">Invert</a>) {</td></tr>
<tr><th id="1092">1092</th><td>        <a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="ref fn" href="../Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a>);</td></tr>
<tr><th id="1093">1093</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col0 ref" href="#580Reg" title='Reg' data-ref="580Reg" data-ref-filename="580Reg">Reg</a></span>, <span class='refarg'><a class="local col1 ref" href="#581OtherReg" title='OtherReg' data-ref="581OtherReg" data-ref-filename="581OtherReg">OtherReg</a></span>);</td></tr>
<tr><th id="1094">1094</th><td>      }</td></tr>
<tr><th id="1095">1095</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1096">1096</th><td>    }</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1099">1099</th><td>  };</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>  <i>// Helper lambda which tries to use CSINC/CSINV for the instruction when its</i></td></tr>
<tr><th id="1102">1102</th><td><i>  // true/false values are constants.</i></td></tr>
<tr><th id="1103">1103</th><td><i>  // FIXME: All of these patterns already exist in tablegen. We should be</i></td></tr>
<tr><th id="1104">1104</th><td><i>  // able to import these.</i></td></tr>
<tr><th id="1105">1105</th><td>  <em>auto</em> <dfn class="local col4 decl" id="584TryOptSelectCst" title='TryOptSelectCst' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:1105:26)' data-ref="584TryOptSelectCst" data-ref-filename="584TryOptSelectCst">TryOptSelectCst</dfn> = [&amp;<a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a>, &amp;<a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a>, &amp;<a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a>, &amp;<a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a>, <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a>, &amp;<a class="local col1 ref" href="#571MRI" title='MRI' data-ref="571MRI" data-ref-filename="571MRI">MRI</a>,</td></tr>
<tr><th id="1106">1106</th><td>                          &amp;<a class="local col8 ref" href="#578Optimized" title='Optimized' data-ref="578Optimized" data-ref-filename="578Optimized">Optimized</a>]() {</td></tr>
<tr><th id="1107">1107</th><td>    <b>if</b> (<a class="local col8 ref" href="#578Optimized" title='Optimized' data-ref="578Optimized" data-ref-filename="578Optimized">Optimized</a>)</td></tr>
<tr><th id="1108">1108</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1109">1109</th><td>    <em>auto</em> <dfn class="local col5 decl" id="585TrueCst" title='TrueCst' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="585TrueCst" data-ref-filename="585TrueCst">TrueCst</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a>, <a class="local col1 ref" href="#571MRI" title='MRI' data-ref="571MRI" data-ref-filename="571MRI">MRI</a>);</td></tr>
<tr><th id="1110">1110</th><td>    <em>auto</em> <dfn class="local col6 decl" id="586FalseCst" title='FalseCst' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="586FalseCst" data-ref-filename="586FalseCst">FalseCst</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a>, <a class="local col1 ref" href="#571MRI" title='MRI' data-ref="571MRI" data-ref-filename="571MRI">MRI</a>);</td></tr>
<tr><th id="1111">1111</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#585TrueCst" title='TrueCst' data-ref="585TrueCst" data-ref-filename="585TrueCst">TrueCst</a> &amp;&amp; !<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#586FalseCst" title='FalseCst' data-ref="586FalseCst" data-ref-filename="586FalseCst">FalseCst</a>)</td></tr>
<tr><th id="1112">1112</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="587ZReg" title='ZReg' data-type='llvm::Register' data-ref="587ZReg" data-ref-filename="587ZReg">ZReg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>;</td></tr>
<tr><th id="1115">1115</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#585TrueCst" title='TrueCst' data-ref="585TrueCst" data-ref-filename="585TrueCst">TrueCst</a> &amp;&amp; <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#586FalseCst" title='FalseCst' data-ref="586FalseCst" data-ref-filename="586FalseCst">FalseCst</a>) {</td></tr>
<tr><th id="1116">1116</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="588T" title='T' data-type='int64_t' data-ref="588T" data-ref-filename="588T">T</dfn> = <a class="local col5 ref" href="#585TrueCst" title='TrueCst' data-ref="585TrueCst" data-ref-filename="585TrueCst">TrueCst</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1117">1117</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="589F" title='F' data-type='int64_t' data-ref="589F" data-ref-filename="589F">F</dfn> = <a class="local col6 ref" href="#586FalseCst" title='FalseCst' data-ref="586FalseCst" data-ref-filename="586FalseCst">FalseCst</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>      <b>if</b> (<a class="local col8 ref" href="#588T" title='T' data-ref="588T" data-ref-filename="588T">T</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#589F" title='F' data-ref="589F" data-ref-filename="589F">F</a> == <var>1</var>) {</td></tr>
<tr><th id="1120">1120</th><td>        <i>// G_SELECT cc, 0, 1 -&gt; CSINC zreg, zreg, cc</i></td></tr>
<tr><th id="1121">1121</th><td>        <a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCXr" title='llvm::AArch64::CSINCXr' data-ref="llvm::AArch64::CSINCXr" data-ref-filename="llvm..AArch64..CSINCXr">CSINCXr</a>;</td></tr>
<tr><th id="1122">1122</th><td>        <a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#587ZReg" title='ZReg' data-ref="587ZReg" data-ref-filename="587ZReg">ZReg</a>;</td></tr>
<tr><th id="1123">1123</th><td>        <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#587ZReg" title='ZReg' data-ref="587ZReg" data-ref-filename="587ZReg">ZReg</a>;</td></tr>
<tr><th id="1124">1124</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1125">1125</th><td>      }</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>      <b>if</b> (<a class="local col8 ref" href="#588T" title='T' data-ref="588T" data-ref-filename="588T">T</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#589F" title='F' data-ref="589F" data-ref-filename="589F">F</a> == -<var>1</var>) {</td></tr>
<tr><th id="1128">1128</th><td>        <i>// G_SELECT cc 0, -1 -&gt; CSINV zreg, zreg cc</i></td></tr>
<tr><th id="1129">1129</th><td>        <a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVWr" title='llvm::AArch64::CSINVWr' data-ref="llvm::AArch64::CSINVWr" data-ref-filename="llvm..AArch64..CSINVWr">CSINVWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVXr" title='llvm::AArch64::CSINVXr' data-ref="llvm::AArch64::CSINVXr" data-ref-filename="llvm..AArch64..CSINVXr">CSINVXr</a>;</td></tr>
<tr><th id="1130">1130</th><td>        <a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#587ZReg" title='ZReg' data-ref="587ZReg" data-ref-filename="587ZReg">ZReg</a>;</td></tr>
<tr><th id="1131">1131</th><td>        <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#587ZReg" title='ZReg' data-ref="587ZReg" data-ref-filename="587ZReg">ZReg</a>;</td></tr>
<tr><th id="1132">1132</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1133">1133</th><td>      }</td></tr>
<tr><th id="1134">1134</th><td>    }</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#585TrueCst" title='TrueCst' data-ref="585TrueCst" data-ref-filename="585TrueCst">TrueCst</a>) {</td></tr>
<tr><th id="1137">1137</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="590T" title='T' data-type='int64_t' data-ref="590T" data-ref-filename="590T">T</dfn> = <a class="local col5 ref" href="#585TrueCst" title='TrueCst' data-ref="585TrueCst" data-ref-filename="585TrueCst">TrueCst</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1138">1138</th><td>      <b>if</b> (<a class="local col0 ref" href="#590T" title='T' data-ref="590T" data-ref-filename="590T">T</a> == <var>1</var>) {</td></tr>
<tr><th id="1139">1139</th><td>        <i>// G_SELECT cc, 1, f -&gt; CSINC f, zreg, inv_cc</i></td></tr>
<tr><th id="1140">1140</th><td>        <a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCXr" title='llvm::AArch64::CSINCXr' data-ref="llvm::AArch64::CSINCXr" data-ref-filename="llvm..AArch64..CSINCXr">CSINCXr</a>;</td></tr>
<tr><th id="1141">1141</th><td>        <a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a>;</td></tr>
<tr><th id="1142">1142</th><td>        <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#587ZReg" title='ZReg' data-ref="587ZReg" data-ref-filename="587ZReg">ZReg</a>;</td></tr>
<tr><th id="1143">1143</th><td>        <a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="ref fn" href="../Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a>);</td></tr>
<tr><th id="1144">1144</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1145">1145</th><td>      }</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td>      <b>if</b> (<a class="local col0 ref" href="#590T" title='T' data-ref="590T" data-ref-filename="590T">T</a> == -<var>1</var>) {</td></tr>
<tr><th id="1148">1148</th><td>        <i>// G_SELECT cc, -1, f -&gt; CSINV f, zreg, inv_cc</i></td></tr>
<tr><th id="1149">1149</th><td>        <a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVWr" title='llvm::AArch64::CSINVWr' data-ref="llvm::AArch64::CSINVWr" data-ref-filename="llvm..AArch64..CSINVWr">CSINVWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVXr" title='llvm::AArch64::CSINVXr' data-ref="llvm::AArch64::CSINVXr" data-ref-filename="llvm..AArch64..CSINVXr">CSINVXr</a>;</td></tr>
<tr><th id="1150">1150</th><td>        <a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a>;</td></tr>
<tr><th id="1151">1151</th><td>        <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#587ZReg" title='ZReg' data-ref="587ZReg" data-ref-filename="587ZReg">ZReg</a>;</td></tr>
<tr><th id="1152">1152</th><td>        <a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="ref fn" href="../Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a>);</td></tr>
<tr><th id="1153">1153</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1154">1154</th><td>      }</td></tr>
<tr><th id="1155">1155</th><td>    }</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#586FalseCst" title='FalseCst' data-ref="586FalseCst" data-ref-filename="586FalseCst">FalseCst</a>) {</td></tr>
<tr><th id="1158">1158</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="591F" title='F' data-type='int64_t' data-ref="591F" data-ref-filename="591F">F</dfn> = <a class="local col6 ref" href="#586FalseCst" title='FalseCst' data-ref="586FalseCst" data-ref-filename="586FalseCst">FalseCst</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1159">1159</th><td>      <b>if</b> (<a class="local col1 ref" href="#591F" title='F' data-ref="591F" data-ref-filename="591F">F</a> == <var>1</var>) {</td></tr>
<tr><th id="1160">1160</th><td>        <i>// G_SELECT cc, t, 1 -&gt; CSINC t, zreg, cc</i></td></tr>
<tr><th id="1161">1161</th><td>        <a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCXr" title='llvm::AArch64::CSINCXr' data-ref="llvm::AArch64::CSINCXr" data-ref-filename="llvm..AArch64..CSINCXr">CSINCXr</a>;</td></tr>
<tr><th id="1162">1162</th><td>        <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#587ZReg" title='ZReg' data-ref="587ZReg" data-ref-filename="587ZReg">ZReg</a>;</td></tr>
<tr><th id="1163">1163</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1164">1164</th><td>      }</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td>      <b>if</b> (<a class="local col1 ref" href="#591F" title='F' data-ref="591F" data-ref-filename="591F">F</a> == -<var>1</var>) {</td></tr>
<tr><th id="1167">1167</th><td>        <i>// G_SELECT cc, t, -1 -&gt; CSINC t, zreg, cc</i></td></tr>
<tr><th id="1168">1168</th><td>        <a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a> = <a class="local col4 ref" href="#574Is32Bit" title='Is32Bit' data-ref="574Is32Bit" data-ref-filename="574Is32Bit">Is32Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVWr" title='llvm::AArch64::CSINVWr' data-ref="llvm::AArch64::CSINVWr" data-ref-filename="llvm..AArch64..CSINVWr">CSINVWr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINVXr" title='llvm::AArch64::CSINVXr' data-ref="llvm::AArch64::CSINVXr" data-ref-filename="llvm..AArch64..CSINVXr">CSINVXr</a>;</td></tr>
<tr><th id="1169">1169</th><td>        <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#587ZReg" title='ZReg' data-ref="587ZReg" data-ref-filename="587ZReg">ZReg</a>;</td></tr>
<tr><th id="1170">1170</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1171">1171</th><td>      }</td></tr>
<tr><th id="1172">1172</th><td>    }</td></tr>
<tr><th id="1173">1173</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1174">1174</th><td>  };</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>  <a class="local col8 ref" href="#578Optimized" title='Optimized' data-ref="578Optimized" data-ref-filename="578Optimized">Optimized</a> |= <a class="local col9 ref" href="#579TryFoldBinOpIntoSelect" title='TryFoldBinOpIntoSelect' data-ref="579TryFoldBinOpIntoSelect" data-ref-filename="579TryFoldBinOpIntoSelect">TryFoldBinOpIntoSelect</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderEENK3$_1clERS2_S8_b" title='(anonymous namespace)::AArch64InstructionSelector::emitSelect(llvm::Register, llvm::Register, llvm::Register, AArch64CC::CondCode, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderEENK3$_1clERS2_S8_b" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderEENK3$_1clERS2_S8_b">(<a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a>, <a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a>, <i>/*Invert = */</i> <b>false</b>)</a>;</td></tr>
<tr><th id="1177">1177</th><td>  <a class="local col8 ref" href="#578Optimized" title='Optimized' data-ref="578Optimized" data-ref-filename="578Optimized">Optimized</a> |= <a class="local col9 ref" href="#579TryFoldBinOpIntoSelect" title='TryFoldBinOpIntoSelect' data-ref="579TryFoldBinOpIntoSelect" data-ref-filename="579TryFoldBinOpIntoSelect">TryFoldBinOpIntoSelect</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderEENK3$_1clERS2_S8_b" title='(anonymous namespace)::AArch64InstructionSelector::emitSelect(llvm::Register, llvm::Register, llvm::Register, AArch64CC::CondCode, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderEENK3$_1clERS2_S8_b" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderEENK3$_1clERS2_S8_b">(<a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a>, <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a>, <i>/*Invert = */</i> <b>true</b>)</a>;</td></tr>
<tr><th id="1178">1178</th><td>  <a class="local col8 ref" href="#578Optimized" title='Optimized' data-ref="578Optimized" data-ref-filename="578Optimized">Optimized</a> |= <a class="local col4 ref" href="#584TryOptSelectCst" title='TryOptSelectCst' data-ref="584TryOptSelectCst" data-ref-filename="584TryOptSelectCst">TryOptSelectCst</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderEENK3$_2clEv" title='(anonymous namespace)::AArch64InstructionSelector::emitSelect(llvm::Register, llvm::Register, llvm::Register, AArch64CC::CondCode, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderEENK3$_2clEv" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderEENK3$_2clEv">()</a>;</td></tr>
<tr><th id="1179">1179</th><td>  <em>auto</em> <dfn class="local col2 decl" id="592SelectInst" title='SelectInst' data-type='llvm::MachineInstrBuilder' data-ref="592SelectInst" data-ref-filename="592SelectInst">SelectInst</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#570MIB" title='MIB' data-ref="570MIB" data-ref-filename="570MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col7 ref" href="#577Opc" title='Opc' data-ref="577Opc" data-ref-filename="577Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#566Dst" title='Dst' data-ref="566Dst" data-ref-filename="566Dst">Dst</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#567True" title='True' data-ref="567True" data-ref-filename="567True">True</a>, <a class="local col8 ref" href="#568False" title='False' data-ref="568False" data-ref-filename="568False">False</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#569CC" title='CC' data-ref="569CC" data-ref-filename="569CC">CC</a>);</td></tr>
<tr><th id="1180">1180</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#592SelectInst" title='SelectInst' data-ref="592SelectInst" data-ref-filename="592SelectInst">SelectInst</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1181">1181</th><td>  <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#592SelectInst" title='SelectInst' data-ref="592SelectInst" data-ref-filename="592SelectInst">SelectInst</a>;</td></tr>
<tr><th id="1182">1182</th><td>}</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td><em>static</em> <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="tu decl def fn" id="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" title='changeICMPPredToAArch64CC' data-type='AArch64CC::CondCode changeICMPPredToAArch64CC(CmpInst::Predicate P)' data-ref="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" data-ref-filename="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE">changeICMPPredToAArch64CC</dfn>(<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col3 decl" id="593P" title='P' data-type='CmpInst::Predicate' data-ref="593P" data-ref-filename="593P">P</dfn>) {</td></tr>
<tr><th id="1185">1185</th><td>  <b>switch</b> (<a class="local col3 ref" href="#593P" title='P' data-ref="593P" data-ref-filename="593P">P</a>) {</td></tr>
<tr><th id="1186">1186</th><td>  <b>default</b>:</td></tr>
<tr><th id="1187">1187</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown condition code!"</q>);</td></tr>
<tr><th id="1188">1188</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="1189">1189</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="1190">1190</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="1191">1191</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="1192">1192</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="1193">1193</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GT" title='llvm::AArch64CC::GT' data-ref="llvm::AArch64CC::GT" data-ref-filename="llvm..AArch64CC..GT">GT</a>;</td></tr>
<tr><th id="1194">1194</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGE" title='llvm::CmpInst::ICMP_SGE' data-ref="llvm::CmpInst::ICMP_SGE" data-ref-filename="llvm..CmpInst..ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="1195">1195</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GE" title='llvm::AArch64CC::GE' data-ref="llvm::AArch64CC::GE" data-ref-filename="llvm..AArch64CC..GE">GE</a>;</td></tr>
<tr><th id="1196">1196</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="1197">1197</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LT" title='llvm::AArch64CC::LT' data-ref="llvm::AArch64CC::LT" data-ref-filename="llvm..AArch64CC..LT">LT</a>;</td></tr>
<tr><th id="1198">1198</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="1199">1199</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LE" title='llvm::AArch64CC::LE' data-ref="llvm::AArch64CC::LE" data-ref-filename="llvm..AArch64CC..LE">LE</a>;</td></tr>
<tr><th id="1200">1200</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGT" title='llvm::CmpInst::ICMP_UGT' data-ref="llvm::CmpInst::ICMP_UGT" data-ref-filename="llvm..CmpInst..ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="1201">1201</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HI" title='llvm::AArch64CC::HI' data-ref="llvm::AArch64CC::HI" data-ref-filename="llvm..AArch64CC..HI">HI</a>;</td></tr>
<tr><th id="1202">1202</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="1203">1203</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HS" title='llvm::AArch64CC::HS' data-ref="llvm::AArch64CC::HS" data-ref-filename="llvm..AArch64CC..HS">HS</a>;</td></tr>
<tr><th id="1204">1204</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="1205">1205</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LO" title='llvm::AArch64CC::LO' data-ref="llvm::AArch64CC::LO" data-ref-filename="llvm..AArch64CC..LO">LO</a>;</td></tr>
<tr><th id="1206">1206</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULE" title='llvm::CmpInst::ICMP_ULE' data-ref="llvm::CmpInst::ICMP_ULE" data-ref-filename="llvm..CmpInst..ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="1207">1207</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LS" title='llvm::AArch64CC::LS' data-ref="llvm::AArch64CC::LS" data-ref-filename="llvm..AArch64CC..LS">LS</a>;</td></tr>
<tr><th id="1208">1208</th><td>  }</td></tr>
<tr><th id="1209">1209</th><td>}</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" title='changeFCMPPredToAArch64CC' data-type='void changeFCMPPredToAArch64CC(CmpInst::Predicate P, AArch64CC::CondCode &amp; CondCode, AArch64CC::CondCode &amp; CondCode2)' data-ref="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" data-ref-filename="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_">changeFCMPPredToAArch64CC</dfn>(<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col4 decl" id="594P" title='P' data-type='CmpInst::Predicate' data-ref="594P" data-ref-filename="594P">P</dfn>,</td></tr>
<tr><th id="1212">1212</th><td>                                      <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> &amp;<dfn class="local col5 decl" id="595CondCode" title='CondCode' data-type='AArch64CC::CondCode &amp;' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</dfn>,</td></tr>
<tr><th id="1213">1213</th><td>                                      <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> &amp;<dfn class="local col6 decl" id="596CondCode2" title='CondCode2' data-type='AArch64CC::CondCode &amp;' data-ref="596CondCode2" data-ref-filename="596CondCode2">CondCode2</dfn>) {</td></tr>
<tr><th id="1214">1214</th><td>  <a class="local col6 ref" href="#596CondCode2" title='CondCode2' data-ref="596CondCode2" data-ref-filename="596CondCode2">CondCode2</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::AL" title='llvm::AArch64CC::AL' data-ref="llvm::AArch64CC::AL" data-ref-filename="llvm..AArch64CC..AL">AL</a>;</td></tr>
<tr><th id="1215">1215</th><td>  <b>switch</b> (<a class="local col4 ref" href="#594P" title='P' data-ref="594P" data-ref-filename="594P">P</a>) {</td></tr>
<tr><th id="1216">1216</th><td>  <b>default</b>:</td></tr>
<tr><th id="1217">1217</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown FP condition!"</q>);</td></tr>
<tr><th id="1218">1218</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OEQ" title='llvm::CmpInst::FCMP_OEQ' data-ref="llvm::CmpInst::FCMP_OEQ" data-ref-filename="llvm..CmpInst..FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="1219">1219</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="1220">1220</th><td>    <b>break</b>;</td></tr>
<tr><th id="1221">1221</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGT" title='llvm::CmpInst::FCMP_OGT' data-ref="llvm::CmpInst::FCMP_OGT" data-ref-filename="llvm..CmpInst..FCMP_OGT">FCMP_OGT</a>:</td></tr>
<tr><th id="1222">1222</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GT" title='llvm::AArch64CC::GT' data-ref="llvm::AArch64CC::GT" data-ref-filename="llvm..AArch64CC..GT">GT</a>;</td></tr>
<tr><th id="1223">1223</th><td>    <b>break</b>;</td></tr>
<tr><th id="1224">1224</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGE" title='llvm::CmpInst::FCMP_OGE' data-ref="llvm::CmpInst::FCMP_OGE" data-ref-filename="llvm..CmpInst..FCMP_OGE">FCMP_OGE</a>:</td></tr>
<tr><th id="1225">1225</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GE" title='llvm::AArch64CC::GE' data-ref="llvm::AArch64CC::GE" data-ref-filename="llvm..AArch64CC..GE">GE</a>;</td></tr>
<tr><th id="1226">1226</th><td>    <b>break</b>;</td></tr>
<tr><th id="1227">1227</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OLT" title='llvm::CmpInst::FCMP_OLT' data-ref="llvm::CmpInst::FCMP_OLT" data-ref-filename="llvm..CmpInst..FCMP_OLT">FCMP_OLT</a>:</td></tr>
<tr><th id="1228">1228</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::MI" title='llvm::AArch64CC::MI' data-ref="llvm::AArch64CC::MI" data-ref-filename="llvm..AArch64CC..MI">MI</a>;</td></tr>
<tr><th id="1229">1229</th><td>    <b>break</b>;</td></tr>
<tr><th id="1230">1230</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OLE" title='llvm::CmpInst::FCMP_OLE' data-ref="llvm::CmpInst::FCMP_OLE" data-ref-filename="llvm..CmpInst..FCMP_OLE">FCMP_OLE</a>:</td></tr>
<tr><th id="1231">1231</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LS" title='llvm::AArch64CC::LS' data-ref="llvm::AArch64CC::LS" data-ref-filename="llvm..AArch64CC..LS">LS</a>;</td></tr>
<tr><th id="1232">1232</th><td>    <b>break</b>;</td></tr>
<tr><th id="1233">1233</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ONE" title='llvm::CmpInst::FCMP_ONE' data-ref="llvm::CmpInst::FCMP_ONE" data-ref-filename="llvm..CmpInst..FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="1234">1234</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::MI" title='llvm::AArch64CC::MI' data-ref="llvm::AArch64CC::MI" data-ref-filename="llvm..AArch64CC..MI">MI</a>;</td></tr>
<tr><th id="1235">1235</th><td>    <a class="local col6 ref" href="#596CondCode2" title='CondCode2' data-ref="596CondCode2" data-ref-filename="596CondCode2">CondCode2</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GT" title='llvm::AArch64CC::GT' data-ref="llvm::AArch64CC::GT" data-ref-filename="llvm..AArch64CC..GT">GT</a>;</td></tr>
<tr><th id="1236">1236</th><td>    <b>break</b>;</td></tr>
<tr><th id="1237">1237</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ORD" title='llvm::CmpInst::FCMP_ORD' data-ref="llvm::CmpInst::FCMP_ORD" data-ref-filename="llvm..CmpInst..FCMP_ORD">FCMP_ORD</a>:</td></tr>
<tr><th id="1238">1238</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VC" title='llvm::AArch64CC::VC' data-ref="llvm::AArch64CC::VC" data-ref-filename="llvm..AArch64CC..VC">VC</a>;</td></tr>
<tr><th id="1239">1239</th><td>    <b>break</b>;</td></tr>
<tr><th id="1240">1240</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UNO" title='llvm::CmpInst::FCMP_UNO' data-ref="llvm::CmpInst::FCMP_UNO" data-ref-filename="llvm..CmpInst..FCMP_UNO">FCMP_UNO</a>:</td></tr>
<tr><th id="1241">1241</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>;</td></tr>
<tr><th id="1242">1242</th><td>    <b>break</b>;</td></tr>
<tr><th id="1243">1243</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UEQ" title='llvm::CmpInst::FCMP_UEQ' data-ref="llvm::CmpInst::FCMP_UEQ" data-ref-filename="llvm..CmpInst..FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="1244">1244</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="1245">1245</th><td>    <a class="local col6 ref" href="#596CondCode2" title='CondCode2' data-ref="596CondCode2" data-ref-filename="596CondCode2">CondCode2</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>;</td></tr>
<tr><th id="1246">1246</th><td>    <b>break</b>;</td></tr>
<tr><th id="1247">1247</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UGT" title='llvm::CmpInst::FCMP_UGT' data-ref="llvm::CmpInst::FCMP_UGT" data-ref-filename="llvm..CmpInst..FCMP_UGT">FCMP_UGT</a>:</td></tr>
<tr><th id="1248">1248</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HI" title='llvm::AArch64CC::HI' data-ref="llvm::AArch64CC::HI" data-ref-filename="llvm..AArch64CC..HI">HI</a>;</td></tr>
<tr><th id="1249">1249</th><td>    <b>break</b>;</td></tr>
<tr><th id="1250">1250</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UGE" title='llvm::CmpInst::FCMP_UGE' data-ref="llvm::CmpInst::FCMP_UGE" data-ref-filename="llvm..CmpInst..FCMP_UGE">FCMP_UGE</a>:</td></tr>
<tr><th id="1251">1251</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::PL" title='llvm::AArch64CC::PL' data-ref="llvm::AArch64CC::PL" data-ref-filename="llvm..AArch64CC..PL">PL</a>;</td></tr>
<tr><th id="1252">1252</th><td>    <b>break</b>;</td></tr>
<tr><th id="1253">1253</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ULT" title='llvm::CmpInst::FCMP_ULT' data-ref="llvm::CmpInst::FCMP_ULT" data-ref-filename="llvm..CmpInst..FCMP_ULT">FCMP_ULT</a>:</td></tr>
<tr><th id="1254">1254</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LT" title='llvm::AArch64CC::LT' data-ref="llvm::AArch64CC::LT" data-ref-filename="llvm..AArch64CC..LT">LT</a>;</td></tr>
<tr><th id="1255">1255</th><td>    <b>break</b>;</td></tr>
<tr><th id="1256">1256</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ULE" title='llvm::CmpInst::FCMP_ULE' data-ref="llvm::CmpInst::FCMP_ULE" data-ref-filename="llvm..CmpInst..FCMP_ULE">FCMP_ULE</a>:</td></tr>
<tr><th id="1257">1257</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LE" title='llvm::AArch64CC::LE' data-ref="llvm::AArch64CC::LE" data-ref-filename="llvm..AArch64CC..LE">LE</a>;</td></tr>
<tr><th id="1258">1258</th><td>    <b>break</b>;</td></tr>
<tr><th id="1259">1259</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UNE" title='llvm::CmpInst::FCMP_UNE' data-ref="llvm::CmpInst::FCMP_UNE" data-ref-filename="llvm..CmpInst..FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="1260">1260</th><td>    <a class="local col5 ref" href="#595CondCode" title='CondCode' data-ref="595CondCode" data-ref-filename="595CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="1261">1261</th><td>    <b>break</b>;</td></tr>
<tr><th id="1262">1262</th><td>  }</td></tr>
<tr><th id="1263">1263</th><td>}</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td><i class="doc" data-doc="_ZL13getTestBitRegN4llvm8RegisterERmRbRNS_19MachineRegisterInfoE">/// Return a register which can be used as a bit to test in a TB(N)Z.</i></td></tr>
<tr><th id="1266">1266</th><td><em>static</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL13getTestBitRegN4llvm8RegisterERmRbRNS_19MachineRegisterInfoE" title='getTestBitReg' data-type='llvm::Register getTestBitReg(llvm::Register Reg, uint64_t &amp; Bit, bool &amp; Invert, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL13getTestBitRegN4llvm8RegisterERmRbRNS_19MachineRegisterInfoE" data-ref-filename="_ZL13getTestBitRegN4llvm8RegisterERmRbRNS_19MachineRegisterInfoE">getTestBitReg</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="597Reg" title='Reg' data-type='llvm::Register' data-ref="597Reg" data-ref-filename="597Reg">Reg</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col8 decl" id="598Bit" title='Bit' data-type='uint64_t &amp;' data-ref="598Bit" data-ref-filename="598Bit">Bit</dfn>, <em>bool</em> &amp;<dfn class="local col9 decl" id="599Invert" title='Invert' data-type='bool &amp;' data-ref="599Invert" data-ref-filename="599Invert">Invert</dfn>,</td></tr>
<tr><th id="1267">1267</th><td>                              <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="600MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="600MRI" data-ref-filename="600MRI">MRI</dfn>) {</td></tr>
<tr><th id="1268">1268</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg.isValid() &amp;&amp; <q>"Expected valid register!"</q>);</td></tr>
<tr><th id="1269">1269</th><td>  <b>while</b> (<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="601MI" title='MI' data-type='llvm::MachineInstr *' data-ref="601MI" data-ref-filename="601MI"><a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a></dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#597Reg" title='Reg' data-ref="597Reg" data-ref-filename="597Reg">Reg</a>, <a class="local col0 ref" href="#600MRI" title='MRI' data-ref="600MRI" data-ref-filename="600MRI">MRI</a>)) {</td></tr>
<tr><th id="1270">1270</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="602Opc" title='Opc' data-type='unsigned int' data-ref="602Opc" data-ref-filename="602Opc">Opc</dfn> = <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>    <b>if</b> (!<a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="1273">1273</th><td>        !<a class="local col0 ref" href="#600MRI" title='MRI' data-ref="600MRI" data-ref-filename="600MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1274">1274</th><td>      <b>break</b>;</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td>    <i>// (tbz (any_ext x), b) -&gt; (tbz x, b) if we don't use the extended bits.</i></td></tr>
<tr><th id="1277">1277</th><td><i>    //</i></td></tr>
<tr><th id="1278">1278</th><td><i>    // (tbz (trunc x), b) -&gt; (tbz x, b) is always safe, because the bit number</i></td></tr>
<tr><th id="1279">1279</th><td><i>    // on the truncated x is the same as the bit number on x.</i></td></tr>
<tr><th id="1280">1280</th><td>    <b>if</b> (<a class="local col2 ref" href="#602Opc" title='Opc' data-ref="602Opc" data-ref-filename="602Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT" data-ref-filename="llvm..TargetOpcode..G_ANYEXT">G_ANYEXT</a> || <a class="local col2 ref" href="#602Opc" title='Opc' data-ref="602Opc" data-ref-filename="602Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a> ||</td></tr>
<tr><th id="1281">1281</th><td>        <a class="local col2 ref" href="#602Opc" title='Opc' data-ref="602Opc" data-ref-filename="602Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a>) {</td></tr>
<tr><th id="1282">1282</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="603NextReg" title='NextReg' data-type='llvm::Register' data-ref="603NextReg" data-ref-filename="603NextReg">NextReg</dfn> = <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1283">1283</th><td>      <i>// Did we find something worth folding?</i></td></tr>
<tr><th id="1284">1284</th><td>      <b>if</b> (!<a class="local col3 ref" href="#603NextReg" title='NextReg' data-ref="603NextReg" data-ref-filename="603NextReg">NextReg</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>() || !<a class="local col0 ref" href="#600MRI" title='MRI' data-ref="600MRI" data-ref-filename="600MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#603NextReg" title='NextReg' data-ref="603NextReg" data-ref-filename="603NextReg">NextReg</a>))</td></tr>
<tr><th id="1285">1285</th><td>        <b>break</b>;</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>      <i>// NextReg is worth folding. Keep looking.</i></td></tr>
<tr><th id="1288">1288</th><td>      <a class="local col7 ref" href="#597Reg" title='Reg' data-ref="597Reg" data-ref-filename="597Reg">Reg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#603NextReg" title='NextReg' data-ref="603NextReg" data-ref-filename="603NextReg">NextReg</a>;</td></tr>
<tr><th id="1289">1289</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1290">1290</th><td>    }</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>    <i>// Attempt to find a suitable operation with a constant on one side.</i></td></tr>
<tr><th id="1293">1293</th><td>    <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev"></a><dfn class="local col4 decl" id="604C" title='C' data-type='Optional&lt;uint64_t&gt;' data-ref="604C" data-ref-filename="604C">C</dfn>;</td></tr>
<tr><th id="1294">1294</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="605TestReg" title='TestReg' data-type='llvm::Register' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</dfn>;</td></tr>
<tr><th id="1295">1295</th><td>    <b>switch</b> (<a class="local col2 ref" href="#602Opc" title='Opc' data-ref="602Opc" data-ref-filename="602Opc">Opc</a>) {</td></tr>
<tr><th id="1296">1296</th><td>    <b>default</b>:</td></tr>
<tr><th id="1297">1297</th><td>      <b>break</b>;</td></tr>
<tr><th id="1298">1298</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>:</td></tr>
<tr><th id="1299">1299</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>: {</td></tr>
<tr><th id="1300">1300</th><td>      <a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1301">1301</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="606ConstantReg" title='ConstantReg' data-type='llvm::Register' data-ref="606ConstantReg" data-ref-filename="606ConstantReg">ConstantReg</dfn> = <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1302">1302</th><td>      <em>auto</em> <dfn class="local col7 decl" id="607VRegAndVal" title='VRegAndVal' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="607VRegAndVal" data-ref-filename="607VRegAndVal">VRegAndVal</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#606ConstantReg" title='ConstantReg' data-ref="606ConstantReg" data-ref-filename="606ConstantReg">ConstantReg</a>, <a class="local col0 ref" href="#600MRI" title='MRI' data-ref="600MRI" data-ref-filename="600MRI">MRI</a>);</td></tr>
<tr><th id="1303">1303</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#607VRegAndVal" title='VRegAndVal' data-ref="607VRegAndVal" data-ref-filename="607VRegAndVal">VRegAndVal</a>) {</td></tr>
<tr><th id="1304">1304</th><td>        <i>// AND commutes, check the other side for a constant.</i></td></tr>
<tr><th id="1305">1305</th><td><i>        // FIXME: Can we canonicalize the constant so that it's always on the</i></td></tr>
<tr><th id="1306">1306</th><td><i>        // same side at some point earlier?</i></td></tr>
<tr><th id="1307">1307</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col6 ref" href="#606ConstantReg" title='ConstantReg' data-ref="606ConstantReg" data-ref-filename="606ConstantReg">ConstantReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a></span>);</td></tr>
<tr><th id="1308">1308</th><td>        <a class="local col7 ref" href="#607VRegAndVal" title='VRegAndVal' data-ref="607VRegAndVal" data-ref-filename="607VRegAndVal">VRegAndVal</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEONS_8OptionalIT_EE" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEONS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalaSEONS_8OptionalIT_EE">=</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#606ConstantReg" title='ConstantReg' data-ref="606ConstantReg" data-ref-filename="606ConstantReg">ConstantReg</a>, <a class="local col0 ref" href="#600MRI" title='MRI' data-ref="600MRI" data-ref-filename="600MRI">MRI</a>);</td></tr>
<tr><th id="1309">1309</th><td>      }</td></tr>
<tr><th id="1310">1310</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#607VRegAndVal" title='VRegAndVal' data-ref="607VRegAndVal" data-ref-filename="607VRegAndVal">VRegAndVal</a>)</td></tr>
<tr><th id="1311">1311</th><td>        <a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col7 ref" href="#607VRegAndVal" title='VRegAndVal' data-ref="607VRegAndVal" data-ref-filename="607VRegAndVal">VRegAndVal</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1312">1312</th><td>      <b>break</b>;</td></tr>
<tr><th id="1313">1313</th><td>    }</td></tr>
<tr><th id="1314">1314</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="1315">1315</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="1316">1316</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>: {</td></tr>
<tr><th id="1317">1317</th><td>      <a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1318">1318</th><td>      <em>auto</em> <dfn class="local col8 decl" id="608VRegAndVal" title='VRegAndVal' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="608VRegAndVal" data-ref-filename="608VRegAndVal">VRegAndVal</dfn> =</td></tr>
<tr><th id="1319">1319</th><td>          <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#600MRI" title='MRI' data-ref="600MRI" data-ref-filename="600MRI">MRI</a>);</td></tr>
<tr><th id="1320">1320</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#608VRegAndVal" title='VRegAndVal' data-ref="608VRegAndVal" data-ref-filename="608VRegAndVal">VRegAndVal</a>)</td></tr>
<tr><th id="1321">1321</th><td>        <a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col8 ref" href="#608VRegAndVal" title='VRegAndVal' data-ref="608VRegAndVal" data-ref-filename="608VRegAndVal">VRegAndVal</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1322">1322</th><td>      <b>break</b>;</td></tr>
<tr><th id="1323">1323</th><td>    }</td></tr>
<tr><th id="1324">1324</th><td>    }</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>    <i>// Didn't find a constant or viable register. Bail out of the loop.</i></td></tr>
<tr><th id="1327">1327</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a> || !<a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>())</td></tr>
<tr><th id="1328">1328</th><td>      <b>break</b>;</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>    <i>// We found a suitable instruction with a constant. Check to see if we can</i></td></tr>
<tr><th id="1331">1331</th><td><i>    // walk through the instruction.</i></td></tr>
<tr><th id="1332">1332</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="609NextReg" title='NextReg' data-type='llvm::Register' data-ref="609NextReg" data-ref-filename="609NextReg">NextReg</dfn>;</td></tr>
<tr><th id="1333">1333</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="610TestRegSize" title='TestRegSize' data-type='unsigned int' data-ref="610TestRegSize" data-ref-filename="610TestRegSize">TestRegSize</dfn> = <a class="local col0 ref" href="#600MRI" title='MRI' data-ref="600MRI" data-ref-filename="600MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1334">1334</th><td>    <b>switch</b> (<a class="local col2 ref" href="#602Opc" title='Opc' data-ref="602Opc" data-ref-filename="602Opc">Opc</a>) {</td></tr>
<tr><th id="1335">1335</th><td>    <b>default</b>:</td></tr>
<tr><th id="1336">1336</th><td>      <b>break</b>;</td></tr>
<tr><th id="1337">1337</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>:</td></tr>
<tr><th id="1338">1338</th><td>      <i>// (tbz (and x, m), b) -&gt; (tbz x, b) when the b-th bit of m is set.</i></td></tr>
<tr><th id="1339">1339</th><td>      <b>if</b> ((<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a> &gt;&gt; <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a>) &amp; <var>1</var>)</td></tr>
<tr><th id="1340">1340</th><td>        <a class="local col9 ref" href="#609NextReg" title='NextReg' data-ref="609NextReg" data-ref-filename="609NextReg">NextReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a>;</td></tr>
<tr><th id="1341">1341</th><td>      <b>break</b>;</td></tr>
<tr><th id="1342">1342</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="1343">1343</th><td>      <i>// (tbz (shl x, c), b) -&gt; (tbz x, b-c) when b-c is positive and fits in</i></td></tr>
<tr><th id="1344">1344</th><td><i>      // the type of the register.</i></td></tr>
<tr><th id="1345">1345</th><td>      <b>if</b> (<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a> &lt;= <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> &amp;&amp; (<a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> - <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a>) &lt; <a class="local col0 ref" href="#610TestRegSize" title='TestRegSize' data-ref="610TestRegSize" data-ref-filename="610TestRegSize">TestRegSize</a>) {</td></tr>
<tr><th id="1346">1346</th><td>        <a class="local col9 ref" href="#609NextReg" title='NextReg' data-ref="609NextReg" data-ref-filename="609NextReg">NextReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a>;</td></tr>
<tr><th id="1347">1347</th><td>        <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> = <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> - <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a>;</td></tr>
<tr><th id="1348">1348</th><td>      }</td></tr>
<tr><th id="1349">1349</th><td>      <b>break</b>;</td></tr>
<tr><th id="1350">1350</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="1351">1351</th><td>      <i>// (tbz (ashr x, c), b) -&gt; (tbz x, b+c) or (tbz x, msb) if b+c is &gt; # bits</i></td></tr>
<tr><th id="1352">1352</th><td><i>      // in x</i></td></tr>
<tr><th id="1353">1353</th><td>      <a class="local col9 ref" href="#609NextReg" title='NextReg' data-ref="609NextReg" data-ref-filename="609NextReg">NextReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a>;</td></tr>
<tr><th id="1354">1354</th><td>      <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> = <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> + <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a>;</td></tr>
<tr><th id="1355">1355</th><td>      <b>if</b> (<a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> &gt;= <a class="local col0 ref" href="#610TestRegSize" title='TestRegSize' data-ref="610TestRegSize" data-ref-filename="610TestRegSize">TestRegSize</a>)</td></tr>
<tr><th id="1356">1356</th><td>        <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> = <a class="local col0 ref" href="#610TestRegSize" title='TestRegSize' data-ref="610TestRegSize" data-ref-filename="610TestRegSize">TestRegSize</a> - <var>1</var>;</td></tr>
<tr><th id="1357">1357</th><td>      <b>break</b>;</td></tr>
<tr><th id="1358">1358</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="1359">1359</th><td>      <i>// (tbz (lshr x, c), b) -&gt; (tbz x, b+c) when b + c is &lt; # bits in x</i></td></tr>
<tr><th id="1360">1360</th><td>      <b>if</b> ((<a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> + <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a>) &lt; <a class="local col0 ref" href="#610TestRegSize" title='TestRegSize' data-ref="610TestRegSize" data-ref-filename="610TestRegSize">TestRegSize</a>) {</td></tr>
<tr><th id="1361">1361</th><td>        <a class="local col9 ref" href="#609NextReg" title='NextReg' data-ref="609NextReg" data-ref-filename="609NextReg">NextReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a>;</td></tr>
<tr><th id="1362">1362</th><td>        <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> = <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a> + <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a>;</td></tr>
<tr><th id="1363">1363</th><td>      }</td></tr>
<tr><th id="1364">1364</th><td>      <b>break</b>;</td></tr>
<tr><th id="1365">1365</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>:</td></tr>
<tr><th id="1366">1366</th><td>      <i>// We can walk through a G_XOR by inverting whether we use tbz/tbnz when</i></td></tr>
<tr><th id="1367">1367</th><td><i>      // appropriate.</i></td></tr>
<tr><th id="1368">1368</th><td><i>      //</i></td></tr>
<tr><th id="1369">1369</th><td><i>      // e.g. If x' = xor x, c, and the b-th bit is set in c then</i></td></tr>
<tr><th id="1370">1370</th><td><i>      //</i></td></tr>
<tr><th id="1371">1371</th><td><i>      // tbz x', b -&gt; tbnz x, b</i></td></tr>
<tr><th id="1372">1372</th><td><i>      //</i></td></tr>
<tr><th id="1373">1373</th><td><i>      // Because x' only has the b-th bit set if x does not.</i></td></tr>
<tr><th id="1374">1374</th><td>      <b>if</b> ((<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#604C" title='C' data-ref="604C" data-ref-filename="604C">C</a> &gt;&gt; <a class="local col8 ref" href="#598Bit" title='Bit' data-ref="598Bit" data-ref-filename="598Bit">Bit</a>) &amp; <var>1</var>)</td></tr>
<tr><th id="1375">1375</th><td>        <a class="local col9 ref" href="#599Invert" title='Invert' data-ref="599Invert" data-ref-filename="599Invert">Invert</a> = !<a class="local col9 ref" href="#599Invert" title='Invert' data-ref="599Invert" data-ref-filename="599Invert">Invert</a>;</td></tr>
<tr><th id="1376">1376</th><td>      <a class="local col9 ref" href="#609NextReg" title='NextReg' data-ref="609NextReg" data-ref-filename="609NextReg">NextReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#605TestReg" title='TestReg' data-ref="605TestReg" data-ref-filename="605TestReg">TestReg</a>;</td></tr>
<tr><th id="1377">1377</th><td>      <b>break</b>;</td></tr>
<tr><th id="1378">1378</th><td>    }</td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td>    <i>// Check if we found anything worth folding.</i></td></tr>
<tr><th id="1381">1381</th><td>    <b>if</b> (!<a class="local col9 ref" href="#609NextReg" title='NextReg' data-ref="609NextReg" data-ref-filename="609NextReg">NextReg</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>())</td></tr>
<tr><th id="1382">1382</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col7 ref" href="#597Reg" title='Reg' data-ref="597Reg" data-ref-filename="597Reg">Reg</a>;</td></tr>
<tr><th id="1383">1383</th><td>    <a class="local col7 ref" href="#597Reg" title='Reg' data-ref="597Reg" data-ref-filename="597Reg">Reg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col9 ref" href="#609NextReg" title='NextReg' data-ref="609NextReg" data-ref-filename="609NextReg">NextReg</a>;</td></tr>
<tr><th id="1384">1384</th><td>  }</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col7 ref" href="#597Reg" title='Reg' data-ref="597Reg" data-ref-filename="597Reg">Reg</a>;</td></tr>
<tr><th id="1387">1387</th><td>}</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitTestBit' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitTestBit(llvm::Register TestReg, uint64_t Bit, bool IsNegative, llvm::MachineBasicBlock * DstMBB, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">emitTestBit</dfn>(</td></tr>
<tr><th id="1390">1390</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="611TestReg" title='TestReg' data-type='llvm::Register' data-ref="611TestReg" data-ref-filename="611TestReg">TestReg</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="612Bit" title='Bit' data-type='uint64_t' data-ref="612Bit" data-ref-filename="612Bit">Bit</dfn>, <em>bool</em> <dfn class="local col3 decl" id="613IsNegative" title='IsNegative' data-type='bool' data-ref="613IsNegative" data-ref-filename="613IsNegative">IsNegative</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="614DstMBB" title='DstMBB' data-type='llvm::MachineBasicBlock *' data-ref="614DstMBB" data-ref-filename="614DstMBB">DstMBB</dfn>,</td></tr>
<tr><th id="1391">1391</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="615MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="615MIB" data-ref-filename="615MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1392">1392</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TestReg.isValid());</td></tr>
<tr><th id="1393">1393</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ProduceNonFlagSettingCondBr &amp;&amp;</td></tr>
<tr><th id="1394">1394</th><td>         <q>"Cannot emit TB(N)Z with speculation tracking!"</q>);</td></tr>
<tr><th id="1395">1395</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="616MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="616MRI" data-ref-filename="616MRI">MRI</dfn> = *<a class="local col5 ref" href="#615MIB" title='MIB' data-ref="615MIB" data-ref-filename="615MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>  <i>// Attempt to optimize the test bit by walking over instructions.</i></td></tr>
<tr><th id="1398">1398</th><td>  <a class="local col1 ref" href="#611TestReg" title='TestReg' data-ref="611TestReg" data-ref-filename="611TestReg">TestReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL13getTestBitRegN4llvm8RegisterERmRbRNS_19MachineRegisterInfoE" title='getTestBitReg' data-use='c' data-ref="_ZL13getTestBitRegN4llvm8RegisterERmRbRNS_19MachineRegisterInfoE" data-ref-filename="_ZL13getTestBitRegN4llvm8RegisterERmRbRNS_19MachineRegisterInfoE">getTestBitReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#611TestReg" title='TestReg' data-ref="611TestReg" data-ref-filename="611TestReg">TestReg</a>, <span class='refarg'><a class="local col2 ref" href="#612Bit" title='Bit' data-ref="612Bit" data-ref-filename="612Bit">Bit</a></span>, <span class='refarg'><a class="local col3 ref" href="#613IsNegative" title='IsNegative' data-ref="613IsNegative" data-ref-filename="613IsNegative">IsNegative</a></span>, <span class='refarg'><a class="local col6 ref" href="#616MRI" title='MRI' data-ref="616MRI" data-ref-filename="616MRI">MRI</a></span>);</td></tr>
<tr><th id="1399">1399</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="617Ty" title='Ty' data-type='llvm::LLT' data-ref="617Ty" data-ref-filename="617Ty">Ty</dfn> = <a class="local col6 ref" href="#616MRI" title='MRI' data-ref="616MRI" data-ref-filename="616MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#611TestReg" title='TestReg' data-ref="611TestReg" data-ref-filename="611TestReg">TestReg</a>);</td></tr>
<tr><th id="1400">1400</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="618Size" title='Size' data-type='unsigned int' data-ref="618Size" data-ref-filename="618Size">Size</dfn> = <a class="local col7 ref" href="#617Ty" title='Ty' data-ref="617Ty" data-ref-filename="617Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1401">1401</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Ty.isVector() &amp;&amp; <q>"Expected a scalar!"</q>);</td></tr>
<tr><th id="1402">1402</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Bit &lt; <var>64</var> &amp;&amp; <q>"Bit is too large!"</q>);</td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td>  <i>// When the test register is a 64-bit register, we have to narrow to make</i></td></tr>
<tr><th id="1405">1405</th><td><i>  // TBNZW work.</i></td></tr>
<tr><th id="1406">1406</th><td>  <em>bool</em> <dfn class="local col9 decl" id="619UseWReg" title='UseWReg' data-type='bool' data-ref="619UseWReg" data-ref-filename="619UseWReg">UseWReg</dfn> = <a class="local col2 ref" href="#612Bit" title='Bit' data-ref="612Bit" data-ref-filename="612Bit">Bit</a> &lt; <var>32</var>;</td></tr>
<tr><th id="1407">1407</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="620NecessarySize" title='NecessarySize' data-type='unsigned int' data-ref="620NecessarySize" data-ref-filename="620NecessarySize">NecessarySize</dfn> = <a class="local col9 ref" href="#619UseWReg" title='UseWReg' data-ref="619UseWReg" data-ref-filename="619UseWReg">UseWReg</a> ? <var>32</var> : <var>64</var>;</td></tr>
<tr><th id="1408">1408</th><td>  <b>if</b> (<a class="local col8 ref" href="#618Size" title='Size' data-ref="618Size" data-ref-filename="618Size">Size</a> != <a class="local col0 ref" href="#620NecessarySize" title='NecessarySize' data-ref="620NecessarySize" data-ref-filename="620NecessarySize">NecessarySize</a>)</td></tr>
<tr><th id="1409">1409</th><td>    <a class="local col1 ref" href="#611TestReg" title='TestReg' data-ref="611TestReg" data-ref-filename="611TestReg">TestReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::moveScalarRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">moveScalarRegClass</a>(</td></tr>
<tr><th id="1410">1410</th><td>        <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#611TestReg" title='TestReg' data-ref="611TestReg" data-ref-filename="611TestReg">TestReg</a>, <a class="local col9 ref" href="#619UseWReg" title='UseWReg' data-ref="619UseWReg" data-ref-filename="619UseWReg">UseWReg</a> ? <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a> : <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>,</td></tr>
<tr><th id="1411">1411</th><td>        <span class='refarg'><a class="local col5 ref" href="#615MIB" title='MIB' data-ref="615MIB" data-ref-filename="615MIB">MIB</a></span>);</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="621OpcTable" title='OpcTable' data-type='const unsigned int [2][2]' data-ref="621OpcTable" data-ref-filename="621OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>] = {{<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>},</td></tr>
<tr><th id="1414">1414</th><td>                                          {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>}};</td></tr>
<tr><th id="1415">1415</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="622Opc" title='Opc' data-type='unsigned int' data-ref="622Opc" data-ref-filename="622Opc">Opc</dfn> = <a class="local col1 ref" href="#621OpcTable" title='OpcTable' data-ref="621OpcTable" data-ref-filename="621OpcTable">OpcTable</a>[<a class="local col9 ref" href="#619UseWReg" title='UseWReg' data-ref="619UseWReg" data-ref-filename="619UseWReg">UseWReg</a>][<a class="local col3 ref" href="#613IsNegative" title='IsNegative' data-ref="613IsNegative" data-ref-filename="613IsNegative">IsNegative</a>];</td></tr>
<tr><th id="1416">1416</th><td>  <em>auto</em> <dfn class="local col3 decl" id="623TestBitMI" title='TestBitMI' data-type='llvm::MachineInstrBuilder' data-ref="623TestBitMI" data-ref-filename="623TestBitMI">TestBitMI</dfn> =</td></tr>
<tr><th id="1417">1417</th><td>      <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col5 ref" href="#615MIB" title='MIB' data-ref="615MIB" data-ref-filename="615MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col2 ref" href="#622Opc" title='Opc' data-ref="622Opc" data-ref-filename="622Opc">Opc</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#611TestReg" title='TestReg' data-ref="611TestReg" data-ref-filename="611TestReg">TestReg</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#612Bit" title='Bit' data-ref="612Bit" data-ref-filename="612Bit">Bit</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col4 ref" href="#614DstMBB" title='DstMBB' data-ref="614DstMBB" data-ref-filename="614DstMBB">DstMBB</a>);</td></tr>
<tr><th id="1418">1418</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#623TestBitMI" title='TestBitMI' data-ref="623TestBitMI" data-ref-filename="623TestBitMI">TestBitMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1419">1419</th><td>  <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#623TestBitMI" title='TestBitMI' data-ref="623TestBitMI" data-ref-filename="623TestBitMI">TestBitMI</a>;</td></tr>
<tr><th id="1420">1420</th><td>}</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26tryOptAndIntoCompareBranchERN4llvm12MachineInstrEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptAndIntoCompareBranch' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptAndIntoCompareBranch(llvm::MachineInstr &amp; AndInst, bool Invert, llvm::MachineBasicBlock * DstMBB, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26tryOptAndIntoCompareBranchERN4llvm12MachineInstrEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26tryOptAndIntoCompareBranchERN4llvm12MachineInstrEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">tryOptAndIntoCompareBranch</dfn>(</td></tr>
<tr><th id="1423">1423</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="624AndInst" title='AndInst' data-type='llvm::MachineInstr &amp;' data-ref="624AndInst" data-ref-filename="624AndInst">AndInst</dfn>, <em>bool</em> <dfn class="local col5 decl" id="625Invert" title='Invert' data-type='bool' data-ref="625Invert" data-ref-filename="625Invert">Invert</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="626DstMBB" title='DstMBB' data-type='llvm::MachineBasicBlock *' data-ref="626DstMBB" data-ref-filename="626DstMBB">DstMBB</dfn>,</td></tr>
<tr><th id="1424">1424</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="627MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="627MIB" data-ref-filename="627MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1425">1425</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AndInst.getOpcode() == TargetOpcode::G_AND &amp;&amp; <q>"Expected G_AND only?"</q>);</td></tr>
<tr><th id="1426">1426</th><td>  <i>// Given something like this:</i></td></tr>
<tr><th id="1427">1427</th><td><i>  //</i></td></tr>
<tr><th id="1428">1428</th><td><i>  //  %x = ...Something...</i></td></tr>
<tr><th id="1429">1429</th><td><i>  //  %one = G_CONSTANT i64 1</i></td></tr>
<tr><th id="1430">1430</th><td><i>  //  %zero = G_CONSTANT i64 0</i></td></tr>
<tr><th id="1431">1431</th><td><i>  //  %and = G_AND %x, %one</i></td></tr>
<tr><th id="1432">1432</th><td><i>  //  %cmp = G_ICMP intpred(ne), %and, %zero</i></td></tr>
<tr><th id="1433">1433</th><td><i>  //  %cmp_trunc = G_TRUNC %cmp</i></td></tr>
<tr><th id="1434">1434</th><td><i>  //  G_BRCOND %cmp_trunc, %bb.3</i></td></tr>
<tr><th id="1435">1435</th><td><i>  //</i></td></tr>
<tr><th id="1436">1436</th><td><i>  // We want to try and fold the AND into the G_BRCOND and produce either a</i></td></tr>
<tr><th id="1437">1437</th><td><i>  // TBNZ (when we have intpred(ne)) or a TBZ (when we have intpred(eq)).</i></td></tr>
<tr><th id="1438">1438</th><td><i>  //</i></td></tr>
<tr><th id="1439">1439</th><td><i>  // In this case, we'd get</i></td></tr>
<tr><th id="1440">1440</th><td><i>  //</i></td></tr>
<tr><th id="1441">1441</th><td><i>  // TBNZ %x %bb.3</i></td></tr>
<tr><th id="1442">1442</th><td><i>  //</i></td></tr>
<tr><th id="1443">1443</th><td><i></i></td></tr>
<tr><th id="1444">1444</th><td><i>  // Check if the AND has a constant on its RHS which we can use as a mask.</i></td></tr>
<tr><th id="1445">1445</th><td><i>  // If it's a power of 2, then it's the same as checking a specific bit.</i></td></tr>
<tr><th id="1446">1446</th><td><i>  // (e.g, ANDing with 8 == ANDing with 000...100 == testing if bit 3 is set)</i></td></tr>
<tr><th id="1447">1447</th><td>  <em>auto</em> <dfn class="local col8 decl" id="628MaybeBit" title='MaybeBit' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="628MaybeBit" data-ref-filename="628MaybeBit">MaybeBit</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(</td></tr>
<tr><th id="1448">1448</th><td>      <a class="local col4 ref" href="#624AndInst" title='AndInst' data-ref="624AndInst" data-ref-filename="624AndInst">AndInst</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col7 ref" href="#627MIB" title='MIB' data-ref="627MIB" data-ref-filename="627MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="1449">1449</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#628MaybeBit" title='MaybeBit' data-ref="628MaybeBit" data-ref-filename="628MaybeBit">MaybeBit</a>)</td></tr>
<tr><th id="1450">1450</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col9 decl" id="629Bit" title='Bit' data-type='int32_t' data-ref="629Bit" data-ref-filename="629Bit">Bit</dfn> = <a class="local col8 ref" href="#628MaybeBit" title='MaybeBit' data-ref="628MaybeBit" data-ref-filename="628MaybeBit">MaybeBit</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt13exactLogBase2Ev" title='llvm::APInt::exactLogBase2' data-ref="_ZNK4llvm5APInt13exactLogBase2Ev" data-ref-filename="_ZNK4llvm5APInt13exactLogBase2Ev">exactLogBase2</a>();</td></tr>
<tr><th id="1453">1453</th><td>  <b>if</b> (<a class="local col9 ref" href="#629Bit" title='Bit' data-ref="629Bit" data-ref-filename="629Bit">Bit</a> &lt; <var>0</var>)</td></tr>
<tr><th id="1454">1454</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="630TestReg" title='TestReg' data-type='llvm::Register' data-ref="630TestReg" data-ref-filename="630TestReg">TestReg</dfn> = <a class="local col4 ref" href="#624AndInst" title='AndInst' data-ref="624AndInst" data-ref-filename="624AndInst">AndInst</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <i>// Emit a TB(N)Z.</i></td></tr>
<tr><th id="1459">1459</th><td>  <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitTestBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">emitTestBit</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#630TestReg" title='TestReg' data-ref="630TestReg" data-ref-filename="630TestReg">TestReg</a>, <a class="local col9 ref" href="#629Bit" title='Bit' data-ref="629Bit" data-ref-filename="629Bit">Bit</a>, <a class="local col5 ref" href="#625Invert" title='Invert' data-ref="625Invert" data-ref-filename="625Invert">Invert</a>, <a class="local col6 ref" href="#626DstMBB" title='DstMBB' data-ref="626DstMBB" data-ref-filename="626DstMBB">DstMBB</a>, <span class='refarg'><a class="local col7 ref" href="#627MIB" title='MIB' data-ref="627MIB" data-ref-filename="627MIB">MIB</a></span>);</td></tr>
<tr><th id="1460">1460</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1461">1461</th><td>}</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCBZ' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitCBZ(llvm::Register CompareReg, bool IsNegative, llvm::MachineBasicBlock * DestMBB, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">emitCBZ</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="631CompareReg" title='CompareReg' data-type='llvm::Register' data-ref="631CompareReg" data-ref-filename="631CompareReg">CompareReg</dfn>,</td></tr>
<tr><th id="1464">1464</th><td>                                                  <em>bool</em> <dfn class="local col2 decl" id="632IsNegative" title='IsNegative' data-type='bool' data-ref="632IsNegative" data-ref-filename="632IsNegative">IsNegative</dfn>,</td></tr>
<tr><th id="1465">1465</th><td>                                                  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="633DestMBB" title='DestMBB' data-type='llvm::MachineBasicBlock *' data-ref="633DestMBB" data-ref-filename="633DestMBB">DestMBB</dfn>,</td></tr>
<tr><th id="1466">1466</th><td>                                                  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="634MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="634MIB" data-ref-filename="634MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1467">1467</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ProduceNonFlagSettingCondBr &amp;&amp; <q>"CBZ does not set flags!"</q>);</td></tr>
<tr><th id="1468">1468</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="635MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="635MRI" data-ref-filename="635MRI">MRI</dfn> = *<a class="local col4 ref" href="#634MIB" title='MIB' data-ref="634MIB" data-ref-filename="634MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1469">1469</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RBI.getRegBank(CompareReg, MRI, TRI)-&gt;getID() ==</td></tr>
<tr><th id="1470">1470</th><td>             AArch64::GPRRegBankID &amp;&amp;</td></tr>
<tr><th id="1471">1471</th><td>         <q>"Expected GPRs only?"</q>);</td></tr>
<tr><th id="1472">1472</th><td>  <em>auto</em> <dfn class="local col6 decl" id="636Ty" title='Ty' data-type='llvm::LLT' data-ref="636Ty" data-ref-filename="636Ty">Ty</dfn> = <a class="local col5 ref" href="#635MRI" title='MRI' data-ref="635MRI" data-ref-filename="635MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#631CompareReg" title='CompareReg' data-ref="631CompareReg" data-ref-filename="631CompareReg">CompareReg</a>);</td></tr>
<tr><th id="1473">1473</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="637Width" title='Width' data-type='unsigned int' data-ref="637Width" data-ref-filename="637Width">Width</dfn> = <a class="local col6 ref" href="#636Ty" title='Ty' data-ref="636Ty" data-ref-filename="636Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1474">1474</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Ty.isVector() &amp;&amp; <q>"Expected scalar only?"</q>);</td></tr>
<tr><th id="1475">1475</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Width &lt;= <var>64</var> &amp;&amp; <q>"Expected width to be at most 64?"</q>);</td></tr>
<tr><th id="1476">1476</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="638OpcTable" title='OpcTable' data-type='const unsigned int [2][2]' data-ref="638OpcTable" data-ref-filename="638OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>] = {{<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>},</td></tr>
<tr><th id="1477">1477</th><td>                                          {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>}};</td></tr>
<tr><th id="1478">1478</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="639Opc" title='Opc' data-type='unsigned int' data-ref="639Opc" data-ref-filename="639Opc">Opc</dfn> = <a class="local col8 ref" href="#638OpcTable" title='OpcTable' data-ref="638OpcTable" data-ref-filename="638OpcTable">OpcTable</a>[<a class="local col2 ref" href="#632IsNegative" title='IsNegative' data-ref="632IsNegative" data-ref-filename="632IsNegative">IsNegative</a>][<a class="local col7 ref" href="#637Width" title='Width' data-ref="637Width" data-ref-filename="637Width">Width</a> == <var>64</var>];</td></tr>
<tr><th id="1479">1479</th><td>  <em>auto</em> <dfn class="local col0 decl" id="640BranchMI" title='BranchMI' data-type='llvm::MachineInstrBuilder' data-ref="640BranchMI" data-ref-filename="640BranchMI">BranchMI</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col4 ref" href="#634MIB" title='MIB' data-ref="634MIB" data-ref-filename="634MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col9 ref" href="#639Opc" title='Opc' data-ref="639Opc" data-ref-filename="639Opc">Opc</a>, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#631CompareReg" title='CompareReg' data-ref="631CompareReg" data-ref-filename="631CompareReg">CompareReg</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#633DestMBB" title='DestMBB' data-ref="633DestMBB" data-ref-filename="633DestMBB">DestMBB</a>);</td></tr>
<tr><th id="1480">1480</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#640BranchMI" title='BranchMI' data-ref="640BranchMI" data-ref-filename="640BranchMI">BranchMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1481">1481</th><td>  <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#640BranchMI" title='BranchMI' data-ref="640BranchMI" data-ref-filename="640BranchMI">BranchMI</a>;</td></tr>
<tr><th id="1482">1482</th><td>}</td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByFCmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByFCmp(llvm::MachineInstr &amp; I, llvm::MachineInstr &amp; FCmp, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">selectCompareBranchFedByFCmp</dfn>(</td></tr>
<tr><th id="1485">1485</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="641I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="641I" data-ref-filename="641I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="642FCmp" title='FCmp' data-type='llvm::MachineInstr &amp;' data-ref="642FCmp" data-ref-filename="642FCmp">FCmp</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="643MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="643MIB" data-ref-filename="643MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1486">1486</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FCmp.getOpcode() == TargetOpcode::G_FCMP);</td></tr>
<tr><th id="1487">1487</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_BRCOND);</td></tr>
<tr><th id="1488">1488</th><td>  <i>// Unfortunately, the mapping of LLVM FP CC's onto AArch64 CC's isn't</i></td></tr>
<tr><th id="1489">1489</th><td><i>  // totally clean.  Some of them require two branches to implement.</i></td></tr>
<tr><th id="1490">1490</th><td>  <em>auto</em> <dfn class="local col4 decl" id="644Pred" title='Pred' data-type='llvm::CmpInst::Predicate' data-ref="644Pred" data-ref-filename="644Pred">Pred</dfn> = (<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>)<a class="local col2 ref" href="#642FCmp" title='FCmp' data-ref="642FCmp" data-ref-filename="642FCmp">FCmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>();</td></tr>
<tr><th id="1491">1491</th><td>  <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" title='(anonymous namespace)::AArch64InstructionSelector::emitFPCompare' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE">emitFPCompare</a>(<a class="local col2 ref" href="#642FCmp" title='FCmp' data-ref="642FCmp" data-ref-filename="642FCmp">FCmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#642FCmp" title='FCmp' data-ref="642FCmp" data-ref-filename="642FCmp">FCmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col3 ref" href="#643MIB" title='MIB' data-ref="643MIB" data-ref-filename="643MIB">MIB</a></span>,</td></tr>
<tr><th id="1492">1492</th><td>                <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col4 ref" href="#644Pred" title='Pred' data-ref="644Pred" data-ref-filename="644Pred">Pred</a>);</td></tr>
<tr><th id="1493">1493</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col5 decl" id="645CC1" title='CC1' data-type='AArch64CC::CondCode' data-ref="645CC1" data-ref-filename="645CC1">CC1</dfn>, <dfn class="local col6 decl" id="646CC2" title='CC2' data-type='AArch64CC::CondCode' data-ref="646CC2" data-ref-filename="646CC2">CC2</dfn>;</td></tr>
<tr><th id="1494">1494</th><td>  <a class="tu ref fn" href="#_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" title='changeFCMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" data-ref-filename="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_">changeFCMPPredToAArch64CC</a>(<b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col4 ref" href="#644Pred" title='Pred' data-ref="644Pred" data-ref-filename="644Pred">Pred</a>), <span class='refarg'><a class="local col5 ref" href="#645CC1" title='CC1' data-ref="645CC1" data-ref-filename="645CC1">CC1</a></span>, <span class='refarg'><a class="local col6 ref" href="#646CC2" title='CC2' data-ref="646CC2" data-ref-filename="646CC2">CC2</a></span>);</td></tr>
<tr><th id="1495">1495</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="647DestMBB" title='DestMBB' data-type='llvm::MachineBasicBlock *' data-ref="647DestMBB" data-ref-filename="647DestMBB">DestMBB</dfn> = <a class="local col1 ref" href="#641I" title='I' data-ref="641I" data-ref-filename="641I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1496">1496</th><td>  <a class="local col3 ref" href="#643MIB" title='MIB' data-ref="643MIB" data-ref-filename="643MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#645CC1" title='CC1' data-ref="645CC1" data-ref-filename="645CC1">CC1</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#647DestMBB" title='DestMBB' data-ref="647DestMBB" data-ref-filename="647DestMBB">DestMBB</a>);</td></tr>
<tr><th id="1497">1497</th><td>  <b>if</b> (<a class="local col6 ref" href="#646CC2" title='CC2' data-ref="646CC2" data-ref-filename="646CC2">CC2</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::AL" title='llvm::AArch64CC::AL' data-ref="llvm::AArch64CC::AL" data-ref-filename="llvm..AArch64CC..AL">AL</a>)</td></tr>
<tr><th id="1498">1498</th><td>    <a class="local col3 ref" href="#643MIB" title='MIB' data-ref="643MIB" data-ref-filename="643MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#646CC2" title='CC2' data-ref="646CC2" data-ref-filename="646CC2">CC2</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#647DestMBB" title='DestMBB' data-ref="647DestMBB" data-ref-filename="647DestMBB">DestMBB</a>);</td></tr>
<tr><th id="1499">1499</th><td>  <a class="local col1 ref" href="#641I" title='I' data-ref="641I" data-ref-filename="641I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1500">1500</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1501">1501</th><td>}</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptCompareBranchFedByICmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptCompareBranchFedByICmp(llvm::MachineInstr &amp; I, llvm::MachineInstr &amp; ICmp, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">tryOptCompareBranchFedByICmp</dfn>(</td></tr>
<tr><th id="1504">1504</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="648I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="648I" data-ref-filename="648I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="649ICmp" title='ICmp' data-type='llvm::MachineInstr &amp;' data-ref="649ICmp" data-ref-filename="649ICmp">ICmp</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="650MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="650MIB" data-ref-filename="650MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1505">1505</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ICmp.getOpcode() == TargetOpcode::G_ICMP);</td></tr>
<tr><th id="1506">1506</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_BRCOND);</td></tr>
<tr><th id="1507">1507</th><td>  <i>// Attempt to optimize the G_BRCOND + G_ICMP into a TB(N)Z/CB(N)Z.</i></td></tr>
<tr><th id="1508">1508</th><td><i>  //</i></td></tr>
<tr><th id="1509">1509</th><td><i>  // Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z</i></td></tr>
<tr><th id="1510">1510</th><td><i>  // instructions will not be produced, as they are conditional branch</i></td></tr>
<tr><th id="1511">1511</th><td><i>  // instructions that do not set flags.</i></td></tr>
<tr><th id="1512">1512</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr" title='(anonymous namespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..ProduceNonFlagSettingCondBr">ProduceNonFlagSettingCondBr</a>)</td></tr>
<tr><th id="1513">1513</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="651MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="651MRI" data-ref-filename="651MRI">MRI</dfn> = *<a class="local col0 ref" href="#650MIB" title='MIB' data-ref="650MIB" data-ref-filename="650MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1516">1516</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="652DestMBB" title='DestMBB' data-type='llvm::MachineBasicBlock *' data-ref="652DestMBB" data-ref-filename="652DestMBB">DestMBB</dfn> = <a class="local col8 ref" href="#648I" title='I' data-ref="648I" data-ref-filename="648I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1517">1517</th><td>  <em>auto</em> <dfn class="local col3 decl" id="653Pred" title='Pred' data-type='llvm::CmpInst::Predicate' data-ref="653Pred" data-ref-filename="653Pred">Pred</dfn> =</td></tr>
<tr><th id="1518">1518</th><td>      <b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col9 ref" href="#649ICmp" title='ICmp' data-ref="649ICmp" data-ref-filename="649ICmp">ICmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="1519">1519</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="654LHS" title='LHS' data-type='llvm::Register' data-ref="654LHS" data-ref-filename="654LHS">LHS</dfn> = <a class="local col9 ref" href="#649ICmp" title='ICmp' data-ref="649ICmp" data-ref-filename="649ICmp">ICmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1520">1520</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="655RHS" title='RHS' data-type='llvm::Register' data-ref="655RHS" data-ref-filename="655RHS">RHS</dfn> = <a class="local col9 ref" href="#649ICmp" title='ICmp' data-ref="649ICmp" data-ref-filename="649ICmp">ICmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>  <i>// We're allowed to emit a TB(N)Z/CB(N)Z. Try to do that.</i></td></tr>
<tr><th id="1523">1523</th><td>  <em>auto</em> <dfn class="local col6 decl" id="656VRegAndVal" title='VRegAndVal' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="656VRegAndVal" data-ref-filename="656VRegAndVal">VRegAndVal</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#655RHS" title='RHS' data-ref="655RHS" data-ref-filename="655RHS">RHS</a>, <a class="local col1 ref" href="#651MRI" title='MRI' data-ref="651MRI" data-ref-filename="651MRI">MRI</a>);</td></tr>
<tr><th id="1524">1524</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="657AndInst" title='AndInst' data-type='llvm::MachineInstr *' data-ref="657AndInst" data-ref-filename="657AndInst">AndInst</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#654LHS" title='LHS' data-ref="654LHS" data-ref-filename="654LHS">LHS</a>, <a class="local col1 ref" href="#651MRI" title='MRI' data-ref="651MRI" data-ref-filename="651MRI">MRI</a>);</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <i>// When we can emit a TB(N)Z, prefer that.</i></td></tr>
<tr><th id="1527">1527</th><td><i>  //</i></td></tr>
<tr><th id="1528">1528</th><td><i>  // Handle non-commutative condition codes first.</i></td></tr>
<tr><th id="1529">1529</th><td><i>  // Note that we don't want to do this when we have a G_AND because it can</i></td></tr>
<tr><th id="1530">1530</th><td><i>  // become a tst. The tst will make the test bit in the TB(N)Z redundant.</i></td></tr>
<tr><th id="1531">1531</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#656VRegAndVal" title='VRegAndVal' data-ref="656VRegAndVal" data-ref-filename="656VRegAndVal">VRegAndVal</a> &amp;&amp; !<a class="local col7 ref" href="#657AndInst" title='AndInst' data-ref="657AndInst" data-ref-filename="657AndInst">AndInst</a>) {</td></tr>
<tr><th id="1532">1532</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="658C" title='C' data-type='int64_t' data-ref="658C" data-ref-filename="658C">C</dfn> = <a class="local col6 ref" href="#656VRegAndVal" title='VRegAndVal' data-ref="656VRegAndVal" data-ref-filename="656VRegAndVal">VRegAndVal</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>    <i>// When we have a greater-than comparison, we can just test if the msb is</i></td></tr>
<tr><th id="1535">1535</th><td><i>    // zero.</i></td></tr>
<tr><th id="1536">1536</th><td>    <b>if</b> (<a class="local col8 ref" href="#658C" title='C' data-ref="658C" data-ref-filename="658C">C</a> == -<var>1</var> &amp;&amp; <a class="local col3 ref" href="#653Pred" title='Pred' data-ref="653Pred" data-ref-filename="653Pred">Pred</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>) {</td></tr>
<tr><th id="1537">1537</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="659Bit" title='Bit' data-type='uint64_t' data-ref="659Bit" data-ref-filename="659Bit">Bit</dfn> = <a class="local col1 ref" href="#651MRI" title='MRI' data-ref="651MRI" data-ref-filename="651MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#654LHS" title='LHS' data-ref="654LHS" data-ref-filename="654LHS">LHS</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() - <var>1</var>;</td></tr>
<tr><th id="1538">1538</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitTestBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">emitTestBit</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#654LHS" title='LHS' data-ref="654LHS" data-ref-filename="654LHS">LHS</a>, <a class="local col9 ref" href="#659Bit" title='Bit' data-ref="659Bit" data-ref-filename="659Bit">Bit</a>, <i>/*IsNegative = */</i> <b>false</b>, <a class="local col2 ref" href="#652DestMBB" title='DestMBB' data-ref="652DestMBB" data-ref-filename="652DestMBB">DestMBB</a>, <span class='refarg'><a class="local col0 ref" href="#650MIB" title='MIB' data-ref="650MIB" data-ref-filename="650MIB">MIB</a></span>);</td></tr>
<tr><th id="1539">1539</th><td>      <a class="local col8 ref" href="#648I" title='I' data-ref="648I" data-ref-filename="648I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1540">1540</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1541">1541</th><td>    }</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td>    <i>// When we have a less than comparison, we can just test if the msb is not</i></td></tr>
<tr><th id="1544">1544</th><td><i>    // zero.</i></td></tr>
<tr><th id="1545">1545</th><td>    <b>if</b> (<a class="local col8 ref" href="#658C" title='C' data-ref="658C" data-ref-filename="658C">C</a> == <var>0</var> &amp;&amp; <a class="local col3 ref" href="#653Pred" title='Pred' data-ref="653Pred" data-ref-filename="653Pred">Pred</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>) {</td></tr>
<tr><th id="1546">1546</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="660Bit" title='Bit' data-type='uint64_t' data-ref="660Bit" data-ref-filename="660Bit">Bit</dfn> = <a class="local col1 ref" href="#651MRI" title='MRI' data-ref="651MRI" data-ref-filename="651MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#654LHS" title='LHS' data-ref="654LHS" data-ref-filename="654LHS">LHS</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() - <var>1</var>;</td></tr>
<tr><th id="1547">1547</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitTestBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">emitTestBit</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#654LHS" title='LHS' data-ref="654LHS" data-ref-filename="654LHS">LHS</a>, <a class="local col0 ref" href="#660Bit" title='Bit' data-ref="660Bit" data-ref-filename="660Bit">Bit</a>, <i>/*IsNegative = */</i> <b>true</b>, <a class="local col2 ref" href="#652DestMBB" title='DestMBB' data-ref="652DestMBB" data-ref-filename="652DestMBB">DestMBB</a>, <span class='refarg'><a class="local col0 ref" href="#650MIB" title='MIB' data-ref="650MIB" data-ref-filename="650MIB">MIB</a></span>);</td></tr>
<tr><th id="1548">1548</th><td>      <a class="local col8 ref" href="#648I" title='I' data-ref="648I" data-ref-filename="648I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1549">1549</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1550">1550</th><td>    }</td></tr>
<tr><th id="1551">1551</th><td>  }</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td>  <i>// Attempt to handle commutative condition codes. Right now, that's only</i></td></tr>
<tr><th id="1554">1554</th><td><i>  // eq/ne.</i></td></tr>
<tr><th id="1555">1555</th><td>  <b>if</b> (<a class="type" href="../../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst" data-ref-filename="llvm..ICmpInst">ICmpInst</a>::<a class="ref fn" href="../../../../include/llvm/IR/Instructions.h.html#_ZN4llvm8ICmpInst10isEqualityENS_7CmpInst9PredicateE" title='llvm::ICmpInst::isEquality' data-ref="_ZN4llvm8ICmpInst10isEqualityENS_7CmpInst9PredicateE" data-ref-filename="_ZN4llvm8ICmpInst10isEqualityENS_7CmpInst9PredicateE">isEquality</a>(<a class="local col3 ref" href="#653Pred" title='Pred' data-ref="653Pred" data-ref-filename="653Pred">Pred</a>)) {</td></tr>
<tr><th id="1556">1556</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#656VRegAndVal" title='VRegAndVal' data-ref="656VRegAndVal" data-ref-filename="656VRegAndVal">VRegAndVal</a>) {</td></tr>
<tr><th id="1557">1557</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col5 ref" href="#655RHS" title='RHS' data-ref="655RHS" data-ref-filename="655RHS">RHS</a></span>, <span class='refarg'><a class="local col4 ref" href="#654LHS" title='LHS' data-ref="654LHS" data-ref-filename="654LHS">LHS</a></span>);</td></tr>
<tr><th id="1558">1558</th><td>      <a class="local col6 ref" href="#656VRegAndVal" title='VRegAndVal' data-ref="656VRegAndVal" data-ref-filename="656VRegAndVal">VRegAndVal</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEONS_8OptionalIT_EE" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEONS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalaSEONS_8OptionalIT_EE">=</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#655RHS" title='RHS' data-ref="655RHS" data-ref-filename="655RHS">RHS</a>, <a class="local col1 ref" href="#651MRI" title='MRI' data-ref="651MRI" data-ref-filename="651MRI">MRI</a>);</td></tr>
<tr><th id="1559">1559</th><td>      <a class="local col7 ref" href="#657AndInst" title='AndInst' data-ref="657AndInst" data-ref-filename="657AndInst">AndInst</a> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#654LHS" title='LHS' data-ref="654LHS" data-ref-filename="654LHS">LHS</a>, <a class="local col1 ref" href="#651MRI" title='MRI' data-ref="651MRI" data-ref-filename="651MRI">MRI</a>);</td></tr>
<tr><th id="1560">1560</th><td>    }</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#656VRegAndVal" title='VRegAndVal' data-ref="656VRegAndVal" data-ref-filename="656VRegAndVal">VRegAndVal</a> &amp;&amp; <a class="local col6 ref" href="#656VRegAndVal" title='VRegAndVal' data-ref="656VRegAndVal" data-ref-filename="656VRegAndVal">VRegAndVal</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>0</var>) {</td></tr>
<tr><th id="1563">1563</th><td>      <i>// If there's a G_AND feeding into this branch, try to fold it away by</i></td></tr>
<tr><th id="1564">1564</th><td><i>      // emitting a TB(N)Z instead.</i></td></tr>
<tr><th id="1565">1565</th><td><i>      //</i></td></tr>
<tr><th id="1566">1566</th><td><i>      // Note: If we have LT, then it *is* possible to fold, but it wouldn't be</i></td></tr>
<tr><th id="1567">1567</th><td><i>      // beneficial. When we have an AND and LT, we need a TST/ANDS, so folding</i></td></tr>
<tr><th id="1568">1568</th><td><i>      // would be redundant.</i></td></tr>
<tr><th id="1569">1569</th><td>      <b>if</b> (<a class="local col7 ref" href="#657AndInst" title='AndInst' data-ref="657AndInst" data-ref-filename="657AndInst">AndInst</a> &amp;&amp;</td></tr>
<tr><th id="1570">1570</th><td>          <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector26tryOptAndIntoCompareBranchERN4llvm12MachineInstrEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptAndIntoCompareBranch' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26tryOptAndIntoCompareBranchERN4llvm12MachineInstrEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector26tryOptAndIntoCompareBranchERN4llvm12MachineInstrEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">tryOptAndIntoCompareBranch</a>(</td></tr>
<tr><th id="1571">1571</th><td>              <span class='refarg'>*<a class="local col7 ref" href="#657AndInst" title='AndInst' data-ref="657AndInst" data-ref-filename="657AndInst">AndInst</a></span>, <i>/*Invert = */</i> <a class="local col3 ref" href="#653Pred" title='Pred' data-ref="653Pred" data-ref-filename="653Pred">Pred</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>, <a class="local col2 ref" href="#652DestMBB" title='DestMBB' data-ref="652DestMBB" data-ref-filename="652DestMBB">DestMBB</a>, <span class='refarg'><a class="local col0 ref" href="#650MIB" title='MIB' data-ref="650MIB" data-ref-filename="650MIB">MIB</a></span>)) {</td></tr>
<tr><th id="1572">1572</th><td>        <a class="local col8 ref" href="#648I" title='I' data-ref="648I" data-ref-filename="648I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1573">1573</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1574">1574</th><td>      }</td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td>      <i>// Otherwise, try to emit a CB(N)Z instead.</i></td></tr>
<tr><th id="1577">1577</th><td>      <em>auto</em> <dfn class="local col1 decl" id="661LHSTy" title='LHSTy' data-type='llvm::LLT' data-ref="661LHSTy" data-ref-filename="661LHSTy">LHSTy</dfn> = <a class="local col1 ref" href="#651MRI" title='MRI' data-ref="651MRI" data-ref-filename="651MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#654LHS" title='LHS' data-ref="654LHS" data-ref-filename="654LHS">LHS</a>);</td></tr>
<tr><th id="1578">1578</th><td>      <b>if</b> (!<a class="local col1 ref" href="#661LHSTy" title='LHSTy' data-ref="661LHSTy" data-ref-filename="661LHSTy">LHSTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col1 ref" href="#661LHSTy" title='LHSTy' data-ref="661LHSTy" data-ref-filename="661LHSTy">LHSTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>64</var>) {</td></tr>
<tr><th id="1579">1579</th><td>        <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCBZ' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCBZEN4llvm8RegisterEbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">emitCBZ</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#654LHS" title='LHS' data-ref="654LHS" data-ref-filename="654LHS">LHS</a>, <i>/*IsNegative = */</i> <a class="local col3 ref" href="#653Pred" title='Pred' data-ref="653Pred" data-ref-filename="653Pred">Pred</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>, <a class="local col2 ref" href="#652DestMBB" title='DestMBB' data-ref="652DestMBB" data-ref-filename="652DestMBB">DestMBB</a>, <span class='refarg'><a class="local col0 ref" href="#650MIB" title='MIB' data-ref="650MIB" data-ref-filename="650MIB">MIB</a></span>);</td></tr>
<tr><th id="1580">1580</th><td>        <a class="local col8 ref" href="#648I" title='I' data-ref="648I" data-ref-filename="648I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1581">1581</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1582">1582</th><td>      }</td></tr>
<tr><th id="1583">1583</th><td>    }</td></tr>
<tr><th id="1584">1584</th><td>  }</td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1587">1587</th><td>}</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByICmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByICmp(llvm::MachineInstr &amp; I, llvm::MachineInstr &amp; ICmp, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">selectCompareBranchFedByICmp</dfn>(</td></tr>
<tr><th id="1590">1590</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="662I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="662I" data-ref-filename="662I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="663ICmp" title='ICmp' data-type='llvm::MachineInstr &amp;' data-ref="663ICmp" data-ref-filename="663ICmp">ICmp</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="664MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="664MIB" data-ref-filename="664MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1591">1591</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ICmp.getOpcode() == TargetOpcode::G_ICMP);</td></tr>
<tr><th id="1592">1592</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_BRCOND);</td></tr>
<tr><th id="1593">1593</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptCompareBranchFedByICmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">tryOptCompareBranchFedByICmp</a>(<span class='refarg'><a class="local col2 ref" href="#662I" title='I' data-ref="662I" data-ref-filename="662I">I</a></span>, <span class='refarg'><a class="local col3 ref" href="#663ICmp" title='ICmp' data-ref="663ICmp" data-ref-filename="663ICmp">ICmp</a></span>, <span class='refarg'><a class="local col4 ref" href="#664MIB" title='MIB' data-ref="664MIB" data-ref-filename="664MIB">MIB</a></span>))</td></tr>
<tr><th id="1594">1594</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td>  <i>// Couldn't optimize. Emit a compare + a Bcc.</i></td></tr>
<tr><th id="1597">1597</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="665DestMBB" title='DestMBB' data-type='llvm::MachineBasicBlock *' data-ref="665DestMBB" data-ref-filename="665DestMBB">DestMBB</dfn> = <a class="local col2 ref" href="#662I" title='I' data-ref="662I" data-ref-filename="662I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1598">1598</th><td>  <em>auto</em> <dfn class="local col6 decl" id="666PredOp" title='PredOp' data-type='llvm::MachineOperand' data-ref="666PredOp" data-ref-filename="666PredOp">PredOp</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col3 ref" href="#663ICmp" title='ICmp' data-ref="663ICmp" data-ref-filename="663ICmp">ICmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1599">1599</th><td>  <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitIntegerCompare' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE">emitIntegerCompare</a>(<span class='refarg'><a class="local col3 ref" href="#663ICmp" title='ICmp' data-ref="663ICmp" data-ref-filename="663ICmp">ICmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>, <span class='refarg'><a class="local col3 ref" href="#663ICmp" title='ICmp' data-ref="663ICmp" data-ref-filename="663ICmp">ICmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>, <span class='refarg'><a class="local col6 ref" href="#666PredOp" title='PredOp' data-ref="666PredOp" data-ref-filename="666PredOp">PredOp</a></span>, <span class='refarg'><a class="local col4 ref" href="#664MIB" title='MIB' data-ref="664MIB" data-ref-filename="664MIB">MIB</a></span>);</td></tr>
<tr><th id="1600">1600</th><td>  <em>const</em> <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col7 decl" id="667CC" title='CC' data-type='const AArch64CC::CondCode' data-ref="667CC" data-ref-filename="667CC">CC</dfn> = <a class="tu ref fn" href="#_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" title='changeICMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" data-ref-filename="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE">changeICMPPredToAArch64CC</a>(</td></tr>
<tr><th id="1601">1601</th><td>      <b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col6 ref" href="#666PredOp" title='PredOp' data-ref="666PredOp" data-ref-filename="666PredOp">PredOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>()));</td></tr>
<tr><th id="1602">1602</th><td>  <a class="local col4 ref" href="#664MIB" title='MIB' data-ref="664MIB" data-ref-filename="664MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#667CC" title='CC' data-ref="667CC" data-ref-filename="667CC">CC</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col5 ref" href="#665DestMBB" title='DestMBB' data-ref="665DestMBB" data-ref-filename="665DestMBB">DestMBB</a>);</td></tr>
<tr><th id="1603">1603</th><td>  <a class="local col2 ref" href="#662I" title='I' data-ref="662I" data-ref-filename="662I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1604">1604</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1605">1605</th><td>}</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranch' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectCompareBranch(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectCompareBranch</dfn>(</td></tr>
<tr><th id="1608">1608</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="668I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="668I" data-ref-filename="668I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="669MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="669MF" data-ref-filename="669MF">MF</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="670MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="670MRI" data-ref-filename="670MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1609">1609</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="671CondReg" title='CondReg' data-type='llvm::Register' data-ref="671CondReg" data-ref-filename="671CondReg">CondReg</dfn> = <a class="local col8 ref" href="#668I" title='I' data-ref="668I" data-ref-filename="668I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1610">1610</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="672CCMI" title='CCMI' data-type='llvm::MachineInstr *' data-ref="672CCMI" data-ref-filename="672CCMI">CCMI</dfn> = <a class="local col0 ref" href="#670MRI" title='MRI' data-ref="670MRI" data-ref-filename="670MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#671CondReg" title='CondReg' data-ref="671CondReg" data-ref-filename="671CondReg">CondReg</a>);</td></tr>
<tr><th id="1611">1611</th><td>  <b>if</b> (<a class="local col2 ref" href="#672CCMI" title='CCMI' data-ref="672CCMI" data-ref-filename="672CCMI">CCMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a>) {</td></tr>
<tr><th id="1612">1612</th><td>    <a class="local col1 ref" href="#671CondReg" title='CondReg' data-ref="671CondReg" data-ref-filename="671CondReg">CondReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#672CCMI" title='CCMI' data-ref="672CCMI" data-ref-filename="672CCMI">CCMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1613">1613</th><td>    <a class="local col2 ref" href="#672CCMI" title='CCMI' data-ref="672CCMI" data-ref-filename="672CCMI">CCMI</a> = <a class="local col0 ref" href="#670MRI" title='MRI' data-ref="670MRI" data-ref-filename="670MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#671CondReg" title='CondReg' data-ref="671CondReg" data-ref-filename="671CondReg">CondReg</a>);</td></tr>
<tr><th id="1614">1614</th><td>  }</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>  <i>// Try to select the G_BRCOND using whatever is feeding the condition if</i></td></tr>
<tr><th id="1617">1617</th><td><i>  // possible.</i></td></tr>
<tr><th id="1618">1618</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col3 decl" id="673MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="673MIB" data-ref-filename="673MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#668I" title='I' data-ref="668I" data-ref-filename="668I">I</a>);</td></tr>
<tr><th id="1619">1619</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="674CCMIOpc" title='CCMIOpc' data-type='unsigned int' data-ref="674CCMIOpc" data-ref-filename="674CCMIOpc">CCMIOpc</dfn> = <a class="local col2 ref" href="#672CCMI" title='CCMI' data-ref="672CCMI" data-ref-filename="672CCMI">CCMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1620">1620</th><td>  <b>if</b> (<a class="local col4 ref" href="#674CCMIOpc" title='CCMIOpc' data-ref="674CCMIOpc" data-ref-filename="674CCMIOpc">CCMIOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#420" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP" data-ref-filename="llvm..TargetOpcode..G_FCMP">G_FCMP</a>)</td></tr>
<tr><th id="1621">1621</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByFCmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByFCmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">selectCompareBranchFedByFCmp</a>(<span class='refarg'><a class="local col8 ref" href="#668I" title='I' data-ref="668I" data-ref-filename="668I">I</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#672CCMI" title='CCMI' data-ref="672CCMI" data-ref-filename="672CCMI">CCMI</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MIB" title='MIB' data-ref="673MIB" data-ref-filename="673MIB">MIB</a></span>);</td></tr>
<tr><th id="1622">1622</th><td>  <b>if</b> (<a class="local col4 ref" href="#674CCMIOpc" title='CCMIOpc' data-ref="674CCMIOpc" data-ref-filename="674CCMIOpc">CCMIOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#417" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP" data-ref-filename="llvm..TargetOpcode..G_ICMP">G_ICMP</a>)</td></tr>
<tr><th id="1623">1623</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranchFedByICmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE">selectCompareBranchFedByICmp</a>(<span class='refarg'><a class="local col8 ref" href="#668I" title='I' data-ref="668I" data-ref-filename="668I">I</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#672CCMI" title='CCMI' data-ref="672CCMI" data-ref-filename="672CCMI">CCMI</a></span>, <span class='refarg'><a class="local col3 ref" href="#673MIB" title='MIB' data-ref="673MIB" data-ref-filename="673MIB">MIB</a></span>);</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td>  <i>// Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z</i></td></tr>
<tr><th id="1626">1626</th><td><i>  // instructions will not be produced, as they are conditional branch</i></td></tr>
<tr><th id="1627">1627</th><td><i>  // instructions that do not set flags.</i></td></tr>
<tr><th id="1628">1628</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr" title='(anonymous namespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::ProduceNonFlagSettingCondBr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..ProduceNonFlagSettingCondBr">ProduceNonFlagSettingCondBr</a>) {</td></tr>
<tr><th id="1629">1629</th><td>    <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitTestBit' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11emitTestBitEN4llvm8RegisterEmbPNS1_17MachineBasicBlockERNS1_16MachineIRBuilderE">emitTestBit</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#671CondReg" title='CondReg' data-ref="671CondReg" data-ref-filename="671CondReg">CondReg</a>, <i>/*Bit = */</i> <var>0</var>, <i>/*IsNegative = */</i> <b>true</b>,</td></tr>
<tr><th id="1630">1630</th><td>                <a class="local col8 ref" href="#668I" title='I' data-ref="668I" data-ref-filename="668I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>(), <span class='refarg'><a class="local col3 ref" href="#673MIB" title='MIB' data-ref="673MIB" data-ref-filename="673MIB">MIB</a></span>);</td></tr>
<tr><th id="1631">1631</th><td>    <a class="local col8 ref" href="#668I" title='I' data-ref="668I" data-ref-filename="668I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1632">1632</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1633">1633</th><td>  }</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>  <i>// Can't emit TB(N)Z/CB(N)Z. Emit a tst + bcc instead.</i></td></tr>
<tr><th id="1636">1636</th><td>  <em>auto</em> <dfn class="local col5 decl" id="675TstMI" title='TstMI' data-type='llvm::MachineInstrBuilder' data-ref="675TstMI" data-ref-filename="675TstMI">TstMI</dfn> =</td></tr>
<tr><th id="1637">1637</th><td>      <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col3 ref" href="#673MIB" title='MIB' data-ref="673MIB" data-ref-filename="673MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>)}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#671CondReg" title='CondReg' data-ref="671CondReg" data-ref-filename="671CondReg">CondReg</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="1638">1638</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#675TstMI" title='TstMI' data-ref="675TstMI" data-ref-filename="675TstMI">TstMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1639">1639</th><td>  <em>auto</em> <dfn class="local col6 decl" id="676Bcc" title='Bcc' data-type='llvm::MachineInstrBuilder' data-ref="676Bcc" data-ref-filename="676Bcc">Bcc</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col3 ref" href="#673MIB" title='MIB' data-ref="673MIB" data-ref-filename="673MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>)</td></tr>
<tr><th id="1640">1640</th><td>                 .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>)</td></tr>
<tr><th id="1641">1641</th><td>                 .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col8 ref" href="#668I" title='I' data-ref="668I" data-ref-filename="668I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="1642">1642</th><td>  <a class="local col8 ref" href="#668I" title='I' data-ref="668I" data-ref-filename="668I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1643">1643</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#676Bcc" title='Bcc' data-ref="676Bcc" data-ref-filename="676Bcc">Bcc</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1644">1644</th><td>}</td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td><i class="doc" data-doc="_ZL17getVectorShiftImmN4llvm8RegisterERNS_19MachineRegisterInfoE">/// Returns the element immediate value of a vector shift operand if found.</i></td></tr>
<tr><th id="1647">1647</th><td><i class="doc" data-doc="_ZL17getVectorShiftImmN4llvm8RegisterERNS_19MachineRegisterInfoE">/// This needs to detect a splat-like operation, e.g. a G_BUILD_VECTOR.</i></td></tr>
<tr><th id="1648">1648</th><td><em>static</em> <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="tu decl def fn" id="_ZL17getVectorShiftImmN4llvm8RegisterERNS_19MachineRegisterInfoE" title='getVectorShiftImm' data-type='Optional&lt;int64_t&gt; getVectorShiftImm(llvm::Register Reg, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL17getVectorShiftImmN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL17getVectorShiftImmN4llvm8RegisterERNS_19MachineRegisterInfoE">getVectorShiftImm</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="677Reg" title='Reg' data-type='llvm::Register' data-ref="677Reg" data-ref-filename="677Reg">Reg</dfn>,</td></tr>
<tr><th id="1649">1649</th><td>                                           <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="678MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="678MRI" data-ref-filename="678MRI">MRI</dfn>) {</td></tr>
<tr><th id="1650">1650</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Reg).isVector() &amp;&amp; <q>"Expected a *vector* shift operand"</q>);</td></tr>
<tr><th id="1651">1651</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="679OpMI" title='OpMI' data-type='llvm::MachineInstr *' data-ref="679OpMI" data-ref-filename="679OpMI">OpMI</dfn> = <a class="local col8 ref" href="#678MRI" title='MRI' data-ref="678MRI" data-ref-filename="678MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#677Reg" title='Reg' data-ref="677Reg" data-ref-filename="677Reg">Reg</a>);</td></tr>
<tr><th id="1652">1652</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpMI &amp;&amp; <q>"Expected to find a vreg def for vector shift operand"</q>);</td></tr>
<tr><th id="1653">1653</th><td>  <b>if</b> (<a class="local col9 ref" href="#679OpMI" title='OpMI' data-ref="679OpMI" data-ref-filename="679OpMI">OpMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR" data-ref-filename="llvm..TargetOpcode..G_BUILD_VECTOR">G_BUILD_VECTOR</a>)</td></tr>
<tr><th id="1654">1654</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1655">1655</th><td></td></tr>
<tr><th id="1656">1656</th><td>  <i>// Check all operands are identical immediates.</i></td></tr>
<tr><th id="1657">1657</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="680ImmVal" title='ImmVal' data-type='int64_t' data-ref="680ImmVal" data-ref-filename="680ImmVal">ImmVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="1658">1658</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="681Idx" title='Idx' data-type='unsigned int' data-ref="681Idx" data-ref-filename="681Idx">Idx</dfn> = <var>1</var>; <a class="local col1 ref" href="#681Idx" title='Idx' data-ref="681Idx" data-ref-filename="681Idx">Idx</a> &lt; <a class="local col9 ref" href="#679OpMI" title='OpMI' data-ref="679OpMI" data-ref-filename="679OpMI">OpMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col1 ref" href="#681Idx" title='Idx' data-ref="681Idx" data-ref-filename="681Idx">Idx</a>) {</td></tr>
<tr><th id="1659">1659</th><td>    <em>auto</em> <dfn class="local col2 decl" id="682VRegAndVal" title='VRegAndVal' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="682VRegAndVal" data-ref-filename="682VRegAndVal">VRegAndVal</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col9 ref" href="#679OpMI" title='OpMI' data-ref="679OpMI" data-ref-filename="679OpMI">OpMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#681Idx" title='Idx' data-ref="681Idx" data-ref-filename="681Idx">Idx</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#678MRI" title='MRI' data-ref="678MRI" data-ref-filename="678MRI">MRI</a>);</td></tr>
<tr><th id="1660">1660</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col2 ref" href="#682VRegAndVal" title='VRegAndVal' data-ref="682VRegAndVal" data-ref-filename="682VRegAndVal">VRegAndVal</a>)</td></tr>
<tr><th id="1661">1661</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>    <b>if</b> (<a class="local col1 ref" href="#681Idx" title='Idx' data-ref="681Idx" data-ref-filename="681Idx">Idx</a> == <var>1</var>)</td></tr>
<tr><th id="1664">1664</th><td>      <a class="local col0 ref" href="#680ImmVal" title='ImmVal' data-ref="680ImmVal" data-ref-filename="680ImmVal">ImmVal</a> = <a class="local col2 ref" href="#682VRegAndVal" title='VRegAndVal' data-ref="682VRegAndVal" data-ref-filename="682VRegAndVal">VRegAndVal</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1665">1665</th><td>    <b>if</b> (<a class="local col0 ref" href="#680ImmVal" title='ImmVal' data-ref="680ImmVal" data-ref-filename="680ImmVal">ImmVal</a> != <a class="local col2 ref" href="#682VRegAndVal" title='VRegAndVal' data-ref="682VRegAndVal" data-ref-filename="682VRegAndVal">VRegAndVal</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>())</td></tr>
<tr><th id="1666">1666</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1667">1667</th><td>  }</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#680ImmVal" title='ImmVal' data-ref="680ImmVal" data-ref-filename="680ImmVal">ImmVal</a>;</td></tr>
<tr><th id="1670">1670</th><td>}</td></tr>
<tr><th id="1671">1671</th><td></td></tr>
<tr><th id="1672">1672</th><td><i class="doc" data-doc="_ZL15getVectorSHLImmN4llvm3LLTENS_8RegisterERNS_19MachineRegisterInfoE">/// Matches and returns the shift immediate value for a SHL instruction given</i></td></tr>
<tr><th id="1673">1673</th><td><i class="doc" data-doc="_ZL15getVectorSHLImmN4llvm3LLTENS_8RegisterERNS_19MachineRegisterInfoE">/// a shift operand.</i></td></tr>
<tr><th id="1674">1674</th><td><em>static</em> <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="tu decl def fn" id="_ZL15getVectorSHLImmN4llvm3LLTENS_8RegisterERNS_19MachineRegisterInfoE" title='getVectorSHLImm' data-type='Optional&lt;int64_t&gt; getVectorSHLImm(llvm::LLT SrcTy, llvm::Register Reg, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL15getVectorSHLImmN4llvm3LLTENS_8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL15getVectorSHLImmN4llvm3LLTENS_8RegisterERNS_19MachineRegisterInfoE">getVectorSHLImm</dfn>(<a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="683SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="683SrcTy" data-ref-filename="683SrcTy">SrcTy</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="684Reg" title='Reg' data-type='llvm::Register' data-ref="684Reg" data-ref-filename="684Reg">Reg</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="685MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="685MRI" data-ref-filename="685MRI">MRI</dfn>) {</td></tr>
<tr><th id="1675">1675</th><td>  <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="local col6 decl" id="686ShiftImm" title='ShiftImm' data-type='Optional&lt;int64_t&gt;' data-ref="686ShiftImm" data-ref-filename="686ShiftImm">ShiftImm</dfn> = <a class="tu ref fn" href="#_ZL17getVectorShiftImmN4llvm8RegisterERNS_19MachineRegisterInfoE" title='getVectorShiftImm' data-use='c' data-ref="_ZL17getVectorShiftImmN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL17getVectorShiftImmN4llvm8RegisterERNS_19MachineRegisterInfoE">getVectorShiftImm</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#684Reg" title='Reg' data-ref="684Reg" data-ref-filename="684Reg">Reg</a>, <span class='refarg'><a class="local col5 ref" href="#685MRI" title='MRI' data-ref="685MRI" data-ref-filename="685MRI">MRI</a></span>);</td></tr>
<tr><th id="1676">1676</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#686ShiftImm" title='ShiftImm' data-ref="686ShiftImm" data-ref-filename="686ShiftImm">ShiftImm</a>)</td></tr>
<tr><th id="1677">1677</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1678">1678</th><td>  <i>// Check the immediate is in range for a SHL.</i></td></tr>
<tr><th id="1679">1679</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="687Imm" title='Imm' data-type='int64_t' data-ref="687Imm" data-ref-filename="687Imm">Imm</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col6 ref" href="#686ShiftImm" title='ShiftImm' data-ref="686ShiftImm" data-ref-filename="686ShiftImm">ShiftImm</a>;</td></tr>
<tr><th id="1680">1680</th><td>  <b>if</b> (<a class="local col7 ref" href="#687Imm" title='Imm' data-ref="687Imm" data-ref-filename="687Imm">Imm</a> &lt; <var>0</var>)</td></tr>
<tr><th id="1681">1681</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1682">1682</th><td>  <b>switch</b> (<a class="local col3 ref" href="#683SrcTy" title='SrcTy' data-ref="683SrcTy" data-ref-filename="683SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="1683">1683</th><td>  <b>default</b>:</td></tr>
<tr><th id="1684">1684</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unhandled element type for vector shift"</q>);</td></tr>
<tr><th id="1685">1685</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1686">1686</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1687">1687</th><td>    <b>if</b> (<a class="local col7 ref" href="#687Imm" title='Imm' data-ref="687Imm" data-ref-filename="687Imm">Imm</a> &gt; <var>7</var>)</td></tr>
<tr><th id="1688">1688</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1689">1689</th><td>    <b>break</b>;</td></tr>
<tr><th id="1690">1690</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1691">1691</th><td>    <b>if</b> (<a class="local col7 ref" href="#687Imm" title='Imm' data-ref="687Imm" data-ref-filename="687Imm">Imm</a> &gt; <var>15</var>)</td></tr>
<tr><th id="1692">1692</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1693">1693</th><td>    <b>break</b>;</td></tr>
<tr><th id="1694">1694</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1695">1695</th><td>    <b>if</b> (<a class="local col7 ref" href="#687Imm" title='Imm' data-ref="687Imm" data-ref-filename="687Imm">Imm</a> &gt; <var>31</var>)</td></tr>
<tr><th id="1696">1696</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1697">1697</th><td>    <b>break</b>;</td></tr>
<tr><th id="1698">1698</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1699">1699</th><td>    <b>if</b> (<a class="local col7 ref" href="#687Imm" title='Imm' data-ref="687Imm" data-ref-filename="687Imm">Imm</a> &gt; <var>63</var>)</td></tr>
<tr><th id="1700">1700</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1701">1701</th><td>    <b>break</b>;</td></tr>
<tr><th id="1702">1702</th><td>  }</td></tr>
<tr><th id="1703">1703</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col7 ref" href="#687Imm" title='Imm' data-ref="687Imm" data-ref-filename="687Imm">Imm</a>;</td></tr>
<tr><th id="1704">1704</th><td>}</td></tr>
<tr><th id="1705">1705</th><td></td></tr>
<tr><th id="1706">1706</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorSHL' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorSHL(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorSHL</dfn>(</td></tr>
<tr><th id="1707">1707</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="688I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="688I" data-ref-filename="688I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="689MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="689MRI" data-ref-filename="689MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1708">1708</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_SHL);</td></tr>
<tr><th id="1709">1709</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="690DstReg" title='DstReg' data-type='llvm::Register' data-ref="690DstReg" data-ref-filename="690DstReg">DstReg</dfn> = <a class="local col8 ref" href="#688I" title='I' data-ref="688I" data-ref-filename="688I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1710">1710</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="691Ty" title='Ty' data-type='const llvm::LLT' data-ref="691Ty" data-ref-filename="691Ty">Ty</dfn> = <a class="local col9 ref" href="#689MRI" title='MRI' data-ref="689MRI" data-ref-filename="689MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#690DstReg" title='DstReg' data-ref="690DstReg" data-ref-filename="690DstReg">DstReg</a>);</td></tr>
<tr><th id="1711">1711</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="692Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="692Src1Reg" data-ref-filename="692Src1Reg">Src1Reg</dfn> = <a class="local col8 ref" href="#688I" title='I' data-ref="688I" data-ref-filename="688I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1712">1712</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="693Src2Reg" title='Src2Reg' data-type='llvm::Register' data-ref="693Src2Reg" data-ref-filename="693Src2Reg">Src2Reg</dfn> = <a class="local col8 ref" href="#688I" title='I' data-ref="688I" data-ref-filename="688I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td>  <b>if</b> (!<a class="local col1 ref" href="#691Ty" title='Ty' data-ref="691Ty" data-ref-filename="691Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1715">1715</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td>  <i>// Check if we have a vector of constants on RHS that we can select as the</i></td></tr>
<tr><th id="1718">1718</th><td><i>  // immediate form.</i></td></tr>
<tr><th id="1719">1719</th><td>  <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="local col4 decl" id="694ImmVal" title='ImmVal' data-type='Optional&lt;int64_t&gt;' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</dfn> = <a class="tu ref fn" href="#_ZL15getVectorSHLImmN4llvm3LLTENS_8RegisterERNS_19MachineRegisterInfoE" title='getVectorSHLImm' data-use='c' data-ref="_ZL15getVectorSHLImmN4llvm3LLTENS_8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL15getVectorSHLImmN4llvm3LLTENS_8RegisterERNS_19MachineRegisterInfoE">getVectorSHLImm</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#691Ty" title='Ty' data-ref="691Ty" data-ref-filename="691Ty">Ty</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#693Src2Reg" title='Src2Reg' data-ref="693Src2Reg" data-ref-filename="693Src2Reg">Src2Reg</a>, <span class='refarg'><a class="local col9 ref" href="#689MRI" title='MRI' data-ref="689MRI" data-ref-filename="689MRI">MRI</a></span>);</td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="695Opc" title='Opc' data-type='unsigned int' data-ref="695Opc" data-ref-filename="695Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="1722">1722</th><td>  <b>if</b> (<a class="local col1 ref" href="#691Ty" title='Ty' data-ref="691Ty" data-ref-filename="691Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>64</var>)) {</td></tr>
<tr><th id="1723">1723</th><td>    <a class="local col5 ref" href="#695Opc" title='Opc' data-ref="695Opc" data-ref-filename="695Opc">Opc</a> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#694ImmVal" title='ImmVal' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SHLv2i64_shift" title='llvm::AArch64::SHLv2i64_shift' data-ref="llvm::AArch64::SHLv2i64_shift" data-ref-filename="llvm..AArch64..SHLv2i64_shift">SHLv2i64_shift</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv2i64" title='llvm::AArch64::USHLv2i64' data-ref="llvm::AArch64::USHLv2i64" data-ref-filename="llvm..AArch64..USHLv2i64">USHLv2i64</a>;</td></tr>
<tr><th id="1724">1724</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#691Ty" title='Ty' data-ref="691Ty" data-ref-filename="691Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>)) {</td></tr>
<tr><th id="1725">1725</th><td>    <a class="local col5 ref" href="#695Opc" title='Opc' data-ref="695Opc" data-ref-filename="695Opc">Opc</a> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#694ImmVal" title='ImmVal' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SHLv4i32_shift" title='llvm::AArch64::SHLv4i32_shift' data-ref="llvm::AArch64::SHLv4i32_shift" data-ref-filename="llvm..AArch64..SHLv4i32_shift">SHLv4i32_shift</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv4i32" title='llvm::AArch64::USHLv4i32' data-ref="llvm::AArch64::USHLv4i32" data-ref-filename="llvm..AArch64..USHLv4i32">USHLv4i32</a>;</td></tr>
<tr><th id="1726">1726</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#691Ty" title='Ty' data-ref="691Ty" data-ref-filename="691Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>32</var>)) {</td></tr>
<tr><th id="1727">1727</th><td>    <a class="local col5 ref" href="#695Opc" title='Opc' data-ref="695Opc" data-ref-filename="695Opc">Opc</a> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#694ImmVal" title='ImmVal' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SHLv2i32_shift" title='llvm::AArch64::SHLv2i32_shift' data-ref="llvm::AArch64::SHLv2i32_shift" data-ref-filename="llvm..AArch64..SHLv2i32_shift">SHLv2i32_shift</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv2i32" title='llvm::AArch64::USHLv2i32' data-ref="llvm::AArch64::USHLv2i32" data-ref-filename="llvm..AArch64..USHLv2i32">USHLv2i32</a>;</td></tr>
<tr><th id="1728">1728</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#691Ty" title='Ty' data-ref="691Ty" data-ref-filename="691Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>16</var>)) {</td></tr>
<tr><th id="1729">1729</th><td>    <a class="local col5 ref" href="#695Opc" title='Opc' data-ref="695Opc" data-ref-filename="695Opc">Opc</a> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#694ImmVal" title='ImmVal' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SHLv4i16_shift" title='llvm::AArch64::SHLv4i16_shift' data-ref="llvm::AArch64::SHLv4i16_shift" data-ref-filename="llvm..AArch64..SHLv4i16_shift">SHLv4i16_shift</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv4i16" title='llvm::AArch64::USHLv4i16' data-ref="llvm::AArch64::USHLv4i16" data-ref-filename="llvm..AArch64..USHLv4i16">USHLv4i16</a>;</td></tr>
<tr><th id="1730">1730</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#691Ty" title='Ty' data-ref="691Ty" data-ref-filename="691Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>8</var>, <var>16</var>)) {</td></tr>
<tr><th id="1731">1731</th><td>    <a class="local col5 ref" href="#695Opc" title='Opc' data-ref="695Opc" data-ref-filename="695Opc">Opc</a> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#694ImmVal" title='ImmVal' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SHLv8i16_shift" title='llvm::AArch64::SHLv8i16_shift' data-ref="llvm::AArch64::SHLv8i16_shift" data-ref-filename="llvm..AArch64..SHLv8i16_shift">SHLv8i16_shift</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv8i16" title='llvm::AArch64::USHLv8i16' data-ref="llvm::AArch64::USHLv8i16" data-ref-filename="llvm..AArch64..USHLv8i16">USHLv8i16</a>;</td></tr>
<tr><th id="1732">1732</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#691Ty" title='Ty' data-ref="691Ty" data-ref-filename="691Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>16</var>, <var>8</var>)) {</td></tr>
<tr><th id="1733">1733</th><td>    <a class="local col5 ref" href="#695Opc" title='Opc' data-ref="695Opc" data-ref-filename="695Opc">Opc</a> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#694ImmVal" title='ImmVal' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SHLv16i8_shift" title='llvm::AArch64::SHLv16i8_shift' data-ref="llvm::AArch64::SHLv16i8_shift" data-ref-filename="llvm..AArch64..SHLv16i8_shift">SHLv16i8_shift</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv16i8" title='llvm::AArch64::USHLv16i8' data-ref="llvm::AArch64::USHLv16i8" data-ref-filename="llvm..AArch64..USHLv16i8">USHLv16i8</a>;</td></tr>
<tr><th id="1734">1734</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#691Ty" title='Ty' data-ref="691Ty" data-ref-filename="691Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>8</var>, <var>8</var>)) {</td></tr>
<tr><th id="1735">1735</th><td>    <a class="local col5 ref" href="#695Opc" title='Opc' data-ref="695Opc" data-ref-filename="695Opc">Opc</a> = <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#694ImmVal" title='ImmVal' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SHLv8i8_shift" title='llvm::AArch64::SHLv8i8_shift' data-ref="llvm::AArch64::SHLv8i8_shift" data-ref-filename="llvm..AArch64..SHLv8i8_shift">SHLv8i8_shift</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv8i8" title='llvm::AArch64::USHLv8i8' data-ref="llvm::AArch64::USHLv8i8" data-ref-filename="llvm..AArch64..USHLv8i8">USHLv8i8</a>;</td></tr>
<tr><th id="1736">1736</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1737">1737</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unhandled G_SHL type"</q>);</td></tr>
<tr><th id="1738">1738</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1739">1739</th><td>  }</td></tr>
<tr><th id="1740">1740</th><td></td></tr>
<tr><th id="1741">1741</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="696MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="696MIB" data-ref-filename="696MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#688I" title='I' data-ref="688I" data-ref-filename="688I">I</a>);</td></tr>
<tr><th id="1742">1742</th><td>  <em>auto</em> <dfn class="local col7 decl" id="697Shl" title='Shl' data-type='llvm::MachineInstrBuilder' data-ref="697Shl" data-ref-filename="697Shl">Shl</dfn> = <a class="local col6 ref" href="#696MIB" title='MIB' data-ref="696MIB" data-ref-filename="696MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col5 ref" href="#695Opc" title='Opc' data-ref="695Opc" data-ref-filename="695Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#690DstReg" title='DstReg' data-ref="690DstReg" data-ref-filename="690DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#692Src1Reg" title='Src1Reg' data-ref="692Src1Reg" data-ref-filename="692Src1Reg">Src1Reg</a>});</td></tr>
<tr><th id="1743">1743</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#694ImmVal" title='ImmVal' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</a>)</td></tr>
<tr><th id="1744">1744</th><td>    <a class="local col7 ref" href="#697Shl" title='Shl' data-ref="697Shl" data-ref-filename="697Shl">Shl</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#694ImmVal" title='ImmVal' data-ref="694ImmVal" data-ref-filename="694ImmVal">ImmVal</a>);</td></tr>
<tr><th id="1745">1745</th><td>  <b>else</b></td></tr>
<tr><th id="1746">1746</th><td>    <a class="local col7 ref" href="#697Shl" title='Shl' data-ref="697Shl" data-ref-filename="697Shl">Shl</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#693Src2Reg" title='Src2Reg' data-ref="693Src2Reg" data-ref-filename="693Src2Reg">Src2Reg</a>);</td></tr>
<tr><th id="1747">1747</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#697Shl" title='Shl' data-ref="697Shl" data-ref-filename="697Shl">Shl</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1748">1748</th><td>  <a class="local col8 ref" href="#688I" title='I' data-ref="688I" data-ref-filename="688I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1749">1749</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1750">1750</th><td>}</td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectVectorAshrLshrERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorAshrLshr' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorAshrLshr(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectVectorAshrLshrERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectVectorAshrLshrERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorAshrLshr</dfn>(</td></tr>
<tr><th id="1753">1753</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="698I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="698I" data-ref-filename="698I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="699MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="699MRI" data-ref-filename="699MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1754">1754</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_ASHR ||</td></tr>
<tr><th id="1755">1755</th><td>         I.getOpcode() == TargetOpcode::G_LSHR);</td></tr>
<tr><th id="1756">1756</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="700DstReg" title='DstReg' data-type='llvm::Register' data-ref="700DstReg" data-ref-filename="700DstReg">DstReg</dfn> = <a class="local col8 ref" href="#698I" title='I' data-ref="698I" data-ref-filename="698I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1757">1757</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="701Ty" title='Ty' data-type='const llvm::LLT' data-ref="701Ty" data-ref-filename="701Ty">Ty</dfn> = <a class="local col9 ref" href="#699MRI" title='MRI' data-ref="699MRI" data-ref-filename="699MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#700DstReg" title='DstReg' data-ref="700DstReg" data-ref-filename="700DstReg">DstReg</a>);</td></tr>
<tr><th id="1758">1758</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="702Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="702Src1Reg" data-ref-filename="702Src1Reg">Src1Reg</dfn> = <a class="local col8 ref" href="#698I" title='I' data-ref="698I" data-ref-filename="698I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1759">1759</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="703Src2Reg" title='Src2Reg' data-type='llvm::Register' data-ref="703Src2Reg" data-ref-filename="703Src2Reg">Src2Reg</dfn> = <a class="local col8 ref" href="#698I" title='I' data-ref="698I" data-ref-filename="698I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td>  <b>if</b> (!<a class="local col1 ref" href="#701Ty" title='Ty' data-ref="701Ty" data-ref-filename="701Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1762">1762</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1763">1763</th><td></td></tr>
<tr><th id="1764">1764</th><td>  <em>bool</em> <dfn class="local col4 decl" id="704IsASHR" title='IsASHR' data-type='bool' data-ref="704IsASHR" data-ref-filename="704IsASHR">IsASHR</dfn> = <a class="local col8 ref" href="#698I" title='I' data-ref="698I" data-ref-filename="698I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>;</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td>  <i>// We expect the immediate case to be lowered in the PostLegalCombiner to</i></td></tr>
<tr><th id="1767">1767</th><td><i>  // AArch64ISD::VASHR or AArch64ISD::VLSHR equivalents.</i></td></tr>
<tr><th id="1768">1768</th><td><i></i></td></tr>
<tr><th id="1769">1769</th><td><i>  // There is not a shift right register instruction, but the shift left</i></td></tr>
<tr><th id="1770">1770</th><td><i>  // register instruction takes a signed value, where negative numbers specify a</i></td></tr>
<tr><th id="1771">1771</th><td><i>  // right shift.</i></td></tr>
<tr><th id="1772">1772</th><td></td></tr>
<tr><th id="1773">1773</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="705Opc" title='Opc' data-type='unsigned int' data-ref="705Opc" data-ref-filename="705Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="1774">1774</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="706NegOpc" title='NegOpc' data-type='unsigned int' data-ref="706NegOpc" data-ref-filename="706NegOpc">NegOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="1775">1775</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="707RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="707RC" data-ref-filename="707RC">RC</dfn> =</td></tr>
<tr><th id="1776">1776</th><td>      <a class="tu ref fn" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" data-ref-filename="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#701Ty" title='Ty' data-ref="701Ty" data-ref-filename="701Ty">Ty</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1777">1777</th><td>  <b>if</b> (<a class="local col1 ref" href="#701Ty" title='Ty' data-ref="701Ty" data-ref-filename="701Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>64</var>)) {</td></tr>
<tr><th id="1778">1778</th><td>    <a class="local col5 ref" href="#705Opc" title='Opc' data-ref="705Opc" data-ref-filename="705Opc">Opc</a> = <a class="local col4 ref" href="#704IsASHR" title='IsASHR' data-ref="704IsASHR" data-ref-filename="704IsASHR">IsASHR</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SSHLv2i64" title='llvm::AArch64::SSHLv2i64' data-ref="llvm::AArch64::SSHLv2i64" data-ref-filename="llvm..AArch64..SSHLv2i64">SSHLv2i64</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv2i64" title='llvm::AArch64::USHLv2i64' data-ref="llvm::AArch64::USHLv2i64" data-ref-filename="llvm..AArch64..USHLv2i64">USHLv2i64</a>;</td></tr>
<tr><th id="1779">1779</th><td>    <a class="local col6 ref" href="#706NegOpc" title='NegOpc' data-ref="706NegOpc" data-ref-filename="706NegOpc">NegOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv2i64" title='llvm::AArch64::NEGv2i64' data-ref="llvm::AArch64::NEGv2i64" data-ref-filename="llvm..AArch64..NEGv2i64">NEGv2i64</a>;</td></tr>
<tr><th id="1780">1780</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#701Ty" title='Ty' data-ref="701Ty" data-ref-filename="701Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>)) {</td></tr>
<tr><th id="1781">1781</th><td>    <a class="local col5 ref" href="#705Opc" title='Opc' data-ref="705Opc" data-ref-filename="705Opc">Opc</a> = <a class="local col4 ref" href="#704IsASHR" title='IsASHR' data-ref="704IsASHR" data-ref-filename="704IsASHR">IsASHR</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SSHLv4i32" title='llvm::AArch64::SSHLv4i32' data-ref="llvm::AArch64::SSHLv4i32" data-ref-filename="llvm..AArch64..SSHLv4i32">SSHLv4i32</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv4i32" title='llvm::AArch64::USHLv4i32' data-ref="llvm::AArch64::USHLv4i32" data-ref-filename="llvm..AArch64..USHLv4i32">USHLv4i32</a>;</td></tr>
<tr><th id="1782">1782</th><td>    <a class="local col6 ref" href="#706NegOpc" title='NegOpc' data-ref="706NegOpc" data-ref-filename="706NegOpc">NegOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv4i32" title='llvm::AArch64::NEGv4i32' data-ref="llvm::AArch64::NEGv4i32" data-ref-filename="llvm..AArch64..NEGv4i32">NEGv4i32</a>;</td></tr>
<tr><th id="1783">1783</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#701Ty" title='Ty' data-ref="701Ty" data-ref-filename="701Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>32</var>)) {</td></tr>
<tr><th id="1784">1784</th><td>    <a class="local col5 ref" href="#705Opc" title='Opc' data-ref="705Opc" data-ref-filename="705Opc">Opc</a> = <a class="local col4 ref" href="#704IsASHR" title='IsASHR' data-ref="704IsASHR" data-ref-filename="704IsASHR">IsASHR</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SSHLv2i32" title='llvm::AArch64::SSHLv2i32' data-ref="llvm::AArch64::SSHLv2i32" data-ref-filename="llvm..AArch64..SSHLv2i32">SSHLv2i32</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv2i32" title='llvm::AArch64::USHLv2i32' data-ref="llvm::AArch64::USHLv2i32" data-ref-filename="llvm..AArch64..USHLv2i32">USHLv2i32</a>;</td></tr>
<tr><th id="1785">1785</th><td>    <a class="local col6 ref" href="#706NegOpc" title='NegOpc' data-ref="706NegOpc" data-ref-filename="706NegOpc">NegOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv2i32" title='llvm::AArch64::NEGv2i32' data-ref="llvm::AArch64::NEGv2i32" data-ref-filename="llvm..AArch64..NEGv2i32">NEGv2i32</a>;</td></tr>
<tr><th id="1786">1786</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#701Ty" title='Ty' data-ref="701Ty" data-ref-filename="701Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>16</var>)) {</td></tr>
<tr><th id="1787">1787</th><td>    <a class="local col5 ref" href="#705Opc" title='Opc' data-ref="705Opc" data-ref-filename="705Opc">Opc</a> = <a class="local col4 ref" href="#704IsASHR" title='IsASHR' data-ref="704IsASHR" data-ref-filename="704IsASHR">IsASHR</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SSHLv4i16" title='llvm::AArch64::SSHLv4i16' data-ref="llvm::AArch64::SSHLv4i16" data-ref-filename="llvm..AArch64..SSHLv4i16">SSHLv4i16</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv4i16" title='llvm::AArch64::USHLv4i16' data-ref="llvm::AArch64::USHLv4i16" data-ref-filename="llvm..AArch64..USHLv4i16">USHLv4i16</a>;</td></tr>
<tr><th id="1788">1788</th><td>    <a class="local col6 ref" href="#706NegOpc" title='NegOpc' data-ref="706NegOpc" data-ref-filename="706NegOpc">NegOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv4i16" title='llvm::AArch64::NEGv4i16' data-ref="llvm::AArch64::NEGv4i16" data-ref-filename="llvm..AArch64..NEGv4i16">NEGv4i16</a>;</td></tr>
<tr><th id="1789">1789</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#701Ty" title='Ty' data-ref="701Ty" data-ref-filename="701Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>8</var>, <var>16</var>)) {</td></tr>
<tr><th id="1790">1790</th><td>    <a class="local col5 ref" href="#705Opc" title='Opc' data-ref="705Opc" data-ref-filename="705Opc">Opc</a> = <a class="local col4 ref" href="#704IsASHR" title='IsASHR' data-ref="704IsASHR" data-ref-filename="704IsASHR">IsASHR</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SSHLv8i16" title='llvm::AArch64::SSHLv8i16' data-ref="llvm::AArch64::SSHLv8i16" data-ref-filename="llvm..AArch64..SSHLv8i16">SSHLv8i16</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv8i16" title='llvm::AArch64::USHLv8i16' data-ref="llvm::AArch64::USHLv8i16" data-ref-filename="llvm..AArch64..USHLv8i16">USHLv8i16</a>;</td></tr>
<tr><th id="1791">1791</th><td>    <a class="local col6 ref" href="#706NegOpc" title='NegOpc' data-ref="706NegOpc" data-ref-filename="706NegOpc">NegOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv8i16" title='llvm::AArch64::NEGv8i16' data-ref="llvm::AArch64::NEGv8i16" data-ref-filename="llvm..AArch64..NEGv8i16">NEGv8i16</a>;</td></tr>
<tr><th id="1792">1792</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#701Ty" title='Ty' data-ref="701Ty" data-ref-filename="701Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>16</var>, <var>8</var>)) {</td></tr>
<tr><th id="1793">1793</th><td>    <a class="local col5 ref" href="#705Opc" title='Opc' data-ref="705Opc" data-ref-filename="705Opc">Opc</a> = <a class="local col4 ref" href="#704IsASHR" title='IsASHR' data-ref="704IsASHR" data-ref-filename="704IsASHR">IsASHR</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SSHLv16i8" title='llvm::AArch64::SSHLv16i8' data-ref="llvm::AArch64::SSHLv16i8" data-ref-filename="llvm..AArch64..SSHLv16i8">SSHLv16i8</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv16i8" title='llvm::AArch64::USHLv16i8' data-ref="llvm::AArch64::USHLv16i8" data-ref-filename="llvm..AArch64..USHLv16i8">USHLv16i8</a>;</td></tr>
<tr><th id="1794">1794</th><td>    <a class="local col6 ref" href="#706NegOpc" title='NegOpc' data-ref="706NegOpc" data-ref-filename="706NegOpc">NegOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv8i16" title='llvm::AArch64::NEGv8i16' data-ref="llvm::AArch64::NEGv8i16" data-ref-filename="llvm..AArch64..NEGv8i16">NEGv8i16</a>;</td></tr>
<tr><th id="1795">1795</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#701Ty" title='Ty' data-ref="701Ty" data-ref-filename="701Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>8</var>, <var>8</var>)) {</td></tr>
<tr><th id="1796">1796</th><td>    <a class="local col5 ref" href="#705Opc" title='Opc' data-ref="705Opc" data-ref-filename="705Opc">Opc</a> = <a class="local col4 ref" href="#704IsASHR" title='IsASHR' data-ref="704IsASHR" data-ref-filename="704IsASHR">IsASHR</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SSHLv8i8" title='llvm::AArch64::SSHLv8i8' data-ref="llvm::AArch64::SSHLv8i8" data-ref-filename="llvm..AArch64..SSHLv8i8">SSHLv8i8</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::USHLv8i8" title='llvm::AArch64::USHLv8i8' data-ref="llvm::AArch64::USHLv8i8" data-ref-filename="llvm..AArch64..USHLv8i8">USHLv8i8</a>;</td></tr>
<tr><th id="1797">1797</th><td>    <a class="local col6 ref" href="#706NegOpc" title='NegOpc' data-ref="706NegOpc" data-ref-filename="706NegOpc">NegOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NEGv8i8" title='llvm::AArch64::NEGv8i8' data-ref="llvm::AArch64::NEGv8i8" data-ref-filename="llvm..AArch64..NEGv8i8">NEGv8i8</a>;</td></tr>
<tr><th id="1798">1798</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1799">1799</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unhandled G_ASHR type"</q>);</td></tr>
<tr><th id="1800">1800</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1801">1801</th><td>  }</td></tr>
<tr><th id="1802">1802</th><td></td></tr>
<tr><th id="1803">1803</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="708MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="708MIB" data-ref-filename="708MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#698I" title='I' data-ref="698I" data-ref-filename="698I">I</a>);</td></tr>
<tr><th id="1804">1804</th><td>  <em>auto</em> <dfn class="local col9 decl" id="709Neg" title='Neg' data-type='llvm::MachineInstrBuilder' data-ref="709Neg" data-ref-filename="709Neg">Neg</dfn> = <a class="local col8 ref" href="#708MIB" title='MIB' data-ref="708MIB" data-ref-filename="708MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col6 ref" href="#706NegOpc" title='NegOpc' data-ref="706NegOpc" data-ref-filename="706NegOpc">NegOpc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#707RC" title='RC' data-ref="707RC" data-ref-filename="707RC">RC</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#703Src2Reg" title='Src2Reg' data-ref="703Src2Reg" data-ref-filename="703Src2Reg">Src2Reg</a>});</td></tr>
<tr><th id="1805">1805</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#709Neg" title='Neg' data-ref="709Neg" data-ref-filename="709Neg">Neg</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1806">1806</th><td>  <em>auto</em> <dfn class="local col0 decl" id="710SShl" title='SShl' data-type='llvm::MachineInstrBuilder' data-ref="710SShl" data-ref-filename="710SShl">SShl</dfn> = <a class="local col8 ref" href="#708MIB" title='MIB' data-ref="708MIB" data-ref-filename="708MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col5 ref" href="#705Opc" title='Opc' data-ref="705Opc" data-ref-filename="705Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#700DstReg" title='DstReg' data-ref="700DstReg" data-ref-filename="700DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#702Src1Reg" title='Src1Reg' data-ref="702Src1Reg" data-ref-filename="702Src1Reg">Src1Reg</a>, <a class="local col9 ref" href="#709Neg" title='Neg' data-ref="709Neg" data-ref-filename="709Neg">Neg</a>});</td></tr>
<tr><th id="1807">1807</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#710SShl" title='SShl' data-ref="710SShl" data-ref-filename="710SShl">SShl</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1808">1808</th><td>  <a class="local col8 ref" href="#698I" title='I' data-ref="698I" data-ref-filename="698I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1809">1809</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1810">1810</th><td>}</td></tr>
<tr><th id="1811">1811</th><td></td></tr>
<tr><th id="1812">1812</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartAAPCS</dfn>(</td></tr>
<tr><th id="1813">1813</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="711I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="711I" data-ref-filename="711I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="712MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="712MF" data-ref-filename="712MF">MF</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="713MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="713MRI" data-ref-filename="713MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1814">1814</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1815">1815</th><td>}</td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartDarwin</dfn>(</td></tr>
<tr><th id="1818">1818</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="714I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="714I" data-ref-filename="714I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="715MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="715MF" data-ref-filename="715MF">MF</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="716MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="716MRI" data-ref-filename="716MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1819">1819</th><td>  <a class="type" href="../AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col7 decl" id="717FuncInfo" title='FuncInfo' data-type='llvm::AArch64FunctionInfo *' data-ref="717FuncInfo" data-ref-filename="717FuncInfo">FuncInfo</dfn> = <a class="local col5 ref" href="#715MF" title='MF' data-ref="715MF" data-ref-filename="715MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="../AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="1820">1820</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="718ListReg" title='ListReg' data-type='llvm::Register' data-ref="718ListReg" data-ref-filename="718ListReg">ListReg</dfn> = <a class="local col4 ref" href="#714I" title='I' data-ref="714I" data-ref-filename="714I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="719ArgsAddrReg" title='ArgsAddrReg' data-type='llvm::Register' data-ref="719ArgsAddrReg" data-ref-filename="719ArgsAddrReg">ArgsAddrReg</dfn> = <a class="local col6 ref" href="#716MRI" title='MRI' data-ref="716MRI" data-ref-filename="716MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="1823">1823</th><td></td></tr>
<tr><th id="1824">1824</th><td>  <em>auto</em> <dfn class="local col0 decl" id="720MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="720MIB" data-ref-filename="720MIB">MIB</dfn> =</td></tr>
<tr><th id="1825">1825</th><td>      <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#714I" title='I' data-ref="714I" data-ref-filename="714I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col4 ref" href="#714I" title='I' data-ref="714I" data-ref-filename="714I">I</a></span>, <a class="local col4 ref" href="#714I" title='I' data-ref="714I" data-ref-filename="714I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>))</td></tr>
<tr><th id="1826">1826</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#719ArgsAddrReg" title='ArgsAddrReg' data-ref="719ArgsAddrReg" data-ref-filename="719ArgsAddrReg">ArgsAddrReg</a>)</td></tr>
<tr><th id="1827">1827</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col7 ref" href="#717FuncInfo" title='FuncInfo' data-ref="717FuncInfo" data-ref-filename="717FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="../AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo20getVarArgsStackIndexEv" title='llvm::AArch64FunctionInfo::getVarArgsStackIndex' data-ref="_ZNK4llvm19AArch64FunctionInfo20getVarArgsStackIndexEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo20getVarArgsStackIndexEv">getVarArgsStackIndex</a>())</td></tr>
<tr><th id="1828">1828</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1829">1829</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#720MIB" title='MIB' data-ref="720MIB" data-ref-filename="720MIB">MIB</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1832">1832</th><td></td></tr>
<tr><th id="1833">1833</th><td>  <a class="local col0 ref" href="#720MIB" title='MIB' data-ref="720MIB" data-ref-filename="720MIB">MIB</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#714I" title='I' data-ref="714I" data-ref-filename="714I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col4 ref" href="#714I" title='I' data-ref="714I" data-ref-filename="714I">I</a></span>, <a class="local col4 ref" href="#714I" title='I' data-ref="714I" data-ref-filename="714I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>))</td></tr>
<tr><th id="1834">1834</th><td>            .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#719ArgsAddrReg" title='ArgsAddrReg' data-ref="719ArgsAddrReg" data-ref-filename="719ArgsAddrReg">ArgsAddrReg</a>)</td></tr>
<tr><th id="1835">1835</th><td>            .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#718ListReg" title='ListReg' data-ref="718ListReg" data-ref-filename="718ListReg">ListReg</a>)</td></tr>
<tr><th id="1836">1836</th><td>            .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1837">1837</th><td>            .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(*<a class="local col4 ref" href="#714I" title='I' data-ref="714I" data-ref-filename="714I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>());</td></tr>
<tr><th id="1838">1838</th><td></td></tr>
<tr><th id="1839">1839</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#720MIB" title='MIB' data-ref="720MIB" data-ref-filename="720MIB">MIB</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1840">1840</th><td>  <a class="local col4 ref" href="#714I" title='I' data-ref="714I" data-ref-filename="714I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1841">1841</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1842">1842</th><td>}</td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal' data-type='void (anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal(llvm::MachineInstr &amp; I, const llvm::Value * V, unsigned int OpFlags) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj">materializeLargeCMVal</dfn>(</td></tr>
<tr><th id="1845">1845</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="721I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="721I" data-ref-filename="721I">I</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="722V" title='V' data-type='const llvm::Value *' data-ref="722V" data-ref-filename="722V">V</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="723OpFlags" title='OpFlags' data-type='unsigned int' data-ref="723OpFlags" data-ref-filename="723OpFlags">OpFlags</dfn>) <em>const</em> {</td></tr>
<tr><th id="1846">1846</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="724MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="724MBB" data-ref-filename="724MBB">MBB</dfn> = *<a class="local col1 ref" href="#721I" title='I' data-ref="721I" data-ref-filename="721I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1847">1847</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="725MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="725MF" data-ref-filename="725MF">MF</dfn> = *<a class="local col4 ref" href="#724MBB" title='MBB' data-ref="724MBB" data-ref-filename="724MBB">MBB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1848">1848</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="726MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="726MRI" data-ref-filename="726MRI">MRI</dfn> = <a class="local col5 ref" href="#725MF" title='MF' data-ref="725MF" data-ref-filename="725MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1849">1849</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col7 decl" id="727MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="727MIB" data-ref-filename="727MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col1 ref" href="#721I" title='I' data-ref="721I" data-ref-filename="721I">I</a>);</td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td>  <em>auto</em> <dfn class="local col8 decl" id="728MovZ" title='MovZ' data-type='llvm::MachineInstrBuilder' data-ref="728MovZ" data-ref-filename="728MovZ">MovZ</dfn> = <a class="local col7 ref" href="#727MIB" title='MIB' data-ref="727MIB" data-ref-filename="727MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZXi" title='llvm::AArch64::MOVZXi' data-ref="llvm::AArch64::MOVZXi" data-ref-filename="llvm..AArch64..MOVZXi">MOVZXi</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>});</td></tr>
<tr><th id="1852">1852</th><td>  <a class="local col8 ref" href="#728MovZ" title='MovZ' data-ref="728MovZ" data-ref-filename="728MovZ">MovZ</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#725MF" title='MF' data-ref="725MF" data-ref-filename="725MF">MF</a></span>, <a class="local col1 ref" href="#721I" title='I' data-ref="721I" data-ref-filename="721I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1853">1853</th><td>  <a class="local col8 ref" href="#728MovZ" title='MovZ' data-ref="728MovZ" data-ref-filename="728MovZ">MovZ</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col3 ref" href="#723OpFlags" title='OpFlags' data-ref="723OpFlags" data-ref-filename="723OpFlags">OpFlags</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G0" title='llvm::AArch64II::MO_G0' data-ref="llvm::AArch64II::MO_G0" data-ref-filename="llvm..AArch64II..MO_G0">MO_G0</a> |</td></tr>
<tr><th id="1854">1854</th><td>                                     <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>);</td></tr>
<tr><th id="1855">1855</th><td>  <a class="local col8 ref" href="#728MovZ" title='MovZ' data-ref="728MovZ" data-ref-filename="728MovZ">MovZ</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#725MF" title='MF' data-ref="725MF" data-ref-filename="725MF">MF</a></span>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="1856">1856</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#728MovZ" title='MovZ' data-ref="728MovZ" data-ref-filename="728MovZ">MovZ</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td>  <em>auto</em> <dfn class="local col9 decl" id="729BuildMovK" title='BuildMovK' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:1858:20)' data-ref="729BuildMovK" data-ref-filename="729BuildMovK">BuildMovK</dfn> = [&amp;](<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="730SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="730SrcReg" data-ref-filename="730SrcReg">SrcReg</dfn>, <em>unsigned</em> <em>char</em> <dfn class="local col1 decl" id="731Flags" title='Flags' data-type='unsigned char' data-ref="731Flags" data-ref-filename="731Flags">Flags</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="732Offset" title='Offset' data-type='unsigned int' data-ref="732Offset" data-ref-filename="732Offset">Offset</dfn>,</td></tr>
<tr><th id="1859">1859</th><td>                       <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="733ForceDstReg" title='ForceDstReg' data-type='llvm::Register' data-ref="733ForceDstReg" data-ref-filename="733ForceDstReg">ForceDstReg</dfn>) {</td></tr>
<tr><th id="1860">1860</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="734DstReg" title='DstReg' data-type='llvm::Register' data-ref="734DstReg" data-ref-filename="734DstReg">DstReg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#733ForceDstReg" title='ForceDstReg' data-ref="733ForceDstReg" data-ref-filename="733ForceDstReg">ForceDstReg</a></td></tr>
<tr><th id="1861">1861</th><td>                          ? <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#733ForceDstReg" title='ForceDstReg' data-ref="733ForceDstReg" data-ref-filename="733ForceDstReg">ForceDstReg</a></td></tr>
<tr><th id="1862">1862</th><td>                          : <a class="local col6 ref" href="#726MRI" title='MRI' data-ref="726MRI" data-ref-filename="726MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="1863">1863</th><td>    <em>auto</em> <dfn class="local col5 decl" id="735MovI" title='MovI' data-type='llvm::MachineInstrBuilder' data-ref="735MovI" data-ref-filename="735MovI">MovI</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col7 ref" href="#727MIB" title='MIB' data-ref="727MIB" data-ref-filename="727MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKXi" title='llvm::AArch64::MOVKXi' data-ref="llvm::AArch64::MOVKXi" data-ref-filename="llvm..AArch64..MOVKXi">MOVKXi</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#734DstReg" title='DstReg' data-ref="734DstReg" data-ref-filename="734DstReg">DstReg</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#730SrcReg" title='SrcReg' data-ref="730SrcReg" data-ref-filename="730SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1864">1864</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col6 decl" id="736GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="736GV" data-ref-filename="736GV"><a class="local col6 ref" href="#736GV" title='GV' data-ref="736GV" data-ref-filename="736GV">GV</a></dfn> = <a class="ref fn" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a>&gt;(<a class="local col2 ref" href="#722V" title='V' data-ref="722V" data-ref-filename="722V">V</a>)) {</td></tr>
<tr><th id="1865">1865</th><td>      <a class="local col5 ref" href="#735MovI" title='MovI' data-ref="735MovI" data-ref-filename="735MovI">MovI</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#725MF" title='MF' data-ref="725MF" data-ref-filename="725MF">MF</a></span>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand8CreateGAEPKNS_11GlobalValueElj" title='llvm::MachineOperand::CreateGA' data-ref="_ZN4llvm14MachineOperand8CreateGAEPKNS_11GlobalValueElj" data-ref-filename="_ZN4llvm14MachineOperand8CreateGAEPKNS_11GlobalValueElj">CreateGA</a>(</td></tr>
<tr><th id="1866">1866</th><td>                               <a class="local col6 ref" href="#736GV" title='GV' data-ref="736GV" data-ref-filename="736GV">GV</a>, <a class="local col8 ref" href="#728MovZ" title='MovZ' data-ref="728MovZ" data-ref-filename="728MovZ">MovZ</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <a class="local col1 ref" href="#731Flags" title='Flags' data-ref="731Flags" data-ref-filename="731Flags">Flags</a>));</td></tr>
<tr><th id="1867">1867</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1868">1868</th><td>      <a class="local col5 ref" href="#735MovI" title='MovI' data-ref="735MovI" data-ref-filename="735MovI">MovI</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(</td></tr>
<tr><th id="1869">1869</th><td>          <span class='refarg'><a class="local col5 ref" href="#725MF" title='MF' data-ref="725MF" data-ref-filename="725MF">MF</a></span>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand8CreateBAEPKNS_12BlockAddressElj" title='llvm::MachineOperand::CreateBA' data-ref="_ZN4llvm14MachineOperand8CreateBAEPKNS_12BlockAddressElj" data-ref-filename="_ZN4llvm14MachineOperand8CreateBAEPKNS_12BlockAddressElj">CreateBA</a>(<a class="ref fn" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/IR/Constants.h.html#llvm::BlockAddress" title='llvm::BlockAddress' data-ref="llvm::BlockAddress" data-ref-filename="llvm..BlockAddress">BlockAddress</a>&gt;(<a class="local col2 ref" href="#722V" title='V' data-ref="722V" data-ref-filename="722V">V</a>),</td></tr>
<tr><th id="1870">1870</th><td>                                       <a class="local col8 ref" href="#728MovZ" title='MovZ' data-ref="728MovZ" data-ref-filename="728MovZ">MovZ</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <a class="local col1 ref" href="#731Flags" title='Flags' data-ref="731Flags" data-ref-filename="731Flags">Flags</a>));</td></tr>
<tr><th id="1871">1871</th><td>    }</td></tr>
<tr><th id="1872">1872</th><td>    <a class="local col5 ref" href="#735MovI" title='MovI' data-ref="735MovI" data-ref-filename="735MovI">MovI</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#725MF" title='MF' data-ref="725MF" data-ref-filename="725MF">MF</a></span>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col2 ref" href="#732Offset" title='Offset' data-ref="732Offset" data-ref-filename="732Offset">Offset</a>));</td></tr>
<tr><th id="1873">1873</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#735MovI" title='MovI' data-ref="735MovI" data-ref-filename="735MovI">MovI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1874">1874</th><td>    <b>return</b> <a class="local col4 ref" href="#734DstReg" title='DstReg' data-ref="734DstReg" data-ref-filename="734DstReg">DstReg</a>;</td></tr>
<tr><th id="1875">1875</th><td>  };</td></tr>
<tr><th id="1876">1876</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="737DstReg" title='DstReg' data-type='llvm::Register' data-ref="737DstReg" data-ref-filename="737DstReg">DstReg</dfn> = <a class="local col9 ref" href="#729BuildMovK" title='BuildMovK' data-ref="729BuildMovK" data-ref-filename="729BuildMovK">BuildMovK</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal(llvm::MachineInstr &amp;, const llvm::Value *, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_">(<a class="local col8 ref" href="#728MovZ" title='MovZ' data-ref="728MovZ" data-ref-filename="728MovZ">MovZ</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>),</a></td></tr>
<tr><th id="1877">1877</th><td><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal(llvm::MachineInstr &amp;, const llvm::Value *, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_">                              <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G1" title='llvm::AArch64II::MO_G1' data-ref="llvm::AArch64II::MO_G1" data-ref-filename="llvm..AArch64II..MO_G1">MO_G1</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>, <var>16</var>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</a>;</td></tr>
<tr><th id="1878">1878</th><td>  <a class="local col7 ref" href="#737DstReg" title='DstReg' data-ref="737DstReg" data-ref-filename="737DstReg">DstReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#729BuildMovK" title='BuildMovK' data-ref="729BuildMovK" data-ref-filename="729BuildMovK">BuildMovK</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal(llvm::MachineInstr &amp;, const llvm::Value *, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_">(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#737DstReg" title='DstReg' data-ref="737DstReg" data-ref-filename="737DstReg">DstReg</a>, <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G2" title='llvm::AArch64II::MO_G2' data-ref="llvm::AArch64II::MO_G2" data-ref-filename="llvm..AArch64II..MO_G2">MO_G2</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>, <var>32</var>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</a>;</td></tr>
<tr><th id="1879">1879</th><td>  <a class="local col9 ref" href="#729BuildMovK" title='BuildMovK' data-ref="729BuildMovK" data-ref-filename="729BuildMovK">BuildMovK</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal(llvm::MachineInstr &amp;, const llvm::Value *, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEjENK3$_3clENS1_8RegisterEhjS8_">(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#737DstReg" title='DstReg' data-ref="737DstReg" data-ref-filename="737DstReg">DstReg</a>, <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_G3" title='llvm::AArch64II::MO_G3' data-ref="llvm::AArch64II::MO_G3" data-ref-filename="llvm..AArch64II..MO_G3">MO_G3</a>, <var>48</var>, <a class="local col1 ref" href="#721I" title='I' data-ref="721I" data-ref-filename="721I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</a>;</td></tr>
<tr><th id="1880">1880</th><td>}</td></tr>
<tr><th id="1881">1881</th><td></td></tr>
<tr><th id="1882">1882</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::preISelLower' data-type='bool (anonymous namespace)::AArch64InstructionSelector::preISelLower(llvm::MachineInstr &amp; I)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE">preISelLower</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="738I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="738I" data-ref-filename="738I">I</dfn>) {</td></tr>
<tr><th id="1883">1883</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="739MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="739MBB" data-ref-filename="739MBB">MBB</dfn> = *<a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1884">1884</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="740MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="740MF" data-ref-filename="740MF">MF</dfn> = *<a class="local col9 ref" href="#739MBB" title='MBB' data-ref="739MBB" data-ref-filename="739MBB">MBB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1885">1885</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="741MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="741MRI" data-ref-filename="741MRI">MRI</dfn> = <a class="local col0 ref" href="#740MF" title='MF' data-ref="740MF" data-ref-filename="740MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1886">1886</th><td></td></tr>
<tr><th id="1887">1887</th><td>  <b>switch</b> (<a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1888">1888</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="1889">1889</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="1890">1890</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>: {</td></tr>
<tr><th id="1891">1891</th><td>    <i>// These shifts are legalized to have 64 bit shift amounts because we want</i></td></tr>
<tr><th id="1892">1892</th><td><i>    // to take advantage of the existing imported selection patterns that assume</i></td></tr>
<tr><th id="1893">1893</th><td><i>    // the immediates are s64s. However, if the shifted type is 32 bits and for</i></td></tr>
<tr><th id="1894">1894</th><td><i>    // some reason we receive input GMIR that has an s64 shift amount that's not</i></td></tr>
<tr><th id="1895">1895</th><td><i>    // a G_CONSTANT, insert a truncate so that we can still select the s32</i></td></tr>
<tr><th id="1896">1896</th><td><i>    // register-register variant.</i></td></tr>
<tr><th id="1897">1897</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="742SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="742SrcReg" data-ref-filename="742SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1898">1898</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="743ShiftReg" title='ShiftReg' data-type='llvm::Register' data-ref="743ShiftReg" data-ref-filename="743ShiftReg">ShiftReg</dfn> = <a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1899">1899</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="744ShiftTy" title='ShiftTy' data-type='const llvm::LLT' data-ref="744ShiftTy" data-ref-filename="744ShiftTy">ShiftTy</dfn> = <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#743ShiftReg" title='ShiftReg' data-ref="743ShiftReg" data-ref-filename="743ShiftReg">ShiftReg</a>);</td></tr>
<tr><th id="1900">1900</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="745SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="745SrcTy" data-ref-filename="745SrcTy">SrcTy</dfn> = <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#742SrcReg" title='SrcReg' data-ref="742SrcReg" data-ref-filename="742SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1901">1901</th><td>    <b>if</b> (<a class="local col5 ref" href="#745SrcTy" title='SrcTy' data-ref="745SrcTy" data-ref-filename="745SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1902">1902</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1903">1903</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!ShiftTy.isVector() &amp;&amp; <q>"unexpected vector shift ty"</q>);</td></tr>
<tr><th id="1904">1904</th><td>    <b>if</b> (<a class="local col5 ref" href="#745SrcTy" title='SrcTy' data-ref="745SrcTy" data-ref-filename="745SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var> || <a class="local col4 ref" href="#744ShiftTy" title='ShiftTy' data-ref="744ShiftTy" data-ref-filename="744ShiftTy">ShiftTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>)</td></tr>
<tr><th id="1905">1905</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1906">1906</th><td>    <em>auto</em> *<dfn class="local col6 decl" id="746AmtMI" title='AmtMI' data-type='llvm::MachineInstr *' data-ref="746AmtMI" data-ref-filename="746AmtMI">AmtMI</dfn> = <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#743ShiftReg" title='ShiftReg' data-ref="743ShiftReg" data-ref-filename="743ShiftReg">ShiftReg</a>);</td></tr>
<tr><th id="1907">1907</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AmtMI &amp;&amp; <q>"could not find a vreg definition for shift amount"</q>);</td></tr>
<tr><th id="1908">1908</th><td>    <b>if</b> (<a class="local col6 ref" href="#746AmtMI" title='AmtMI' data-ref="746AmtMI" data-ref-filename="746AmtMI">AmtMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>) {</td></tr>
<tr><th id="1909">1909</th><td>      <i>// Insert a subregister copy to implement a 64-&gt;32 trunc</i></td></tr>
<tr><th id="1910">1910</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col7 decl" id="747MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="747MIB" data-ref-filename="747MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>);</td></tr>
<tr><th id="1911">1911</th><td>      <em>auto</em> <dfn class="local col8 decl" id="748Trunc" title='Trunc' data-type='llvm::MachineInstrBuilder' data-ref="748Trunc" data-ref-filename="748Trunc">Trunc</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col7 ref" href="#747MIB" title='MIB' data-ref="747MIB" data-ref-filename="747MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#745SrcTy" title='SrcTy' data-ref="745SrcTy" data-ref-filename="745SrcTy">SrcTy</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="1912">1912</th><td>                       .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#743ShiftReg" title='ShiftReg' data-ref="743ShiftReg" data-ref-filename="743ShiftReg">ShiftReg</a>, <var>0</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="1913">1913</th><td>      <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col8 ref" href="#748Trunc" title='Trunc' data-ref="748Trunc" data-ref-filename="748Trunc">Trunc</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>));</td></tr>
<tr><th id="1914">1914</th><td>      <a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col8 ref" href="#748Trunc" title='Trunc' data-ref="748Trunc" data-ref-filename="748Trunc">Trunc</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1915">1915</th><td>    }</td></tr>
<tr><th id="1916">1916</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1917">1917</th><td>  }</td></tr>
<tr><th id="1918">1918</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>:</td></tr>
<tr><th id="1919">1919</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::contractCrossBankCopyIntoStore' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">contractCrossBankCopyIntoStore</a>(<span class='refarg'><a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a></span>, <span class='refarg'><a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a></span>);</td></tr>
<tr><th id="1920">1920</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>:</td></tr>
<tr><th id="1921">1921</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::convertPtrAddToAdd' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">convertPtrAddToAdd</a>(<span class='refarg'><a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a></span>, <span class='refarg'><a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a></span>);</td></tr>
<tr><th id="1922">1922</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>: {</td></tr>
<tr><th id="1923">1923</th><td>    <i>// For scalar loads of pointers, we try to convert the dest type from p0</i></td></tr>
<tr><th id="1924">1924</th><td><i>    // to s64 so that our imported patterns can match. Like with the G_PTR_ADD</i></td></tr>
<tr><th id="1925">1925</th><td><i>    // conversion, this should be ok because all users should have been</i></td></tr>
<tr><th id="1926">1926</th><td><i>    // selected already, so the type doesn't matter for them.</i></td></tr>
<tr><th id="1927">1927</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="749DstReg" title='DstReg' data-type='llvm::Register' data-ref="749DstReg" data-ref-filename="749DstReg">DstReg</dfn> = <a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1928">1928</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="750DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="750DstTy" data-ref-filename="750DstTy">DstTy</dfn> = <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#749DstReg" title='DstReg' data-ref="749DstReg" data-ref-filename="749DstReg">DstReg</a>);</td></tr>
<tr><th id="1929">1929</th><td>    <b>if</b> (!<a class="local col0 ref" href="#750DstTy" title='DstTy' data-ref="750DstTy" data-ref-filename="750DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv" data-ref-filename="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1930">1930</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1931">1931</th><td>    <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#749DstReg" title='DstReg' data-ref="749DstReg" data-ref-filename="749DstReg">DstReg</a>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>));</td></tr>
<tr><th id="1932">1932</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1933">1933</th><td>  }</td></tr>
<tr><th id="1934">1934</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_DUP" title='llvm::AArch64::G_DUP' data-ref="llvm::AArch64::G_DUP" data-ref-filename="llvm..AArch64..G_DUP">G_DUP</a>: {</td></tr>
<tr><th id="1935">1935</th><td>    <i>// Convert the type from p0 to s64 to help selection.</i></td></tr>
<tr><th id="1936">1936</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="751DstTy" title='DstTy' data-type='llvm::LLT' data-ref="751DstTy" data-ref-filename="751DstTy">DstTy</dfn> = <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1937">1937</th><td>    <b>if</b> (!<a class="local col1 ref" href="#751DstTy" title='DstTy' data-ref="751DstTy" data-ref-filename="751DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv" data-ref-filename="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1938">1938</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1939">1939</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="752MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="752MIB" data-ref-filename="752MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>);</td></tr>
<tr><th id="1940">1940</th><td>    <em>auto</em> <dfn class="local col3 decl" id="753NewSrc" title='NewSrc' data-type='llvm::MachineInstrBuilder' data-ref="753NewSrc" data-ref-filename="753NewSrc">NewSrc</dfn> = <a class="local col2 ref" href="#752MIB" title='MIB' data-ref="752MIB" data-ref-filename="752MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1941">1941</th><td>    <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1942">1942</th><td>                <a class="local col1 ref" href="#751DstTy" title='DstTy' data-ref="751DstTy" data-ref-filename="751DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT17changeElementTypeES0_" title='llvm::LLT::changeElementType' data-ref="_ZNK4llvm3LLT17changeElementTypeES0_" data-ref-filename="_ZNK4llvm3LLT17changeElementTypeES0_">changeElementType</a>(<a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>)));</td></tr>
<tr><th id="1943">1943</th><td>    <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col3 ref" href="#753NewSrc" title='NewSrc' data-ref="753NewSrc" data-ref-filename="753NewSrc">NewSrc</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>));</td></tr>
<tr><th id="1944">1944</th><td>    <a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col3 ref" href="#753NewSrc" title='NewSrc' data-ref="753NewSrc" data-ref-filename="753NewSrc">NewSrc</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1945">1945</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1946">1946</th><td>  }</td></tr>
<tr><th id="1947">1947</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="1948">1948</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>: {</td></tr>
<tr><th id="1949">1949</th><td>    <i>// If both source and destination regbanks are FPR, then convert the opcode</i></td></tr>
<tr><th id="1950">1950</th><td><i>    // to G_SITOF so that the importer can select it to an fpr variant.</i></td></tr>
<tr><th id="1951">1951</th><td><i>    // Otherwise, it ends up matching an fpr/gpr variant and adding a cross-bank</i></td></tr>
<tr><th id="1952">1952</th><td><i>    // copy.</i></td></tr>
<tr><th id="1953">1953</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="754SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="754SrcReg" data-ref-filename="754SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1954">1954</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="755SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="755SrcTy" data-ref-filename="755SrcTy">SrcTy</dfn> = <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#754SrcReg" title='SrcReg' data-ref="754SrcReg" data-ref-filename="754SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1955">1955</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="756DstTy" title='DstTy' data-type='llvm::LLT' data-ref="756DstTy" data-ref-filename="756DstTy">DstTy</dfn> = <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1956">1956</th><td>    <b>if</b> (<a class="local col5 ref" href="#755SrcTy" title='SrcTy' data-ref="755SrcTy" data-ref-filename="755SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="local col5 ref" href="#755SrcTy" title='SrcTy' data-ref="755SrcTy" data-ref-filename="755SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <a class="local col6 ref" href="#756DstTy" title='DstTy' data-ref="756DstTy" data-ref-filename="756DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="1957">1957</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1958">1958</th><td></td></tr>
<tr><th id="1959">1959</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#754SrcReg" title='SrcReg' data-ref="754SrcReg" data-ref-filename="754SrcReg">SrcReg</a>, <a class="local col1 ref" href="#741MRI" title='MRI' data-ref="741MRI" data-ref-filename="741MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="1960">1960</th><td>      <b>if</b> (<a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>)</td></tr>
<tr><th id="1961">1961</th><td>        <a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_SITOF" title='llvm::AArch64::G_SITOF' data-ref="llvm::AArch64::G_SITOF" data-ref-filename="llvm..AArch64..G_SITOF">G_SITOF</a>));</td></tr>
<tr><th id="1962">1962</th><td>      <b>else</b></td></tr>
<tr><th id="1963">1963</th><td>        <a class="local col8 ref" href="#738I" title='I' data-ref="738I" data-ref-filename="738I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_UITOF" title='llvm::AArch64::G_UITOF' data-ref="llvm::AArch64::G_UITOF" data-ref-filename="llvm..AArch64..G_UITOF">G_UITOF</a>));</td></tr>
<tr><th id="1964">1964</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1965">1965</th><td>    }</td></tr>
<tr><th id="1966">1966</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1967">1967</th><td>  }</td></tr>
<tr><th id="1968">1968</th><td>  <b>default</b>:</td></tr>
<tr><th id="1969">1969</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1970">1970</th><td>  }</td></tr>
<tr><th id="1971">1971</th><td>}</td></tr>
<tr><th id="1972">1972</th><td></td></tr>
<tr><th id="1973">1973</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// This lowering tries to look for G_PTR_ADD instructions and then converts</i></td></tr>
<tr><th id="1974">1974</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// them to a standard G_ADD with a COPY on the source.</i></td></tr>
<tr><th id="1975">1975</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">///</i></td></tr>
<tr><th id="1976">1976</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// The motivation behind this is to expose the add semantics to the imported</i></td></tr>
<tr><th id="1977">1977</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// tablegen patterns. We shouldn't need to check for uses being loads/stores,</i></td></tr>
<tr><th id="1978">1978</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// because the selector works bottom up, uses before defs. By the time we</i></td></tr>
<tr><th id="1979">1979</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// end up trying to select a G_PTR_ADD, we should have already attempted to</i></td></tr>
<tr><th id="1980">1980</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// fold this into addressing modes and were therefore unsuccessful.</i></td></tr>
<tr><th id="1981">1981</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::convertPtrAddToAdd' data-type='bool (anonymous namespace)::AArch64InstructionSelector::convertPtrAddToAdd(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector18convertPtrAddToAddERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">convertPtrAddToAdd</dfn>(</td></tr>
<tr><th id="1982">1982</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="757I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="757I" data-ref-filename="757I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="758MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="758MRI" data-ref-filename="758MRI">MRI</dfn>) {</td></tr>
<tr><th id="1983">1983</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_PTR_ADD &amp;&amp; <q>"Expected G_PTR_ADD"</q>);</td></tr>
<tr><th id="1984">1984</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="759DstReg" title='DstReg' data-type='llvm::Register' data-ref="759DstReg" data-ref-filename="759DstReg">DstReg</dfn> = <a class="local col7 ref" href="#757I" title='I' data-ref="757I" data-ref-filename="757I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1985">1985</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="760AddOp1Reg" title='AddOp1Reg' data-type='llvm::Register' data-ref="760AddOp1Reg" data-ref-filename="760AddOp1Reg">AddOp1Reg</dfn> = <a class="local col7 ref" href="#757I" title='I' data-ref="757I" data-ref-filename="757I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1986">1986</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="761PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="761PtrTy" data-ref-filename="761PtrTy">PtrTy</dfn> = <a class="local col8 ref" href="#758MRI" title='MRI' data-ref="758MRI" data-ref-filename="758MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#759DstReg" title='DstReg' data-ref="759DstReg" data-ref-filename="759DstReg">DstReg</a>);</td></tr>
<tr><th id="1987">1987</th><td>  <b>if</b> (<a class="local col1 ref" href="#761PtrTy" title='PtrTy' data-ref="761PtrTy" data-ref-filename="761PtrTy">PtrTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>() != <var>0</var>)</td></tr>
<tr><th id="1988">1988</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1989">1989</th><td></td></tr>
<tr><th id="1990">1990</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="762MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="762MIB" data-ref-filename="762MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col7 ref" href="#757I" title='I' data-ref="757I" data-ref-filename="757I">I</a>);</td></tr>
<tr><th id="1991">1991</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="763CastPtrTy" title='CastPtrTy' data-type='const llvm::LLT' data-ref="763CastPtrTy" data-ref-filename="763CastPtrTy">CastPtrTy</dfn> = <a class="local col1 ref" href="#761PtrTy" title='PtrTy' data-ref="761PtrTy" data-ref-filename="761PtrTy">PtrTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() ? <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>64</var>) : <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="1992">1992</th><td>  <em>auto</em> <dfn class="local col4 decl" id="764PtrToInt" title='PtrToInt' data-type='llvm::MachineInstrBuilder' data-ref="764PtrToInt" data-ref-filename="764PtrToInt">PtrToInt</dfn> = <a class="local col2 ref" href="#762MIB" title='MIB' data-ref="762MIB" data-ref-filename="762MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildPtrToInt' data-ref="_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE">buildPtrToInt</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#763CastPtrTy" title='CastPtrTy' data-ref="763CastPtrTy" data-ref-filename="763CastPtrTy">CastPtrTy</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#760AddOp1Reg" title='AddOp1Reg' data-ref="760AddOp1Reg" data-ref-filename="760AddOp1Reg">AddOp1Reg</a>);</td></tr>
<tr><th id="1993">1993</th><td>  <i>// Set regbanks on the registers.</i></td></tr>
<tr><th id="1994">1994</th><td>  <b>if</b> (<a class="local col1 ref" href="#761PtrTy" title='PtrTy' data-ref="761PtrTy" data-ref-filename="761PtrTy">PtrTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1995">1995</th><td>    <a class="local col8 ref" href="#758MRI" title='MRI' data-ref="758MRI" data-ref-filename="758MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col4 ref" href="#764PtrToInt" title='PtrToInt' data-ref="764PtrToInt" data-ref-filename="764PtrToInt">PtrToInt</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>));</td></tr>
<tr><th id="1996">1996</th><td>  <b>else</b></td></tr>
<tr><th id="1997">1997</th><td>    <a class="local col8 ref" href="#758MRI" title='MRI' data-ref="758MRI" data-ref-filename="758MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col4 ref" href="#764PtrToInt" title='PtrToInt' data-ref="764PtrToInt" data-ref-filename="764PtrToInt">PtrToInt</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>));</td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td>  <i>// Now turn the %dst(p0) = G_PTR_ADD %base, off into:</i></td></tr>
<tr><th id="2000">2000</th><td><i>  // %dst(intty) = G_ADD %intbase, off</i></td></tr>
<tr><th id="2001">2001</th><td>  <a class="local col7 ref" href="#757I" title='I' data-ref="757I" data-ref-filename="757I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>));</td></tr>
<tr><th id="2002">2002</th><td>  <a class="local col8 ref" href="#758MRI" title='MRI' data-ref="758MRI" data-ref-filename="758MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#759DstReg" title='DstReg' data-ref="759DstReg" data-ref-filename="759DstReg">DstReg</a>, <a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#763CastPtrTy" title='CastPtrTy' data-ref="763CastPtrTy" data-ref-filename="763CastPtrTy">CastPtrTy</a>);</td></tr>
<tr><th id="2003">2003</th><td>  <a class="local col7 ref" href="#757I" title='I' data-ref="757I" data-ref-filename="757I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col4 ref" href="#764PtrToInt" title='PtrToInt' data-ref="764PtrToInt" data-ref-filename="764PtrToInt">PtrToInt</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="2004">2004</th><td>  <b>if</b> (!<a class="virtual tu member fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::select' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE">select</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#764PtrToInt" title='PtrToInt' data-ref="764PtrToInt" data-ref-filename="764PtrToInt">PtrToInt</a></span>)) {</td></tr>
<tr><th id="2005">2005</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to select G_PTRTOINT in convertPtrAddToAdd"</q>);</td></tr>
<tr><th id="2006">2006</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2007">2007</th><td>  }</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td>  <i>// Also take the opportunity here to try to do some optimization.</i></td></tr>
<tr><th id="2010">2010</th><td><i>  // Try to convert this into a G_SUB if the offset is a 0-x negate idiom.</i></td></tr>
<tr><th id="2011">2011</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="765NegatedReg" title='NegatedReg' data-type='llvm::Register' data-ref="765NegatedReg" data-ref-filename="765NegatedReg">NegatedReg</dfn>;</td></tr>
<tr><th id="2012">2012</th><td>  <b>if</b> (!<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col7 ref" href="#757I" title='I' data-ref="757I" data-ref-filename="757I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#758MRI" title='MRI' data-ref="758MRI" data-ref-filename="758MRI">MRI</a>, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_NegEOKT_" title='llvm::MIPatternMatch::m_Neg' data-ref="_ZN4llvm14MIPatternMatch5m_NegEOKT_" data-ref-filename="_ZN4llvm14MIPatternMatch5m_NegEOKT_">m_Neg</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col5 ref" href="#765NegatedReg" title='NegatedReg' data-ref="765NegatedReg" data-ref-filename="765NegatedReg">NegatedReg</a></span>))))</td></tr>
<tr><th id="2013">2013</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2014">2014</th><td>  <a class="local col7 ref" href="#757I" title='I' data-ref="757I" data-ref-filename="757I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#765NegatedReg" title='NegatedReg' data-ref="765NegatedReg" data-ref-filename="765NegatedReg">NegatedReg</a>);</td></tr>
<tr><th id="2015">2015</th><td>  <a class="local col7 ref" href="#757I" title='I' data-ref="757I" data-ref-filename="757I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>));</td></tr>
<tr><th id="2016">2016</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2017">2017</th><td>}</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14earlySelectSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::earlySelectSHL' data-type='bool (anonymous namespace)::AArch64InstructionSelector::earlySelectSHL(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14earlySelectSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14earlySelectSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">earlySelectSHL</dfn>(</td></tr>
<tr><th id="2020">2020</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="766I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="766I" data-ref-filename="766I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="767MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="767MRI" data-ref-filename="767MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2021">2021</th><td>  <i>// We try to match the immediate variant of LSL, which is actually an alias</i></td></tr>
<tr><th id="2022">2022</th><td><i>  // for a special case of UBFM. Otherwise, we fall back to the imported</i></td></tr>
<tr><th id="2023">2023</th><td><i>  // selector which will match the register variant.</i></td></tr>
<tr><th id="2024">2024</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_SHL &amp;&amp; <q>"unexpected op"</q>);</td></tr>
<tr><th id="2025">2025</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="768MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="768MO" data-ref-filename="768MO">MO</dfn> = <a class="local col6 ref" href="#766I" title='I' data-ref="766I" data-ref-filename="766I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2026">2026</th><td>  <em>auto</em> <dfn class="local col9 decl" id="769VRegAndVal" title='VRegAndVal' data-type='llvm::Optional&lt;llvm::APInt&gt;' data-ref="769VRegAndVal" data-ref-filename="769VRegAndVal">VRegAndVal</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm18getConstantVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm18getConstantVRegValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col8 ref" href="#768MO" title='MO' data-ref="768MO" data-ref-filename="768MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>);</td></tr>
<tr><th id="2027">2027</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col9 ref" href="#769VRegAndVal" title='VRegAndVal' data-ref="769VRegAndVal" data-ref-filename="769VRegAndVal">VRegAndVal</a>)</td></tr>
<tr><th id="2028">2028</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2029">2029</th><td></td></tr>
<tr><th id="2030">2030</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="770DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="770DstTy" data-ref-filename="770DstTy">DstTy</dfn> = <a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI" data-ref-filename="767MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col6 ref" href="#766I" title='I' data-ref="766I" data-ref-filename="766I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2031">2031</th><td>  <b>if</b> (<a class="local col0 ref" href="#770DstTy" title='DstTy' data-ref="770DstTy" data-ref-filename="770DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="2032">2032</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2033">2033</th><td>  <em>bool</em> <dfn class="local col1 decl" id="771Is64Bit" title='Is64Bit' data-type='bool' data-ref="771Is64Bit" data-ref-filename="771Is64Bit">Is64Bit</dfn> = <a class="local col0 ref" href="#770DstTy" title='DstTy' data-ref="770DstTy" data-ref-filename="770DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="2034">2034</th><td>  <em>auto</em> <dfn class="local col2 decl" id="772Imm1Fn" title='Imm1Fn' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="772Imm1Fn" data-ref-filename="772Imm1Fn">Imm1Fn</dfn> = <a class="local col1 ref" href="#771Is64Bit" title='Is64Bit' data-ref="771Is64Bit" data-ref-filename="771Is64Bit">Is64Bit</a> ? <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_64ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftA_64' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_64ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_64ERKN4llvm14MachineOperandE">selectShiftA_64</a>(<a class="local col8 ref" href="#768MO" title='MO' data-ref="768MO" data-ref-filename="768MO">MO</a>) : <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftA_32' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE">selectShiftA_32</a>(<a class="local col8 ref" href="#768MO" title='MO' data-ref="768MO" data-ref-filename="768MO">MO</a>);</td></tr>
<tr><th id="2035">2035</th><td>  <em>auto</em> <dfn class="local col3 decl" id="773Imm2Fn" title='Imm2Fn' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="773Imm2Fn" data-ref-filename="773Imm2Fn">Imm2Fn</dfn> = <a class="local col1 ref" href="#771Is64Bit" title='Is64Bit' data-ref="771Is64Bit" data-ref-filename="771Is64Bit">Is64Bit</a> ? <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_64ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftB_64' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_64ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_64ERKN4llvm14MachineOperandE">selectShiftB_64</a>(<a class="local col8 ref" href="#768MO" title='MO' data-ref="768MO" data-ref-filename="768MO">MO</a>) : <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_32ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftB_32' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_32ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_32ERKN4llvm14MachineOperandE">selectShiftB_32</a>(<a class="local col8 ref" href="#768MO" title='MO' data-ref="768MO" data-ref-filename="768MO">MO</a>);</td></tr>
<tr><th id="2036">2036</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="774MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="774MIB" data-ref-filename="774MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#766I" title='I' data-ref="766I" data-ref-filename="766I">I</a>);</td></tr>
<tr><th id="2037">2037</th><td></td></tr>
<tr><th id="2038">2038</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col2 ref" href="#772Imm1Fn" title='Imm1Fn' data-ref="772Imm1Fn" data-ref-filename="772Imm1Fn">Imm1Fn</a> || !<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col3 ref" href="#773Imm2Fn" title='Imm2Fn' data-ref="773Imm2Fn" data-ref-filename="773Imm2Fn">Imm2Fn</a>)</td></tr>
<tr><th id="2039">2039</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td>  <em>auto</em> <dfn class="local col5 decl" id="775NewI" title='NewI' data-type='llvm::MachineInstrBuilder' data-ref="775NewI" data-ref-filename="775NewI">NewI</dfn> =</td></tr>
<tr><th id="2042">2042</th><td>      <a class="local col4 ref" href="#774MIB" title='MIB' data-ref="774MIB" data-ref-filename="774MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col1 ref" href="#771Is64Bit" title='Is64Bit' data-ref="771Is64Bit" data-ref-filename="771Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMWri" title='llvm::AArch64::UBFMWri' data-ref="llvm::AArch64::UBFMWri" data-ref-filename="llvm..AArch64..UBFMWri">UBFMWri</a>,</td></tr>
<tr><th id="2043">2043</th><td>                     <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#766I" title='I' data-ref="766I" data-ref-filename="766I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#766I" title='I' data-ref="766I" data-ref-filename="766I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()});</td></tr>
<tr><th id="2044">2044</th><td></td></tr>
<tr><th id="2045">2045</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="776RenderFn" title='RenderFn' data-type='std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt; &amp;' data-ref="776RenderFn" data-ref-filename="776RenderFn">RenderFn</dfn> : <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col2 ref" href="#772Imm1Fn" title='Imm1Fn' data-ref="772Imm1Fn" data-ref-filename="772Imm1Fn">Imm1Fn</a>)</td></tr>
<tr><th id="2046">2046</th><td>    <a class="local col6 ref" href="#776RenderFn" title='RenderFn' data-ref="776RenderFn" data-ref-filename="776RenderFn">RenderFn</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col5 ref" href="#775NewI" title='NewI' data-ref="775NewI" data-ref-filename="775NewI">NewI</a>)</span>;</td></tr>
<tr><th id="2047">2047</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="777RenderFn" title='RenderFn' data-type='std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt; &amp;' data-ref="777RenderFn" data-ref-filename="777RenderFn">RenderFn</dfn> : <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col3 ref" href="#773Imm2Fn" title='Imm2Fn' data-ref="773Imm2Fn" data-ref-filename="773Imm2Fn">Imm2Fn</a>)</td></tr>
<tr><th id="2048">2048</th><td>    <a class="local col7 ref" href="#777RenderFn" title='RenderFn' data-ref="777RenderFn" data-ref-filename="777RenderFn">RenderFn</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col5 ref" href="#775NewI" title='NewI' data-ref="775NewI" data-ref-filename="775NewI">NewI</a>)</span>;</td></tr>
<tr><th id="2049">2049</th><td></td></tr>
<tr><th id="2050">2050</th><td>  <a class="local col6 ref" href="#766I" title='I' data-ref="766I" data-ref-filename="766I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2051">2051</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#775NewI" title='NewI' data-ref="775NewI" data-ref-filename="775NewI">NewI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2052">2052</th><td>}</td></tr>
<tr><th id="2053">2053</th><td></td></tr>
<tr><th id="2054">2054</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::contractCrossBankCopyIntoStore' data-type='bool (anonymous namespace)::AArch64InstructionSelector::contractCrossBankCopyIntoStore(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector30contractCrossBankCopyIntoStoreERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">contractCrossBankCopyIntoStore</dfn>(</td></tr>
<tr><th id="2055">2055</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="778I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="778I" data-ref-filename="778I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="779MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="779MRI" data-ref-filename="779MRI">MRI</dfn>) {</td></tr>
<tr><th id="2056">2056</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_STORE &amp;&amp; <q>"Expected G_STORE"</q>);</td></tr>
<tr><th id="2057">2057</th><td>  <i>// If we're storing a scalar, it doesn't matter what register bank that</i></td></tr>
<tr><th id="2058">2058</th><td><i>  // scalar is on. All that matters is the size.</i></td></tr>
<tr><th id="2059">2059</th><td><i>  //</i></td></tr>
<tr><th id="2060">2060</th><td><i>  // So, if we see something like this (with a 32-bit scalar as an example):</i></td></tr>
<tr><th id="2061">2061</th><td><i>  //</i></td></tr>
<tr><th id="2062">2062</th><td><i>  // %x:gpr(s32) = ... something ...</i></td></tr>
<tr><th id="2063">2063</th><td><i>  // %y:fpr(s32) = COPY %x:gpr(s32)</i></td></tr>
<tr><th id="2064">2064</th><td><i>  // G_STORE %y:fpr(s32)</i></td></tr>
<tr><th id="2065">2065</th><td><i>  //</i></td></tr>
<tr><th id="2066">2066</th><td><i>  // We can fix this up into something like this:</i></td></tr>
<tr><th id="2067">2067</th><td><i>  //</i></td></tr>
<tr><th id="2068">2068</th><td><i>  // G_STORE %x:gpr(s32)</i></td></tr>
<tr><th id="2069">2069</th><td><i>  //</i></td></tr>
<tr><th id="2070">2070</th><td><i>  // And then continue the selection process normally.</i></td></tr>
<tr><th id="2071">2071</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="780DefDstReg" title='DefDstReg' data-type='llvm::Register' data-ref="780DefDstReg" data-ref-filename="780DefDstReg">DefDstReg</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getSrcRegIgnoringCopies' data-ref="_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getSrcRegIgnoringCopies</a>(<a class="local col8 ref" href="#778I" title='I' data-ref="778I" data-ref-filename="778I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#779MRI" title='MRI' data-ref="779MRI" data-ref-filename="779MRI">MRI</a>);</td></tr>
<tr><th id="2072">2072</th><td>  <b>if</b> (!<a class="local col0 ref" href="#780DefDstReg" title='DefDstReg' data-ref="780DefDstReg" data-ref-filename="780DefDstReg">DefDstReg</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>())</td></tr>
<tr><th id="2073">2073</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2074">2074</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="781DefDstTy" title='DefDstTy' data-type='llvm::LLT' data-ref="781DefDstTy" data-ref-filename="781DefDstTy">DefDstTy</dfn> = <a class="local col9 ref" href="#779MRI" title='MRI' data-ref="779MRI" data-ref-filename="779MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#780DefDstReg" title='DefDstReg' data-ref="780DefDstReg" data-ref-filename="780DefDstReg">DefDstReg</a>);</td></tr>
<tr><th id="2075">2075</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="782StoreSrcReg" title='StoreSrcReg' data-type='llvm::Register' data-ref="782StoreSrcReg" data-ref-filename="782StoreSrcReg">StoreSrcReg</dfn> = <a class="local col8 ref" href="#778I" title='I' data-ref="778I" data-ref-filename="778I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2076">2076</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="783StoreSrcTy" title='StoreSrcTy' data-type='llvm::LLT' data-ref="783StoreSrcTy" data-ref-filename="783StoreSrcTy">StoreSrcTy</dfn> = <a class="local col9 ref" href="#779MRI" title='MRI' data-ref="779MRI" data-ref-filename="779MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#782StoreSrcReg" title='StoreSrcReg' data-ref="782StoreSrcReg" data-ref-filename="782StoreSrcReg">StoreSrcReg</a>);</td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td>  <i>// If we get something strange like a physical register, then we shouldn't</i></td></tr>
<tr><th id="2079">2079</th><td><i>  // go any further.</i></td></tr>
<tr><th id="2080">2080</th><td>  <b>if</b> (!<a class="local col1 ref" href="#781DefDstTy" title='DefDstTy' data-ref="781DefDstTy" data-ref-filename="781DefDstTy">DefDstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv" data-ref-filename="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="2081">2081</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2082">2082</th><td></td></tr>
<tr><th id="2083">2083</th><td>  <i>// Are the source and dst types the same size?</i></td></tr>
<tr><th id="2084">2084</th><td>  <b>if</b> (<a class="local col1 ref" href="#781DefDstTy" title='DefDstTy' data-ref="781DefDstTy" data-ref-filename="781DefDstTy">DefDstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <a class="local col3 ref" href="#783StoreSrcTy" title='StoreSrcTy' data-ref="783StoreSrcTy" data-ref-filename="783StoreSrcTy">StoreSrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="2085">2085</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2086">2086</th><td></td></tr>
<tr><th id="2087">2087</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#782StoreSrcReg" title='StoreSrcReg' data-ref="782StoreSrcReg" data-ref-filename="782StoreSrcReg">StoreSrcReg</a>, <a class="local col9 ref" href="#779MRI" title='MRI' data-ref="779MRI" data-ref-filename="779MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>) ==</td></tr>
<tr><th id="2088">2088</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#780DefDstReg" title='DefDstReg' data-ref="780DefDstReg" data-ref-filename="780DefDstReg">DefDstReg</a>, <a class="local col9 ref" href="#779MRI" title='MRI' data-ref="779MRI" data-ref-filename="779MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>))</td></tr>
<tr><th id="2089">2089</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>  <i>// We have a cross-bank copy, which is entering a store. Let's fold it.</i></td></tr>
<tr><th id="2092">2092</th><td>  <a class="local col8 ref" href="#778I" title='I' data-ref="778I" data-ref-filename="778I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#780DefDstReg" title='DefDstReg' data-ref="780DefDstReg" data-ref-filename="780DefDstReg">DefDstReg</a>);</td></tr>
<tr><th id="2093">2093</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2094">2094</th><td>}</td></tr>
<tr><th id="2095">2095</th><td></td></tr>
<tr><th id="2096">2096</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::earlySelect' data-type='bool (anonymous namespace)::AArch64InstructionSelector::earlySelect(llvm::MachineInstr &amp; I) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE">earlySelect</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="784I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="784I" data-ref-filename="784I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2097">2097</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getParent() &amp;&amp; <q>"Instruction should be in a basic block!"</q>);</td></tr>
<tr><th id="2098">2098</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getParent()-&gt;getParent() &amp;&amp; <q>"Instruction should be in a function!"</q>);</td></tr>
<tr><th id="2099">2099</th><td></td></tr>
<tr><th id="2100">2100</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="785MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="785MBB" data-ref-filename="785MBB">MBB</dfn> = *<a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2101">2101</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="786MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="786MF" data-ref-filename="786MF">MF</dfn> = *<a class="local col5 ref" href="#785MBB" title='MBB' data-ref="785MBB" data-ref-filename="785MBB">MBB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2102">2102</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="787MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="787MRI" data-ref-filename="787MRI">MRI</dfn> = <a class="local col6 ref" href="#786MF" title='MF' data-ref="786MF" data-ref-filename="786MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td>  <b>switch</b> (<a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2105">2105</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#624" title='llvm::TargetOpcode::G_BR' data-ref="llvm::TargetOpcode::G_BR" data-ref-filename="llvm..TargetOpcode..G_BR">G_BR</a>: {</td></tr>
<tr><th id="2106">2106</th><td>    <i>// If the branch jumps to the fallthrough block, don't bother emitting it.</i></td></tr>
<tr><th id="2107">2107</th><td><i>    // Only do this for -O0 for a good code size improvement, because when</i></td></tr>
<tr><th id="2108">2108</th><td><i>    // optimizations are enabled we want to leave this choice to</i></td></tr>
<tr><th id="2109">2109</th><td><i>    // MachineBlockPlacement.</i></td></tr>
<tr><th id="2110">2110</th><td>    <em>bool</em> <dfn class="local col8 decl" id="788EnableOpt" title='EnableOpt' data-type='bool' data-ref="788EnableOpt" data-ref-filename="788EnableOpt">EnableOpt</dfn> = <a class="local col6 ref" href="#786MF" title='MF' data-ref="786MF" data-ref-filename="786MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv" data-ref-filename="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::None" title='llvm::CodeGenOpt::None' data-ref="llvm::CodeGenOpt::None" data-ref-filename="llvm..CodeGenOpt..None">None</a>;</td></tr>
<tr><th id="2111">2111</th><td>    <b>if</b> (<a class="local col8 ref" href="#788EnableOpt" title='EnableOpt' data-ref="788EnableOpt" data-ref-filename="788EnableOpt">EnableOpt</a> || !<a class="local col5 ref" href="#785MBB" title='MBB' data-ref="785MBB" data-ref-filename="785MBB">MBB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()))</td></tr>
<tr><th id="2112">2112</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2113">2113</th><td>    <a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2114">2114</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2115">2115</th><td>  }</td></tr>
<tr><th id="2116">2116</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="2117">2117</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14earlySelectSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::earlySelectSHL' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14earlySelectSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14earlySelectSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">earlySelectSHL</a>(<span class='refarg'><a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a></span>, <span class='refarg'><a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI" data-ref-filename="787MRI">MRI</a></span>);</td></tr>
<tr><th id="2118">2118</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>: {</td></tr>
<tr><th id="2119">2119</th><td>    <em>bool</em> <dfn class="local col9 decl" id="789IsZero" title='IsZero' data-type='bool' data-ref="789IsZero" data-ref-filename="789IsZero">IsZero</dfn> = <b>false</b>;</td></tr>
<tr><th id="2120">2120</th><td>    <b>if</b> (<a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>())</td></tr>
<tr><th id="2121">2121</th><td>      <a class="local col9 ref" href="#789IsZero" title='IsZero' data-ref="789IsZero" data-ref-filename="789IsZero">IsZero</a> = <a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>() == <var>0</var>;</td></tr>
<tr><th id="2122">2122</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2123">2123</th><td>      <a class="local col9 ref" href="#789IsZero" title='IsZero' data-ref="789IsZero" data-ref-filename="789IsZero">IsZero</a> = <a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>;</td></tr>
<tr><th id="2124">2124</th><td></td></tr>
<tr><th id="2125">2125</th><td>    <b>if</b> (!<a class="local col9 ref" href="#789IsZero" title='IsZero' data-ref="789IsZero" data-ref-filename="789IsZero">IsZero</a>)</td></tr>
<tr><th id="2126">2126</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="790DefReg" title='DefReg' data-type='llvm::Register' data-ref="790DefReg" data-ref-filename="790DefReg">DefReg</dfn> = <a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2129">2129</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="791Ty" title='Ty' data-type='llvm::LLT' data-ref="791Ty" data-ref-filename="791Ty">Ty</dfn> = <a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI" data-ref-filename="787MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#790DefReg" title='DefReg' data-ref="790DefReg" data-ref-filename="790DefReg">DefReg</a>);</td></tr>
<tr><th id="2130">2130</th><td>    <b>if</b> (<a class="local col1 ref" href="#791Ty" title='Ty' data-ref="791Ty" data-ref-filename="791Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>) {</td></tr>
<tr><th id="2131">2131</th><td>      <a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <b>false</b>);</td></tr>
<tr><th id="2132">2132</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#790DefReg" title='DefReg' data-ref="790DefReg" data-ref-filename="790DefReg">DefReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>, <span class='refarg'><a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI" data-ref-filename="787MRI">MRI</a></span>);</td></tr>
<tr><th id="2133">2133</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#791Ty" title='Ty' data-ref="791Ty" data-ref-filename="791Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>) {</td></tr>
<tr><th id="2134">2134</th><td>      <a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <b>false</b>);</td></tr>
<tr><th id="2135">2135</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#790DefReg" title='DefReg' data-ref="790DefReg" data-ref-filename="790DefReg">DefReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <span class='refarg'><a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI" data-ref-filename="787MRI">MRI</a></span>);</td></tr>
<tr><th id="2136">2136</th><td>    } <b>else</b></td></tr>
<tr><th id="2137">2137</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2138">2138</th><td></td></tr>
<tr><th id="2139">2139</th><td>    <a class="local col4 ref" href="#784I" title='I' data-ref="784I" data-ref-filename="784I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>));</td></tr>
<tr><th id="2140">2140</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2141">2141</th><td>  }</td></tr>
<tr><th id="2142">2142</th><td>  <b>default</b>:</td></tr>
<tr><th id="2143">2143</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2144">2144</th><td>  }</td></tr>
<tr><th id="2145">2145</th><td>}</td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::select' data-type='bool (anonymous namespace)::AArch64InstructionSelector::select(llvm::MachineInstr &amp; I)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE">select</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="792I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="792I" data-ref-filename="792I">I</dfn>) {</td></tr>
<tr><th id="2148">2148</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getParent() &amp;&amp; <q>"Instruction should be in a basic block!"</q>);</td></tr>
<tr><th id="2149">2149</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getParent()-&gt;getParent() &amp;&amp; <q>"Instruction should be in a function!"</q>);</td></tr>
<tr><th id="2150">2150</th><td></td></tr>
<tr><th id="2151">2151</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="793MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="793MBB" data-ref-filename="793MBB">MBB</dfn> = *<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2152">2152</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="794MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="794MF" data-ref-filename="794MF">MF</dfn> = *<a class="local col3 ref" href="#793MBB" title='MBB' data-ref="793MBB" data-ref-filename="793MBB">MBB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2153">2153</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="795MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="795MRI" data-ref-filename="795MRI">MRI</dfn> = <a class="local col4 ref" href="#794MF" title='MF' data-ref="794MF" data-ref-filename="794MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td>  <em>const</em> <a class="type" href="../AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> *<dfn class="local col6 decl" id="796Subtarget" title='Subtarget' data-type='const llvm::AArch64Subtarget *' data-ref="796Subtarget" data-ref-filename="796Subtarget">Subtarget</dfn> =</td></tr>
<tr><th id="2156">2156</th><td>      &amp;<b>static_cast</b>&lt;<em>const</em> <a class="type" href="../AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;&gt;(<a class="local col4 ref" href="#794MF" title='MF' data-ref="794MF" data-ref-filename="794MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="2157">2157</th><td>  <b>if</b> (<a class="local col6 ref" href="#796Subtarget" title='Subtarget' data-ref="796Subtarget" data-ref-filename="796Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv" title='llvm::AArch64Subtarget::requiresStrictAlign' data-ref="_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv">requiresStrictAlign</a>()) {</td></tr>
<tr><th id="2158">2158</th><td>    <i>// We don't support this feature yet.</i></td></tr>
<tr><th id="2159">2159</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"AArch64 GISel does not support strict-align yet\n"</q>);</td></tr>
<tr><th id="2160">2160</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2161">2161</th><td>  }</td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="797Opcode" title='Opcode' data-type='unsigned int' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2164">2164</th><td>  <i>// G_PHI requires same handling as PHI</i></td></tr>
<tr><th id="2165">2165</th><td>  <b>if</b> (!<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isPreISelOpcodeENS0_9QueryTypeE" title='llvm::MachineInstr::isPreISelOpcode' data-ref="_ZNK4llvm12MachineInstr15isPreISelOpcodeENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isPreISelOpcodeENS0_9QueryTypeE">isPreISelOpcode</a>() || <a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="2166">2166</th><td>    <i>// Certain non-generic instructions also need some special handling.</i></td></tr>
<tr><th id="2167">2167</th><td></td></tr>
<tr><th id="2168">2168</th><td>    <b>if</b> (<a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> ==  <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#135" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD" data-ref-filename="llvm..TargetOpcode..LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>)</td></tr>
<tr><th id="2169">2169</th><td>      <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2170">2170</th><td></td></tr>
<tr><th id="2171">2171</th><td>    <b>if</b> (<a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI" data-ref-filename="llvm..TargetOpcode..PHI">PHI</a> || <a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="2172">2172</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="798DefReg" title='DefReg' data-type='const llvm::Register' data-ref="798DefReg" data-ref-filename="798DefReg">DefReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2173">2173</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="799DefTy" title='DefTy' data-type='const llvm::LLT' data-ref="799DefTy" data-ref-filename="799DefTy">DefTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#798DefReg" title='DefReg' data-ref="798DefReg" data-ref-filename="798DefReg">DefReg</a>);</td></tr>
<tr><th id="2174">2174</th><td></td></tr>
<tr><th id="2175">2175</th><td>      <em>const</em> <a class="typedef" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank" data-ref-filename="llvm..RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="local col0 decl" id="800RegClassOrBank" title='RegClassOrBank' data-type='const llvm::RegClassOrRegBank &amp;' data-ref="800RegClassOrBank" data-ref-filename="800RegClassOrBank">RegClassOrBank</dfn> =</td></tr>
<tr><th id="2176">2176</th><td>        <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE">getRegClassOrRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#798DefReg" title='DefReg' data-ref="798DefReg" data-ref-filename="798DefReg">DefReg</a>);</td></tr>
<tr><th id="2177">2177</th><td></td></tr>
<tr><th id="2178">2178</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="801DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="801DefRC" data-ref-filename="801DefRC">DefRC</dfn></td></tr>
<tr><th id="2179">2179</th><td>        = <a class="local col0 ref" href="#800RegClassOrBank" title='RegClassOrBank' data-ref="800RegClassOrBank" data-ref-filename="800RegClassOrBank">RegClassOrBank</a>.<a class="ref fn" href="../../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv" data-ref-filename="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *&gt;();</td></tr>
<tr><th id="2180">2180</th><td>      <b>if</b> (!<a class="local col1 ref" href="#801DefRC" title='DefRC' data-ref="801DefRC" data-ref-filename="801DefRC">DefRC</a>) {</td></tr>
<tr><th id="2181">2181</th><td>        <b>if</b> (!<a class="local col9 ref" href="#799DefTy" title='DefTy' data-ref="799DefTy" data-ref-filename="799DefTy">DefTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv" data-ref-filename="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="2182">2182</th><td>          <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"PHI operand has no type, not a gvreg?\n"</q>);</td></tr>
<tr><th id="2183">2183</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2184">2184</th><td>        }</td></tr>
<tr><th id="2185">2185</th><td>        <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="802RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="802RB" data-ref-filename="802RB">RB</dfn> = *<a class="local col0 ref" href="#800RegClassOrBank" title='RegClassOrBank' data-ref="800RegClassOrBank" data-ref-filename="800RegClassOrBank">RegClassOrBank</a>.<a class="ref fn" href="../../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv" data-ref-filename="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *&gt;();</td></tr>
<tr><th id="2186">2186</th><td>        <a class="local col1 ref" href="#801DefRC" title='DefRC' data-ref="801DefRC" data-ref-filename="801DefRC">DefRC</a> = <a class="tu ref fn" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" data-ref-filename="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#799DefTy" title='DefTy' data-ref="799DefTy" data-ref-filename="799DefTy">DefTy</a>, <a class="local col2 ref" href="#802RB" title='RB' data-ref="802RB" data-ref-filename="802RB">RB</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2187">2187</th><td>        <b>if</b> (!<a class="local col1 ref" href="#801DefRC" title='DefRC' data-ref="801DefRC" data-ref-filename="801DefRC">DefRC</a>) {</td></tr>
<tr><th id="2188">2188</th><td>          <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"PHI operand has unexpected size/bank\n"</q>);</td></tr>
<tr><th id="2189">2189</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2190">2190</th><td>        }</td></tr>
<tr><th id="2191">2191</th><td>      }</td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI" data-ref-filename="llvm..TargetOpcode..PHI">PHI</a>));</td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#798DefReg" title='DefReg' data-ref="798DefReg" data-ref-filename="798DefReg">DefReg</a>, *<a class="local col1 ref" href="#801DefRC" title='DefRC' data-ref="801DefRC" data-ref-filename="801DefRC">DefRC</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2196">2196</th><td>    }</td></tr>
<tr><th id="2197">2197</th><td></td></tr>
<tr><th id="2198">2198</th><td>    <b>if</b> (<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="2199">2199</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-use='c' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2202">2202</th><td>  }</td></tr>
<tr><th id="2203">2203</th><td></td></tr>
<tr><th id="2204">2204</th><td></td></tr>
<tr><th id="2205">2205</th><td>  <b>if</b> (<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>()) {</td></tr>
<tr><th id="2206">2206</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="2207">2207</th><td>        dbgs() &lt;&lt; <q>"Generic instruction has unexpected implicit operands\n"</q>);</td></tr>
<tr><th id="2208">2208</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2209">2209</th><td>  }</td></tr>
<tr><th id="2210">2210</th><td></td></tr>
<tr><th id="2211">2211</th><td>  <i>// Try to do some lowering before we start instruction selecting. These</i></td></tr>
<tr><th id="2212">2212</th><td><i>  // lowerings are purely transformations on the input G_MIR and so selection</i></td></tr>
<tr><th id="2213">2213</th><td><i>  // must continue after any modification of the instruction.</i></td></tr>
<tr><th id="2214">2214</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::preISelLower' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE">preISelLower</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>)) {</td></tr>
<tr><th id="2215">2215</th><td>    <a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(); <i>// The opcode may have been modified, refresh it.</i></td></tr>
<tr><th id="2216">2216</th><td>  }</td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td>  <i>// There may be patterns where the importer can't deal with them optimally,</i></td></tr>
<tr><th id="2219">2219</th><td><i>  // but does select it to a suboptimal sequence so our custom C++ selection</i></td></tr>
<tr><th id="2220">2220</th><td><i>  // code later never has a chance to work on it. Therefore, we have an early</i></td></tr>
<tr><th id="2221">2221</th><td><i>  // selection attempt here to give priority to certain selection routines</i></td></tr>
<tr><th id="2222">2222</th><td><i>  // over the imported ones.</i></td></tr>
<tr><th id="2223">2223</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::earlySelect' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE">earlySelect</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>))</td></tr>
<tr><th id="2224">2224</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td>  <b>if</b> (<a class="member fn" href="../../../../../build/lib/Target/AArch64/AArch64GenGlobalISel.inc.html#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::AArch64InstructionSelector::selectImpl' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="2227">2227</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2228">2228</th><td></td></tr>
<tr><th id="2229">2229</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="803Ty" title='Ty' data-type='llvm::LLT' data-ref="803Ty" data-ref-filename="803Ty">Ty</dfn> =</td></tr>
<tr><th id="2230">2230</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) : <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a><a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev">{</a>};</td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="804MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="804MIB" data-ref-filename="804MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td>  <b>switch</b> (<a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a>) {</td></tr>
<tr><th id="2235">2235</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND" data-ref-filename="llvm..TargetOpcode..G_BRCOND">G_BRCOND</a>:</td></tr>
<tr><th id="2236">2236</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranch' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectCompareBranch</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#794MF" title='MF' data-ref="794MF" data-ref-filename="794MF">MF</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2237">2237</th><td></td></tr>
<tr><th id="2238">2238</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_BRINDIRECT' data-ref="llvm::TargetOpcode::G_BRINDIRECT" data-ref-filename="llvm..TargetOpcode..G_BRINDIRECT">G_BRINDIRECT</a>: {</td></tr>
<tr><th id="2239">2239</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BR" title='llvm::AArch64::BR' data-ref="llvm::AArch64::BR" data-ref-filename="llvm..AArch64..BR">BR</a>));</td></tr>
<tr><th id="2240">2240</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2241">2241</th><td>  }</td></tr>
<tr><th id="2242">2242</th><td></td></tr>
<tr><th id="2243">2243</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#627" title='llvm::TargetOpcode::G_BRJT' data-ref="llvm::TargetOpcode::G_BRJT" data-ref-filename="llvm..TargetOpcode..G_BRJT">G_BRJT</a>:</td></tr>
<tr><th id="2244">2244</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectBrJTERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectBrJT' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectBrJTERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectBrJTERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectBrJT</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2245">2245</th><td></td></tr>
<tr><th id="2246">2246</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_ADD_LOW" title='llvm::AArch64::G_ADD_LOW' data-ref="llvm::AArch64::G_ADD_LOW" data-ref-filename="llvm..AArch64..G_ADD_LOW">G_ADD_LOW</a>: {</td></tr>
<tr><th id="2247">2247</th><td>    <i>// This op may have been separated from it's ADRP companion by the localizer</i></td></tr>
<tr><th id="2248">2248</th><td><i>    // or some other code motion pass. Given that many CPUs will try to</i></td></tr>
<tr><th id="2249">2249</th><td><i>    // macro fuse these operations anyway, select this into a MOVaddr pseudo</i></td></tr>
<tr><th id="2250">2250</th><td><i>    // which will later be expanded into an ADRP+ADD pair after scheduling.</i></td></tr>
<tr><th id="2251">2251</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="805BaseMI" title='BaseMI' data-type='llvm::MachineInstr *' data-ref="805BaseMI" data-ref-filename="805BaseMI">BaseMI</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2252">2252</th><td>    <b>if</b> (<a class="local col5 ref" href="#805BaseMI" title='BaseMI' data-ref="805BaseMI" data-ref-filename="805BaseMI">BaseMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>) {</td></tr>
<tr><th id="2253">2253</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>));</td></tr>
<tr><th id="2254">2254</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="2255">2255</th><td>      <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2256">2256</th><td>    }</td></tr>
<tr><th id="2257">2257</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TM.getCodeModel() == CodeModel::Small &amp;&amp;</td></tr>
<tr><th id="2258">2258</th><td>           <q>"Expected small code model"</q>);</td></tr>
<tr><th id="2259">2259</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="806MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="806MIB" data-ref-filename="806MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2260">2260</th><td>    <em>auto</em> <dfn class="local col7 decl" id="807Op1" title='Op1' data-type='llvm::MachineOperand' data-ref="807Op1" data-ref-filename="807Op1">Op1</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#805BaseMI" title='BaseMI' data-ref="805BaseMI" data-ref-filename="805BaseMI">BaseMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2261">2261</th><td>    <em>auto</em> <dfn class="local col8 decl" id="808Op2" title='Op2' data-type='llvm::MachineOperand' data-ref="808Op2" data-ref-filename="808Op2">Op2</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2262">2262</th><td>    <em>auto</em> <dfn class="local col9 decl" id="809MovAddr" title='MovAddr' data-type='llvm::MachineInstrBuilder' data-ref="809MovAddr" data-ref-filename="809MovAddr">MovAddr</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col6 ref" href="#806MIB" title='MIB' data-ref="806MIB" data-ref-filename="806MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVaddr" title='llvm::AArch64::MOVaddr' data-ref="llvm::AArch64::MOVaddr" data-ref-filename="llvm..AArch64..MOVaddr">MOVaddr</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="2263">2263</th><td>                       .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#807Op1" title='Op1' data-ref="807Op1" data-ref-filename="807Op1">Op1</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>(), <a class="local col7 ref" href="#807Op1" title='Op1' data-ref="807Op1" data-ref-filename="807Op1">Op1</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="2264">2264</th><td>                                         <a class="local col7 ref" href="#807Op1" title='Op1' data-ref="807Op1" data-ref-filename="807Op1">Op1</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>())</td></tr>
<tr><th id="2265">2265</th><td>                       .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col8 ref" href="#808Op2" title='Op2' data-ref="808Op2" data-ref-filename="808Op2">Op2</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>(), <a class="local col8 ref" href="#808Op2" title='Op2' data-ref="808Op2" data-ref-filename="808Op2">Op2</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="2266">2266</th><td>                                         <a class="local col8 ref" href="#808Op2" title='Op2' data-ref="808Op2" data-ref-filename="808Op2">Op2</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="2267">2267</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2268">2268</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#809MovAddr" title='MovAddr' data-ref="809MovAddr" data-ref-filename="809MovAddr">MovAddr</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2269">2269</th><td>  }</td></tr>
<tr><th id="2270">2270</th><td></td></tr>
<tr><th id="2271">2271</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#654" title='llvm::TargetOpcode::G_BSWAP' data-ref="llvm::TargetOpcode::G_BSWAP" data-ref-filename="llvm..TargetOpcode..G_BSWAP">G_BSWAP</a>: {</td></tr>
<tr><th id="2272">2272</th><td>    <i>// Handle vector types for G_BSWAP directly.</i></td></tr>
<tr><th id="2273">2273</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="810DstReg" title='DstReg' data-type='llvm::Register' data-ref="810DstReg" data-ref-filename="810DstReg">DstReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2274">2274</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="811DstTy" title='DstTy' data-type='llvm::LLT' data-ref="811DstTy" data-ref-filename="811DstTy">DstTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#810DstReg" title='DstReg' data-ref="810DstReg" data-ref-filename="810DstReg">DstReg</a>);</td></tr>
<tr><th id="2275">2275</th><td></td></tr>
<tr><th id="2276">2276</th><td>    <i>// We should only get vector types here; everything else is handled by the</i></td></tr>
<tr><th id="2277">2277</th><td><i>    // importer right now.</i></td></tr>
<tr><th id="2278">2278</th><td>    <b>if</b> (!<a class="local col1 ref" href="#811DstTy" title='DstTy' data-ref="811DstTy" data-ref-filename="811DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="local col1 ref" href="#811DstTy" title='DstTy' data-ref="811DstTy" data-ref-filename="811DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>128</var>) {</td></tr>
<tr><th id="2279">2279</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Dst type for G_BSWAP currently unsupported.\n"</q>);</td></tr>
<tr><th id="2280">2280</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2281">2281</th><td>    }</td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td>    <i>// Only handle 4 and 2 element vectors for now.</i></td></tr>
<tr><th id="2284">2284</th><td><i>    // TODO: 16-bit elements.</i></td></tr>
<tr><th id="2285">2285</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="812NumElts" title='NumElts' data-type='unsigned int' data-ref="812NumElts" data-ref-filename="812NumElts">NumElts</dfn> = <a class="local col1 ref" href="#811DstTy" title='DstTy' data-ref="811DstTy" data-ref-filename="811DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="2286">2286</th><td>    <b>if</b> (<a class="local col2 ref" href="#812NumElts" title='NumElts' data-ref="812NumElts" data-ref-filename="812NumElts">NumElts</a> != <var>4</var> &amp;&amp; <a class="local col2 ref" href="#812NumElts" title='NumElts' data-ref="812NumElts" data-ref-filename="812NumElts">NumElts</a> != <var>2</var>) {</td></tr>
<tr><th id="2287">2287</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unsupported number of elements for G_BSWAP.\n"</q>);</td></tr>
<tr><th id="2288">2288</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2289">2289</th><td>    }</td></tr>
<tr><th id="2290">2290</th><td></td></tr>
<tr><th id="2291">2291</th><td>    <i>// Choose the correct opcode for the supported types. Right now, that's</i></td></tr>
<tr><th id="2292">2292</th><td><i>    // v2s32, v4s32, and v2s64.</i></td></tr>
<tr><th id="2293">2293</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="813Opc" title='Opc' data-type='unsigned int' data-ref="813Opc" data-ref-filename="813Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2294">2294</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="814EltSize" title='EltSize' data-type='unsigned int' data-ref="814EltSize" data-ref-filename="814EltSize">EltSize</dfn> = <a class="local col1 ref" href="#811DstTy" title='DstTy' data-ref="811DstTy" data-ref-filename="811DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2295">2295</th><td>    <b>if</b> (<a class="local col4 ref" href="#814EltSize" title='EltSize' data-ref="814EltSize" data-ref-filename="814EltSize">EltSize</a> == <var>32</var>)</td></tr>
<tr><th id="2296">2296</th><td>      <a class="local col3 ref" href="#813Opc" title='Opc' data-ref="813Opc" data-ref-filename="813Opc">Opc</a> = (<a class="local col1 ref" href="#811DstTy" title='DstTy' data-ref="811DstTy" data-ref-filename="811DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() == <var>2</var>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::REV32v8i8" title='llvm::AArch64::REV32v8i8' data-ref="llvm::AArch64::REV32v8i8" data-ref-filename="llvm..AArch64..REV32v8i8">REV32v8i8</a></td></tr>
<tr><th id="2297">2297</th><td>                                          : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::REV32v16i8" title='llvm::AArch64::REV32v16i8' data-ref="llvm::AArch64::REV32v16i8" data-ref-filename="llvm..AArch64..REV32v16i8">REV32v16i8</a>;</td></tr>
<tr><th id="2298">2298</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814EltSize" title='EltSize' data-ref="814EltSize" data-ref-filename="814EltSize">EltSize</a> == <var>64</var>)</td></tr>
<tr><th id="2299">2299</th><td>      <a class="local col3 ref" href="#813Opc" title='Opc' data-ref="813Opc" data-ref-filename="813Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::REV64v16i8" title='llvm::AArch64::REV64v16i8' data-ref="llvm::AArch64::REV64v16i8" data-ref-filename="llvm..AArch64..REV64v16i8">REV64v16i8</a>;</td></tr>
<tr><th id="2300">2300</th><td></td></tr>
<tr><th id="2301">2301</th><td>    <i>// We should always get something by the time we get here...</i></td></tr>
<tr><th id="2302">2302</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc != <var>0</var> &amp;&amp; <q>"Didn't get an opcode for G_BSWAP?"</q>);</td></tr>
<tr><th id="2303">2303</th><td></td></tr>
<tr><th id="2304">2304</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#813Opc" title='Opc' data-ref="813Opc" data-ref-filename="813Opc">Opc</a>));</td></tr>
<tr><th id="2305">2305</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2306">2306</th><td>  }</td></tr>
<tr><th id="2307">2307</th><td></td></tr>
<tr><th id="2308">2308</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="2309">2309</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>: {</td></tr>
<tr><th id="2310">2310</th><td>    <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="815isFP" title='isFP' data-type='const bool' data-ref="815isFP" data-ref-filename="815isFP">isFP</dfn> = <a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>;</td></tr>
<tr><th id="2311">2311</th><td></td></tr>
<tr><th id="2312">2312</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="816s8" title='s8' data-type='const llvm::LLT' data-ref="816s8" data-ref-filename="816s8">s8</dfn> = <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>8</var>);</td></tr>
<tr><th id="2313">2313</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="817s16" title='s16' data-type='const llvm::LLT' data-ref="817s16" data-ref-filename="817s16">s16</dfn> = <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="2314">2314</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="818s32" title='s32' data-type='const llvm::LLT' data-ref="818s32" data-ref-filename="818s32">s32</dfn> = <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2315">2315</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="819s64" title='s64' data-type='const llvm::LLT' data-ref="819s64" data-ref-filename="819s64">s64</dfn> = <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="2316">2316</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="820s128" title='s128' data-type='const llvm::LLT' data-ref="820s128" data-ref-filename="820s128">s128</dfn> = <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>128</var>);</td></tr>
<tr><th id="2317">2317</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="821p0" title='p0' data-type='const llvm::LLT' data-ref="821p0" data-ref-filename="821p0">p0</dfn> = <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>);</td></tr>
<tr><th id="2318">2318</th><td></td></tr>
<tr><th id="2319">2319</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="822DefReg" title='DefReg' data-type='const llvm::Register' data-ref="822DefReg" data-ref-filename="822DefReg">DefReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2320">2320</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="823DefTy" title='DefTy' data-type='const llvm::LLT' data-ref="823DefTy" data-ref-filename="823DefTy">DefTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#822DefReg" title='DefReg' data-ref="822DefReg" data-ref-filename="822DefReg">DefReg</a>);</td></tr>
<tr><th id="2321">2321</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="824DefSize" title='DefSize' data-type='const unsigned int' data-ref="824DefSize" data-ref-filename="824DefSize">DefSize</dfn> = <a class="local col3 ref" href="#823DefTy" title='DefTy' data-ref="823DefTy" data-ref-filename="823DefTy">DefTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2322">2322</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="825RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="825RB" data-ref-filename="825RB">RB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#822DefReg" title='DefReg' data-ref="822DefReg" data-ref-filename="822DefReg">DefReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2323">2323</th><td></td></tr>
<tr><th id="2324">2324</th><td>    <i>// FIXME: Redundant check, but even less readable when factored out.</i></td></tr>
<tr><th id="2325">2325</th><td>    <b>if</b> (<a class="local col5 ref" href="#815isFP" title='isFP' data-ref="815isFP" data-ref-filename="815isFP">isFP</a>) {</td></tr>
<tr><th id="2326">2326</th><td>      <b>if</b> (<a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col8 ref" href="#818s32" title='s32' data-ref="818s32" data-ref-filename="818s32">s32</a> &amp;&amp; <a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col9 ref" href="#819s64" title='s64' data-ref="819s64" data-ref-filename="819s64">s64</a> &amp;&amp; <a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col0 ref" href="#820s128" title='s128' data-ref="820s128" data-ref-filename="820s128">s128</a>) {</td></tr>
<tr><th id="2327">2327</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unable to materialize FP "</q> &lt;&lt; Ty</td></tr>
<tr><th id="2328">2328</th><td>                          &lt;&lt; <q>" constant, expected: "</q> &lt;&lt; s32 &lt;&lt; <q>" or "</q> &lt;&lt; s64</td></tr>
<tr><th id="2329">2329</th><td>                          &lt;&lt; <q>" or "</q> &lt;&lt; s128 &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2330">2330</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2331">2331</th><td>      }</td></tr>
<tr><th id="2332">2332</th><td></td></tr>
<tr><th id="2333">2333</th><td>      <b>if</b> (<a class="local col5 ref" href="#825RB" title='RB' data-ref="825RB" data-ref-filename="825RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="2334">2334</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unable to materialize FP "</q> &lt;&lt; Ty</td></tr>
<tr><th id="2335">2335</th><td>                          &lt;&lt; <q>" constant on bank: "</q> &lt;&lt; RB</td></tr>
<tr><th id="2336">2336</th><td>                          &lt;&lt; <q>", expected: FPR\n"</q>);</td></tr>
<tr><th id="2337">2337</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2338">2338</th><td>      }</td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td>      <i>// The case when we have 0.0 is covered by tablegen. Reject it here so we</i></td></tr>
<tr><th id="2341">2341</th><td><i>      // can be sure tablegen works correctly and isn't rescued by this code.</i></td></tr>
<tr><th id="2342">2342</th><td><i>      // 0.0 is not covered by tablegen for FP128. So we will handle this </i></td></tr>
<tr><th id="2343">2343</th><td><i>      // scenario in the code here.</i></td></tr>
<tr><th id="2344">2344</th><td>      <b>if</b> (<a class="local col4 ref" href="#824DefSize" title='DefSize' data-ref="824DefSize" data-ref-filename="824DefSize">DefSize</a> != <var>128</var> &amp;&amp; <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP14isExactlyValueEd" title='llvm::ConstantFP::isExactlyValue' data-ref="_ZNK4llvm10ConstantFP14isExactlyValueEd" data-ref-filename="_ZNK4llvm10ConstantFP14isExactlyValueEd">isExactlyValue</a>(<var>0.0</var>))</td></tr>
<tr><th id="2345">2345</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2346">2346</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2347">2347</th><td>      <i>// s32 and s64 are covered by tablegen.</i></td></tr>
<tr><th id="2348">2348</th><td>      <b>if</b> (<a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col1 ref" href="#821p0" title='p0' data-ref="821p0" data-ref-filename="821p0">p0</a> &amp;&amp; <a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col6 ref" href="#816s8" title='s8' data-ref="816s8" data-ref-filename="816s8">s8</a> &amp;&amp; <a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col7 ref" href="#817s16" title='s16' data-ref="817s16" data-ref-filename="817s16">s16</a>) {</td></tr>
<tr><th id="2349">2349</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unable to materialize integer "</q> &lt;&lt; Ty</td></tr>
<tr><th id="2350">2350</th><td>                          &lt;&lt; <q>" constant, expected: "</q> &lt;&lt; s32 &lt;&lt; <q>", "</q> &lt;&lt; s64</td></tr>
<tr><th id="2351">2351</th><td>                          &lt;&lt; <q>", or "</q> &lt;&lt; p0 &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2352">2352</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2353">2353</th><td>      }</td></tr>
<tr><th id="2354">2354</th><td></td></tr>
<tr><th id="2355">2355</th><td>      <b>if</b> (<a class="local col5 ref" href="#825RB" title='RB' data-ref="825RB" data-ref-filename="825RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="2356">2356</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unable to materialize integer "</q> &lt;&lt; Ty</td></tr>
<tr><th id="2357">2357</th><td>                          &lt;&lt; <q>" constant on bank: "</q> &lt;&lt; RB</td></tr>
<tr><th id="2358">2358</th><td>                          &lt;&lt; <q>", expected: GPR\n"</q>);</td></tr>
<tr><th id="2359">2359</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2360">2360</th><td>      }</td></tr>
<tr><th id="2361">2361</th><td>    }</td></tr>
<tr><th id="2362">2362</th><td></td></tr>
<tr><th id="2363">2363</th><td>    <i>// We allow G_CONSTANT of types &lt; 32b.</i></td></tr>
<tr><th id="2364">2364</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="826MovOpc" title='MovOpc' data-type='const unsigned int' data-ref="826MovOpc" data-ref-filename="826MovOpc">MovOpc</dfn> =</td></tr>
<tr><th id="2365">2365</th><td>        <a class="local col4 ref" href="#824DefSize" title='DefSize' data-ref="824DefSize" data-ref-filename="824DefSize">DefSize</a> == <var>64</var> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVi64imm" title='llvm::AArch64::MOVi64imm' data-ref="llvm::AArch64::MOVi64imm" data-ref-filename="llvm..AArch64..MOVi64imm">MOVi64imm</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVi32imm" title='llvm::AArch64::MOVi32imm' data-ref="llvm::AArch64::MOVi32imm" data-ref-filename="llvm..AArch64..MOVi32imm">MOVi32imm</a>;</td></tr>
<tr><th id="2366">2366</th><td></td></tr>
<tr><th id="2367">2367</th><td>    <b>if</b> (<a class="local col5 ref" href="#815isFP" title='isFP' data-ref="815isFP" data-ref-filename="815isFP">isFP</a>) {</td></tr>
<tr><th id="2368">2368</th><td>      <i>// Either emit a FMOV, or emit a copy to emit a normal mov.</i></td></tr>
<tr><th id="2369">2369</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="827GPRRC" title='GPRRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="827GPRRC" data-ref-filename="827GPRRC">GPRRC</dfn> =</td></tr>
<tr><th id="2370">2370</th><td>          <a class="local col4 ref" href="#824DefSize" title='DefSize' data-ref="824DefSize" data-ref-filename="824DefSize">DefSize</a> == <var>32</var> ? <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a> : <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="2371">2371</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="828FPRRC" title='FPRRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="828FPRRC" data-ref-filename="828FPRRC">FPRRC</dfn> = </td></tr>
<tr><th id="2372">2372</th><td>          <a class="local col4 ref" href="#824DefSize" title='DefSize' data-ref="824DefSize" data-ref-filename="824DefSize">DefSize</a> == <var>32</var> ? <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a> </td></tr>
<tr><th id="2373">2373</th><td>                        : (<a class="local col4 ref" href="#824DefSize" title='DefSize' data-ref="824DefSize" data-ref-filename="824DefSize">DefSize</a> == <var>64</var> ? <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a> </td></tr>
<tr><th id="2374">2374</th><td>                                         : <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="2375">2375</th><td></td></tr>
<tr><th id="2376">2376</th><td>      <i>// Can we use a FMOV instruction to represent the immediate?</i></td></tr>
<tr><th id="2377">2377</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">emitFMovForFConstant</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>))</td></tr>
<tr><th id="2378">2378</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2379">2379</th><td></td></tr>
<tr><th id="2380">2380</th><td>      <i>// For 64b values, emit a constant pool load instead.</i></td></tr>
<tr><th id="2381">2381</th><td>      <b>if</b> (<a class="local col4 ref" href="#824DefSize" title='DefSize' data-ref="824DefSize" data-ref-filename="824DefSize">DefSize</a> == <var>64</var> || <a class="local col4 ref" href="#824DefSize" title='DefSize' data-ref="824DefSize" data-ref-filename="824DefSize">DefSize</a> == <var>128</var>) {</td></tr>
<tr><th id="2382">2382</th><td>        <em>auto</em> *<dfn class="local col9 decl" id="829FPImm" title='FPImm' data-type='const llvm::ConstantFP *' data-ref="829FPImm" data-ref-filename="829FPImm">FPImm</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>();</td></tr>
<tr><th id="2383">2383</th><td>        <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="830MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="830MIB" data-ref-filename="830MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2384">2384</th><td>        <em>auto</em> *<dfn class="local col1 decl" id="831LoadMI" title='LoadMI' data-type='llvm::MachineInstr *' data-ref="831LoadMI" data-ref-filename="831LoadMI">LoadMI</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE">emitLoadFromConstantPool</a>(<a class="local col9 ref" href="#829FPImm" title='FPImm' data-ref="829FPImm" data-ref-filename="829FPImm">FPImm</a>, <span class='refarg'><a class="local col0 ref" href="#830MIB" title='MIB' data-ref="830MIB" data-ref-filename="830MIB">MIB</a></span>);</td></tr>
<tr><th id="2385">2385</th><td>        <b>if</b> (!<a class="local col1 ref" href="#831LoadMI" title='LoadMI' data-ref="831LoadMI" data-ref-filename="831LoadMI">LoadMI</a>) {</td></tr>
<tr><th id="2386">2386</th><td>          <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to load double constant pool entry\n"</q>);</td></tr>
<tr><th id="2387">2387</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2388">2388</th><td>        }</td></tr>
<tr><th id="2389">2389</th><td>        <a class="local col0 ref" href="#830MIB" title='MIB' data-ref="830MIB" data-ref-filename="830MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#822DefReg" title='DefReg' data-ref="822DefReg" data-ref-filename="822DefReg">DefReg</a>}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">{</a><a class="local col1 ref" href="#831LoadMI" title='LoadMI' data-ref="831LoadMI" data-ref-filename="831LoadMI">LoadMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()});</td></tr>
<tr><th id="2390">2390</th><td>        <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2391">2391</th><td>        <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#822DefReg" title='DefReg' data-ref="822DefReg" data-ref-filename="822DefReg">DefReg</a>, <a class="local col8 ref" href="#828FPRRC" title='FPRRC' data-ref="828FPRRC" data-ref-filename="828FPRRC">FPRRC</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2392">2392</th><td>      }</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td>      <i>// Nope. Emit a copy and use a normal mov instead.</i></td></tr>
<tr><th id="2395">2395</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="832DefGPRReg" title='DefGPRReg' data-type='const llvm::Register' data-ref="832DefGPRReg" data-ref-filename="832DefGPRReg">DefGPRReg</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col7 ref" href="#827GPRRC" title='GPRRC' data-ref="827GPRRC" data-ref-filename="827GPRRC">GPRRC</a>);</td></tr>
<tr><th id="2396">2396</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="833RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="833RegOp" data-ref-filename="833RegOp">RegOp</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2397">2397</th><td>      <a class="local col3 ref" href="#833RegOp" title='RegOp' data-ref="833RegOp" data-ref-filename="833RegOp">RegOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#832DefGPRReg" title='DefGPRReg' data-ref="832DefGPRReg" data-ref-filename="832DefGPRReg">DefGPRReg</a>);</td></tr>
<tr><th id="2398">2398</th><td>      <a class="local col4 ref" href="#804MIB" title='MIB' data-ref="804MIB" data-ref-filename="804MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col4 ref" href="#804MIB" title='MIB' data-ref="804MIB" data-ref-filename="804MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="2399">2399</th><td>      <a class="local col4 ref" href="#804MIB" title='MIB' data-ref="804MIB" data-ref-filename="804MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#822DefReg" title='DefReg' data-ref="822DefReg" data-ref-filename="822DefReg">DefReg</a>}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#832DefGPRReg" title='DefGPRReg' data-ref="832DefGPRReg" data-ref-filename="832DefGPRReg">DefGPRReg</a>});</td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#822DefReg" title='DefReg' data-ref="822DefReg" data-ref-filename="822DefReg">DefReg</a>, <a class="local col8 ref" href="#828FPRRC" title='FPRRC' data-ref="828FPRRC" data-ref-filename="828FPRRC">FPRRC</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>)) {</td></tr>
<tr><th id="2402">2402</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain G_FCONSTANT def operand\n"</q>);</td></tr>
<tr><th id="2403">2403</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2404">2404</th><td>      }</td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="834ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="834ImmOp" data-ref-filename="834ImmOp">ImmOp</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2407">2407</th><td>      <i>// FIXME: Is going through int64_t always correct?</i></td></tr>
<tr><th id="2408">2408</th><td>      <a class="local col4 ref" href="#834ImmOp" title='ImmOp' data-ref="834ImmOp" data-ref-filename="834ImmOp">ImmOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(</td></tr>
<tr><th id="2409">2409</th><td>          <a class="local col4 ref" href="#834ImmOp" title='ImmOp' data-ref="834ImmOp" data-ref-filename="834ImmOp">ImmOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv" data-ref-filename="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref fn" href="../../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv" data-ref-filename="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>().<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="2410">2410</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>()) {</td></tr>
<tr><th id="2411">2411</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="835Val" title='Val' data-type='uint64_t' data-ref="835Val" data-ref-filename="835Val">Val</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2412">2412</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col5 ref" href="#835Val" title='Val' data-ref="835Val" data-ref-filename="835Val">Val</a>);</td></tr>
<tr><th id="2413">2413</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="2414">2414</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="836Val" title='Val' data-type='uint64_t' data-ref="836Val" data-ref-filename="836Val">Val</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2415">2415</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col6 ref" href="#836Val" title='Val' data-ref="836Val" data-ref-filename="836Val">Val</a>);</td></tr>
<tr><th id="2416">2416</th><td>    }</td></tr>
<tr><th id="2417">2417</th><td></td></tr>
<tr><th id="2418">2418</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#826MovOpc" title='MovOpc' data-ref="826MovOpc" data-ref-filename="826MovOpc">MovOpc</a>));</td></tr>
<tr><th id="2419">2419</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2420">2420</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2421">2421</th><td>  }</td></tr>
<tr><th id="2422">2422</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#262" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT">G_EXTRACT</a>: {</td></tr>
<tr><th id="2423">2423</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="837DstReg" title='DstReg' data-type='llvm::Register' data-ref="837DstReg" data-ref-filename="837DstReg">DstReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2424">2424</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="838SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="838SrcReg" data-ref-filename="838SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2425">2425</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="839SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="839SrcTy" data-ref-filename="839SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#838SrcReg" title='SrcReg' data-ref="838SrcReg" data-ref-filename="838SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2426">2426</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="840DstTy" title='DstTy' data-type='llvm::LLT' data-ref="840DstTy" data-ref-filename="840DstTy">DstTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#837DstReg" title='DstReg' data-ref="837DstReg" data-ref-filename="837DstReg">DstReg</a>);</td></tr>
<tr><th id="2427">2427</th><td>    (<em>void</em>)<a class="local col0 ref" href="#840DstTy" title='DstTy' data-ref="840DstTy" data-ref-filename="840DstTy">DstTy</a>;</td></tr>
<tr><th id="2428">2428</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="841SrcSize" title='SrcSize' data-type='unsigned int' data-ref="841SrcSize" data-ref-filename="841SrcSize">SrcSize</dfn> = <a class="local col9 ref" href="#839SrcTy" title='SrcTy' data-ref="839SrcTy" data-ref-filename="839SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2429">2429</th><td></td></tr>
<tr><th id="2430">2430</th><td>    <b>if</b> (<a class="local col9 ref" href="#839SrcTy" title='SrcTy' data-ref="839SrcTy" data-ref-filename="839SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>64</var>) {</td></tr>
<tr><th id="2431">2431</th><td>      <i>// This should be an extract of an s128, which is like a vector extract.</i></td></tr>
<tr><th id="2432">2432</th><td>      <b>if</b> (<a class="local col9 ref" href="#839SrcTy" title='SrcTy' data-ref="839SrcTy" data-ref-filename="839SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>128</var>)</td></tr>
<tr><th id="2433">2433</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2434">2434</th><td>      <i>// Only support extracting 64 bits from an s128 at the moment.</i></td></tr>
<tr><th id="2435">2435</th><td>      <b>if</b> (<a class="local col0 ref" href="#840DstTy" title='DstTy' data-ref="840DstTy" data-ref-filename="840DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>)</td></tr>
<tr><th id="2436">2436</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2437">2437</th><td></td></tr>
<tr><th id="2438">2438</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="842SrcRB" title='SrcRB' data-type='const llvm::RegisterBank &amp;' data-ref="842SrcRB" data-ref-filename="842SrcRB">SrcRB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#838SrcReg" title='SrcReg' data-ref="838SrcReg" data-ref-filename="838SrcReg">SrcReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2439">2439</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="843DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="843DstRB" data-ref-filename="843DstRB">DstRB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#837DstReg" title='DstReg' data-ref="837DstReg" data-ref-filename="837DstReg">DstReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2440">2440</th><td>      <i>// Check we have the right regbank always.</i></td></tr>
<tr><th id="2441">2441</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcRB.getID() == AArch64::FPRRegBankID &amp;&amp;</td></tr>
<tr><th id="2442">2442</th><td>             DstRB.getID() == AArch64::FPRRegBankID &amp;&amp;</td></tr>
<tr><th id="2443">2443</th><td>             <q>"Wrong extract regbank!"</q>);</td></tr>
<tr><th id="2444">2444</th><td>      (<em>void</em>)<a class="local col2 ref" href="#842SrcRB" title='SrcRB' data-ref="842SrcRB" data-ref-filename="842SrcRB">SrcRB</a>;</td></tr>
<tr><th id="2445">2445</th><td></td></tr>
<tr><th id="2446">2446</th><td>      <i>// Emit the same code as a vector extract.</i></td></tr>
<tr><th id="2447">2447</th><td><i>      // Offset must be a multiple of 64.</i></td></tr>
<tr><th id="2448">2448</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="844Offset" title='Offset' data-type='unsigned int' data-ref="844Offset" data-ref-filename="844Offset">Offset</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2449">2449</th><td>      <b>if</b> (<a class="local col4 ref" href="#844Offset" title='Offset' data-ref="844Offset" data-ref-filename="844Offset">Offset</a> % <var>64</var> != <var>0</var>)</td></tr>
<tr><th id="2450">2450</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2451">2451</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="845LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="845LaneIdx" data-ref-filename="845LaneIdx">LaneIdx</dfn> = <a class="local col4 ref" href="#844Offset" title='Offset' data-ref="844Offset" data-ref-filename="844Offset">Offset</a> / <var>64</var>;</td></tr>
<tr><th id="2452">2452</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="846MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="846MIB" data-ref-filename="846MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2453">2453</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="847Extract" title='Extract' data-type='llvm::MachineInstr *' data-ref="847Extract" data-ref-filename="847Extract">Extract</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE">emitExtractVectorElt</a>(</td></tr>
<tr><th id="2454">2454</th><td>          <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col7 ref" href="#837DstReg" title='DstReg' data-ref="837DstReg" data-ref-filename="837DstReg">DstReg</a>, <a class="local col3 ref" href="#843DstRB" title='DstRB' data-ref="843DstRB" data-ref-filename="843DstRB">DstRB</a>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#838SrcReg" title='SrcReg' data-ref="838SrcReg" data-ref-filename="838SrcReg">SrcReg</a>, <a class="local col5 ref" href="#845LaneIdx" title='LaneIdx' data-ref="845LaneIdx" data-ref-filename="845LaneIdx">LaneIdx</a>, <span class='refarg'><a class="local col6 ref" href="#846MIB" title='MIB' data-ref="846MIB" data-ref-filename="846MIB">MIB</a></span>);</td></tr>
<tr><th id="2455">2455</th><td>      <b>if</b> (!<a class="local col7 ref" href="#847Extract" title='Extract' data-ref="847Extract" data-ref-filename="847Extract">Extract</a>)</td></tr>
<tr><th id="2456">2456</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2457">2457</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2458">2458</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2459">2459</th><td>    }</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#841SrcSize" title='SrcSize' data-ref="841SrcSize" data-ref-filename="841SrcSize">SrcSize</a> == <var>64</var> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMWri" title='llvm::AArch64::UBFMWri' data-ref="llvm::AArch64::UBFMWri" data-ref-filename="llvm..AArch64..UBFMWri">UBFMWri</a>));</td></tr>
<tr><th id="2462">2462</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col4 ref" href="#794MF" title='MF' data-ref="794MF" data-ref-filename="794MF">MF</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() +</td></tr>
<tr><th id="2463">2463</th><td>                                      <a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() - <var>1</var>);</td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td>    <b>if</b> (<a class="local col1 ref" href="#841SrcSize" title='SrcSize' data-ref="841SrcSize" data-ref-filename="841SrcSize">SrcSize</a> &lt; <var>64</var>) {</td></tr>
<tr><th id="2466">2466</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcSize == <var>32</var> &amp;&amp; DstTy.getSizeInBits() == <var>16</var> &amp;&amp;</td></tr>
<tr><th id="2467">2467</th><td>             <q>"unexpected G_EXTRACT types"</q>);</td></tr>
<tr><th id="2468">2468</th><td>      <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2469">2469</th><td>    }</td></tr>
<tr><th id="2470">2470</th><td></td></tr>
<tr><th id="2471">2471</th><td>    <a class="local col7 ref" href="#837DstReg" title='DstReg' data-ref="837DstReg" data-ref-filename="837DstReg">DstReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>));</td></tr>
<tr><th id="2472">2472</th><td>    <a class="local col4 ref" href="#804MIB" title='MIB' data-ref="804MIB" data-ref-filename="804MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col4 ref" href="#804MIB" title='MIB' data-ref="804MIB" data-ref-filename="804MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="2473">2473</th><td>    <a class="local col4 ref" href="#804MIB" title='MIB' data-ref="804MIB" data-ref-filename="804MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="2474">2474</th><td>        .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#837DstReg" title='DstReg' data-ref="837DstReg" data-ref-filename="837DstReg">DstReg</a>, <var>0</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="2475">2475</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="2476">2476</th><td>                                 <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2477">2477</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#837DstReg" title='DstReg' data-ref="837DstReg" data-ref-filename="837DstReg">DstReg</a>);</td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2480">2480</th><td>  }</td></tr>
<tr><th id="2481">2481</th><td></td></tr>
<tr><th id="2482">2482</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#268" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT" data-ref-filename="llvm..TargetOpcode..G_INSERT">G_INSERT</a>: {</td></tr>
<tr><th id="2483">2483</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="848SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="848SrcTy" data-ref-filename="848SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2484">2484</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="849DstTy" title='DstTy' data-type='llvm::LLT' data-ref="849DstTy" data-ref-filename="849DstTy">DstTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2485">2485</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="850DstSize" title='DstSize' data-type='unsigned int' data-ref="850DstSize" data-ref-filename="850DstSize">DstSize</dfn> = <a class="local col9 ref" href="#849DstTy" title='DstTy' data-ref="849DstTy" data-ref-filename="849DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2486">2486</th><td>    <i>// Larger inserts are vectors, same-size ones should be something else by</i></td></tr>
<tr><th id="2487">2487</th><td><i>    // now (split up or turned into COPYs).</i></td></tr>
<tr><th id="2488">2488</th><td>    <b>if</b> (<a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>64</var> || <a class="local col8 ref" href="#848SrcTy" title='SrcTy' data-ref="848SrcTy" data-ref-filename="848SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>32</var>)</td></tr>
<tr><th id="2489">2489</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2490">2490</th><td></td></tr>
<tr><th id="2491">2491</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#850DstSize" title='DstSize' data-ref="850DstSize" data-ref-filename="850DstSize">DstSize</a> == <var>64</var> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BFMXri" title='llvm::AArch64::BFMXri' data-ref="llvm::AArch64::BFMXri" data-ref-filename="llvm..AArch64..BFMXri">BFMXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BFMWri" title='llvm::AArch64::BFMWri' data-ref="llvm::AArch64::BFMWri" data-ref-filename="llvm..AArch64..BFMWri">BFMWri</a>));</td></tr>
<tr><th id="2492">2492</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="851LSB" title='LSB' data-type='unsigned int' data-ref="851LSB" data-ref-filename="851LSB">LSB</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2493">2493</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="852Width" title='Width' data-type='unsigned int' data-ref="852Width" data-ref-filename="852Width">Width</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2494">2494</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="local col0 ref" href="#850DstSize" title='DstSize' data-ref="850DstSize" data-ref-filename="850DstSize">DstSize</a> - <a class="local col1 ref" href="#851LSB" title='LSB' data-ref="851LSB" data-ref-filename="851LSB">LSB</a>) % <a class="local col0 ref" href="#850DstSize" title='DstSize' data-ref="850DstSize" data-ref-filename="850DstSize">DstSize</a>);</td></tr>
<tr><th id="2495">2495</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col4 ref" href="#794MF" title='MF' data-ref="794MF" data-ref-filename="794MF">MF</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#852Width" title='Width' data-ref="852Width" data-ref-filename="852Width">Width</a> - <var>1</var>);</td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td>    <b>if</b> (<a class="local col0 ref" href="#850DstSize" title='DstSize' data-ref="850DstSize" data-ref-filename="850DstSize">DstSize</a> &lt; <var>64</var>) {</td></tr>
<tr><th id="2498">2498</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstSize == <var>32</var> &amp;&amp; SrcTy.getSizeInBits() == <var>16</var> &amp;&amp;</td></tr>
<tr><th id="2499">2499</th><td>             <q>"unexpected G_INSERT types"</q>);</td></tr>
<tr><th id="2500">2500</th><td>      <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2501">2501</th><td>    }</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="853SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="853SrcReg" data-ref-filename="853SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>));</td></tr>
<tr><th id="2504">2504</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#793MBB" title='MBB' data-ref="793MBB" data-ref-filename="793MBB">MBB</a></span>, <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2505">2505</th><td>            <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>))</td></tr>
<tr><th id="2506">2506</th><td>        .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#853SrcReg" title='SrcReg' data-ref="853SrcReg" data-ref-filename="853SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2507">2507</th><td>        .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2508">2508</th><td>        .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2509">2509</th><td>        .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="2510">2510</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="2511">2511</th><td>                                 <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2512">2512</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#853SrcReg" title='SrcReg' data-ref="853SrcReg" data-ref-filename="853SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2515">2515</th><td>  }</td></tr>
<tr><th id="2516">2516</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX" data-ref-filename="llvm..TargetOpcode..G_FRAME_INDEX">G_FRAME_INDEX</a>: {</td></tr>
<tr><th id="2517">2517</th><td>    <i>// allocas and G_FRAME_INDEX are only supported in addrspace(0).</i></td></tr>
<tr><th id="2518">2518</th><td>    <b>if</b> (<a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>)) {</td></tr>
<tr><th id="2519">2519</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"G_FRAME_INDEX pointer has type: "</q> &lt;&lt; Ty</td></tr>
<tr><th id="2520">2520</th><td>                        &lt;&lt; <q>", expected: "</q> &lt;&lt; LLT::pointer(<var>0</var>, <var>64</var>) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2521">2521</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2522">2522</th><td>    }</td></tr>
<tr><th id="2523">2523</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>));</td></tr>
<tr><th id="2524">2524</th><td></td></tr>
<tr><th id="2525">2525</th><td>    <i>// MOs for a #0 shifted immediate.</i></td></tr>
<tr><th id="2526">2526</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="2527">2527</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2530">2530</th><td>  }</td></tr>
<tr><th id="2531">2531</th><td></td></tr>
<tr><th id="2532">2532</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#258" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE" data-ref-filename="llvm..TargetOpcode..G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>: {</td></tr>
<tr><th id="2533">2533</th><td>    <em>auto</em> <dfn class="local col4 decl" id="854GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="854GV" data-ref-filename="854GV">GV</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="2534">2534</th><td>    <b>if</b> (<a class="local col4 ref" href="#854GV" title='GV' data-ref="854GV" data-ref-filename="854GV">GV</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv" data-ref-filename="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>())</td></tr>
<tr><th id="2535">2535</th><td>      <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectTLSGlobalValue' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectTLSGlobalValue</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2536">2536</th><td></td></tr>
<tr><th id="2537">2537</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="855OpFlags" title='OpFlags' data-type='unsigned int' data-ref="855OpFlags" data-ref-filename="855OpFlags">OpFlags</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..STI">STI</a>.<a class="ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::ClassifyGlobalReference' data-ref="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" data-ref-filename="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">ClassifyGlobalReference</a>(<a class="local col4 ref" href="#854GV" title='GV' data-ref="854GV" data-ref-filename="854GV">GV</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TM">TM</a>);</td></tr>
<tr><th id="2538">2538</th><td>    <b>if</b> (<a class="local col5 ref" href="#855OpFlags" title='OpFlags' data-ref="855OpFlags" data-ref-filename="855OpFlags">OpFlags</a> &amp; <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a>) {</td></tr>
<tr><th id="2539">2539</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LOADgot" title='llvm::AArch64::LOADgot' data-ref="llvm::AArch64::LOADgot" data-ref-filename="llvm..AArch64..LOADgot">LOADgot</a>));</td></tr>
<tr><th id="2540">2540</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col5 ref" href="#855OpFlags" title='OpFlags' data-ref="855OpFlags" data-ref-filename="855OpFlags">OpFlags</a>);</td></tr>
<tr><th id="2541">2541</th><td>    } <b>else</b> <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TM">TM</a>.<a class="ref fn" href="../../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Large" title='llvm::CodeModel::Large' data-ref="llvm::CodeModel::Large" data-ref-filename="llvm..CodeModel..Large">Large</a>) {</td></tr>
<tr><th id="2542">2542</th><td>      <i>// Materialize the global using movz/movk instructions.</i></td></tr>
<tr><th id="2543">2543</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj">materializeLargeCMVal</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="local col4 ref" href="#854GV" title='GV' data-ref="854GV" data-ref-filename="854GV">GV</a>, <a class="local col5 ref" href="#855OpFlags" title='OpFlags' data-ref="855OpFlags" data-ref-filename="855OpFlags">OpFlags</a>);</td></tr>
<tr><th id="2544">2544</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2545">2545</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2546">2546</th><td>    } <b>else</b> <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TM">TM</a>.<a class="ref fn" href="../../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Tiny" title='llvm::CodeModel::Tiny' data-ref="llvm::CodeModel::Tiny" data-ref-filename="llvm..CodeModel..Tiny">Tiny</a>) {</td></tr>
<tr><th id="2547">2547</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADR" title='llvm::AArch64::ADR' data-ref="llvm::AArch64::ADR" data-ref-filename="llvm..AArch64..ADR">ADR</a>));</td></tr>
<tr><th id="2548">2548</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col5 ref" href="#855OpFlags" title='OpFlags' data-ref="855OpFlags" data-ref-filename="855OpFlags">OpFlags</a>);</td></tr>
<tr><th id="2549">2549</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2550">2550</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVaddr" title='llvm::AArch64::MOVaddr' data-ref="llvm::AArch64::MOVaddr" data-ref-filename="llvm..AArch64..MOVaddr">MOVaddr</a>));</td></tr>
<tr><th id="2551">2551</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col5 ref" href="#855OpFlags" title='OpFlags' data-ref="855OpFlags" data-ref-filename="855OpFlags">OpFlags</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a>);</td></tr>
<tr><th id="2552">2552</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="856MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="856MIB" data-ref-filename="856MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col4 ref" href="#794MF" title='MF' data-ref="794MF" data-ref-filename="794MF">MF</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2553">2553</th><td>      <a class="local col6 ref" href="#856MIB" title='MIB' data-ref="856MIB" data-ref-filename="856MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col4 ref" href="#854GV" title='GV' data-ref="854GV" data-ref-filename="854GV">GV</a>, <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="2554">2554</th><td>                           <a class="local col5 ref" href="#855OpFlags" title='OpFlags' data-ref="855OpFlags" data-ref-filename="855OpFlags">OpFlags</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>);</td></tr>
<tr><th id="2555">2555</th><td>    }</td></tr>
<tr><th id="2556">2556</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2557">2557</th><td>  }</td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_ZEXTLOAD">G_ZEXTLOAD</a>:</td></tr>
<tr><th id="2560">2560</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="2561">2561</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>: {</td></tr>
<tr><th id="2562">2562</th><td>    <em>bool</em> <dfn class="local col7 decl" id="857IsZExtLoad" title='IsZExtLoad' data-type='bool' data-ref="857IsZExtLoad" data-ref-filename="857IsZExtLoad">IsZExtLoad</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_ZEXTLOAD">G_ZEXTLOAD</a>;</td></tr>
<tr><th id="2563">2563</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="858MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="858MIB" data-ref-filename="858MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2564">2564</th><td></td></tr>
<tr><th id="2565">2565</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="859PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="859PtrTy" data-ref-filename="859PtrTy">PtrTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2566">2566</th><td></td></tr>
<tr><th id="2567">2567</th><td>    <b>if</b> (<a class="local col9 ref" href="#859PtrTy" title='PtrTy' data-ref="859PtrTy" data-ref-filename="859PtrTy">PtrTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>)) {</td></tr>
<tr><th id="2568">2568</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Load/Store pointer has type: "</q> &lt;&lt; PtrTy</td></tr>
<tr><th id="2569">2569</th><td>                        &lt;&lt; <q>", expected: "</q> &lt;&lt; LLT::pointer(<var>0</var>, <var>64</var>) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2570">2570</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2571">2571</th><td>    }</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="860MemOp" title='MemOp' data-type='llvm::MachineMemOperand &amp;' data-ref="860MemOp" data-ref-filename="860MemOp">MemOp</dfn> = **<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="2574">2574</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="861MemSizeInBytes" title='MemSizeInBytes' data-type='uint64_t' data-ref="861MemSizeInBytes" data-ref-filename="861MemSizeInBytes">MemSizeInBytes</dfn> = <a class="local col0 ref" href="#860MemOp" title='MemOp' data-ref="860MemOp" data-ref-filename="860MemOp">MemOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="2575">2575</th><td>    <b>if</b> (<a class="local col0 ref" href="#860MemOp" title='MemOp' data-ref="860MemOp" data-ref-filename="860MemOp">MemOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>()) {</td></tr>
<tr><th id="2576">2576</th><td>      <i>// For now we just support s8 acquire loads to be able to compile stack</i></td></tr>
<tr><th id="2577">2577</th><td><i>      // protector code.</i></td></tr>
<tr><th id="2578">2578</th><td>      <b>if</b> (<a class="local col0 ref" href="#860MemOp" title='MemOp' data-ref="860MemOp" data-ref-filename="860MemOp">MemOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand11getOrderingEv" title='llvm::MachineMemOperand::getOrdering' data-ref="_ZNK4llvm17MachineMemOperand11getOrderingEv" data-ref-filename="_ZNK4llvm17MachineMemOperand11getOrderingEv">getOrdering</a>() == <a class="type" href="../../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering" data-ref-filename="llvm..AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::Acquire" title='llvm::AtomicOrdering::Acquire' data-ref="llvm::AtomicOrdering::Acquire" data-ref-filename="llvm..AtomicOrdering..Acquire">Acquire</a> &amp;&amp;</td></tr>
<tr><th id="2579">2579</th><td>          <a class="local col1 ref" href="#861MemSizeInBytes" title='MemSizeInBytes' data-ref="861MemSizeInBytes" data-ref-filename="861MemSizeInBytes">MemSizeInBytes</a> == <var>1</var>) {</td></tr>
<tr><th id="2580">2580</th><td>        <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDARB" title='llvm::AArch64::LDARB' data-ref="llvm::AArch64::LDARB" data-ref-filename="llvm..AArch64..LDARB">LDARB</a>));</td></tr>
<tr><th id="2581">2581</th><td>        <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2582">2582</th><td>      }</td></tr>
<tr><th id="2583">2583</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Atomic load/store not fully supported yet\n"</q>);</td></tr>
<tr><th id="2584">2584</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2585">2585</th><td>    }</td></tr>
<tr><th id="2586">2586</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="862MemSizeInBits" title='MemSizeInBits' data-type='unsigned int' data-ref="862MemSizeInBits" data-ref-filename="862MemSizeInBits">MemSizeInBits</dfn> = <a class="local col1 ref" href="#861MemSizeInBytes" title='MemSizeInBytes' data-ref="861MemSizeInBytes" data-ref-filename="861MemSizeInBytes">MemSizeInBytes</a> * <var>8</var>;</td></tr>
<tr><th id="2587">2587</th><td></td></tr>
<tr><th id="2588">2588</th><td><u>#<span data-ppcond="2588">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="2589">2589</th><td>    <em>const</em> Register PtrReg = I.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="2590">2590</th><td>    <em>const</em> RegisterBank &amp;PtrRB = *RBI.getRegBank(PtrReg, MRI, TRI);</td></tr>
<tr><th id="2591">2591</th><td>    <i>// Sanity-check the pointer register.</i></td></tr>
<tr><th id="2592">2592</th><td>    assert(PtrRB.getID() == AArch64::GPRRegBankID &amp;&amp;</td></tr>
<tr><th id="2593">2593</th><td>           <q>"Load/Store pointer operand isn't a GPR"</q>);</td></tr>
<tr><th id="2594">2594</th><td>    assert(MRI.getType(PtrReg).isPointer() &amp;&amp;</td></tr>
<tr><th id="2595">2595</th><td>           <q>"Load/Store pointer operand isn't a pointer"</q>);</td></tr>
<tr><th id="2596">2596</th><td><u>#<span data-ppcond="2588">endif</span></u></td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="863ValReg" title='ValReg' data-type='const llvm::Register' data-ref="863ValReg" data-ref-filename="863ValReg">ValReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2599">2599</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="864RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="864RB" data-ref-filename="864RB">RB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#863ValReg" title='ValReg' data-ref="863ValReg" data-ref-filename="863ValReg">ValReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2600">2600</th><td></td></tr>
<tr><th id="2601">2601</th><td>    <i>// Helper lambda for partially selecting I. Either returns the original</i></td></tr>
<tr><th id="2602">2602</th><td><i>    // instruction with an updated opcode, or a new instruction.</i></td></tr>
<tr><th id="2603">2603</th><td>    <em>auto</em> <dfn class="local col5 decl" id="865SelectLoadStoreAddressingMode" title='SelectLoadStoreAddressingMode' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:2603:42)' data-ref="865SelectLoadStoreAddressingMode" data-ref-filename="865SelectLoadStoreAddressingMode">SelectLoadStoreAddressingMode</dfn> = [&amp;]() -&gt; <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> * {</td></tr>
<tr><th id="2604">2604</th><td>      <em>bool</em> <dfn class="local col6 decl" id="866IsStore" title='IsStore' data-type='bool' data-ref="866IsStore" data-ref-filename="866IsStore">IsStore</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>;</td></tr>
<tr><th id="2605">2605</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="867NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="867NewOpc" data-ref-filename="867NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="2606">2606</th><td>          <a class="tu ref fn" href="#_ZL19selectLoadStoreUIOpjjj" title='selectLoadStoreUIOp' data-use='c' data-ref="_ZL19selectLoadStoreUIOpjjj" data-ref-filename="_ZL19selectLoadStoreUIOpjjj">selectLoadStoreUIOp</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col4 ref" href="#864RB" title='RB' data-ref="864RB" data-ref-filename="864RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(), <a class="local col2 ref" href="#862MemSizeInBits" title='MemSizeInBits' data-ref="862MemSizeInBits" data-ref-filename="862MemSizeInBits">MemSizeInBits</a>);</td></tr>
<tr><th id="2607">2607</th><td>      <b>if</b> (<a class="local col7 ref" href="#867NewOpc" title='NewOpc' data-ref="867NewOpc" data-ref-filename="867NewOpc">NewOpc</a> == <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="2608">2608</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2609">2609</th><td>      <i>// Check if we can fold anything into the addressing mode.</i></td></tr>
<tr><th id="2610">2610</th><td>      <em>auto</em> <dfn class="local col8 decl" id="868AddrModeFns" title='AddrModeFns' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="868AddrModeFns" data-ref-filename="868AddrModeFns">AddrModeFns</dfn> =</td></tr>
<tr><th id="2611">2611</th><td>          <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">selectAddrModeIndexed</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>, <a class="local col1 ref" href="#861MemSizeInBytes" title='MemSizeInBytes' data-ref="861MemSizeInBytes" data-ref-filename="861MemSizeInBytes">MemSizeInBytes</a>);</td></tr>
<tr><th id="2612">2612</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#868AddrModeFns" title='AddrModeFns' data-ref="868AddrModeFns" data-ref-filename="868AddrModeFns">AddrModeFns</a>) {</td></tr>
<tr><th id="2613">2613</th><td>        <i>// Can't fold anything. Use the original instruction.</i></td></tr>
<tr><th id="2614">2614</th><td>        <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#867NewOpc" title='NewOpc' data-ref="867NewOpc" data-ref-filename="867NewOpc">NewOpc</a>));</td></tr>
<tr><th id="2615">2615</th><td>        <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="2616">2616</th><td>        <b>return</b> &amp;<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>;</td></tr>
<tr><th id="2617">2617</th><td>      }</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td>      <i>// Folded something. Create a new instruction and return it.</i></td></tr>
<tr><th id="2620">2620</th><td>      <em>auto</em> <dfn class="local col9 decl" id="869NewInst" title='NewInst' data-type='llvm::MachineInstrBuilder' data-ref="869NewInst" data-ref-filename="869NewInst">NewInst</dfn> = <a class="local col8 ref" href="#858MIB" title='MIB' data-ref="858MIB" data-ref-filename="858MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col7 ref" href="#867NewOpc" title='NewOpc' data-ref="867NewOpc" data-ref-filename="867NewOpc">NewOpc</a>, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="2621">2621</th><td>      <a class="local col6 ref" href="#866IsStore" title='IsStore' data-ref="866IsStore" data-ref-filename="866IsStore">IsStore</a> ? <a class="local col9 ref" href="#869NewInst" title='NewInst' data-ref="869NewInst" data-ref-filename="869NewInst">NewInst</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#863ValReg" title='ValReg' data-ref="863ValReg" data-ref-filename="863ValReg">ValReg</a>) : <a class="local col9 ref" href="#869NewInst" title='NewInst' data-ref="869NewInst" data-ref-filename="869NewInst">NewInst</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#863ValReg" title='ValReg' data-ref="863ValReg" data-ref-filename="863ValReg">ValReg</a>);</td></tr>
<tr><th id="2622">2622</th><td>      <a class="local col9 ref" href="#869NewInst" title='NewInst' data-ref="869NewInst" data-ref-filename="869NewInst">NewInst</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2623">2623</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="870Fn" title='Fn' data-type='std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt; &amp;' data-ref="870Fn" data-ref-filename="870Fn">Fn</dfn> : <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#868AddrModeFns" title='AddrModeFns' data-ref="868AddrModeFns" data-ref-filename="868AddrModeFns">AddrModeFns</a>)</td></tr>
<tr><th id="2624">2624</th><td>        <a class="local col0 ref" href="#870Fn" title='Fn' data-ref="870Fn" data-ref-filename="870Fn">Fn</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col9 ref" href="#869NewInst" title='NewInst' data-ref="869NewInst" data-ref-filename="869NewInst">NewInst</a>)</span>;</td></tr>
<tr><th id="2625">2625</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2626">2626</th><td>      <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#869NewInst" title='NewInst' data-ref="869NewInst" data-ref-filename="869NewInst">NewInst</a>;</td></tr>
<tr><th id="2627">2627</th><td>    };</td></tr>
<tr><th id="2628">2628</th><td></td></tr>
<tr><th id="2629">2629</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="871LoadStore" title='LoadStore' data-type='llvm::MachineInstr *' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</dfn> = <a class="local col5 ref" href="#865SelectLoadStoreAddressingMode" title='SelectLoadStoreAddressingMode' data-ref="865SelectLoadStoreAddressingMode" data-ref-filename="865SelectLoadStoreAddressingMode">SelectLoadStoreAddressingMode</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrEENK3$_4clEv" title='(anonymous namespace)::AArch64InstructionSelector::select(llvm::MachineInstr &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrEENK3$_4clEv" data-ref-filename="_ZZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrEENK3$_4clEv">()</a>;</td></tr>
<tr><th id="2630">2630</th><td>    <b>if</b> (!<a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a>)</td></tr>
<tr><th id="2631">2631</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td>    <i>// If we're storing a 0, use WZR/XZR.</i></td></tr>
<tr><th id="2634">2634</th><td>    <b>if</b> (<a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>) {</td></tr>
<tr><th id="2635">2635</th><td>      <em>auto</em> <dfn class="local col2 decl" id="872CVal" title='CVal' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="872CVal" data-ref-filename="872CVal">CVal</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(</td></tr>
<tr><th id="2636">2636</th><td>          <a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <i>/*LookThroughInstrs = */</i> <b>true</b>,</td></tr>
<tr><th id="2637">2637</th><td>          <i>/*HandleFConstants = */</i> <b>false</b>);</td></tr>
<tr><th id="2638">2638</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col2 ref" href="#872CVal" title='CVal' data-ref="872CVal" data-ref-filename="872CVal">CVal</a> &amp;&amp; <a class="local col2 ref" href="#872CVal" title='CVal' data-ref="872CVal" data-ref-filename="872CVal">CVal</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>0</var>) {</td></tr>
<tr><th id="2639">2639</th><td>        <b>switch</b> (<a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2640">2640</th><td>        <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="2641">2641</th><td>        <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="2642">2642</th><td>        <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="2643">2643</th><td>          <a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>);</td></tr>
<tr><th id="2644">2644</th><td>          <b>break</b>;</td></tr>
<tr><th id="2645">2645</th><td>        <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="2646">2646</th><td>          <a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>);</td></tr>
<tr><th id="2647">2647</th><td>          <b>break</b>;</td></tr>
<tr><th id="2648">2648</th><td>        }</td></tr>
<tr><th id="2649">2649</th><td>      }</td></tr>
<tr><th id="2650">2650</th><td>    }</td></tr>
<tr><th id="2651">2651</th><td></td></tr>
<tr><th id="2652">2652</th><td>    <b>if</b> (<a class="local col7 ref" href="#857IsZExtLoad" title='IsZExtLoad' data-ref="857IsZExtLoad" data-ref-filename="857IsZExtLoad">IsZExtLoad</a>) {</td></tr>
<tr><th id="2653">2653</th><td>      <i>// The zextload from a smaller type to i32 should be handled by the</i></td></tr>
<tr><th id="2654">2654</th><td><i>      // importer.</i></td></tr>
<tr><th id="2655">2655</th><td>      <b>if</b> (<a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>)</td></tr>
<tr><th id="2656">2656</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2657">2657</th><td>      <i>// If we have a ZEXTLOAD then change the load's type to be a narrower reg</i></td></tr>
<tr><th id="2658">2658</th><td><i>      // and zero_extend with SUBREG_TO_REG.</i></td></tr>
<tr><th id="2659">2659</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="873LdReg" title='LdReg' data-type='llvm::Register' data-ref="873LdReg" data-ref-filename="873LdReg">LdReg</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="2660">2660</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="874DstReg" title='DstReg' data-type='llvm::Register' data-ref="874DstReg" data-ref-filename="874DstReg">DstReg</dfn> = <a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2661">2661</th><td>      <a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#873LdReg" title='LdReg' data-ref="873LdReg" data-ref-filename="873LdReg">LdReg</a>);</td></tr>
<tr><th id="2662">2662</th><td></td></tr>
<tr><th id="2663">2663</th><td>      <a class="local col8 ref" href="#858MIB" title='MIB' data-ref="858MIB" data-ref-filename="858MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col8 ref" href="#858MIB" title='MIB' data-ref="858MIB" data-ref-filename="858MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a>-&gt;<a class="ref fn" href="../../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="2664">2664</th><td>      <a class="local col8 ref" href="#858MIB" title='MIB' data-ref="858MIB" data-ref-filename="858MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#874DstReg" title='DstReg' data-ref="874DstReg" data-ref-filename="874DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="2665">2665</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2666">2666</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#873LdReg" title='LdReg' data-ref="873LdReg" data-ref-filename="873LdReg">LdReg</a>)</td></tr>
<tr><th id="2667">2667</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="2668">2668</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2669">2669</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#874DstReg" title='DstReg' data-ref="874DstReg" data-ref-filename="874DstReg">DstReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClass" title='llvm::AArch64::GPR64allRegClass' data-ref="llvm::AArch64::GPR64allRegClass" data-ref-filename="llvm..AArch64..GPR64allRegClass">GPR64allRegClass</a>,</td></tr>
<tr><th id="2670">2670</th><td>                                          <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2671">2671</th><td>    }</td></tr>
<tr><th id="2672">2672</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col1 ref" href="#871LoadStore" title='LoadStore' data-ref="871LoadStore" data-ref-filename="871LoadStore">LoadStore</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2673">2673</th><td>  }</td></tr>
<tr><th id="2674">2674</th><td></td></tr>
<tr><th id="2675">2675</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#471" title='llvm::TargetOpcode::G_SMULH' data-ref="llvm::TargetOpcode::G_SMULH" data-ref-filename="llvm..TargetOpcode..G_SMULH">G_SMULH</a>:</td></tr>
<tr><th id="2676">2676</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_UMULH' data-ref="llvm::TargetOpcode::G_UMULH" data-ref-filename="llvm..TargetOpcode..G_UMULH">G_UMULH</a>: {</td></tr>
<tr><th id="2677">2677</th><td>    <i>// Reject the various things we don't support yet.</i></td></tr>
<tr><th id="2678">2678</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE" title='unsupportedBinOp' data-use='c' data-ref="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE" data-ref-filename="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">unsupportedBinOp</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>))</td></tr>
<tr><th id="2679">2679</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2680">2680</th><td></td></tr>
<tr><th id="2681">2681</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="875DefReg" title='DefReg' data-type='const llvm::Register' data-ref="875DefReg" data-ref-filename="875DefReg">DefReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2682">2682</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="876RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="876RB" data-ref-filename="876RB">RB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#875DefReg" title='DefReg' data-ref="875DefReg" data-ref-filename="875DefReg">DefReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2683">2683</th><td></td></tr>
<tr><th id="2684">2684</th><td>    <b>if</b> (<a class="local col6 ref" href="#876RB" title='RB' data-ref="876RB" data-ref-filename="876RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="2685">2685</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"G_[SU]MULH on bank: "</q> &lt;&lt; RB &lt;&lt; <q>", expected: GPR\n"</q>);</td></tr>
<tr><th id="2686">2686</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2687">2687</th><td>    }</td></tr>
<tr><th id="2688">2688</th><td></td></tr>
<tr><th id="2689">2689</th><td>    <b>if</b> (<a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>)) {</td></tr>
<tr><th id="2690">2690</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"G_[SU]MULH has type: "</q> &lt;&lt; Ty</td></tr>
<tr><th id="2691">2691</th><td>                        &lt;&lt; <q>", expected: "</q> &lt;&lt; LLT::scalar(<var>64</var>) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2692">2692</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2693">2693</th><td>    }</td></tr>
<tr><th id="2694">2694</th><td></td></tr>
<tr><th id="2695">2695</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="877NewOpc" title='NewOpc' data-type='unsigned int' data-ref="877NewOpc" data-ref-filename="877NewOpc">NewOpc</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#471" title='llvm::TargetOpcode::G_SMULH' data-ref="llvm::TargetOpcode::G_SMULH" data-ref-filename="llvm..TargetOpcode..G_SMULH">G_SMULH</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SMULHrr" title='llvm::AArch64::SMULHrr' data-ref="llvm::AArch64::SMULHrr" data-ref-filename="llvm..AArch64..SMULHrr">SMULHrr</a></td></tr>
<tr><th id="2696">2696</th><td>                                                             : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UMULHrr" title='llvm::AArch64::UMULHrr' data-ref="llvm::AArch64::UMULHrr" data-ref-filename="llvm..AArch64..UMULHrr">UMULHrr</a>;</td></tr>
<tr><th id="2697">2697</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#877NewOpc" title='NewOpc' data-ref="877NewOpc" data-ref-filename="877NewOpc">NewOpc</a>));</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td>    <i>// Now that we selected an opcode, we need to constrain the register</i></td></tr>
<tr><th id="2700">2700</th><td><i>    // operands to use appropriate classes.</i></td></tr>
<tr><th id="2701">2701</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2702">2702</th><td>  }</td></tr>
<tr><th id="2703">2703</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="2704">2704</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="2705">2705</th><td>    <b>if</b> (<a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="2706">2706</th><td>      <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectVectorAshrLshrERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorAshrLshr' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectVectorAshrLshrERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectVectorAshrLshrERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorAshrLshr</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2707">2707</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2708">2708</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="2709">2709</th><td>    <b>if</b> (<a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a> &amp;&amp;</td></tr>
<tr><th id="2710">2710</th><td>        <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="2711">2711</th><td>      <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorSHL' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorSHL</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="2712">2712</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2713">2713</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>:</td></tr>
<tr><th id="2714">2714</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB" data-ref-filename="llvm..TargetOpcode..G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="2715">2715</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL" data-ref-filename="llvm..TargetOpcode..G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="2716">2716</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="2717">2717</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR" data-ref-filename="llvm..TargetOpcode..G_OR">G_OR</a>: {</td></tr>
<tr><th id="2718">2718</th><td>    <i>// Reject the various things we don't support yet.</i></td></tr>
<tr><th id="2719">2719</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE" title='unsupportedBinOp' data-use='c' data-ref="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE" data-ref-filename="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">unsupportedBinOp</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>))</td></tr>
<tr><th id="2720">2720</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2721">2721</th><td></td></tr>
<tr><th id="2722">2722</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="878OpSize" title='OpSize' data-type='const unsigned int' data-ref="878OpSize" data-ref-filename="878OpSize">OpSize</dfn> = <a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2723">2723</th><td></td></tr>
<tr><th id="2724">2724</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="879DefReg" title='DefReg' data-type='const llvm::Register' data-ref="879DefReg" data-ref-filename="879DefReg">DefReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2725">2725</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="880RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="880RB" data-ref-filename="880RB">RB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#879DefReg" title='DefReg' data-ref="879DefReg" data-ref-filename="879DefReg">DefReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2726">2726</th><td></td></tr>
<tr><th id="2727">2727</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="881NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="881NewOpc" data-ref-filename="881NewOpc">NewOpc</dfn> = <a class="tu ref fn" href="#_ZL14selectBinaryOpjjj" title='selectBinaryOp' data-use='c' data-ref="_ZL14selectBinaryOpjjj" data-ref-filename="_ZL14selectBinaryOpjjj">selectBinaryOp</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col0 ref" href="#880RB" title='RB' data-ref="880RB" data-ref-filename="880RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(), <a class="local col8 ref" href="#878OpSize" title='OpSize' data-ref="878OpSize" data-ref-filename="878OpSize">OpSize</a>);</td></tr>
<tr><th id="2728">2728</th><td>    <b>if</b> (<a class="local col1 ref" href="#881NewOpc" title='NewOpc' data-ref="881NewOpc" data-ref-filename="881NewOpc">NewOpc</a> == <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="2729">2729</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2730">2730</th><td></td></tr>
<tr><th id="2731">2731</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#881NewOpc" title='NewOpc' data-ref="881NewOpc" data-ref-filename="881NewOpc">NewOpc</a>));</td></tr>
<tr><th id="2732">2732</th><td>    <i>// FIXME: Should the type be always reset in setDesc?</i></td></tr>
<tr><th id="2733">2733</th><td><i></i></td></tr>
<tr><th id="2734">2734</th><td><i>    // Now that we selected an opcode, we need to constrain the register</i></td></tr>
<tr><th id="2735">2735</th><td><i>    // operands to use appropriate classes.</i></td></tr>
<tr><th id="2736">2736</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2737">2737</th><td>  }</td></tr>
<tr><th id="2738">2738</th><td></td></tr>
<tr><th id="2739">2739</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>: {</td></tr>
<tr><th id="2740">2740</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="882MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="882MIRBuilder" data-ref-filename="882MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2741">2741</th><td>    <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitADDEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitADD' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitADDEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitADDEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitADD</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>, <span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>,</td></tr>
<tr><th id="2742">2742</th><td>            <span class='refarg'><a class="local col2 ref" href="#882MIRBuilder" title='MIRBuilder' data-ref="882MIRBuilder" data-ref-filename="882MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="2743">2743</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2744">2744</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2745">2745</th><td>  }</td></tr>
<tr><th id="2746">2746</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#443" title='llvm::TargetOpcode::G_SADDO' data-ref="llvm::TargetOpcode::G_SADDO" data-ref-filename="llvm..TargetOpcode..G_SADDO">G_SADDO</a>:</td></tr>
<tr><th id="2747">2747</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#427" title='llvm::TargetOpcode::G_UADDO' data-ref="llvm::TargetOpcode::G_UADDO" data-ref-filename="llvm..TargetOpcode..G_UADDO">G_UADDO</a>:</td></tr>
<tr><th id="2748">2748</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#451" title='llvm::TargetOpcode::G_SSUBO' data-ref="llvm::TargetOpcode::G_SSUBO" data-ref-filename="llvm..TargetOpcode..G_SSUBO">G_SSUBO</a>:</td></tr>
<tr><th id="2749">2749</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#435" title='llvm::TargetOpcode::G_USUBO' data-ref="llvm::TargetOpcode::G_USUBO" data-ref-filename="llvm..TargetOpcode..G_USUBO">G_USUBO</a>: {</td></tr>
<tr><th id="2750">2750</th><td>    <i>// Emit the operation and get the correct condition code.</i></td></tr>
<tr><th id="2751">2751</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col3 decl" id="883MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="883MIRBuilder" data-ref-filename="883MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2752">2752</th><td>    <em>auto</em> <dfn class="local col4 decl" id="884OpAndCC" title='OpAndCC' data-type='std::pair&lt;llvm::MachineInstr *, llvm::AArch64CC::CondCode&gt;' data-ref="884OpAndCC" data-ref-filename="884OpAndCC">OpAndCC</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitOverflowOp' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitOverflowOp</a>(<a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a>, <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="2753">2753</th><td>                                  <span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>, <span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>, <span class='refarg'><a class="local col3 ref" href="#883MIRBuilder" title='MIRBuilder' data-ref="883MIRBuilder" data-ref-filename="883MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="2754">2754</th><td></td></tr>
<tr><th id="2755">2755</th><td>    <i>// Now, put the overflow result in the register given by the first operand</i></td></tr>
<tr><th id="2756">2756</th><td><i>    // to the overflow op. CSINC increments the result when the predicate is</i></td></tr>
<tr><th id="2757">2757</th><td><i>    // false, so to get the increment when it's true, we need to use the</i></td></tr>
<tr><th id="2758">2758</th><td><i>    // inverse. In this case, we want to increment when carry is set.</i></td></tr>
<tr><th id="2759">2759</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="885ZReg" title='ZReg' data-type='llvm::Register' data-ref="885ZReg" data-ref-filename="885ZReg">ZReg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="2760">2760</th><td>    <em>auto</em> <dfn class="local col6 decl" id="886CsetMI" title='CsetMI' data-type='llvm::MachineInstrBuilder' data-ref="886CsetMI" data-ref-filename="886CsetMI">CsetMI</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col3 ref" href="#883MIRBuilder" title='MIRBuilder' data-ref="883MIRBuilder" data-ref-filename="883MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="2761">2761</th><td>                      .<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()},</td></tr>
<tr><th id="2762">2762</th><td>                                  <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#885ZReg" title='ZReg' data-ref="885ZReg" data-ref-filename="885ZReg">ZReg</a>, <a class="local col5 ref" href="#885ZReg" title='ZReg' data-ref="885ZReg" data-ref-filename="885ZReg">ZReg</a>})</td></tr>
<tr><th id="2763">2763</th><td>                      .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col4 ref" href="#884OpAndCC" title='OpAndCC' data-ref="884OpAndCC" data-ref-filename="884OpAndCC">OpAndCC</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::AArch64CC::CondCode&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>));</td></tr>
<tr><th id="2764">2764</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#886CsetMI" title='CsetMI' data-ref="886CsetMI" data-ref-filename="886CsetMI">CsetMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2765">2765</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2766">2766</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2767">2767</th><td>  }</td></tr>
<tr><th id="2768">2768</th><td></td></tr>
<tr><th id="2769">2769</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#606" title='llvm::TargetOpcode::G_PTRMASK' data-ref="llvm::TargetOpcode::G_PTRMASK" data-ref-filename="llvm..TargetOpcode..G_PTRMASK">G_PTRMASK</a>: {</td></tr>
<tr><th id="2770">2770</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="887MaskReg" title='MaskReg' data-type='llvm::Register' data-ref="887MaskReg" data-ref-filename="887MaskReg">MaskReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2771">2771</th><td>    <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="local col8 decl" id="888MaskVal" title='MaskVal' data-type='Optional&lt;int64_t&gt;' data-ref="888MaskVal" data-ref-filename="888MaskVal">MaskVal</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegSExtVal' data-ref="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantVRegSExtVal</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#887MaskReg" title='MaskReg' data-ref="887MaskReg" data-ref-filename="887MaskReg">MaskReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>);</td></tr>
<tr><th id="2772">2772</th><td>    <i>// TODO: Implement arbitrary cases</i></td></tr>
<tr><th id="2773">2773</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#888MaskVal" title='MaskVal' data-ref="888MaskVal" data-ref-filename="888MaskVal">MaskVal</a> || !<a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16isShiftedMask_64Em" title='llvm::isShiftedMask_64' data-ref="_ZN4llvm16isShiftedMask_64Em" data-ref-filename="_ZN4llvm16isShiftedMask_64Em">isShiftedMask_64</a>(<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#888MaskVal" title='MaskVal' data-ref="888MaskVal" data-ref-filename="888MaskVal">MaskVal</a>))</td></tr>
<tr><th id="2774">2774</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2775">2775</th><td></td></tr>
<tr><th id="2776">2776</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="889Mask" title='Mask' data-type='uint64_t' data-ref="889Mask" data-ref-filename="889Mask">Mask</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#888MaskVal" title='MaskVal' data-ref="888MaskVal" data-ref-filename="888MaskVal">MaskVal</a>;</td></tr>
<tr><th id="2777">2777</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a>));</td></tr>
<tr><th id="2778">2778</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(</td></tr>
<tr><th id="2779">2779</th><td>        <span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<a class="local col9 ref" href="#889Mask" title='Mask' data-ref="889Mask" data-ref-filename="889Mask">Mask</a>, <var>64</var>));</td></tr>
<tr><th id="2780">2780</th><td></td></tr>
<tr><th id="2781">2781</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2782">2782</th><td>  }</td></tr>
<tr><th id="2783">2783</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#286" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT" data-ref-filename="llvm..TargetOpcode..G_PTRTOINT">G_PTRTOINT</a>:</td></tr>
<tr><th id="2784">2784</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a>: {</td></tr>
<tr><th id="2785">2785</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="890DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="890DstTy" data-ref-filename="890DstTy">DstTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2786">2786</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="891SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="891SrcTy" data-ref-filename="891SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2787">2787</th><td></td></tr>
<tr><th id="2788">2788</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="892DstReg" title='DstReg' data-type='const llvm::Register' data-ref="892DstReg" data-ref-filename="892DstReg">DstReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2789">2789</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="893SrcReg" title='SrcReg' data-type='const llvm::Register' data-ref="893SrcReg" data-ref-filename="893SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2790">2790</th><td></td></tr>
<tr><th id="2791">2791</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="894DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="894DstRB" data-ref-filename="894DstRB">DstRB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#892DstReg" title='DstReg' data-ref="892DstReg" data-ref-filename="892DstReg">DstReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2792">2792</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="895SrcRB" title='SrcRB' data-type='const llvm::RegisterBank &amp;' data-ref="895SrcRB" data-ref-filename="895SrcRB">SrcRB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#893SrcReg" title='SrcReg' data-ref="893SrcReg" data-ref-filename="893SrcReg">SrcReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2793">2793</th><td></td></tr>
<tr><th id="2794">2794</th><td>    <b>if</b> (<a class="local col4 ref" href="#894DstRB" title='DstRB' data-ref="894DstRB" data-ref-filename="894DstRB">DstRB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <a class="local col5 ref" href="#895SrcRB" title='SrcRB' data-ref="895SrcRB" data-ref-filename="895SrcRB">SrcRB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>()) {</td></tr>
<tr><th id="2795">2795</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="2796">2796</th><td>          dbgs() &lt;&lt; <q>"G_TRUNC/G_PTRTOINT input/output on different banks\n"</q>);</td></tr>
<tr><th id="2797">2797</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2798">2798</th><td>    }</td></tr>
<tr><th id="2799">2799</th><td></td></tr>
<tr><th id="2800">2800</th><td>    <b>if</b> (<a class="local col4 ref" href="#894DstRB" title='DstRB' data-ref="894DstRB" data-ref-filename="894DstRB">DstRB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="2801">2801</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="896DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="896DstRC" data-ref-filename="896DstRC">DstRC</dfn> =</td></tr>
<tr><th id="2802">2802</th><td>          <a class="tu ref fn" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" data-ref-filename="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#890DstTy" title='DstTy' data-ref="890DstTy" data-ref-filename="890DstTy">DstTy</a>, <a class="local col4 ref" href="#894DstRB" title='DstRB' data-ref="894DstRB" data-ref-filename="894DstRB">DstRB</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2803">2803</th><td>      <b>if</b> (!<a class="local col6 ref" href="#896DstRC" title='DstRC' data-ref="896DstRC" data-ref-filename="896DstRC">DstRC</a>)</td></tr>
<tr><th id="2804">2804</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2805">2805</th><td></td></tr>
<tr><th id="2806">2806</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="897SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="897SrcRC" data-ref-filename="897SrcRC">SrcRC</dfn> =</td></tr>
<tr><th id="2807">2807</th><td>          <a class="tu ref fn" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" data-ref-filename="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#891SrcTy" title='SrcTy' data-ref="891SrcTy" data-ref-filename="891SrcTy">SrcTy</a>, <a class="local col5 ref" href="#895SrcRB" title='SrcRB' data-ref="895SrcRB" data-ref-filename="895SrcRB">SrcRB</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2808">2808</th><td>      <b>if</b> (!<a class="local col7 ref" href="#897SrcRC" title='SrcRC' data-ref="897SrcRC" data-ref-filename="897SrcRC">SrcRC</a>)</td></tr>
<tr><th id="2809">2809</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2810">2810</th><td></td></tr>
<tr><th id="2811">2811</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#893SrcReg" title='SrcReg' data-ref="893SrcReg" data-ref-filename="893SrcReg">SrcReg</a>, *<a class="local col7 ref" href="#897SrcRC" title='SrcRC' data-ref="897SrcRC" data-ref-filename="897SrcRC">SrcRC</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2812">2812</th><td>          !<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#892DstReg" title='DstReg' data-ref="892DstReg" data-ref-filename="892DstReg">DstReg</a>, *<a class="local col6 ref" href="#896DstRC" title='DstRC' data-ref="896DstRC" data-ref-filename="896DstRC">DstRC</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>)) {</td></tr>
<tr><th id="2813">2813</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain G_TRUNC/G_PTRTOINT\n"</q>);</td></tr>
<tr><th id="2814">2814</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2815">2815</th><td>      }</td></tr>
<tr><th id="2816">2816</th><td></td></tr>
<tr><th id="2817">2817</th><td>      <b>if</b> (<a class="local col6 ref" href="#896DstRC" title='DstRC' data-ref="896DstRC" data-ref-filename="896DstRC">DstRC</a> == <a class="local col7 ref" href="#897SrcRC" title='SrcRC' data-ref="897SrcRC" data-ref-filename="897SrcRC">SrcRC</a>) {</td></tr>
<tr><th id="2818">2818</th><td>        <i>// Nothing to be done</i></td></tr>
<tr><th id="2819">2819</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a> &amp;&amp; <a class="local col0 ref" href="#890DstTy" title='DstTy' data-ref="890DstTy" data-ref-filename="890DstTy">DstTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>) &amp;&amp;</td></tr>
<tr><th id="2820">2820</th><td>                 <a class="local col1 ref" href="#891SrcTy" title='SrcTy' data-ref="891SrcTy" data-ref-filename="891SrcTy">SrcTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>)) {</td></tr>
<tr><th id="2821">2821</th><td>        <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"TableGen can import this case"</q>);</td></tr>
<tr><th id="2822">2822</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2823">2823</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#896DstRC" title='DstRC' data-ref="896DstRC" data-ref-filename="896DstRC">DstRC</a> == &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a> &amp;&amp;</td></tr>
<tr><th id="2824">2824</th><td>                 <a class="local col7 ref" href="#897SrcRC" title='SrcRC' data-ref="897SrcRC" data-ref-filename="897SrcRC">SrcRC</a> == &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>) {</td></tr>
<tr><th id="2825">2825</th><td>        <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="2826">2826</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2827">2827</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="2828">2828</th><td>            dbgs() &lt;&lt; <q>"Unhandled mismatched classes in G_TRUNC/G_PTRTOINT\n"</q>);</td></tr>
<tr><th id="2829">2829</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2830">2830</th><td>      }</td></tr>
<tr><th id="2831">2831</th><td></td></tr>
<tr><th id="2832">2832</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>));</td></tr>
<tr><th id="2833">2833</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2834">2834</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#894DstRB" title='DstRB' data-ref="894DstRB" data-ref-filename="894DstRB">DstRB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="2835">2835</th><td>      <b>if</b> (<a class="local col0 ref" href="#890DstTy" title='DstTy' data-ref="890DstTy" data-ref-filename="890DstTy">DstTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>16</var>) &amp;&amp; <a class="local col1 ref" href="#891SrcTy" title='SrcTy' data-ref="891SrcTy" data-ref-filename="891SrcTy">SrcTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>)) {</td></tr>
<tr><th id="2836">2836</th><td>        <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::XTNv4i16" title='llvm::AArch64::XTNv4i16' data-ref="llvm::AArch64::XTNv4i16" data-ref-filename="llvm..AArch64..XTNv4i16">XTNv4i16</a>));</td></tr>
<tr><th id="2837">2837</th><td>        <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2838">2838</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2839">2839</th><td>      }</td></tr>
<tr><th id="2840">2840</th><td></td></tr>
<tr><th id="2841">2841</th><td>      <b>if</b> (!<a class="local col1 ref" href="#891SrcTy" title='SrcTy' data-ref="891SrcTy" data-ref-filename="891SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col1 ref" href="#891SrcTy" title='SrcTy' data-ref="891SrcTy" data-ref-filename="891SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>) {</td></tr>
<tr><th id="2842">2842</th><td>        <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="898MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="898MIB" data-ref-filename="898MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2843">2843</th><td>        <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="899Extract" title='Extract' data-type='llvm::MachineInstr *' data-ref="899Extract" data-ref-filename="899Extract">Extract</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE">emitExtractVectorElt</a>(</td></tr>
<tr><th id="2844">2844</th><td>            <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col2 ref" href="#892DstReg" title='DstReg' data-ref="892DstReg" data-ref-filename="892DstReg">DstReg</a>, <a class="local col4 ref" href="#894DstRB" title='DstRB' data-ref="894DstRB" data-ref-filename="894DstRB">DstRB</a>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col0 ref" href="#890DstTy" title='DstTy' data-ref="890DstTy" data-ref-filename="890DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#893SrcReg" title='SrcReg' data-ref="893SrcReg" data-ref-filename="893SrcReg">SrcReg</a>, <var>0</var>, <span class='refarg'><a class="local col8 ref" href="#898MIB" title='MIB' data-ref="898MIB" data-ref-filename="898MIB">MIB</a></span>);</td></tr>
<tr><th id="2845">2845</th><td>        <b>if</b> (!<a class="local col9 ref" href="#899Extract" title='Extract' data-ref="899Extract" data-ref-filename="899Extract">Extract</a>)</td></tr>
<tr><th id="2846">2846</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2847">2847</th><td>        <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2848">2848</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2849">2849</th><td>      }</td></tr>
<tr><th id="2850">2850</th><td></td></tr>
<tr><th id="2851">2851</th><td>      <i>// We might have a vector G_PTRTOINT, in which case just emit a COPY.</i></td></tr>
<tr><th id="2852">2852</th><td>      <b>if</b> (<a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#286" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT" data-ref-filename="llvm..TargetOpcode..G_PTRTOINT">G_PTRTOINT</a>) {</td></tr>
<tr><th id="2853">2853</th><td>        <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstTy.isVector() &amp;&amp; <q>"Expected an FPR ptrtoint to be a vector"</q>);</td></tr>
<tr><th id="2854">2854</th><td>        <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>));</td></tr>
<tr><th id="2855">2855</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2856">2856</th><td>      }</td></tr>
<tr><th id="2857">2857</th><td>    }</td></tr>
<tr><th id="2858">2858</th><td></td></tr>
<tr><th id="2859">2859</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2860">2860</th><td>  }</td></tr>
<tr><th id="2861">2861</th><td></td></tr>
<tr><th id="2862">2862</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT" data-ref-filename="llvm..TargetOpcode..G_ANYEXT">G_ANYEXT</a>: {</td></tr>
<tr><th id="2863">2863</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="900DstReg" title='DstReg' data-type='const llvm::Register' data-ref="900DstReg" data-ref-filename="900DstReg">DstReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2864">2864</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="901SrcReg" title='SrcReg' data-type='const llvm::Register' data-ref="901SrcReg" data-ref-filename="901SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2865">2865</th><td></td></tr>
<tr><th id="2866">2866</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="902RBDst" title='RBDst' data-type='const llvm::RegisterBank &amp;' data-ref="902RBDst" data-ref-filename="902RBDst">RBDst</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#900DstReg" title='DstReg' data-ref="900DstReg" data-ref-filename="900DstReg">DstReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2867">2867</th><td>    <b>if</b> (<a class="local col2 ref" href="#902RBDst" title='RBDst' data-ref="902RBDst" data-ref-filename="902RBDst">RBDst</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="2868">2868</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"G_ANYEXT on bank: "</q> &lt;&lt; RBDst</td></tr>
<tr><th id="2869">2869</th><td>                        &lt;&lt; <q>", expected: GPR\n"</q>);</td></tr>
<tr><th id="2870">2870</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2871">2871</th><td>    }</td></tr>
<tr><th id="2872">2872</th><td></td></tr>
<tr><th id="2873">2873</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="903RBSrc" title='RBSrc' data-type='const llvm::RegisterBank &amp;' data-ref="903RBSrc" data-ref-filename="903RBSrc">RBSrc</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#901SrcReg" title='SrcReg' data-ref="901SrcReg" data-ref-filename="901SrcReg">SrcReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2874">2874</th><td>    <b>if</b> (<a class="local col3 ref" href="#903RBSrc" title='RBSrc' data-ref="903RBSrc" data-ref-filename="903RBSrc">RBSrc</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="2875">2875</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"G_ANYEXT on bank: "</q> &lt;&lt; RBSrc</td></tr>
<tr><th id="2876">2876</th><td>                        &lt;&lt; <q>", expected: GPR\n"</q>);</td></tr>
<tr><th id="2877">2877</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2878">2878</th><td>    }</td></tr>
<tr><th id="2879">2879</th><td></td></tr>
<tr><th id="2880">2880</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="904DstSize" title='DstSize' data-type='const unsigned int' data-ref="904DstSize" data-ref-filename="904DstSize">DstSize</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#900DstReg" title='DstReg' data-ref="900DstReg" data-ref-filename="900DstReg">DstReg</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2881">2881</th><td></td></tr>
<tr><th id="2882">2882</th><td>    <b>if</b> (<a class="local col4 ref" href="#904DstSize" title='DstSize' data-ref="904DstSize" data-ref-filename="904DstSize">DstSize</a> == <var>0</var>) {</td></tr>
<tr><th id="2883">2883</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"G_ANYEXT operand has no size, not a gvreg?\n"</q>);</td></tr>
<tr><th id="2884">2884</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2885">2885</th><td>    }</td></tr>
<tr><th id="2886">2886</th><td></td></tr>
<tr><th id="2887">2887</th><td>    <b>if</b> (<a class="local col4 ref" href="#904DstSize" title='DstSize' data-ref="904DstSize" data-ref-filename="904DstSize">DstSize</a> != <var>64</var> &amp;&amp; <a class="local col4 ref" href="#904DstSize" title='DstSize' data-ref="904DstSize" data-ref-filename="904DstSize">DstSize</a> &gt; <var>32</var>) {</td></tr>
<tr><th id="2888">2888</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"G_ANYEXT to size: "</q> &lt;&lt; DstSize</td></tr>
<tr><th id="2889">2889</th><td>                        &lt;&lt; <q>", expected: 32 or 64\n"</q>);</td></tr>
<tr><th id="2890">2890</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2891">2891</th><td>    }</td></tr>
<tr><th id="2892">2892</th><td>    <i>// At this point G_ANYEXT is just like a plain COPY, but we need</i></td></tr>
<tr><th id="2893">2893</th><td><i>    // to explicitly form the 64-bit value if any.</i></td></tr>
<tr><th id="2894">2894</th><td>    <b>if</b> (<a class="local col4 ref" href="#904DstSize" title='DstSize' data-ref="904DstSize" data-ref-filename="904DstSize">DstSize</a> &gt; <var>32</var>) {</td></tr>
<tr><th id="2895">2895</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="905ExtSrc" title='ExtSrc' data-type='llvm::Register' data-ref="905ExtSrc" data-ref-filename="905ExtSrc">ExtSrc</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClass" title='llvm::AArch64::GPR64allRegClass' data-ref="llvm::AArch64::GPR64allRegClass" data-ref-filename="llvm..AArch64..GPR64allRegClass">GPR64allRegClass</a>);</td></tr>
<tr><th id="2896">2896</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#793MBB" title='MBB' data-ref="793MBB" data-ref-filename="793MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>))</td></tr>
<tr><th id="2897">2897</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#905ExtSrc" title='ExtSrc' data-ref="905ExtSrc" data-ref-filename="905ExtSrc">ExtSrc</a>)</td></tr>
<tr><th id="2898">2898</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2899">2899</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#901SrcReg" title='SrcReg' data-ref="901SrcReg" data-ref-filename="901SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2900">2900</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="2901">2901</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#905ExtSrc" title='ExtSrc' data-ref="905ExtSrc" data-ref-filename="905ExtSrc">ExtSrc</a>);</td></tr>
<tr><th id="2902">2902</th><td>    }</td></tr>
<tr><th id="2903">2903</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-use='c' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2904">2904</th><td>  }</td></tr>
<tr><th id="2905">2905</th><td></td></tr>
<tr><th id="2906">2906</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="2907">2907</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#396" title='llvm::TargetOpcode::G_SEXT_INREG' data-ref="llvm::TargetOpcode::G_SEXT_INREG" data-ref-filename="llvm..TargetOpcode..G_SEXT_INREG">G_SEXT_INREG</a>:</td></tr>
<tr><th id="2908">2908</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a>: {</td></tr>
<tr><th id="2909">2909</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="906Opcode" title='Opcode' data-type='unsigned int' data-ref="906Opcode" data-ref-filename="906Opcode">Opcode</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2910">2910</th><td>    <em>const</em> <em>bool</em> <dfn class="local col7 decl" id="907IsSigned" title='IsSigned' data-type='const bool' data-ref="907IsSigned" data-ref-filename="907IsSigned">IsSigned</dfn> = <a class="local col6 ref" href="#906Opcode" title='Opcode' data-ref="906Opcode" data-ref-filename="906Opcode">Opcode</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>;</td></tr>
<tr><th id="2911">2911</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="908DefReg" title='DefReg' data-type='const llvm::Register' data-ref="908DefReg" data-ref-filename="908DefReg">DefReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2912">2912</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="909SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2913">2913</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="910DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="910DstTy" data-ref-filename="910DstTy">DstTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#908DefReg" title='DefReg' data-ref="908DefReg" data-ref-filename="908DefReg">DefReg</a>);</td></tr>
<tr><th id="2914">2914</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="911SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="911SrcTy" data-ref-filename="911SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2915">2915</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="912DstSize" title='DstSize' data-type='unsigned int' data-ref="912DstSize" data-ref-filename="912DstSize">DstSize</dfn> = <a class="local col0 ref" href="#910DstTy" title='DstTy' data-ref="910DstTy" data-ref-filename="910DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2916">2916</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="913SrcSize" title='SrcSize' data-type='unsigned int' data-ref="913SrcSize" data-ref-filename="913SrcSize">SrcSize</dfn> = <a class="local col1 ref" href="#911SrcTy" title='SrcTy' data-ref="911SrcTy" data-ref-filename="911SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2917">2917</th><td></td></tr>
<tr><th id="2918">2918</th><td>    <i>// SEXT_INREG has the same src reg size as dst, the size of the value to be</i></td></tr>
<tr><th id="2919">2919</th><td><i>    // extended is encoded in the imm.</i></td></tr>
<tr><th id="2920">2920</th><td>    <b>if</b> (<a class="local col6 ref" href="#906Opcode" title='Opcode' data-ref="906Opcode" data-ref-filename="906Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#396" title='llvm::TargetOpcode::G_SEXT_INREG' data-ref="llvm::TargetOpcode::G_SEXT_INREG" data-ref-filename="llvm..TargetOpcode..G_SEXT_INREG">G_SEXT_INREG</a>)</td></tr>
<tr><th id="2921">2921</th><td>      <a class="local col3 ref" href="#913SrcSize" title='SrcSize' data-ref="913SrcSize" data-ref-filename="913SrcSize">SrcSize</a> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2922">2922</th><td></td></tr>
<tr><th id="2923">2923</th><td>    <b>if</b> (<a class="local col0 ref" href="#910DstTy" title='DstTy' data-ref="910DstTy" data-ref-filename="910DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="2924">2924</th><td>      <b>return</b> <b>false</b>; <i>// Should be handled by imported patterns.</i></td></tr>
<tr><th id="2925">2925</th><td></td></tr>
<tr><th id="2926">2926</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((*RBI.getRegBank(DefReg, MRI, TRI)).getID() ==</td></tr>
<tr><th id="2927">2927</th><td>               AArch64::GPRRegBankID &amp;&amp;</td></tr>
<tr><th id="2928">2928</th><td>           <q>"Unexpected ext regbank"</q>);</td></tr>
<tr><th id="2929">2929</th><td></td></tr>
<tr><th id="2930">2930</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="914MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="914MIB" data-ref-filename="914MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="2931">2931</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="915ExtI" title='ExtI' data-type='llvm::MachineInstr *' data-ref="915ExtI" data-ref-filename="915ExtI">ExtI</dfn>;</td></tr>
<tr><th id="2932">2932</th><td></td></tr>
<tr><th id="2933">2933</th><td>    <i>// First check if we're extending the result of a load which has a dest type</i></td></tr>
<tr><th id="2934">2934</th><td><i>    // smaller than 32 bits, then this zext is redundant. GPR32 is the smallest</i></td></tr>
<tr><th id="2935">2935</th><td><i>    // GPR register on AArch64 and all loads which are smaller automatically</i></td></tr>
<tr><th id="2936">2936</th><td><i>    // zero-extend the upper bits. E.g.</i></td></tr>
<tr><th id="2937">2937</th><td><i>    // %v(s8) = G_LOAD %p, :: (load 1)</i></td></tr>
<tr><th id="2938">2938</th><td><i>    // %v2(s32) = G_ZEXT %v(s8)</i></td></tr>
<tr><th id="2939">2939</th><td>    <b>if</b> (!<a class="local col7 ref" href="#907IsSigned" title='IsSigned' data-ref="907IsSigned" data-ref-filename="907IsSigned">IsSigned</a>) {</td></tr>
<tr><th id="2940">2940</th><td>      <em>auto</em> *<dfn class="local col6 decl" id="916LoadMI" title='LoadMI' data-type='llvm::MachineInstr *' data-ref="916LoadMI" data-ref-filename="916LoadMI">LoadMI</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>);</td></tr>
<tr><th id="2941">2941</th><td>      <em>bool</em> <dfn class="local col7 decl" id="917IsGPR" title='IsGPR' data-type='bool' data-ref="917IsGPR" data-ref-filename="917IsGPR">IsGPR</dfn> =</td></tr>
<tr><th id="2942">2942</th><td>          <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>;</td></tr>
<tr><th id="2943">2943</th><td>      <b>if</b> (<a class="local col6 ref" href="#916LoadMI" title='LoadMI' data-ref="916LoadMI" data-ref-filename="916LoadMI">LoadMI</a> &amp;&amp; <a class="local col7 ref" href="#917IsGPR" title='IsGPR' data-ref="917IsGPR" data-ref-filename="917IsGPR">IsGPR</a>) {</td></tr>
<tr><th id="2944">2944</th><td>        <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="918MemOp" title='MemOp' data-type='const llvm::MachineMemOperand *' data-ref="918MemOp" data-ref-filename="918MemOp">MemOp</dfn> = *<a class="local col6 ref" href="#916LoadMI" title='LoadMI' data-ref="916LoadMI" data-ref-filename="916LoadMI">LoadMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="2945">2945</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="919BytesLoaded" title='BytesLoaded' data-type='unsigned int' data-ref="919BytesLoaded" data-ref-filename="919BytesLoaded">BytesLoaded</dfn> = <a class="local col8 ref" href="#918MemOp" title='MemOp' data-ref="918MemOp" data-ref-filename="918MemOp">MemOp</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="2946">2946</th><td>        <b>if</b> (<a class="local col9 ref" href="#919BytesLoaded" title='BytesLoaded' data-ref="919BytesLoaded" data-ref-filename="919BytesLoaded">BytesLoaded</a> &lt; <var>4</var> &amp;&amp; <a class="local col1 ref" href="#911SrcTy" title='SrcTy' data-ref="911SrcTy" data-ref-filename="911SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getSizeInBytesEv" title='llvm::LLT::getSizeInBytes' data-ref="_ZNK4llvm3LLT14getSizeInBytesEv" data-ref-filename="_ZNK4llvm3LLT14getSizeInBytesEv">getSizeInBytes</a>() == <a class="local col9 ref" href="#919BytesLoaded" title='BytesLoaded' data-ref="919BytesLoaded" data-ref-filename="919BytesLoaded">BytesLoaded</a>)</td></tr>
<tr><th id="2947">2947</th><td>          <b>return</b> <a class="tu ref fn" href="#_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-use='c' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2948">2948</th><td>      }</td></tr>
<tr><th id="2949">2949</th><td></td></tr>
<tr><th id="2950">2950</th><td>      <i>// If we are zero extending from 32 bits to 64 bits, it's possible that</i></td></tr>
<tr><th id="2951">2951</th><td><i>      // the instruction implicitly does the zero extend for us. In that case,</i></td></tr>
<tr><th id="2952">2952</th><td><i>      // we can just emit a SUBREG_TO_REG.</i></td></tr>
<tr><th id="2953">2953</th><td>      <b>if</b> (<a class="local col7 ref" href="#917IsGPR" title='IsGPR' data-ref="917IsGPR" data-ref-filename="917IsGPR">IsGPR</a> &amp;&amp; <a class="local col3 ref" href="#913SrcSize" title='SrcSize' data-ref="913SrcSize" data-ref-filename="913SrcSize">SrcSize</a> == <var>32</var> &amp;&amp; <a class="local col2 ref" href="#912DstSize" title='DstSize' data-ref="912DstSize" data-ref-filename="912DstSize">DstSize</a> == <var>64</var>) {</td></tr>
<tr><th id="2954">2954</th><td>        <i>// Unlike with the G_LOAD case, we don't want to look through copies</i></td></tr>
<tr><th id="2955">2955</th><td><i>        // here.</i></td></tr>
<tr><th id="2956">2956</th><td>        <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="920Def" title='Def' data-type='llvm::MachineInstr *' data-ref="920Def" data-ref-filename="920Def">Def</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2957">2957</th><td>        <b>if</b> (<a class="local col0 ref" href="#920Def" title='Def' data-ref="920Def" data-ref-filename="920Def">Def</a> &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::isDef32' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE">isDef32</a>(*<a class="local col0 ref" href="#920Def" title='Def' data-ref="920Def" data-ref-filename="920Def">Def</a>)) {</td></tr>
<tr><th id="2958">2958</th><td>          <a class="local col4 ref" href="#914MIB" title='MIB' data-ref="914MIB" data-ref-filename="914MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#908DefReg" title='DefReg' data-ref="908DefReg" data-ref-filename="908DefReg">DefReg</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="2959">2959</th><td>              .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2960">2960</th><td>              .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2961">2961</th><td>              .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="2962">2962</th><td></td></tr>
<tr><th id="2963">2963</th><td>          <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#908DefReg" title='DefReg' data-ref="908DefReg" data-ref-filename="908DefReg">DefReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>,</td></tr>
<tr><th id="2964">2964</th><td>                                            <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>)) {</td></tr>
<tr><th id="2965">2965</th><td>            <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain G_ZEXT destination\n"</q>);</td></tr>
<tr><th id="2966">2966</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2967">2967</th><td>          }</td></tr>
<tr><th id="2968">2968</th><td></td></tr>
<tr><th id="2969">2969</th><td>          <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>,</td></tr>
<tr><th id="2970">2970</th><td>                                            <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>)) {</td></tr>
<tr><th id="2971">2971</th><td>            <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain G_ZEXT source\n"</q>);</td></tr>
<tr><th id="2972">2972</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2973">2973</th><td>          }</td></tr>
<tr><th id="2974">2974</th><td></td></tr>
<tr><th id="2975">2975</th><td>          <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2976">2976</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2977">2977</th><td>        }</td></tr>
<tr><th id="2978">2978</th><td>      }</td></tr>
<tr><th id="2979">2979</th><td>    }</td></tr>
<tr><th id="2980">2980</th><td></td></tr>
<tr><th id="2981">2981</th><td>    <b>if</b> (<a class="local col2 ref" href="#912DstSize" title='DstSize' data-ref="912DstSize" data-ref-filename="912DstSize">DstSize</a> == <var>64</var>) {</td></tr>
<tr><th id="2982">2982</th><td>      <b>if</b> (<a class="local col6 ref" href="#906Opcode" title='Opcode' data-ref="906Opcode" data-ref-filename="906Opcode">Opcode</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#396" title='llvm::TargetOpcode::G_SEXT_INREG' data-ref="llvm::TargetOpcode::G_SEXT_INREG" data-ref-filename="llvm..TargetOpcode..G_SEXT_INREG">G_SEXT_INREG</a>) {</td></tr>
<tr><th id="2983">2983</th><td>        <i>// FIXME: Can we avoid manually doing this?</i></td></tr>
<tr><th id="2984">2984</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>,</td></tr>
<tr><th id="2985">2985</th><td>                                          <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>)) {</td></tr>
<tr><th id="2986">2986</th><td>          <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.getName(Opcode)</td></tr>
<tr><th id="2987">2987</th><td>                            &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="2988">2988</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2989">2989</th><td>        }</td></tr>
<tr><th id="2990">2990</th><td>        <a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#914MIB" title='MIB' data-ref="914MIB" data-ref-filename="914MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>,</td></tr>
<tr><th id="2991">2991</th><td>                                <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="2992">2992</th><td>                     .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2993">2993</th><td>                     .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2994">2994</th><td>                     .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>)</td></tr>
<tr><th id="2995">2995</th><td>                     .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2996">2996</th><td>      }</td></tr>
<tr><th id="2997">2997</th><td></td></tr>
<tr><th id="2998">2998</th><td>      <a class="local col5 ref" href="#915ExtI" title='ExtI' data-ref="915ExtI" data-ref-filename="915ExtI">ExtI</a> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#914MIB" title='MIB' data-ref="914MIB" data-ref-filename="914MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col7 ref" href="#907IsSigned" title='IsSigned' data-ref="907IsSigned" data-ref-filename="907IsSigned">IsSigned</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMXri" title='llvm::AArch64::SBFMXri' data-ref="llvm::AArch64::SBFMXri" data-ref-filename="llvm..AArch64..SBFMXri">SBFMXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a>,</td></tr>
<tr><th id="2999">2999</th><td>                             <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#908DefReg" title='DefReg' data-ref="908DefReg" data-ref-filename="908DefReg">DefReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>})</td></tr>
<tr><th id="3000">3000</th><td>                  .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3001">3001</th><td>                  .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#913SrcSize" title='SrcSize' data-ref="913SrcSize" data-ref-filename="913SrcSize">SrcSize</a> - <var>1</var>);</td></tr>
<tr><th id="3002">3002</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#912DstSize" title='DstSize' data-ref="912DstSize" data-ref-filename="912DstSize">DstSize</a> &lt;= <var>32</var>) {</td></tr>
<tr><th id="3003">3003</th><td>      <a class="local col5 ref" href="#915ExtI" title='ExtI' data-ref="915ExtI" data-ref-filename="915ExtI">ExtI</a> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#914MIB" title='MIB' data-ref="914MIB" data-ref-filename="914MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col7 ref" href="#907IsSigned" title='IsSigned' data-ref="907IsSigned" data-ref-filename="907IsSigned">IsSigned</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMWri" title='llvm::AArch64::SBFMWri' data-ref="llvm::AArch64::SBFMWri" data-ref-filename="llvm..AArch64..SBFMWri">SBFMWri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMWri" title='llvm::AArch64::UBFMWri' data-ref="llvm::AArch64::UBFMWri" data-ref-filename="llvm..AArch64..UBFMWri">UBFMWri</a>,</td></tr>
<tr><th id="3004">3004</th><td>                             <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#908DefReg" title='DefReg' data-ref="908DefReg" data-ref-filename="908DefReg">DefReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#909SrcReg" title='SrcReg' data-ref="909SrcReg" data-ref-filename="909SrcReg">SrcReg</a>})</td></tr>
<tr><th id="3005">3005</th><td>                  .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3006">3006</th><td>                  .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#913SrcSize" title='SrcSize' data-ref="913SrcSize" data-ref-filename="913SrcSize">SrcSize</a> - <var>1</var>);</td></tr>
<tr><th id="3007">3007</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3008">3008</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3009">3009</th><td>    }</td></tr>
<tr><th id="3010">3010</th><td></td></tr>
<tr><th id="3011">3011</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col5 ref" href="#915ExtI" title='ExtI' data-ref="915ExtI" data-ref-filename="915ExtI">ExtI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3012">3012</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3013">3013</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3014">3014</th><td>  }</td></tr>
<tr><th id="3015">3015</th><td></td></tr>
<tr><th id="3016">3016</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="3017">3017</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="3018">3018</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="3019">3019</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>: {</td></tr>
<tr><th id="3020">3020</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="921DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="921DstTy" data-ref-filename="921DstTy">DstTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="3021">3021</th><td>              <dfn class="local col2 decl" id="922SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="922SrcTy" data-ref-filename="922SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3022">3022</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="923NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="923NewOpc" data-ref-filename="923NewOpc">NewOpc</dfn> = <a class="tu ref fn" href="#_ZL15selectFPConvOpcjN4llvm3LLTES0_" title='selectFPConvOpc' data-use='c' data-ref="_ZL15selectFPConvOpcjN4llvm3LLTES0_" data-ref-filename="_ZL15selectFPConvOpcjN4llvm3LLTES0_">selectFPConvOpc</a>(<a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a>, <a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#921DstTy" title='DstTy' data-ref="921DstTy" data-ref-filename="921DstTy">DstTy</a>, <a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#922SrcTy" title='SrcTy' data-ref="922SrcTy" data-ref-filename="922SrcTy">SrcTy</a>);</td></tr>
<tr><th id="3023">3023</th><td>    <b>if</b> (<a class="local col3 ref" href="#923NewOpc" title='NewOpc' data-ref="923NewOpc" data-ref-filename="923NewOpc">NewOpc</a> == <a class="local col7 ref" href="#797Opcode" title='Opcode' data-ref="797Opcode" data-ref-filename="797Opcode">Opcode</a>)</td></tr>
<tr><th id="3024">3024</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3025">3025</th><td></td></tr>
<tr><th id="3026">3026</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#923NewOpc" title='NewOpc' data-ref="923NewOpc" data-ref-filename="923NewOpc">NewOpc</a>));</td></tr>
<tr><th id="3027">3027</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3028">3028</th><td></td></tr>
<tr><th id="3029">3029</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3030">3030</th><td>  }</td></tr>
<tr><th id="3031">3031</th><td></td></tr>
<tr><th id="3032">3032</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#296" title='llvm::TargetOpcode::G_FREEZE' data-ref="llvm::TargetOpcode::G_FREEZE" data-ref-filename="llvm..TargetOpcode..G_FREEZE">G_FREEZE</a>:</td></tr>
<tr><th id="3033">3033</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-use='c' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3034">3034</th><td></td></tr>
<tr><th id="3035">3035</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR" data-ref-filename="llvm..TargetOpcode..G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="3036">3036</th><td>    <i>// The importer is currently unable to import pointer types since they</i></td></tr>
<tr><th id="3037">3037</th><td><i>    // didn't exist in SelectionDAG.</i></td></tr>
<tr><th id="3038">3038</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-use='c' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3039">3039</th><td></td></tr>
<tr><th id="3040">3040</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#293" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST" data-ref-filename="llvm..TargetOpcode..G_BITCAST">G_BITCAST</a>:</td></tr>
<tr><th id="3041">3041</th><td>    <i>// Imported SelectionDAG rules can handle every bitcast except those that</i></td></tr>
<tr><th id="3042">3042</th><td><i>    // bitcast from a type to the same type. Ideally, these shouldn't occur</i></td></tr>
<tr><th id="3043">3043</th><td><i>    // but we might not run an optimizer that deletes them. The other exception</i></td></tr>
<tr><th id="3044">3044</th><td><i>    // is bitcasts involving pointer types, as SelectionDAG has no knowledge</i></td></tr>
<tr><th id="3045">3045</th><td><i>    // of them.</i></td></tr>
<tr><th id="3046">3046</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-use='c' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3047">3047</th><td></td></tr>
<tr><th id="3048">3048</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="3049">3049</th><td>    <b>if</b> (<a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>)) {</td></tr>
<tr><th id="3050">3050</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"G_SELECT cond has type: "</q> &lt;&lt; Ty</td></tr>
<tr><th id="3051">3051</th><td>                        &lt;&lt; <q>", expected: "</q> &lt;&lt; LLT::scalar(<var>1</var>) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3052">3052</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3053">3053</th><td>    }</td></tr>
<tr><th id="3054">3054</th><td></td></tr>
<tr><th id="3055">3055</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="924CondReg" title='CondReg' data-type='const llvm::Register' data-ref="924CondReg" data-ref-filename="924CondReg">CondReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3056">3056</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="925TReg" title='TReg' data-type='const llvm::Register' data-ref="925TReg" data-ref-filename="925TReg">TReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3057">3057</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="926FReg" title='FReg' data-type='const llvm::Register' data-ref="926FReg" data-ref-filename="926FReg">FReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3058">3058</th><td></td></tr>
<tr><th id="3059">3059</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptSelect' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE">tryOptSelect</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>))</td></tr>
<tr><th id="3060">3060</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3061">3061</th><td></td></tr>
<tr><th id="3062">3062</th><td>    <i>// Make sure to use an unused vreg instead of wzr, so that the peephole</i></td></tr>
<tr><th id="3063">3063</th><td><i>    // optimizations will be able to optimize these.</i></td></tr>
<tr><th id="3064">3064</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col7 decl" id="927MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="927MIB" data-ref-filename="927MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="3065">3065</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="928DeadVReg" title='DeadVReg' data-type='llvm::Register' data-ref="928DeadVReg" data-ref-filename="928DeadVReg">DeadVReg</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="3066">3066</th><td>    <em>auto</em> <dfn class="local col9 decl" id="929TstMI" title='TstMI' data-type='llvm::MachineInstrBuilder' data-ref="929TstMI" data-ref-filename="929TstMI">TstMI</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col7 ref" href="#927MIB" title='MIB' data-ref="927MIB" data-ref-filename="927MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#928DeadVReg" title='DeadVReg' data-ref="928DeadVReg" data-ref-filename="928DeadVReg">DeadVReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#924CondReg" title='CondReg' data-ref="924CondReg" data-ref-filename="924CondReg">CondReg</a>})</td></tr>
<tr><th id="3067">3067</th><td>                     .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<var>1</var>, <var>32</var>));</td></tr>
<tr><th id="3068">3068</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#929TstMI" title='TstMI' data-ref="929TstMI" data-ref-filename="929TstMI">TstMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3069">3069</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitSelect' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE">emitSelect</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#925TReg" title='TReg' data-ref="925TReg" data-ref-filename="925TReg">TReg</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#926FReg" title='FReg' data-ref="926FReg" data-ref-filename="926FReg">FReg</a>, <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>, <span class='refarg'><a class="local col7 ref" href="#927MIB" title='MIB' data-ref="927MIB" data-ref-filename="927MIB">MIB</a></span>))</td></tr>
<tr><th id="3070">3070</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3071">3071</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3072">3072</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3073">3073</th><td>  }</td></tr>
<tr><th id="3074">3074</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#417" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP" data-ref-filename="llvm..TargetOpcode..G_ICMP">G_ICMP</a>: {</td></tr>
<tr><th id="3075">3075</th><td>    <b>if</b> (<a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="3076">3076</th><td>      <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorICmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorICmp</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3077">3077</th><td></td></tr>
<tr><th id="3078">3078</th><td>    <b>if</b> (<a class="local col3 ref" href="#803Ty" title='Ty' data-ref="803Ty" data-ref-filename="803Ty">Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>)) {</td></tr>
<tr><th id="3079">3079</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"G_ICMP result has type: "</q> &lt;&lt; Ty</td></tr>
<tr><th id="3080">3080</th><td>                        &lt;&lt; <q>", expected: "</q> &lt;&lt; LLT::scalar(<var>32</var>) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3081">3081</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3082">3082</th><td>    }</td></tr>
<tr><th id="3083">3083</th><td></td></tr>
<tr><th id="3084">3084</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="930MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="930MIRBuilder" data-ref-filename="930MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="3085">3085</th><td>    <em>auto</em> <dfn class="local col1 decl" id="931Pred" title='Pred' data-type='llvm::CmpInst::Predicate' data-ref="931Pred" data-ref-filename="931Pred">Pred</dfn> = <b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="3086">3086</th><td>    <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitIntegerCompare' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE">emitIntegerCompare</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>, <span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>, <span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>,</td></tr>
<tr><th id="3087">3087</th><td>                       <span class='refarg'><a class="local col0 ref" href="#930MIRBuilder" title='MIRBuilder' data-ref="930MIRBuilder" data-ref-filename="930MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3088">3088</th><td>    <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCSetForICMP' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE">emitCSetForICMP</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#931Pred" title='Pred' data-ref="931Pred" data-ref-filename="931Pred">Pred</a>, <span class='refarg'><a class="local col0 ref" href="#930MIRBuilder" title='MIRBuilder' data-ref="930MIRBuilder" data-ref-filename="930MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3089">3089</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3090">3090</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3091">3091</th><td>  }</td></tr>
<tr><th id="3092">3092</th><td></td></tr>
<tr><th id="3093">3093</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#420" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP" data-ref-filename="llvm..TargetOpcode..G_FCMP">G_FCMP</a>: {</td></tr>
<tr><th id="3094">3094</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="932MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="932MIRBuilder" data-ref-filename="932MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>);</td></tr>
<tr><th id="3095">3095</th><td>    <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col3 decl" id="933Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="933Pred" data-ref-filename="933Pred">Pred</dfn> =</td></tr>
<tr><th id="3096">3096</th><td>        <b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="3097">3097</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" title='(anonymous namespace)::AArch64InstructionSelector::emitFPCompare' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE">emitFPCompare</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="3098">3098</th><td>                       <span class='refarg'><a class="local col2 ref" href="#932MIRBuilder" title='MIRBuilder' data-ref="932MIRBuilder" data-ref-filename="932MIRBuilder">MIRBuilder</a></span>, <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col3 ref" href="#933Pred" title='Pred' data-ref="933Pred" data-ref-filename="933Pred">Pred</a>) ||</td></tr>
<tr><th id="3099">3099</th><td>        !<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCSetForFCmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE">emitCSetForFCmp</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#933Pred" title='Pred' data-ref="933Pred" data-ref-filename="933Pred">Pred</a>, <span class='refarg'><a class="local col2 ref" href="#932MIRBuilder" title='MIRBuilder' data-ref="932MIRBuilder" data-ref-filename="932MIRBuilder">MIRBuilder</a></span>))</td></tr>
<tr><th id="3100">3100</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3101">3101</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3102">3102</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3103">3103</th><td>  }</td></tr>
<tr><th id="3104">3104</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#389" title='llvm::TargetOpcode::G_VASTART' data-ref="llvm::TargetOpcode::G_VASTART" data-ref-filename="llvm..TargetOpcode..G_VASTART">G_VASTART</a>:</td></tr>
<tr><th id="3105">3105</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..STI">STI</a>.<a class="ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</a>() ? <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartDarwin</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#794MF" title='MF' data-ref="794MF" data-ref-filename="794MF">MF</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>)</td></tr>
<tr><th id="3106">3106</th><td>                                : <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartAAPCS</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#794MF" title='MF' data-ref="794MF" data-ref-filename="794MF">MF</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3107">3107</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_INTRINSIC' data-ref="llvm::TargetOpcode::G_INTRINSIC" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC">G_INTRINSIC</a>:</td></tr>
<tr><th id="3108">3108</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsic' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsic</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3109">3109</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a>:</td></tr>
<tr><th id="3110">3110</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicWithSideEffects</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3111">3111</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>: {</td></tr>
<tr><th id="3112">3112</th><td>    <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>));</td></tr>
<tr><th id="3113">3113</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="934DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="934DstTy" data-ref-filename="934DstTy">DstTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3114">3114</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="935DstReg" title='DstReg' data-type='const llvm::Register' data-ref="935DstReg" data-ref-filename="935DstReg">DstReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3115">3115</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="936DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="936DstRB" data-ref-filename="936DstRB">DstRB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#935DstReg" title='DstReg' data-ref="935DstReg" data-ref-filename="935DstReg">DstReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="3116">3116</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="937DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="937DstRC" data-ref-filename="937DstRC">DstRC</dfn> =</td></tr>
<tr><th id="3117">3117</th><td>        <a class="tu ref fn" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" data-ref-filename="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#934DstTy" title='DstTy' data-ref="934DstTy" data-ref-filename="934DstTy">DstTy</a>, <a class="local col6 ref" href="#936DstRB" title='DstRB' data-ref="936DstRB" data-ref-filename="936DstRB">DstRB</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3118">3118</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#935DstReg" title='DstReg' data-ref="935DstReg" data-ref-filename="935DstReg">DstReg</a>, *<a class="local col7 ref" href="#937DstRC" title='DstRC' data-ref="937DstRC" data-ref-filename="937DstRC">DstRC</a>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3119">3119</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3120">3120</th><td>  }</td></tr>
<tr><th id="3121">3121</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#684" title='llvm::TargetOpcode::G_BLOCK_ADDR' data-ref="llvm::TargetOpcode::G_BLOCK_ADDR" data-ref-filename="llvm..TargetOpcode..G_BLOCK_ADDR">G_BLOCK_ADDR</a>: {</td></tr>
<tr><th id="3122">3122</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TM">TM</a>.<a class="ref fn" href="../../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Large" title='llvm::CodeModel::Large' data-ref="llvm::CodeModel::Large" data-ref-filename="llvm..CodeModel..Large">Large</a>) {</td></tr>
<tr><th id="3123">3123</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj">materializeLargeCMVal</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>(), <var>0</var>);</td></tr>
<tr><th id="3124">3124</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3125">3125</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3126">3126</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3127">3127</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVaddrBA" title='llvm::AArch64::MOVaddrBA' data-ref="llvm::AArch64::MOVaddrBA" data-ref-filename="llvm..AArch64..MOVaddrBA">MOVaddrBA</a>));</td></tr>
<tr><th id="3128">3128</th><td>      <em>auto</em> <dfn class="local col8 decl" id="938MovMI" title='MovMI' data-type='llvm::MachineInstrBuilder' data-ref="938MovMI" data-ref-filename="938MovMI">MovMI</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#793MBB" title='MBB' data-ref="793MBB" data-ref-filename="793MBB">MBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVaddrBA" title='llvm::AArch64::MOVaddrBA' data-ref="llvm::AArch64::MOVaddrBA" data-ref-filename="llvm..AArch64..MOVaddrBA">MOVaddrBA</a>),</td></tr>
<tr><th id="3129">3129</th><td>                           <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3130">3130</th><td>                       .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" title='llvm::MachineInstrBuilder::addBlockAddress' data-ref="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj">addBlockAddress</a>(<a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>(),</td></tr>
<tr><th id="3131">3131</th><td>                                        <i>/* Offset */</i> <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a>)</td></tr>
<tr><th id="3132">3132</th><td>                       .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" title='llvm::MachineInstrBuilder::addBlockAddress' data-ref="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj">addBlockAddress</a>(</td></tr>
<tr><th id="3133">3133</th><td>                           <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>(), <i>/* Offset */</i> <var>0</var>,</td></tr>
<tr><th id="3134">3134</th><td>                           <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a>);</td></tr>
<tr><th id="3135">3135</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3136">3136</th><td>      <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#938MovMI" title='MovMI' data-ref="938MovMI" data-ref-filename="938MovMI">MovMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3137">3137</th><td>    }</td></tr>
<tr><th id="3138">3138</th><td>  }</td></tr>
<tr><th id="3139">3139</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_DUP" title='llvm::AArch64::G_DUP' data-ref="llvm::AArch64::G_DUP" data-ref-filename="llvm..AArch64..G_DUP">G_DUP</a>: {</td></tr>
<tr><th id="3140">3140</th><td>    <i>// When the scalar of G_DUP is an s8/s16 gpr, they can't be selected by</i></td></tr>
<tr><th id="3141">3141</th><td><i>    // imported patterns. Do it manually here. Avoiding generating s16 gpr is</i></td></tr>
<tr><th id="3142">3142</th><td><i>    // difficult because at RBS we may end up pessimizing the fpr case if we</i></td></tr>
<tr><th id="3143">3143</th><td><i>    // decided to add an anyextend to fix this. Manual selection is the most</i></td></tr>
<tr><th id="3144">3144</th><td><i>    // robust solution for now.</i></td></tr>
<tr><th id="3145">3145</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="939SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="939SrcReg" data-ref-filename="939SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3146">3146</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#939SrcReg" title='SrcReg' data-ref="939SrcReg" data-ref-filename="939SrcReg">SrcReg</a>, <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>)</td></tr>
<tr><th id="3147">3147</th><td>      <b>return</b> <b>false</b>; <i>// We expect the fpr regbank case to be imported.</i></td></tr>
<tr><th id="3148">3148</th><td>    <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="940SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="940SrcTy" data-ref-filename="940SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#939SrcReg" title='SrcReg' data-ref="939SrcReg" data-ref-filename="939SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3149">3149</th><td>    <b>if</b> (<a class="local col0 ref" href="#940SrcTy" title='SrcTy' data-ref="940SrcTy" data-ref-filename="940SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>16</var>)</td></tr>
<tr><th id="3150">3150</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::DUPv8i16gpr" title='llvm::AArch64::DUPv8i16gpr' data-ref="llvm::AArch64::DUPv8i16gpr" data-ref-filename="llvm..AArch64..DUPv8i16gpr">DUPv8i16gpr</a>));</td></tr>
<tr><th id="3151">3151</th><td>    <b>else</b> <b>if</b> (<a class="local col0 ref" href="#940SrcTy" title='SrcTy' data-ref="940SrcTy" data-ref-filename="940SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>8</var>)</td></tr>
<tr><th id="3152">3152</th><td>      <a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::DUPv16i8gpr" title='llvm::AArch64::DUPv16i8gpr' data-ref="llvm::AArch64::DUPv16i8gpr" data-ref-filename="llvm..AArch64..DUPv16i8gpr">DUPv16i8gpr</a>));</td></tr>
<tr><th id="3153">3153</th><td>    <b>else</b></td></tr>
<tr><th id="3154">3154</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3155">3155</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3156">3156</th><td>  }</td></tr>
<tr><th id="3157">3157</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#299" title='llvm::TargetOpcode::G_INTRINSIC_TRUNC' data-ref="llvm::TargetOpcode::G_INTRINSIC_TRUNC" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</a>:</td></tr>
<tr><th id="3158">3158</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicTrunc</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3159">3159</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#302" title='llvm::TargetOpcode::G_INTRINSIC_ROUND' data-ref="llvm::TargetOpcode::G_INTRINSIC_ROUND" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_ROUND">G_INTRINSIC_ROUND</a>:</td></tr>
<tr><th id="3160">3160</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicRound</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3161">3161</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR" data-ref-filename="llvm..TargetOpcode..G_BUILD_VECTOR">G_BUILD_VECTOR</a>:</td></tr>
<tr><th id="3162">3162</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectBuildVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectBuildVector</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3163">3163</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>:</td></tr>
<tr><th id="3164">3164</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectMergeValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectMergeValues</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3165">3165</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>:</td></tr>
<tr><th id="3166">3166</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectUnmergeValues</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3167">3167</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#636" title='llvm::TargetOpcode::G_SHUFFLE_VECTOR' data-ref="llvm::TargetOpcode::G_SHUFFLE_VECTOR" data-ref-filename="llvm..TargetOpcode..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</a>:</td></tr>
<tr><th id="3168">3168</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectShuffleVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectShuffleVector</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3169">3169</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#633" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="3170">3170</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectExtractElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectExtractElt</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3171">3171</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#630" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="3172">3172</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectInsertElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectInsertElt</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3173">3173</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#283" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS" data-ref-filename="llvm..TargetOpcode..G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>:</td></tr>
<tr><th id="3174">3174</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectConcatVectors' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectConcatVectors</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3175">3175</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#687" title='llvm::TargetOpcode::G_JUMP_TABLE' data-ref="llvm::TargetOpcode::G_JUMP_TABLE" data-ref-filename="llvm..TargetOpcode..G_JUMP_TABLE">G_JUMP_TABLE</a>:</td></tr>
<tr><th id="3176">3176</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectJumpTableERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectJumpTable' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectJumpTableERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectJumpTableERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectJumpTable</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3177">3177</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#719" title='llvm::TargetOpcode::G_VECREDUCE_FADD' data-ref="llvm::TargetOpcode::G_VECREDUCE_FADD" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_FADD">G_VECREDUCE_FADD</a>:</td></tr>
<tr><th id="3178">3178</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#723" title='llvm::TargetOpcode::G_VECREDUCE_ADD' data-ref="llvm::TargetOpcode::G_VECREDUCE_ADD" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_ADD">G_VECREDUCE_ADD</a>:</td></tr>
<tr><th id="3179">3179</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectReductionERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectReduction' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectReductionERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectReductionERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectReduction</a>(<span class='refarg'><a class="local col2 ref" href="#792I" title='I' data-ref="792I" data-ref-filename="792I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#795MRI" title='MRI' data-ref="795MRI" data-ref-filename="795MRI">MRI</a></span>);</td></tr>
<tr><th id="3180">3180</th><td>  }</td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3183">3183</th><td>}</td></tr>
<tr><th id="3184">3184</th><td></td></tr>
<tr><th id="3185">3185</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectReductionERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectReduction' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectReduction(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectReductionERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectReductionERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectReduction</dfn>(</td></tr>
<tr><th id="3186">3186</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="941I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="941I" data-ref-filename="941I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="942MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="942MRI" data-ref-filename="942MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3187">3187</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="943VecReg" title='VecReg' data-type='llvm::Register' data-ref="943VecReg" data-ref-filename="943VecReg">VecReg</dfn> = <a class="local col1 ref" href="#941I" title='I' data-ref="941I" data-ref-filename="941I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3188">3188</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="944VecTy" title='VecTy' data-type='llvm::LLT' data-ref="944VecTy" data-ref-filename="944VecTy">VecTy</dfn> = <a class="local col2 ref" href="#942MRI" title='MRI' data-ref="942MRI" data-ref-filename="942MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#943VecReg" title='VecReg' data-ref="943VecReg" data-ref-filename="943VecReg">VecReg</a>);</td></tr>
<tr><th id="3189">3189</th><td>  <b>if</b> (<a class="local col1 ref" href="#941I" title='I' data-ref="941I" data-ref-filename="941I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#723" title='llvm::TargetOpcode::G_VECREDUCE_ADD' data-ref="llvm::TargetOpcode::G_VECREDUCE_ADD" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_ADD">G_VECREDUCE_ADD</a>) {</td></tr>
<tr><th id="3190">3190</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="945Opc" title='Opc' data-type='unsigned int' data-ref="945Opc" data-ref-filename="945Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3191">3191</th><td>    <b>if</b> (<a class="local col4 ref" href="#944VecTy" title='VecTy' data-ref="944VecTy" data-ref-filename="944VecTy">VecTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>16</var>, <var>8</var>))</td></tr>
<tr><th id="3192">3192</th><td>      <a class="local col5 ref" href="#945Opc" title='Opc' data-ref="945Opc" data-ref-filename="945Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDVv16i8v" title='llvm::AArch64::ADDVv16i8v' data-ref="llvm::AArch64::ADDVv16i8v" data-ref-filename="llvm..AArch64..ADDVv16i8v">ADDVv16i8v</a>;</td></tr>
<tr><th id="3193">3193</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#944VecTy" title='VecTy' data-ref="944VecTy" data-ref-filename="944VecTy">VecTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>8</var>, <var>16</var>))</td></tr>
<tr><th id="3194">3194</th><td>      <a class="local col5 ref" href="#945Opc" title='Opc' data-ref="945Opc" data-ref-filename="945Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDVv8i16v" title='llvm::AArch64::ADDVv8i16v' data-ref="llvm::AArch64::ADDVv8i16v" data-ref-filename="llvm..AArch64..ADDVv8i16v">ADDVv8i16v</a>;</td></tr>
<tr><th id="3195">3195</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#944VecTy" title='VecTy' data-ref="944VecTy" data-ref-filename="944VecTy">VecTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>))</td></tr>
<tr><th id="3196">3196</th><td>      <a class="local col5 ref" href="#945Opc" title='Opc' data-ref="945Opc" data-ref-filename="945Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDVv4i32v" title='llvm::AArch64::ADDVv4i32v' data-ref="llvm::AArch64::ADDVv4i32v" data-ref-filename="llvm..AArch64..ADDVv4i32v">ADDVv4i32v</a>;</td></tr>
<tr><th id="3197">3197</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#944VecTy" title='VecTy' data-ref="944VecTy" data-ref-filename="944VecTy">VecTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>64</var>))</td></tr>
<tr><th id="3198">3198</th><td>      <a class="local col5 ref" href="#945Opc" title='Opc' data-ref="945Opc" data-ref-filename="945Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDPv2i64p" title='llvm::AArch64::ADDPv2i64p' data-ref="llvm::AArch64::ADDPv2i64p" data-ref-filename="llvm..AArch64..ADDPv2i64p">ADDPv2i64p</a>;</td></tr>
<tr><th id="3199">3199</th><td>    <b>else</b> {</td></tr>
<tr><th id="3200">3200</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unhandled type for add reduction"</q>);</td></tr>
<tr><th id="3201">3201</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3202">3202</th><td>    }</td></tr>
<tr><th id="3203">3203</th><td>    <a class="local col1 ref" href="#941I" title='I' data-ref="941I" data-ref-filename="941I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#945Opc" title='Opc' data-ref="945Opc" data-ref-filename="945Opc">Opc</a>));</td></tr>
<tr><th id="3204">3204</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col1 ref" href="#941I" title='I' data-ref="941I" data-ref-filename="941I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3205">3205</th><td>  }</td></tr>
<tr><th id="3206">3206</th><td></td></tr>
<tr><th id="3207">3207</th><td>  <b>if</b> (<a class="local col1 ref" href="#941I" title='I' data-ref="941I" data-ref-filename="941I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#719" title='llvm::TargetOpcode::G_VECREDUCE_FADD' data-ref="llvm::TargetOpcode::G_VECREDUCE_FADD" data-ref-filename="llvm..TargetOpcode..G_VECREDUCE_FADD">G_VECREDUCE_FADD</a>) {</td></tr>
<tr><th id="3208">3208</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="946Opc" title='Opc' data-type='unsigned int' data-ref="946Opc" data-ref-filename="946Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3209">3209</th><td>    <b>if</b> (<a class="local col4 ref" href="#944VecTy" title='VecTy' data-ref="944VecTy" data-ref-filename="944VecTy">VecTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>32</var>))</td></tr>
<tr><th id="3210">3210</th><td>      <a class="local col6 ref" href="#946Opc" title='Opc' data-ref="946Opc" data-ref-filename="946Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDPv2i32p" title='llvm::AArch64::FADDPv2i32p' data-ref="llvm::AArch64::FADDPv2i32p" data-ref-filename="llvm..AArch64..FADDPv2i32p">FADDPv2i32p</a>;</td></tr>
<tr><th id="3211">3211</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#944VecTy" title='VecTy' data-ref="944VecTy" data-ref-filename="944VecTy">VecTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>64</var>))</td></tr>
<tr><th id="3212">3212</th><td>      <a class="local col6 ref" href="#946Opc" title='Opc' data-ref="946Opc" data-ref-filename="946Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FADDPv2i64p" title='llvm::AArch64::FADDPv2i64p' data-ref="llvm::AArch64::FADDPv2i64p" data-ref-filename="llvm..AArch64..FADDPv2i64p">FADDPv2i64p</a>;</td></tr>
<tr><th id="3213">3213</th><td>    <b>else</b> {</td></tr>
<tr><th id="3214">3214</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unhandled type for fadd reduction"</q>);</td></tr>
<tr><th id="3215">3215</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3216">3216</th><td>    }</td></tr>
<tr><th id="3217">3217</th><td>    <a class="local col1 ref" href="#941I" title='I' data-ref="941I" data-ref-filename="941I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#946Opc" title='Opc' data-ref="946Opc" data-ref-filename="946Opc">Opc</a>));</td></tr>
<tr><th id="3218">3218</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col1 ref" href="#941I" title='I' data-ref="941I" data-ref-filename="941I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3219">3219</th><td>  }</td></tr>
<tr><th id="3220">3220</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3221">3221</th><td>}</td></tr>
<tr><th id="3222">3222</th><td></td></tr>
<tr><th id="3223">3223</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectBrJTERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectBrJT' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectBrJT(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectBrJTERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectBrJTERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectBrJT</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="947I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="947I" data-ref-filename="947I">I</dfn>,</td></tr>
<tr><th id="3224">3224</th><td>                                            <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="948MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="948MRI" data-ref-filename="948MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3225">3225</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_BRJT &amp;&amp; <q>"Expected G_BRJT"</q>);</td></tr>
<tr><th id="3226">3226</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="949JTAddr" title='JTAddr' data-type='llvm::Register' data-ref="949JTAddr" data-ref-filename="949JTAddr">JTAddr</dfn> = <a class="local col7 ref" href="#947I" title='I' data-ref="947I" data-ref-filename="947I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3227">3227</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="950JTI" title='JTI' data-type='unsigned int' data-ref="950JTI" data-ref-filename="950JTI">JTI</dfn> = <a class="local col7 ref" href="#947I" title='I' data-ref="947I" data-ref-filename="947I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="3228">3228</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="951Index" title='Index' data-type='llvm::Register' data-ref="951Index" data-ref-filename="951Index">Index</dfn> = <a class="local col7 ref" href="#947I" title='I' data-ref="947I" data-ref-filename="947I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3229">3229</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="952MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="952MIB" data-ref-filename="952MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col7 ref" href="#947I" title='I' data-ref="947I" data-ref-filename="947I">I</a>);</td></tr>
<tr><th id="3230">3230</th><td></td></tr>
<tr><th id="3231">3231</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="953TargetReg" title='TargetReg' data-type='llvm::Register' data-ref="953TargetReg" data-ref-filename="953TargetReg">TargetReg</dfn> = <a class="local col8 ref" href="#948MRI" title='MRI' data-ref="948MRI" data-ref-filename="948MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="3232">3232</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="954ScratchReg" title='ScratchReg' data-type='llvm::Register' data-ref="954ScratchReg" data-ref-filename="954ScratchReg">ScratchReg</dfn> = <a class="local col8 ref" href="#948MRI" title='MRI' data-ref="948MRI" data-ref-filename="948MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="3233">3233</th><td></td></tr>
<tr><th id="3234">3234</th><td>  <a class="member field" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="../AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="../AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo21setJumpTableEntryInfoEijPNS_8MCSymbolE" title='llvm::AArch64FunctionInfo::setJumpTableEntryInfo' data-ref="_ZN4llvm19AArch64FunctionInfo21setJumpTableEntryInfoEijPNS_8MCSymbolE" data-ref-filename="_ZN4llvm19AArch64FunctionInfo21setJumpTableEntryInfoEijPNS_8MCSymbolE">setJumpTableEntryInfo</a>(<a class="local col0 ref" href="#950JTI" title='JTI' data-ref="950JTI" data-ref-filename="950JTI">JTI</a>, <var>4</var>, <b>nullptr</b>);</td></tr>
<tr><th id="3235">3235</th><td>  <em>auto</em> <dfn class="local col5 decl" id="955JumpTableInst" title='JumpTableInst' data-type='llvm::MachineInstrBuilder' data-ref="955JumpTableInst" data-ref-filename="955JumpTableInst">JumpTableInst</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col2 ref" href="#952MIB" title='MIB' data-ref="952MIB" data-ref-filename="952MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::JumpTableDest32" title='llvm::AArch64::JumpTableDest32' data-ref="llvm::AArch64::JumpTableDest32" data-ref-filename="llvm..AArch64..JumpTableDest32">JumpTableDest32</a>,</td></tr>
<tr><th id="3236">3236</th><td>                                      <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#953TargetReg" title='TargetReg' data-ref="953TargetReg" data-ref-filename="953TargetReg">TargetReg</a>, <a class="local col4 ref" href="#954ScratchReg" title='ScratchReg' data-ref="954ScratchReg" data-ref-filename="954ScratchReg">ScratchReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#949JTAddr" title='JTAddr' data-ref="949JTAddr" data-ref-filename="949JTAddr">JTAddr</a>, <a class="local col1 ref" href="#951Index" title='Index' data-ref="951Index" data-ref-filename="951Index">Index</a>})</td></tr>
<tr><th id="3237">3237</th><td>                           .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" title='llvm::MachineInstrBuilder::addJumpTableIndex' data-ref="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj">addJumpTableIndex</a>(<a class="local col0 ref" href="#950JTI" title='JTI' data-ref="950JTI" data-ref-filename="950JTI">JTI</a>);</td></tr>
<tr><th id="3238">3238</th><td>  <i>// Build the indirect branch.</i></td></tr>
<tr><th id="3239">3239</th><td>  <a class="local col2 ref" href="#952MIB" title='MIB' data-ref="952MIB" data-ref-filename="952MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BR" title='llvm::AArch64::BR' data-ref="llvm::AArch64::BR" data-ref-filename="llvm..AArch64..BR">BR</a>, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#953TargetReg" title='TargetReg' data-ref="953TargetReg" data-ref-filename="953TargetReg">TargetReg</a>});</td></tr>
<tr><th id="3240">3240</th><td>  <a class="local col7 ref" href="#947I" title='I' data-ref="947I" data-ref-filename="947I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3241">3241</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#955JumpTableInst" title='JumpTableInst' data-ref="955JumpTableInst" data-ref-filename="955JumpTableInst">JumpTableInst</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3242">3242</th><td>}</td></tr>
<tr><th id="3243">3243</th><td></td></tr>
<tr><th id="3244">3244</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectJumpTableERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectJumpTable' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectJumpTable(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectJumpTableERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectJumpTableERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectJumpTable</dfn>(</td></tr>
<tr><th id="3245">3245</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="956I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="956I" data-ref-filename="956I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="957MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="957MRI" data-ref-filename="957MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3246">3246</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_JUMP_TABLE &amp;&amp; <q>"Expected jump table"</q>);</td></tr>
<tr><th id="3247">3247</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOperand(<var>1</var>).isJTI() &amp;&amp; <q>"Jump table op should have a JTI!"</q>);</td></tr>
<tr><th id="3248">3248</th><td></td></tr>
<tr><th id="3249">3249</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="958DstReg" title='DstReg' data-type='llvm::Register' data-ref="958DstReg" data-ref-filename="958DstReg">DstReg</dfn> = <a class="local col6 ref" href="#956I" title='I' data-ref="956I" data-ref-filename="956I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3250">3250</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="959JTI" title='JTI' data-type='unsigned int' data-ref="959JTI" data-ref-filename="959JTI">JTI</dfn> = <a class="local col6 ref" href="#956I" title='I' data-ref="956I" data-ref-filename="956I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="3251">3251</th><td>  <i>// We generate a MOVaddrJT which will get expanded to an ADRP + ADD later.</i></td></tr>
<tr><th id="3252">3252</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="960MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="960MIB" data-ref-filename="960MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#956I" title='I' data-ref="956I" data-ref-filename="956I">I</a>);</td></tr>
<tr><th id="3253">3253</th><td>  <em>auto</em> <dfn class="local col1 decl" id="961MovMI" title='MovMI' data-type='llvm::MachineInstrBuilder' data-ref="961MovMI" data-ref-filename="961MovMI">MovMI</dfn> =</td></tr>
<tr><th id="3254">3254</th><td>    <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#960MIB" title='MIB' data-ref="960MIB" data-ref-filename="960MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVaddrJT" title='llvm::AArch64::MOVaddrJT' data-ref="llvm::AArch64::MOVaddrJT" data-ref-filename="llvm..AArch64..MOVaddrJT">MOVaddrJT</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#958DstReg" title='DstReg' data-ref="958DstReg" data-ref-filename="958DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="3255">3255</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" title='llvm::MachineInstrBuilder::addJumpTableIndex' data-ref="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj">addJumpTableIndex</a>(<a class="local col9 ref" href="#959JTI" title='JTI' data-ref="959JTI" data-ref-filename="959JTI">JTI</a>, <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a>)</td></tr>
<tr><th id="3256">3256</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" title='llvm::MachineInstrBuilder::addJumpTableIndex' data-ref="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj">addJumpTableIndex</a>(<a class="local col9 ref" href="#959JTI" title='JTI' data-ref="959JTI" data-ref-filename="959JTI">JTI</a>, <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a>);</td></tr>
<tr><th id="3257">3257</th><td>  <a class="local col6 ref" href="#956I" title='I' data-ref="956I" data-ref-filename="956I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3258">3258</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#961MovMI" title='MovMI' data-ref="961MovMI" data-ref-filename="961MovMI">MovMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3259">3259</th><td>}</td></tr>
<tr><th id="3260">3260</th><td></td></tr>
<tr><th id="3261">3261</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectTLSGlobalValue' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectTLSGlobalValue(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectTLSGlobalValue</dfn>(</td></tr>
<tr><th id="3262">3262</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="962I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="962I" data-ref-filename="962I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="963MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="963MRI" data-ref-filename="963MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3263">3263</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..STI">STI</a>.<a class="ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" title='llvm::AArch64Subtarget::isTargetMachO' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv">isTargetMachO</a>())</td></tr>
<tr><th id="3264">3264</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3265">3265</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="964MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="964MF" data-ref-filename="964MF">MF</dfn> = *<a class="local col2 ref" href="#962I" title='I' data-ref="962I" data-ref-filename="962I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3266">3266</th><td>  <a class="local col4 ref" href="#964MF" title='MF' data-ref="964MF" data-ref-filename="964MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo15setAdjustsStackEb" title='llvm::MachineFrameInfo::setAdjustsStack' data-ref="_ZN4llvm16MachineFrameInfo15setAdjustsStackEb" data-ref-filename="_ZN4llvm16MachineFrameInfo15setAdjustsStackEb">setAdjustsStack</a>(<b>true</b>);</td></tr>
<tr><th id="3267">3267</th><td></td></tr>
<tr><th id="3268">3268</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> &amp;<dfn class="local col5 decl" id="965GV" title='GV' data-type='const llvm::GlobalValue &amp;' data-ref="965GV" data-ref-filename="965GV">GV</dfn> = *<a class="local col2 ref" href="#962I" title='I' data-ref="962I" data-ref-filename="962I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="3269">3269</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="966MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="966MIB" data-ref-filename="966MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#962I" title='I' data-ref="962I" data-ref-filename="962I">I</a>);</td></tr>
<tr><th id="3270">3270</th><td></td></tr>
<tr><th id="3271">3271</th><td>  <em>auto</em> <dfn class="local col7 decl" id="967LoadGOT" title='LoadGOT' data-type='llvm::MachineInstrBuilder' data-ref="967LoadGOT" data-ref-filename="967LoadGOT">LoadGOT</dfn> =</td></tr>
<tr><th id="3272">3272</th><td>      <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col6 ref" href="#966MIB" title='MIB' data-ref="966MIB" data-ref-filename="966MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LOADgot" title='llvm::AArch64::LOADgot' data-ref="llvm::AArch64::LOADgot" data-ref-filename="llvm..AArch64..LOADgot">LOADgot</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="3273">3273</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(&amp;<a class="local col5 ref" href="#965GV" title='GV' data-ref="965GV" data-ref-filename="965GV">GV</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_TLS" title='llvm::AArch64II::MO_TLS' data-ref="llvm::AArch64II::MO_TLS" data-ref-filename="llvm..AArch64II..MO_TLS">MO_TLS</a>);</td></tr>
<tr><th id="3274">3274</th><td></td></tr>
<tr><th id="3275">3275</th><td>  <em>auto</em> <dfn class="local col8 decl" id="968Load" title='Load' data-type='llvm::MachineInstrBuilder' data-ref="968Load" data-ref-filename="968Load">Load</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col6 ref" href="#966MIB" title='MIB' data-ref="966MIB" data-ref-filename="966MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>},</td></tr>
<tr><th id="3276">3276</th><td>                             <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#967LoadGOT" title='LoadGOT' data-ref="967LoadGOT" data-ref-filename="967LoadGOT">LoadGOT</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>)})</td></tr>
<tr><th id="3277">3277</th><td>                  .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3278">3278</th><td></td></tr>
<tr><th id="3279">3279</th><td>  <a class="local col6 ref" href="#966MIB" title='MIB' data-ref="966MIB" data-ref-filename="966MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#967LoadGOT" title='LoadGOT' data-ref="967LoadGOT" data-ref-filename="967LoadGOT">LoadGOT</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="3280">3280</th><td>  <i>// TLS calls preserve all registers except those that absolutely must be</i></td></tr>
<tr><th id="3281">3281</th><td><i>  // trashed: X0 (it takes an argument), LR (it's a call) and NZCV (let's not be</i></td></tr>
<tr><th id="3282">3282</th><td><i>  // silly).</i></td></tr>
<tr><th id="3283">3283</th><td>  <a class="local col6 ref" href="#966MIB" title='MIB' data-ref="966MIB" data-ref-filename="966MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="ref fn" href="../AArch64InstrInfo.h.html#_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" title='llvm::getBLRCallOpcode' data-ref="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE">getBLRCallOpcode</a>(<a class="local col4 ref" href="#964MF" title='MF' data-ref="964MF" data-ref-filename="964MF">MF</a>), <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#968Load" title='Load' data-ref="968Load" data-ref-filename="968Load">Load</a>})</td></tr>
<tr><th id="3284">3284</th><td>      .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>)</td></tr>
<tr><th id="3285">3285</th><td>      .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>)</td></tr>
<tr><th id="3286">3286</th><td>      .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" title='llvm::MachineInstrBuilder::addRegMask' data-ref="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj">addRegMask</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>.<a class="ref fn" href="../AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo23getTLSCallPreservedMaskEv" title='llvm::AArch64RegisterInfo::getTLSCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo23getTLSCallPreservedMaskEv" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo23getTLSCallPreservedMaskEv">getTLSCallPreservedMask</a>());</td></tr>
<tr><th id="3287">3287</th><td></td></tr>
<tr><th id="3288">3288</th><td>  <a class="local col6 ref" href="#966MIB" title='MIB' data-ref="966MIB" data-ref-filename="966MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#962I" title='I' data-ref="962I" data-ref-filename="962I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>));</td></tr>
<tr><th id="3289">3289</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col2 ref" href="#962I" title='I' data-ref="962I" data-ref-filename="962I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>,</td></tr>
<tr><th id="3290">3290</th><td>                               <span class='refarg'><a class="local col3 ref" href="#963MRI" title='MRI' data-ref="963MRI" data-ref-filename="963MRI">MRI</a></span>);</td></tr>
<tr><th id="3291">3291</th><td>  <a class="local col2 ref" href="#962I" title='I' data-ref="962I" data-ref-filename="962I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3292">3292</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3293">3293</th><td>}</td></tr>
<tr><th id="3294">3294</th><td></td></tr>
<tr><th id="3295">3295</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicTrunc</dfn>(</td></tr>
<tr><th id="3296">3296</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="969I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="969I" data-ref-filename="969I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="970MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="970MRI" data-ref-filename="970MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3297">3297</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="971SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="971SrcTy" data-ref-filename="971SrcTy">SrcTy</dfn> = <a class="local col0 ref" href="#970MRI" title='MRI' data-ref="970MRI" data-ref-filename="970MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col9 ref" href="#969I" title='I' data-ref="969I" data-ref-filename="969I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3298">3298</th><td></td></tr>
<tr><th id="3299">3299</th><td>  <i>// Select the correct opcode.</i></td></tr>
<tr><th id="3300">3300</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="972Opc" title='Opc' data-type='unsigned int' data-ref="972Opc" data-ref-filename="972Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3301">3301</th><td>  <b>if</b> (!<a class="local col1 ref" href="#971SrcTy" title='SrcTy' data-ref="971SrcTy" data-ref-filename="971SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="3302">3302</th><td>    <b>switch</b> (<a class="local col1 ref" href="#971SrcTy" title='SrcTy' data-ref="971SrcTy" data-ref-filename="971SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="3303">3303</th><td>    <b>default</b>:</td></tr>
<tr><th id="3304">3304</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3305">3305</th><td>      <a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTZHr" title='llvm::AArch64::FRINTZHr' data-ref="llvm::AArch64::FRINTZHr" data-ref-filename="llvm..AArch64..FRINTZHr">FRINTZHr</a>;</td></tr>
<tr><th id="3306">3306</th><td>      <b>break</b>;</td></tr>
<tr><th id="3307">3307</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3308">3308</th><td>      <a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTZSr" title='llvm::AArch64::FRINTZSr' data-ref="llvm::AArch64::FRINTZSr" data-ref-filename="llvm..AArch64..FRINTZSr">FRINTZSr</a>;</td></tr>
<tr><th id="3309">3309</th><td>      <b>break</b>;</td></tr>
<tr><th id="3310">3310</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3311">3311</th><td>      <a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTZDr" title='llvm::AArch64::FRINTZDr' data-ref="llvm::AArch64::FRINTZDr" data-ref-filename="llvm..AArch64..FRINTZDr">FRINTZDr</a>;</td></tr>
<tr><th id="3312">3312</th><td>      <b>break</b>;</td></tr>
<tr><th id="3313">3313</th><td>    }</td></tr>
<tr><th id="3314">3314</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3315">3315</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="973NumElts" title='NumElts' data-type='unsigned int' data-ref="973NumElts" data-ref-filename="973NumElts">NumElts</dfn> = <a class="local col1 ref" href="#971SrcTy" title='SrcTy' data-ref="971SrcTy" data-ref-filename="971SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="3316">3316</th><td>    <b>switch</b> (<a class="local col1 ref" href="#971SrcTy" title='SrcTy' data-ref="971SrcTy" data-ref-filename="971SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="3317">3317</th><td>    <b>default</b>:</td></tr>
<tr><th id="3318">3318</th><td>      <b>break</b>;</td></tr>
<tr><th id="3319">3319</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3320">3320</th><td>      <b>if</b> (<a class="local col3 ref" href="#973NumElts" title='NumElts' data-ref="973NumElts" data-ref-filename="973NumElts">NumElts</a> == <var>4</var>)</td></tr>
<tr><th id="3321">3321</th><td>        <a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTZv4f16" title='llvm::AArch64::FRINTZv4f16' data-ref="llvm::AArch64::FRINTZv4f16" data-ref-filename="llvm..AArch64..FRINTZv4f16">FRINTZv4f16</a>;</td></tr>
<tr><th id="3322">3322</th><td>      <b>else</b> <b>if</b> (<a class="local col3 ref" href="#973NumElts" title='NumElts' data-ref="973NumElts" data-ref-filename="973NumElts">NumElts</a> == <var>8</var>)</td></tr>
<tr><th id="3323">3323</th><td>        <a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTZv8f16" title='llvm::AArch64::FRINTZv8f16' data-ref="llvm::AArch64::FRINTZv8f16" data-ref-filename="llvm..AArch64..FRINTZv8f16">FRINTZv8f16</a>;</td></tr>
<tr><th id="3324">3324</th><td>      <b>break</b>;</td></tr>
<tr><th id="3325">3325</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3326">3326</th><td>      <b>if</b> (<a class="local col3 ref" href="#973NumElts" title='NumElts' data-ref="973NumElts" data-ref-filename="973NumElts">NumElts</a> == <var>2</var>)</td></tr>
<tr><th id="3327">3327</th><td>        <a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTZv2f32" title='llvm::AArch64::FRINTZv2f32' data-ref="llvm::AArch64::FRINTZv2f32" data-ref-filename="llvm..AArch64..FRINTZv2f32">FRINTZv2f32</a>;</td></tr>
<tr><th id="3328">3328</th><td>      <b>else</b> <b>if</b> (<a class="local col3 ref" href="#973NumElts" title='NumElts' data-ref="973NumElts" data-ref-filename="973NumElts">NumElts</a> == <var>4</var>)</td></tr>
<tr><th id="3329">3329</th><td>        <a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTZv4f32" title='llvm::AArch64::FRINTZv4f32' data-ref="llvm::AArch64::FRINTZv4f32" data-ref-filename="llvm..AArch64..FRINTZv4f32">FRINTZv4f32</a>;</td></tr>
<tr><th id="3330">3330</th><td>      <b>break</b>;</td></tr>
<tr><th id="3331">3331</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3332">3332</th><td>      <b>if</b> (<a class="local col3 ref" href="#973NumElts" title='NumElts' data-ref="973NumElts" data-ref-filename="973NumElts">NumElts</a> == <var>2</var>)</td></tr>
<tr><th id="3333">3333</th><td>        <a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTZv2f64" title='llvm::AArch64::FRINTZv2f64' data-ref="llvm::AArch64::FRINTZv2f64" data-ref-filename="llvm..AArch64..FRINTZv2f64">FRINTZv2f64</a>;</td></tr>
<tr><th id="3334">3334</th><td>      <b>break</b>;</td></tr>
<tr><th id="3335">3335</th><td>    }</td></tr>
<tr><th id="3336">3336</th><td>  }</td></tr>
<tr><th id="3337">3337</th><td></td></tr>
<tr><th id="3338">3338</th><td>  <b>if</b> (!<a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a>) {</td></tr>
<tr><th id="3339">3339</th><td>    <i>// Didn't get an opcode above, bail.</i></td></tr>
<tr><th id="3340">3340</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unsupported type for G_INTRINSIC_TRUNC!\n"</q>);</td></tr>
<tr><th id="3341">3341</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3342">3342</th><td>  }</td></tr>
<tr><th id="3343">3343</th><td></td></tr>
<tr><th id="3344">3344</th><td>  <i>// Legalization would have set us up perfectly for this; we just need to</i></td></tr>
<tr><th id="3345">3345</th><td><i>  // set the opcode and move on.</i></td></tr>
<tr><th id="3346">3346</th><td>  <a class="local col9 ref" href="#969I" title='I' data-ref="969I" data-ref-filename="969I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#972Opc" title='Opc' data-ref="972Opc" data-ref-filename="972Opc">Opc</a>));</td></tr>
<tr><th id="3347">3347</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col9 ref" href="#969I" title='I' data-ref="969I" data-ref-filename="969I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3348">3348</th><td>}</td></tr>
<tr><th id="3349">3349</th><td></td></tr>
<tr><th id="3350">3350</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicRound</dfn>(</td></tr>
<tr><th id="3351">3351</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="974I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="974I" data-ref-filename="974I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="975MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="975MRI" data-ref-filename="975MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3352">3352</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="976SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="976SrcTy" data-ref-filename="976SrcTy">SrcTy</dfn> = <a class="local col5 ref" href="#975MRI" title='MRI' data-ref="975MRI" data-ref-filename="975MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#974I" title='I' data-ref="974I" data-ref-filename="974I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3353">3353</th><td></td></tr>
<tr><th id="3354">3354</th><td>  <i>// Select the correct opcode.</i></td></tr>
<tr><th id="3355">3355</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="977Opc" title='Opc' data-type='unsigned int' data-ref="977Opc" data-ref-filename="977Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3356">3356</th><td>  <b>if</b> (!<a class="local col6 ref" href="#976SrcTy" title='SrcTy' data-ref="976SrcTy" data-ref-filename="976SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="3357">3357</th><td>    <b>switch</b> (<a class="local col6 ref" href="#976SrcTy" title='SrcTy' data-ref="976SrcTy" data-ref-filename="976SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="3358">3358</th><td>    <b>default</b>:</td></tr>
<tr><th id="3359">3359</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3360">3360</th><td>      <a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTAHr" title='llvm::AArch64::FRINTAHr' data-ref="llvm::AArch64::FRINTAHr" data-ref-filename="llvm..AArch64..FRINTAHr">FRINTAHr</a>;</td></tr>
<tr><th id="3361">3361</th><td>      <b>break</b>;</td></tr>
<tr><th id="3362">3362</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3363">3363</th><td>      <a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTASr" title='llvm::AArch64::FRINTASr' data-ref="llvm::AArch64::FRINTASr" data-ref-filename="llvm..AArch64..FRINTASr">FRINTASr</a>;</td></tr>
<tr><th id="3364">3364</th><td>      <b>break</b>;</td></tr>
<tr><th id="3365">3365</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3366">3366</th><td>      <a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTADr" title='llvm::AArch64::FRINTADr' data-ref="llvm::AArch64::FRINTADr" data-ref-filename="llvm..AArch64..FRINTADr">FRINTADr</a>;</td></tr>
<tr><th id="3367">3367</th><td>      <b>break</b>;</td></tr>
<tr><th id="3368">3368</th><td>    }</td></tr>
<tr><th id="3369">3369</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3370">3370</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="978NumElts" title='NumElts' data-type='unsigned int' data-ref="978NumElts" data-ref-filename="978NumElts">NumElts</dfn> = <a class="local col6 ref" href="#976SrcTy" title='SrcTy' data-ref="976SrcTy" data-ref-filename="976SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="3371">3371</th><td>    <b>switch</b> (<a class="local col6 ref" href="#976SrcTy" title='SrcTy' data-ref="976SrcTy" data-ref-filename="976SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="3372">3372</th><td>    <b>default</b>:</td></tr>
<tr><th id="3373">3373</th><td>      <b>break</b>;</td></tr>
<tr><th id="3374">3374</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3375">3375</th><td>      <b>if</b> (<a class="local col8 ref" href="#978NumElts" title='NumElts' data-ref="978NumElts" data-ref-filename="978NumElts">NumElts</a> == <var>4</var>)</td></tr>
<tr><th id="3376">3376</th><td>        <a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTAv4f16" title='llvm::AArch64::FRINTAv4f16' data-ref="llvm::AArch64::FRINTAv4f16" data-ref-filename="llvm..AArch64..FRINTAv4f16">FRINTAv4f16</a>;</td></tr>
<tr><th id="3377">3377</th><td>      <b>else</b> <b>if</b> (<a class="local col8 ref" href="#978NumElts" title='NumElts' data-ref="978NumElts" data-ref-filename="978NumElts">NumElts</a> == <var>8</var>)</td></tr>
<tr><th id="3378">3378</th><td>        <a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTAv8f16" title='llvm::AArch64::FRINTAv8f16' data-ref="llvm::AArch64::FRINTAv8f16" data-ref-filename="llvm..AArch64..FRINTAv8f16">FRINTAv8f16</a>;</td></tr>
<tr><th id="3379">3379</th><td>      <b>break</b>;</td></tr>
<tr><th id="3380">3380</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3381">3381</th><td>      <b>if</b> (<a class="local col8 ref" href="#978NumElts" title='NumElts' data-ref="978NumElts" data-ref-filename="978NumElts">NumElts</a> == <var>2</var>)</td></tr>
<tr><th id="3382">3382</th><td>        <a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTAv2f32" title='llvm::AArch64::FRINTAv2f32' data-ref="llvm::AArch64::FRINTAv2f32" data-ref-filename="llvm..AArch64..FRINTAv2f32">FRINTAv2f32</a>;</td></tr>
<tr><th id="3383">3383</th><td>      <b>else</b> <b>if</b> (<a class="local col8 ref" href="#978NumElts" title='NumElts' data-ref="978NumElts" data-ref-filename="978NumElts">NumElts</a> == <var>4</var>)</td></tr>
<tr><th id="3384">3384</th><td>        <a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTAv4f32" title='llvm::AArch64::FRINTAv4f32' data-ref="llvm::AArch64::FRINTAv4f32" data-ref-filename="llvm..AArch64..FRINTAv4f32">FRINTAv4f32</a>;</td></tr>
<tr><th id="3385">3385</th><td>      <b>break</b>;</td></tr>
<tr><th id="3386">3386</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3387">3387</th><td>      <b>if</b> (<a class="local col8 ref" href="#978NumElts" title='NumElts' data-ref="978NumElts" data-ref-filename="978NumElts">NumElts</a> == <var>2</var>)</td></tr>
<tr><th id="3388">3388</th><td>        <a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FRINTAv2f64" title='llvm::AArch64::FRINTAv2f64' data-ref="llvm::AArch64::FRINTAv2f64" data-ref-filename="llvm..AArch64..FRINTAv2f64">FRINTAv2f64</a>;</td></tr>
<tr><th id="3389">3389</th><td>      <b>break</b>;</td></tr>
<tr><th id="3390">3390</th><td>    }</td></tr>
<tr><th id="3391">3391</th><td>  }</td></tr>
<tr><th id="3392">3392</th><td></td></tr>
<tr><th id="3393">3393</th><td>  <b>if</b> (!<a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a>) {</td></tr>
<tr><th id="3394">3394</th><td>    <i>// Didn't get an opcode above, bail.</i></td></tr>
<tr><th id="3395">3395</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unsupported type for G_INTRINSIC_ROUND!\n"</q>);</td></tr>
<tr><th id="3396">3396</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3397">3397</th><td>  }</td></tr>
<tr><th id="3398">3398</th><td></td></tr>
<tr><th id="3399">3399</th><td>  <i>// Legalization would have set us up perfectly for this; we just need to</i></td></tr>
<tr><th id="3400">3400</th><td><i>  // set the opcode and move on.</i></td></tr>
<tr><th id="3401">3401</th><td>  <a class="local col4 ref" href="#974I" title='I' data-ref="974I" data-ref-filename="974I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#977Opc" title='Opc' data-ref="977Opc" data-ref-filename="977Opc">Opc</a>));</td></tr>
<tr><th id="3402">3402</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col4 ref" href="#974I" title='I' data-ref="974I" data-ref-filename="974I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3403">3403</th><td>}</td></tr>
<tr><th id="3404">3404</th><td></td></tr>
<tr><th id="3405">3405</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorICmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorICmp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorICmp</dfn>(</td></tr>
<tr><th id="3406">3406</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="979I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="979I" data-ref-filename="979I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="980MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="980MRI" data-ref-filename="980MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3407">3407</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="981DstReg" title='DstReg' data-type='llvm::Register' data-ref="981DstReg" data-ref-filename="981DstReg">DstReg</dfn> = <a class="local col9 ref" href="#979I" title='I' data-ref="979I" data-ref-filename="979I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3408">3408</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="982DstTy" title='DstTy' data-type='llvm::LLT' data-ref="982DstTy" data-ref-filename="982DstTy">DstTy</dfn> = <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#981DstReg" title='DstReg' data-ref="981DstReg" data-ref-filename="981DstReg">DstReg</a>);</td></tr>
<tr><th id="3409">3409</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="983SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="983SrcReg" data-ref-filename="983SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#979I" title='I' data-ref="979I" data-ref-filename="979I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3410">3410</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="984Src2Reg" title='Src2Reg' data-type='llvm::Register' data-ref="984Src2Reg" data-ref-filename="984Src2Reg">Src2Reg</dfn> = <a class="local col9 ref" href="#979I" title='I' data-ref="979I" data-ref-filename="979I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3411">3411</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="985SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="985SrcTy" data-ref-filename="985SrcTy">SrcTy</dfn> = <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#983SrcReg" title='SrcReg' data-ref="983SrcReg" data-ref-filename="983SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3412">3412</th><td></td></tr>
<tr><th id="3413">3413</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="986SrcEltSize" title='SrcEltSize' data-type='unsigned int' data-ref="986SrcEltSize" data-ref-filename="986SrcEltSize">SrcEltSize</dfn> = <a class="local col5 ref" href="#985SrcTy" title='SrcTy' data-ref="985SrcTy" data-ref-filename="985SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3414">3414</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="987NumElts" title='NumElts' data-type='unsigned int' data-ref="987NumElts" data-ref-filename="987NumElts">NumElts</dfn> = <a class="local col2 ref" href="#982DstTy" title='DstTy' data-ref="982DstTy" data-ref-filename="982DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="3415">3415</th><td></td></tr>
<tr><th id="3416">3416</th><td>  <i>// First index is element size, 0 == 8b, 1 == 16b, 2 == 32b, 3 == 64b</i></td></tr>
<tr><th id="3417">3417</th><td><i>  // Second index is num elts, 0 == v2, 1 == v4, 2 == v8, 3 == v16</i></td></tr>
<tr><th id="3418">3418</th><td><i>  // Third index is cc opcode:</i></td></tr>
<tr><th id="3419">3419</th><td><i>  // 0 == eq</i></td></tr>
<tr><th id="3420">3420</th><td><i>  // 1 == ugt</i></td></tr>
<tr><th id="3421">3421</th><td><i>  // 2 == uge</i></td></tr>
<tr><th id="3422">3422</th><td><i>  // 3 == ult</i></td></tr>
<tr><th id="3423">3423</th><td><i>  // 4 == ule</i></td></tr>
<tr><th id="3424">3424</th><td><i>  // 5 == sgt</i></td></tr>
<tr><th id="3425">3425</th><td><i>  // 6 == sge</i></td></tr>
<tr><th id="3426">3426</th><td><i>  // 7 == slt</i></td></tr>
<tr><th id="3427">3427</th><td><i>  // 8 == sle</i></td></tr>
<tr><th id="3428">3428</th><td><i>  // ne is done by negating 'eq' result.</i></td></tr>
<tr><th id="3429">3429</th><td><i></i></td></tr>
<tr><th id="3430">3430</th><td><i>  // This table below assumes that for some comparisons the operands will be</i></td></tr>
<tr><th id="3431">3431</th><td><i>  // commuted.</i></td></tr>
<tr><th id="3432">3432</th><td><i>  // ult op == commute + ugt op</i></td></tr>
<tr><th id="3433">3433</th><td><i>  // ule op == commute + uge op</i></td></tr>
<tr><th id="3434">3434</th><td><i>  // slt op == commute + sgt op</i></td></tr>
<tr><th id="3435">3435</th><td><i>  // sle op == commute + sge op</i></td></tr>
<tr><th id="3436">3436</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="988PredIdx" title='PredIdx' data-type='unsigned int' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="3437">3437</th><td>  <em>bool</em> <dfn class="local col9 decl" id="989SwapOperands" title='SwapOperands' data-type='bool' data-ref="989SwapOperands" data-ref-filename="989SwapOperands">SwapOperands</dfn> = <b>false</b>;</td></tr>
<tr><th id="3438">3438</th><td>  <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col0 decl" id="990Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="990Pred" data-ref-filename="990Pred">Pred</dfn> = (<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>)<a class="local col9 ref" href="#979I" title='I' data-ref="979I" data-ref-filename="979I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>();</td></tr>
<tr><th id="3439">3439</th><td>  <b>switch</b> (<a class="local col0 ref" href="#990Pred" title='Pred' data-ref="990Pred" data-ref-filename="990Pred">Pred</a>) {</td></tr>
<tr><th id="3440">3440</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="3441">3441</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="3442">3442</th><td>    <a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a> = <var>0</var>;</td></tr>
<tr><th id="3443">3443</th><td>    <b>break</b>;</td></tr>
<tr><th id="3444">3444</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGT" title='llvm::CmpInst::ICMP_UGT' data-ref="llvm::CmpInst::ICMP_UGT" data-ref-filename="llvm..CmpInst..ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="3445">3445</th><td>    <a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a> = <var>1</var>;</td></tr>
<tr><th id="3446">3446</th><td>    <b>break</b>;</td></tr>
<tr><th id="3447">3447</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="3448">3448</th><td>    <a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a> = <var>2</var>;</td></tr>
<tr><th id="3449">3449</th><td>    <b>break</b>;</td></tr>
<tr><th id="3450">3450</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="3451">3451</th><td>    <a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a> = <var>3</var>;</td></tr>
<tr><th id="3452">3452</th><td>    <a class="local col9 ref" href="#989SwapOperands" title='SwapOperands' data-ref="989SwapOperands" data-ref-filename="989SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="3453">3453</th><td>    <b>break</b>;</td></tr>
<tr><th id="3454">3454</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULE" title='llvm::CmpInst::ICMP_ULE' data-ref="llvm::CmpInst::ICMP_ULE" data-ref-filename="llvm..CmpInst..ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="3455">3455</th><td>    <a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a> = <var>4</var>;</td></tr>
<tr><th id="3456">3456</th><td>    <a class="local col9 ref" href="#989SwapOperands" title='SwapOperands' data-ref="989SwapOperands" data-ref-filename="989SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="3457">3457</th><td>    <b>break</b>;</td></tr>
<tr><th id="3458">3458</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="3459">3459</th><td>    <a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a> = <var>5</var>;</td></tr>
<tr><th id="3460">3460</th><td>    <b>break</b>;</td></tr>
<tr><th id="3461">3461</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGE" title='llvm::CmpInst::ICMP_SGE' data-ref="llvm::CmpInst::ICMP_SGE" data-ref-filename="llvm..CmpInst..ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="3462">3462</th><td>    <a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a> = <var>6</var>;</td></tr>
<tr><th id="3463">3463</th><td>    <b>break</b>;</td></tr>
<tr><th id="3464">3464</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="3465">3465</th><td>    <a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a> = <var>7</var>;</td></tr>
<tr><th id="3466">3466</th><td>    <a class="local col9 ref" href="#989SwapOperands" title='SwapOperands' data-ref="989SwapOperands" data-ref-filename="989SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="3467">3467</th><td>    <b>break</b>;</td></tr>
<tr><th id="3468">3468</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="3469">3469</th><td>    <a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a> = <var>8</var>;</td></tr>
<tr><th id="3470">3470</th><td>    <a class="local col9 ref" href="#989SwapOperands" title='SwapOperands' data-ref="989SwapOperands" data-ref-filename="989SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="3471">3471</th><td>    <b>break</b>;</td></tr>
<tr><th id="3472">3472</th><td>  <b>default</b>:</td></tr>
<tr><th id="3473">3473</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled icmp predicate"</q>);</td></tr>
<tr><th id="3474">3474</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3475">3475</th><td>  }</td></tr>
<tr><th id="3476">3476</th><td></td></tr>
<tr><th id="3477">3477</th><td>  <i>// This table obviously should be tablegen'd when we have our GISel native</i></td></tr>
<tr><th id="3478">3478</th><td><i>  // tablegen selector.</i></td></tr>
<tr><th id="3479">3479</th><td></td></tr>
<tr><th id="3480">3480</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="991OpcTable" title='OpcTable' data-type='const unsigned int [4][4][9]' data-ref="991OpcTable" data-ref-filename="991OpcTable">OpcTable</dfn>[<var>4</var>][<var>4</var>][<var>9</var>] = {</td></tr>
<tr><th id="3481">3481</th><td>      {</td></tr>
<tr><th id="3482">3482</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3483">3483</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3484">3484</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="3485">3485</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3486">3486</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3487">3487</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="3488">3488</th><td>          {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMEQv8i8" title='llvm::AArch64::CMEQv8i8' data-ref="llvm::AArch64::CMEQv8i8" data-ref-filename="llvm..AArch64..CMEQv8i8">CMEQv8i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv8i8" title='llvm::AArch64::CMHIv8i8' data-ref="llvm::AArch64::CMHIv8i8" data-ref-filename="llvm..AArch64..CMHIv8i8">CMHIv8i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv8i8" title='llvm::AArch64::CMHSv8i8' data-ref="llvm::AArch64::CMHSv8i8" data-ref-filename="llvm..AArch64..CMHSv8i8">CMHSv8i8</a>,</td></tr>
<tr><th id="3489">3489</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv8i8" title='llvm::AArch64::CMHIv8i8' data-ref="llvm::AArch64::CMHIv8i8" data-ref-filename="llvm..AArch64..CMHIv8i8">CMHIv8i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv8i8" title='llvm::AArch64::CMHSv8i8' data-ref="llvm::AArch64::CMHSv8i8" data-ref-filename="llvm..AArch64..CMHSv8i8">CMHSv8i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv8i8" title='llvm::AArch64::CMGTv8i8' data-ref="llvm::AArch64::CMGTv8i8" data-ref-filename="llvm..AArch64..CMGTv8i8">CMGTv8i8</a>,</td></tr>
<tr><th id="3490">3490</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv8i8" title='llvm::AArch64::CMGEv8i8' data-ref="llvm::AArch64::CMGEv8i8" data-ref-filename="llvm..AArch64..CMGEv8i8">CMGEv8i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv8i8" title='llvm::AArch64::CMGTv8i8' data-ref="llvm::AArch64::CMGTv8i8" data-ref-filename="llvm..AArch64..CMGTv8i8">CMGTv8i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv8i8" title='llvm::AArch64::CMGEv8i8' data-ref="llvm::AArch64::CMGEv8i8" data-ref-filename="llvm..AArch64..CMGEv8i8">CMGEv8i8</a>},</td></tr>
<tr><th id="3491">3491</th><td>          {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMEQv16i8" title='llvm::AArch64::CMEQv16i8' data-ref="llvm::AArch64::CMEQv16i8" data-ref-filename="llvm..AArch64..CMEQv16i8">CMEQv16i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv16i8" title='llvm::AArch64::CMHIv16i8' data-ref="llvm::AArch64::CMHIv16i8" data-ref-filename="llvm..AArch64..CMHIv16i8">CMHIv16i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv16i8" title='llvm::AArch64::CMHSv16i8' data-ref="llvm::AArch64::CMHSv16i8" data-ref-filename="llvm..AArch64..CMHSv16i8">CMHSv16i8</a>,</td></tr>
<tr><th id="3492">3492</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv16i8" title='llvm::AArch64::CMHIv16i8' data-ref="llvm::AArch64::CMHIv16i8" data-ref-filename="llvm..AArch64..CMHIv16i8">CMHIv16i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv16i8" title='llvm::AArch64::CMHSv16i8' data-ref="llvm::AArch64::CMHSv16i8" data-ref-filename="llvm..AArch64..CMHSv16i8">CMHSv16i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv16i8" title='llvm::AArch64::CMGTv16i8' data-ref="llvm::AArch64::CMGTv16i8" data-ref-filename="llvm..AArch64..CMGTv16i8">CMGTv16i8</a>,</td></tr>
<tr><th id="3493">3493</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv16i8" title='llvm::AArch64::CMGEv16i8' data-ref="llvm::AArch64::CMGEv16i8" data-ref-filename="llvm..AArch64..CMGEv16i8">CMGEv16i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv16i8" title='llvm::AArch64::CMGTv16i8' data-ref="llvm::AArch64::CMGTv16i8" data-ref-filename="llvm..AArch64..CMGTv16i8">CMGTv16i8</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv16i8" title='llvm::AArch64::CMGEv16i8' data-ref="llvm::AArch64::CMGEv16i8" data-ref-filename="llvm..AArch64..CMGEv16i8">CMGEv16i8</a>}</td></tr>
<tr><th id="3494">3494</th><td>      },</td></tr>
<tr><th id="3495">3495</th><td>      {</td></tr>
<tr><th id="3496">3496</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3497">3497</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3498">3498</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="3499">3499</th><td>          {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMEQv4i16" title='llvm::AArch64::CMEQv4i16' data-ref="llvm::AArch64::CMEQv4i16" data-ref-filename="llvm..AArch64..CMEQv4i16">CMEQv4i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv4i16" title='llvm::AArch64::CMHIv4i16' data-ref="llvm::AArch64::CMHIv4i16" data-ref-filename="llvm..AArch64..CMHIv4i16">CMHIv4i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv4i16" title='llvm::AArch64::CMHSv4i16' data-ref="llvm::AArch64::CMHSv4i16" data-ref-filename="llvm..AArch64..CMHSv4i16">CMHSv4i16</a>,</td></tr>
<tr><th id="3500">3500</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv4i16" title='llvm::AArch64::CMHIv4i16' data-ref="llvm::AArch64::CMHIv4i16" data-ref-filename="llvm..AArch64..CMHIv4i16">CMHIv4i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv4i16" title='llvm::AArch64::CMHSv4i16' data-ref="llvm::AArch64::CMHSv4i16" data-ref-filename="llvm..AArch64..CMHSv4i16">CMHSv4i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv4i16" title='llvm::AArch64::CMGTv4i16' data-ref="llvm::AArch64::CMGTv4i16" data-ref-filename="llvm..AArch64..CMGTv4i16">CMGTv4i16</a>,</td></tr>
<tr><th id="3501">3501</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv4i16" title='llvm::AArch64::CMGEv4i16' data-ref="llvm::AArch64::CMGEv4i16" data-ref-filename="llvm..AArch64..CMGEv4i16">CMGEv4i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv4i16" title='llvm::AArch64::CMGTv4i16' data-ref="llvm::AArch64::CMGTv4i16" data-ref-filename="llvm..AArch64..CMGTv4i16">CMGTv4i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv4i16" title='llvm::AArch64::CMGEv4i16' data-ref="llvm::AArch64::CMGEv4i16" data-ref-filename="llvm..AArch64..CMGEv4i16">CMGEv4i16</a>},</td></tr>
<tr><th id="3502">3502</th><td>          {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMEQv8i16" title='llvm::AArch64::CMEQv8i16' data-ref="llvm::AArch64::CMEQv8i16" data-ref-filename="llvm..AArch64..CMEQv8i16">CMEQv8i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv8i16" title='llvm::AArch64::CMHIv8i16' data-ref="llvm::AArch64::CMHIv8i16" data-ref-filename="llvm..AArch64..CMHIv8i16">CMHIv8i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv8i16" title='llvm::AArch64::CMHSv8i16' data-ref="llvm::AArch64::CMHSv8i16" data-ref-filename="llvm..AArch64..CMHSv8i16">CMHSv8i16</a>,</td></tr>
<tr><th id="3503">3503</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv8i16" title='llvm::AArch64::CMHIv8i16' data-ref="llvm::AArch64::CMHIv8i16" data-ref-filename="llvm..AArch64..CMHIv8i16">CMHIv8i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv8i16" title='llvm::AArch64::CMHSv8i16' data-ref="llvm::AArch64::CMHSv8i16" data-ref-filename="llvm..AArch64..CMHSv8i16">CMHSv8i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv8i16" title='llvm::AArch64::CMGTv8i16' data-ref="llvm::AArch64::CMGTv8i16" data-ref-filename="llvm..AArch64..CMGTv8i16">CMGTv8i16</a>,</td></tr>
<tr><th id="3504">3504</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv8i16" title='llvm::AArch64::CMGEv8i16' data-ref="llvm::AArch64::CMGEv8i16" data-ref-filename="llvm..AArch64..CMGEv8i16">CMGEv8i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv8i16" title='llvm::AArch64::CMGTv8i16' data-ref="llvm::AArch64::CMGTv8i16" data-ref-filename="llvm..AArch64..CMGTv8i16">CMGTv8i16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv8i16" title='llvm::AArch64::CMGEv8i16' data-ref="llvm::AArch64::CMGEv8i16" data-ref-filename="llvm..AArch64..CMGEv8i16">CMGEv8i16</a>},</td></tr>
<tr><th id="3505">3505</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3506">3506</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3507">3507</th><td>           <var>0</var> <i>/* invalid */</i>}</td></tr>
<tr><th id="3508">3508</th><td>      },</td></tr>
<tr><th id="3509">3509</th><td>      {</td></tr>
<tr><th id="3510">3510</th><td>          {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMEQv2i32" title='llvm::AArch64::CMEQv2i32' data-ref="llvm::AArch64::CMEQv2i32" data-ref-filename="llvm..AArch64..CMEQv2i32">CMEQv2i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv2i32" title='llvm::AArch64::CMHIv2i32' data-ref="llvm::AArch64::CMHIv2i32" data-ref-filename="llvm..AArch64..CMHIv2i32">CMHIv2i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv2i32" title='llvm::AArch64::CMHSv2i32' data-ref="llvm::AArch64::CMHSv2i32" data-ref-filename="llvm..AArch64..CMHSv2i32">CMHSv2i32</a>,</td></tr>
<tr><th id="3511">3511</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv2i32" title='llvm::AArch64::CMHIv2i32' data-ref="llvm::AArch64::CMHIv2i32" data-ref-filename="llvm..AArch64..CMHIv2i32">CMHIv2i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv2i32" title='llvm::AArch64::CMHSv2i32' data-ref="llvm::AArch64::CMHSv2i32" data-ref-filename="llvm..AArch64..CMHSv2i32">CMHSv2i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv2i32" title='llvm::AArch64::CMGTv2i32' data-ref="llvm::AArch64::CMGTv2i32" data-ref-filename="llvm..AArch64..CMGTv2i32">CMGTv2i32</a>,</td></tr>
<tr><th id="3512">3512</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv2i32" title='llvm::AArch64::CMGEv2i32' data-ref="llvm::AArch64::CMGEv2i32" data-ref-filename="llvm..AArch64..CMGEv2i32">CMGEv2i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv2i32" title='llvm::AArch64::CMGTv2i32' data-ref="llvm::AArch64::CMGTv2i32" data-ref-filename="llvm..AArch64..CMGTv2i32">CMGTv2i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv2i32" title='llvm::AArch64::CMGEv2i32' data-ref="llvm::AArch64::CMGEv2i32" data-ref-filename="llvm..AArch64..CMGEv2i32">CMGEv2i32</a>},</td></tr>
<tr><th id="3513">3513</th><td>          {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMEQv4i32" title='llvm::AArch64::CMEQv4i32' data-ref="llvm::AArch64::CMEQv4i32" data-ref-filename="llvm..AArch64..CMEQv4i32">CMEQv4i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv4i32" title='llvm::AArch64::CMHIv4i32' data-ref="llvm::AArch64::CMHIv4i32" data-ref-filename="llvm..AArch64..CMHIv4i32">CMHIv4i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv4i32" title='llvm::AArch64::CMHSv4i32' data-ref="llvm::AArch64::CMHSv4i32" data-ref-filename="llvm..AArch64..CMHSv4i32">CMHSv4i32</a>,</td></tr>
<tr><th id="3514">3514</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv4i32" title='llvm::AArch64::CMHIv4i32' data-ref="llvm::AArch64::CMHIv4i32" data-ref-filename="llvm..AArch64..CMHIv4i32">CMHIv4i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv4i32" title='llvm::AArch64::CMHSv4i32' data-ref="llvm::AArch64::CMHSv4i32" data-ref-filename="llvm..AArch64..CMHSv4i32">CMHSv4i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv4i32" title='llvm::AArch64::CMGTv4i32' data-ref="llvm::AArch64::CMGTv4i32" data-ref-filename="llvm..AArch64..CMGTv4i32">CMGTv4i32</a>,</td></tr>
<tr><th id="3515">3515</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv4i32" title='llvm::AArch64::CMGEv4i32' data-ref="llvm::AArch64::CMGEv4i32" data-ref-filename="llvm..AArch64..CMGEv4i32">CMGEv4i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv4i32" title='llvm::AArch64::CMGTv4i32' data-ref="llvm::AArch64::CMGTv4i32" data-ref-filename="llvm..AArch64..CMGTv4i32">CMGTv4i32</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv4i32" title='llvm::AArch64::CMGEv4i32' data-ref="llvm::AArch64::CMGEv4i32" data-ref-filename="llvm..AArch64..CMGEv4i32">CMGEv4i32</a>},</td></tr>
<tr><th id="3516">3516</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3517">3517</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3518">3518</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="3519">3519</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3520">3520</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3521">3521</th><td>           <var>0</var> <i>/* invalid */</i>}</td></tr>
<tr><th id="3522">3522</th><td>      },</td></tr>
<tr><th id="3523">3523</th><td>      {</td></tr>
<tr><th id="3524">3524</th><td>          {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMEQv2i64" title='llvm::AArch64::CMEQv2i64' data-ref="llvm::AArch64::CMEQv2i64" data-ref-filename="llvm..AArch64..CMEQv2i64">CMEQv2i64</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv2i64" title='llvm::AArch64::CMHIv2i64' data-ref="llvm::AArch64::CMHIv2i64" data-ref-filename="llvm..AArch64..CMHIv2i64">CMHIv2i64</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv2i64" title='llvm::AArch64::CMHSv2i64' data-ref="llvm::AArch64::CMHSv2i64" data-ref-filename="llvm..AArch64..CMHSv2i64">CMHSv2i64</a>,</td></tr>
<tr><th id="3525">3525</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHIv2i64" title='llvm::AArch64::CMHIv2i64' data-ref="llvm::AArch64::CMHIv2i64" data-ref-filename="llvm..AArch64..CMHIv2i64">CMHIv2i64</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMHSv2i64" title='llvm::AArch64::CMHSv2i64' data-ref="llvm::AArch64::CMHSv2i64" data-ref-filename="llvm..AArch64..CMHSv2i64">CMHSv2i64</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv2i64" title='llvm::AArch64::CMGTv2i64' data-ref="llvm::AArch64::CMGTv2i64" data-ref-filename="llvm..AArch64..CMGTv2i64">CMGTv2i64</a>,</td></tr>
<tr><th id="3526">3526</th><td>           <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv2i64" title='llvm::AArch64::CMGEv2i64' data-ref="llvm::AArch64::CMGEv2i64" data-ref-filename="llvm..AArch64..CMGEv2i64">CMGEv2i64</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGTv2i64" title='llvm::AArch64::CMGTv2i64' data-ref="llvm::AArch64::CMGTv2i64" data-ref-filename="llvm..AArch64..CMGTv2i64">CMGTv2i64</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMGEv2i64" title='llvm::AArch64::CMGEv2i64' data-ref="llvm::AArch64::CMGEv2i64" data-ref-filename="llvm..AArch64..CMGEv2i64">CMGEv2i64</a>},</td></tr>
<tr><th id="3527">3527</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3528">3528</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3529">3529</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="3530">3530</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3531">3531</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3532">3532</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="3533">3533</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3534">3534</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="3535">3535</th><td>           <var>0</var> <i>/* invalid */</i>}</td></tr>
<tr><th id="3536">3536</th><td>      },</td></tr>
<tr><th id="3537">3537</th><td>  };</td></tr>
<tr><th id="3538">3538</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="992EltIdx" title='EltIdx' data-type='unsigned int' data-ref="992EltIdx" data-ref-filename="992EltIdx">EltIdx</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col6 ref" href="#986SrcEltSize" title='SrcEltSize' data-ref="986SrcEltSize" data-ref-filename="986SrcEltSize">SrcEltSize</a> / <var>8</var>);</td></tr>
<tr><th id="3539">3539</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="993NumEltsIdx" title='NumEltsIdx' data-type='unsigned int' data-ref="993NumEltsIdx" data-ref-filename="993NumEltsIdx">NumEltsIdx</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col7 ref" href="#987NumElts" title='NumElts' data-ref="987NumElts" data-ref-filename="987NumElts">NumElts</a> / <var>2</var>);</td></tr>
<tr><th id="3540">3540</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="994Opc" title='Opc' data-type='unsigned int' data-ref="994Opc" data-ref-filename="994Opc">Opc</dfn> = <a class="local col1 ref" href="#991OpcTable" title='OpcTable' data-ref="991OpcTable" data-ref-filename="991OpcTable">OpcTable</a>[<a class="local col2 ref" href="#992EltIdx" title='EltIdx' data-ref="992EltIdx" data-ref-filename="992EltIdx">EltIdx</a>][<a class="local col3 ref" href="#993NumEltsIdx" title='NumEltsIdx' data-ref="993NumEltsIdx" data-ref-filename="993NumEltsIdx">NumEltsIdx</a>][<a class="local col8 ref" href="#988PredIdx" title='PredIdx' data-ref="988PredIdx" data-ref-filename="988PredIdx">PredIdx</a>];</td></tr>
<tr><th id="3541">3541</th><td>  <b>if</b> (!<a class="local col4 ref" href="#994Opc" title='Opc' data-ref="994Opc" data-ref-filename="994Opc">Opc</a>) {</td></tr>
<tr><th id="3542">3542</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not map G_ICMP to cmp opcode"</q>);</td></tr>
<tr><th id="3543">3543</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3544">3544</th><td>  }</td></tr>
<tr><th id="3545">3545</th><td></td></tr>
<tr><th id="3546">3546</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="995VecRB" title='VecRB' data-type='const llvm::RegisterBank &amp;' data-ref="995VecRB" data-ref-filename="995VecRB">VecRB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#983SrcReg" title='SrcReg' data-ref="983SrcReg" data-ref-filename="983SrcReg">SrcReg</a>, <a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="3547">3547</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="996SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="996SrcRC" data-ref-filename="996SrcRC">SrcRC</dfn> =</td></tr>
<tr><th id="3548">3548</th><td>      <a class="tu ref fn" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" data-ref-filename="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#985SrcTy" title='SrcTy' data-ref="985SrcTy" data-ref-filename="985SrcTy">SrcTy</a>, <a class="local col5 ref" href="#995VecRB" title='VecRB' data-ref="995VecRB" data-ref-filename="995VecRB">VecRB</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>, <b>true</b>);</td></tr>
<tr><th id="3549">3549</th><td>  <b>if</b> (!<a class="local col6 ref" href="#996SrcRC" title='SrcRC' data-ref="996SrcRC" data-ref-filename="996SrcRC">SrcRC</a>) {</td></tr>
<tr><th id="3550">3550</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not determine source register class.\n"</q>);</td></tr>
<tr><th id="3551">3551</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3552">3552</th><td>  }</td></tr>
<tr><th id="3553">3553</th><td></td></tr>
<tr><th id="3554">3554</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="997NotOpc" title='NotOpc' data-type='unsigned int' data-ref="997NotOpc" data-ref-filename="997NotOpc">NotOpc</dfn> = <a class="local col0 ref" href="#990Pred" title='Pred' data-ref="990Pred" data-ref-filename="990Pred">Pred</a> == <a class="type" href="../../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst" data-ref-filename="llvm..ICmpInst">ICmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NOTv8i8" title='llvm::AArch64::NOTv8i8' data-ref="llvm::AArch64::NOTv8i8" data-ref-filename="llvm..AArch64..NOTv8i8">NOTv8i8</a> : <var>0</var>;</td></tr>
<tr><th id="3555">3555</th><td>  <b>if</b> (<a class="local col5 ref" href="#985SrcTy" title='SrcTy' data-ref="985SrcTy" data-ref-filename="985SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>)</td></tr>
<tr><th id="3556">3556</th><td>    <a class="local col7 ref" href="#997NotOpc" title='NotOpc' data-ref="997NotOpc" data-ref-filename="997NotOpc">NotOpc</a> = <a class="local col7 ref" href="#997NotOpc" title='NotOpc' data-ref="997NotOpc" data-ref-filename="997NotOpc">NotOpc</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::NOTv16i8" title='llvm::AArch64::NOTv16i8' data-ref="llvm::AArch64::NOTv16i8" data-ref-filename="llvm..AArch64..NOTv16i8">NOTv16i8</a> : <var>0</var>;</td></tr>
<tr><th id="3557">3557</th><td></td></tr>
<tr><th id="3558">3558</th><td>  <b>if</b> (<a class="local col9 ref" href="#989SwapOperands" title='SwapOperands' data-ref="989SwapOperands" data-ref-filename="989SwapOperands">SwapOperands</a>)</td></tr>
<tr><th id="3559">3559</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col3 ref" href="#983SrcReg" title='SrcReg' data-ref="983SrcReg" data-ref-filename="983SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#984Src2Reg" title='Src2Reg' data-ref="984Src2Reg" data-ref-filename="984Src2Reg">Src2Reg</a></span>);</td></tr>
<tr><th id="3560">3560</th><td></td></tr>
<tr><th id="3561">3561</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="998MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="998MIB" data-ref-filename="998MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col9 ref" href="#979I" title='I' data-ref="979I" data-ref-filename="979I">I</a>);</td></tr>
<tr><th id="3562">3562</th><td>  <em>auto</em> <dfn class="local col9 decl" id="999Cmp" title='Cmp' data-type='llvm::MachineInstrBuilder' data-ref="999Cmp" data-ref-filename="999Cmp">Cmp</dfn> = <a class="local col8 ref" href="#998MIB" title='MIB' data-ref="998MIB" data-ref-filename="998MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col4 ref" href="#994Opc" title='Opc' data-ref="994Opc" data-ref-filename="994Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#996SrcRC" title='SrcRC' data-ref="996SrcRC" data-ref-filename="996SrcRC">SrcRC</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#983SrcReg" title='SrcReg' data-ref="983SrcReg" data-ref-filename="983SrcReg">SrcReg</a>, <a class="local col4 ref" href="#984Src2Reg" title='Src2Reg' data-ref="984Src2Reg" data-ref-filename="984Src2Reg">Src2Reg</a>});</td></tr>
<tr><th id="3563">3563</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#999Cmp" title='Cmp' data-ref="999Cmp" data-ref-filename="999Cmp">Cmp</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3564">3564</th><td></td></tr>
<tr><th id="3565">3565</th><td>  <i>// Invert if we had a 'ne' cc.</i></td></tr>
<tr><th id="3566">3566</th><td>  <b>if</b> (<a class="local col7 ref" href="#997NotOpc" title='NotOpc' data-ref="997NotOpc" data-ref-filename="997NotOpc">NotOpc</a>) {</td></tr>
<tr><th id="3567">3567</th><td>    <a class="local col9 ref" href="#999Cmp" title='Cmp' data-ref="999Cmp" data-ref-filename="999Cmp">Cmp</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="local col8 ref" href="#998MIB" title='MIB' data-ref="998MIB" data-ref-filename="998MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col7 ref" href="#997NotOpc" title='NotOpc' data-ref="997NotOpc" data-ref-filename="997NotOpc">NotOpc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#981DstReg" title='DstReg' data-ref="981DstReg" data-ref-filename="981DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#999Cmp" title='Cmp' data-ref="999Cmp" data-ref-filename="999Cmp">Cmp</a>});</td></tr>
<tr><th id="3568">3568</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#999Cmp" title='Cmp' data-ref="999Cmp" data-ref-filename="999Cmp">Cmp</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3569">3569</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3570">3570</th><td>    <a class="local col8 ref" href="#998MIB" title='MIB' data-ref="998MIB" data-ref-filename="998MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#981DstReg" title='DstReg' data-ref="981DstReg" data-ref-filename="981DstReg">DstReg</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#999Cmp" title='Cmp' data-ref="999Cmp" data-ref-filename="999Cmp">Cmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="3571">3571</th><td>  }</td></tr>
<tr><th id="3572">3572</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#981DstReg" title='DstReg' data-ref="981DstReg" data-ref-filename="981DstReg">DstReg</a>, *<a class="local col6 ref" href="#996SrcRC" title='SrcRC' data-ref="996SrcRC" data-ref-filename="996SrcRC">SrcRC</a>, <span class='refarg'><a class="local col0 ref" href="#980MRI" title='MRI' data-ref="980MRI" data-ref-filename="980MRI">MRI</a></span>);</td></tr>
<tr><th id="3573">3573</th><td>  <a class="local col9 ref" href="#979I" title='I' data-ref="979I" data-ref-filename="979I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3574">3574</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3575">3575</th><td>}</td></tr>
<tr><th id="3576">3576</th><td></td></tr>
<tr><th id="3577">3577</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitScalarToVector(unsigned int EltSize, const llvm::TargetRegisterClass * DstRC, llvm::Register Scalar, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">emitScalarToVector</dfn>(</td></tr>
<tr><th id="3578">3578</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1000EltSize" title='EltSize' data-type='unsigned int' data-ref="1000EltSize" data-ref-filename="1000EltSize">EltSize</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1001DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1001DstRC" data-ref-filename="1001DstRC">DstRC</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1002Scalar" title='Scalar' data-type='llvm::Register' data-ref="1002Scalar" data-ref-filename="1002Scalar">Scalar</dfn>,</td></tr>
<tr><th id="3579">3579</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="1003MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1003MIRBuilder" data-ref-filename="1003MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="3580">3580</th><td>  <em>auto</em> <dfn class="local col4 decl" id="1004Undef" title='Undef' data-type='llvm::MachineInstrBuilder' data-ref="1004Undef" data-ref-filename="1004Undef">Undef</dfn> = <a class="local col3 ref" href="#1003MIRBuilder" title='MIRBuilder' data-ref="1003MIRBuilder" data-ref-filename="1003MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#1001DstRC" title='DstRC' data-ref="1001DstRC" data-ref-filename="1001DstRC">DstRC</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>});</td></tr>
<tr><th id="3581">3581</th><td></td></tr>
<tr><th id="3582">3582</th><td>  <em>auto</em> <dfn class="local col5 decl" id="1005BuildFn" title='BuildFn' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:3582:18)' data-ref="1005BuildFn" data-ref-filename="1005BuildFn">BuildFn</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col6 decl" id="1006SubregIndex" title='SubregIndex' data-type='unsigned int' data-ref="1006SubregIndex" data-ref-filename="1006SubregIndex">SubregIndex</dfn>) {</td></tr>
<tr><th id="3583">3583</th><td>    <em>auto</em> <dfn class="local col7 decl" id="1007Ins" title='Ins' data-type='llvm::MachineInstrBuilder' data-ref="1007Ins" data-ref-filename="1007Ins">Ins</dfn> =</td></tr>
<tr><th id="3584">3584</th><td>        <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col3 ref" href="#1003MIRBuilder" title='MIRBuilder' data-ref="1003MIRBuilder" data-ref-filename="1003MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="3585">3585</th><td>            .<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG" data-ref-filename="llvm..TargetOpcode..INSERT_SUBREG">INSERT_SUBREG</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#1001DstRC" title='DstRC' data-ref="1001DstRC" data-ref-filename="1001DstRC">DstRC</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#1004Undef" title='Undef' data-ref="1004Undef" data-ref-filename="1004Undef">Undef</a>, <a class="local col2 ref" href="#1002Scalar" title='Scalar' data-ref="1002Scalar" data-ref-filename="1002Scalar">Scalar</a>})</td></tr>
<tr><th id="3586">3586</th><td>            .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1006SubregIndex" title='SubregIndex' data-ref="1006SubregIndex" data-ref-filename="1006SubregIndex">SubregIndex</a>);</td></tr>
<tr><th id="3587">3587</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#1004Undef" title='Undef' data-ref="1004Undef" data-ref-filename="1004Undef">Undef</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3588">3588</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#1007Ins" title='Ins' data-ref="1007Ins" data-ref-filename="1007Ins">Ins</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3589">3589</th><td>    <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#1007Ins" title='Ins' data-ref="1007Ins" data-ref-filename="1007Ins">Ins</a>;</td></tr>
<tr><th id="3590">3590</th><td>  };</td></tr>
<tr><th id="3591">3591</th><td></td></tr>
<tr><th id="3592">3592</th><td>  <b>switch</b> (<a class="local col0 ref" href="#1000EltSize" title='EltSize' data-ref="1000EltSize" data-ref-filename="1000EltSize">EltSize</a>) {</td></tr>
<tr><th id="3593">3593</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3594">3594</th><td>    <b>return</b> <a class="local col5 ref" href="#1005BuildFn" title='BuildFn' data-ref="1005BuildFn" data-ref-filename="1005BuildFn">BuildFn</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderEENK3$_5clEj" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector(unsigned int, const llvm::TargetRegisterClass *, llvm::Register, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderEENK3$_5clEj" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderEENK3$_5clEj">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>)</a>;</td></tr>
<tr><th id="3595">3595</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3596">3596</th><td>    <b>return</b> <a class="local col5 ref" href="#1005BuildFn" title='BuildFn' data-ref="1005BuildFn" data-ref-filename="1005BuildFn">BuildFn</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderEENK3$_5clEj" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector(unsigned int, const llvm::TargetRegisterClass *, llvm::Register, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderEENK3$_5clEj" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderEENK3$_5clEj">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>)</a>;</td></tr>
<tr><th id="3597">3597</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3598">3598</th><td>    <b>return</b> <a class="local col5 ref" href="#1005BuildFn" title='BuildFn' data-ref="1005BuildFn" data-ref-filename="1005BuildFn">BuildFn</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderEENK3$_5clEj" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector(unsigned int, const llvm::TargetRegisterClass *, llvm::Register, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderEENK3$_5clEj" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderEENK3$_5clEj">(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>)</a>;</td></tr>
<tr><th id="3599">3599</th><td>  <b>default</b>:</td></tr>
<tr><th id="3600">3600</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3601">3601</th><td>  }</td></tr>
<tr><th id="3602">3602</th><td>}</td></tr>
<tr><th id="3603">3603</th><td></td></tr>
<tr><th id="3604">3604</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectMergeValues' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectMergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectMergeValues</dfn>(</td></tr>
<tr><th id="3605">3605</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1008I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1008I" data-ref-filename="1008I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1009MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3606">3606</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_MERGE_VALUES &amp;&amp; <q>"unexpected opcode"</q>);</td></tr>
<tr><th id="3607">3607</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="1010DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="1010DstTy" data-ref-filename="1010DstTy">DstTy</dfn> = <a class="local col9 ref" href="#1009MRI" title='MRI' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3608">3608</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="1011SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="1011SrcTy" data-ref-filename="1011SrcTy">SrcTy</dfn> = <a class="local col9 ref" href="#1009MRI" title='MRI' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3609">3609</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!DstTy.isVector() &amp;&amp; !SrcTy.isVector() &amp;&amp; <q>"invalid merge operation"</q>);</td></tr>
<tr><th id="3610">3610</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="1012RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="1012RB" data-ref-filename="1012RB">RB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#1009MRI" title='MRI' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="3611">3611</th><td></td></tr>
<tr><th id="3612">3612</th><td>  <b>if</b> (<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>3</var>)</td></tr>
<tr><th id="3613">3613</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3614">3614</th><td></td></tr>
<tr><th id="3615">3615</th><td>  <i>// Merging 2 s64s into an s128.</i></td></tr>
<tr><th id="3616">3616</th><td>  <b>if</b> (<a class="local col0 ref" href="#1010DstTy" title='DstTy' data-ref="1010DstTy" data-ref-filename="1010DstTy">DstTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>128</var>)) {</td></tr>
<tr><th id="3617">3617</th><td>    <b>if</b> (<a class="local col1 ref" href="#1011SrcTy" title='SrcTy' data-ref="1011SrcTy" data-ref-filename="1011SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>)</td></tr>
<tr><th id="3618">3618</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3619">3619</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col3 decl" id="1013MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="1013MIB" data-ref-filename="1013MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>);</td></tr>
<tr><th id="3620">3620</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1014DstReg" title='DstReg' data-type='llvm::Register' data-ref="1014DstReg" data-ref-filename="1014DstReg">DstReg</dfn> = <a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3621">3621</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1015Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="1015Src1Reg" data-ref-filename="1015Src1Reg">Src1Reg</dfn> = <a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3622">3622</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1016Src2Reg" title='Src2Reg' data-type='llvm::Register' data-ref="1016Src2Reg" data-ref-filename="1016Src2Reg">Src2Reg</dfn> = <a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3623">3623</th><td>    <em>auto</em> <dfn class="local col7 decl" id="1017Tmp" title='Tmp' data-type='llvm::MachineInstrBuilder' data-ref="1017Tmp" data-ref-filename="1017Tmp">Tmp</dfn> = <a class="local col3 ref" href="#1013MIB" title='MIB' data-ref="1013MIB" data-ref-filename="1013MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#1010DstTy" title='DstTy' data-ref="1010DstTy" data-ref-filename="1010DstTy">DstTy</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>});</td></tr>
<tr><th id="3624">3624</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1018InsMI" title='InsMI' data-type='llvm::MachineInstr *' data-ref="1018InsMI" data-ref-filename="1018InsMI">InsMI</dfn> =</td></tr>
<tr><th id="3625">3625</th><td>        <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>, <a class="local col7 ref" href="#1017Tmp" title='Tmp' data-ref="1017Tmp" data-ref-filename="1017Tmp">Tmp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1015Src1Reg" title='Src1Reg' data-ref="1015Src1Reg" data-ref-filename="1015Src1Reg">Src1Reg</a>, <i>/* LaneIdx */</i> <var>0</var>, <a class="local col2 ref" href="#1012RB" title='RB' data-ref="1012RB" data-ref-filename="1012RB">RB</a>, <span class='refarg'><a class="local col3 ref" href="#1013MIB" title='MIB' data-ref="1013MIB" data-ref-filename="1013MIB">MIB</a></span>);</td></tr>
<tr><th id="3626">3626</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1018InsMI" title='InsMI' data-ref="1018InsMI" data-ref-filename="1018InsMI">InsMI</a>)</td></tr>
<tr><th id="3627">3627</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3628">3628</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1019Ins2MI" title='Ins2MI' data-type='llvm::MachineInstr *' data-ref="1019Ins2MI" data-ref-filename="1019Ins2MI">Ins2MI</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col4 ref" href="#1014DstReg" title='DstReg' data-ref="1014DstReg" data-ref-filename="1014DstReg">DstReg</a>, <a class="local col8 ref" href="#1018InsMI" title='InsMI' data-ref="1018InsMI" data-ref-filename="1018InsMI">InsMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="3629">3629</th><td>                                          <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1016Src2Reg" title='Src2Reg' data-ref="1016Src2Reg" data-ref-filename="1016Src2Reg">Src2Reg</a>, <i>/* LaneIdx */</i> <var>1</var>, <a class="local col2 ref" href="#1012RB" title='RB' data-ref="1012RB" data-ref-filename="1012RB">RB</a>, <span class='refarg'><a class="local col3 ref" href="#1013MIB" title='MIB' data-ref="1013MIB" data-ref-filename="1013MIB">MIB</a></span>);</td></tr>
<tr><th id="3630">3630</th><td>    <b>if</b> (!<a class="local col9 ref" href="#1019Ins2MI" title='Ins2MI' data-ref="1019Ins2MI" data-ref-filename="1019Ins2MI">Ins2MI</a>)</td></tr>
<tr><th id="3631">3631</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3632">3632</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col8 ref" href="#1018InsMI" title='InsMI' data-ref="1018InsMI" data-ref-filename="1018InsMI">InsMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3633">3633</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col9 ref" href="#1019Ins2MI" title='Ins2MI' data-ref="1019Ins2MI" data-ref-filename="1019Ins2MI">Ins2MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3634">3634</th><td>    <a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3635">3635</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3636">3636</th><td>  }</td></tr>
<tr><th id="3637">3637</th><td></td></tr>
<tr><th id="3638">3638</th><td>  <b>if</b> (<a class="local col2 ref" href="#1012RB" title='RB' data-ref="1012RB" data-ref-filename="1012RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>)</td></tr>
<tr><th id="3639">3639</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3640">3640</th><td></td></tr>
<tr><th id="3641">3641</th><td>  <b>if</b> (<a class="local col0 ref" href="#1010DstTy" title='DstTy' data-ref="1010DstTy" data-ref-filename="1010DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var> || <a class="local col1 ref" href="#1011SrcTy" title='SrcTy' data-ref="1011SrcTy" data-ref-filename="1011SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var>)</td></tr>
<tr><th id="3642">3642</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3643">3643</th><td></td></tr>
<tr><th id="3644">3644</th><td>  <em>auto</em> *<dfn class="local col0 decl" id="1020DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1020DstRC" data-ref-filename="1020DstRC">DstRC</dfn> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="3645">3645</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1021SubToRegDef" title='SubToRegDef' data-type='llvm::Register' data-ref="1021SubToRegDef" data-ref-filename="1021SubToRegDef">SubToRegDef</dfn> = <a class="local col9 ref" href="#1009MRI" title='MRI' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#1020DstRC" title='DstRC' data-ref="1020DstRC" data-ref-filename="1020DstRC">DstRC</a>);</td></tr>
<tr><th id="3646">3646</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1022SubRegMI" title='SubRegMI' data-type='llvm::MachineInstr &amp;' data-ref="1022SubRegMI" data-ref-filename="1022SubRegMI">SubRegMI</dfn> = *<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a></span>, <a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="3647">3647</th><td>                                    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG" data-ref-filename="llvm..TargetOpcode..SUBREG_TO_REG">SUBREG_TO_REG</a>))</td></tr>
<tr><th id="3648">3648</th><td>                                .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1021SubToRegDef" title='SubToRegDef' data-ref="1021SubToRegDef" data-ref-filename="1021SubToRegDef">SubToRegDef</a>)</td></tr>
<tr><th id="3649">3649</th><td>                                .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3650">3650</th><td>                                .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3651">3651</th><td>                                .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="3652">3652</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1023SubToRegDef2" title='SubToRegDef2' data-type='llvm::Register' data-ref="1023SubToRegDef2" data-ref-filename="1023SubToRegDef2">SubToRegDef2</dfn> = <a class="local col9 ref" href="#1009MRI" title='MRI' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#1020DstRC" title='DstRC' data-ref="1020DstRC" data-ref-filename="1020DstRC">DstRC</a>);</td></tr>
<tr><th id="3653">3653</th><td>  <i>// Need to anyext the second scalar before we can use bfm</i></td></tr>
<tr><th id="3654">3654</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1024SubRegMI2" title='SubRegMI2' data-type='llvm::MachineInstr &amp;' data-ref="1024SubRegMI2" data-ref-filename="1024SubRegMI2">SubRegMI2</dfn> = *<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a></span>, <a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="3655">3655</th><td>                                    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG" data-ref-filename="llvm..TargetOpcode..SUBREG_TO_REG">SUBREG_TO_REG</a>))</td></tr>
<tr><th id="3656">3656</th><td>                                .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1023SubToRegDef2" title='SubToRegDef2' data-ref="1023SubToRegDef2" data-ref-filename="1023SubToRegDef2">SubToRegDef2</a>)</td></tr>
<tr><th id="3657">3657</th><td>                                .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3658">3658</th><td>                                .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3659">3659</th><td>                                .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="3660">3660</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1025BFM" title='BFM' data-type='llvm::MachineInstr &amp;' data-ref="1025BFM" data-ref-filename="1025BFM">BFM</dfn> =</td></tr>
<tr><th id="3661">3661</th><td>      *<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a></span>, <a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BFMXri" title='llvm::AArch64::BFMXri' data-ref="llvm::AArch64::BFMXri" data-ref-filename="llvm..AArch64..BFMXri">BFMXri</a>))</td></tr>
<tr><th id="3662">3662</th><td>           .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3663">3663</th><td>           .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1021SubToRegDef" title='SubToRegDef' data-ref="1021SubToRegDef" data-ref-filename="1021SubToRegDef">SubToRegDef</a>)</td></tr>
<tr><th id="3664">3664</th><td>           .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1023SubToRegDef2" title='SubToRegDef2' data-ref="1023SubToRegDef2" data-ref-filename="1023SubToRegDef2">SubToRegDef2</a>)</td></tr>
<tr><th id="3665">3665</th><td>           .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>32</var>)</td></tr>
<tr><th id="3666">3666</th><td>           .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>31</var>);</td></tr>
<tr><th id="3667">3667</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col2 ref" href="#1022SubRegMI" title='SubRegMI' data-ref="1022SubRegMI" data-ref-filename="1022SubRegMI">SubRegMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3668">3668</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col4 ref" href="#1024SubRegMI2" title='SubRegMI2' data-ref="1024SubRegMI2" data-ref-filename="1024SubRegMI2">SubRegMI2</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3669">3669</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col5 ref" href="#1025BFM" title='BFM' data-ref="1025BFM" data-ref-filename="1025BFM">BFM</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3670">3670</th><td>  <a class="local col8 ref" href="#1008I" title='I' data-ref="1008I" data-ref-filename="1008I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3671">3671</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3672">3672</th><td>}</td></tr>
<tr><th id="3673">3673</th><td></td></tr>
<tr><th id="3674">3674</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17getLaneCopyOpcodeRjS_j" title='getLaneCopyOpcode' data-type='bool getLaneCopyOpcode(unsigned int &amp; CopyOpc, unsigned int &amp; ExtractSubReg, const unsigned int EltSize)' data-ref="_ZL17getLaneCopyOpcodeRjS_j" data-ref-filename="_ZL17getLaneCopyOpcodeRjS_j">getLaneCopyOpcode</dfn>(<em>unsigned</em> &amp;<dfn class="local col6 decl" id="1026CopyOpc" title='CopyOpc' data-type='unsigned int &amp;' data-ref="1026CopyOpc" data-ref-filename="1026CopyOpc">CopyOpc</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="1027ExtractSubReg" title='ExtractSubReg' data-type='unsigned int &amp;' data-ref="1027ExtractSubReg" data-ref-filename="1027ExtractSubReg">ExtractSubReg</dfn>,</td></tr>
<tr><th id="3675">3675</th><td>                              <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="1028EltSize" title='EltSize' data-type='const unsigned int' data-ref="1028EltSize" data-ref-filename="1028EltSize">EltSize</dfn>) {</td></tr>
<tr><th id="3676">3676</th><td>  <i>// Choose a lane copy opcode and subregister based off of the size of the</i></td></tr>
<tr><th id="3677">3677</th><td><i>  // vector's elements.</i></td></tr>
<tr><th id="3678">3678</th><td>  <b>switch</b> (<a class="local col8 ref" href="#1028EltSize" title='EltSize' data-ref="1028EltSize" data-ref-filename="1028EltSize">EltSize</a>) {</td></tr>
<tr><th id="3679">3679</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3680">3680</th><td>    <a class="local col6 ref" href="#1026CopyOpc" title='CopyOpc' data-ref="1026CopyOpc" data-ref-filename="1026CopyOpc">CopyOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CPYi16" title='llvm::AArch64::CPYi16' data-ref="llvm::AArch64::CPYi16" data-ref-filename="llvm..AArch64..CPYi16">CPYi16</a>;</td></tr>
<tr><th id="3681">3681</th><td>    <a class="local col7 ref" href="#1027ExtractSubReg" title='ExtractSubReg' data-ref="1027ExtractSubReg" data-ref-filename="1027ExtractSubReg">ExtractSubReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>;</td></tr>
<tr><th id="3682">3682</th><td>    <b>break</b>;</td></tr>
<tr><th id="3683">3683</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3684">3684</th><td>    <a class="local col6 ref" href="#1026CopyOpc" title='CopyOpc' data-ref="1026CopyOpc" data-ref-filename="1026CopyOpc">CopyOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CPYi32" title='llvm::AArch64::CPYi32' data-ref="llvm::AArch64::CPYi32" data-ref-filename="llvm..AArch64..CPYi32">CPYi32</a>;</td></tr>
<tr><th id="3685">3685</th><td>    <a class="local col7 ref" href="#1027ExtractSubReg" title='ExtractSubReg' data-ref="1027ExtractSubReg" data-ref-filename="1027ExtractSubReg">ExtractSubReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>;</td></tr>
<tr><th id="3686">3686</th><td>    <b>break</b>;</td></tr>
<tr><th id="3687">3687</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3688">3688</th><td>    <a class="local col6 ref" href="#1026CopyOpc" title='CopyOpc' data-ref="1026CopyOpc" data-ref-filename="1026CopyOpc">CopyOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CPYi64" title='llvm::AArch64::CPYi64' data-ref="llvm::AArch64::CPYi64" data-ref-filename="llvm..AArch64..CPYi64">CPYi64</a>;</td></tr>
<tr><th id="3689">3689</th><td>    <a class="local col7 ref" href="#1027ExtractSubReg" title='ExtractSubReg' data-ref="1027ExtractSubReg" data-ref-filename="1027ExtractSubReg">ExtractSubReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>;</td></tr>
<tr><th id="3690">3690</th><td>    <b>break</b>;</td></tr>
<tr><th id="3691">3691</th><td>  <b>default</b>:</td></tr>
<tr><th id="3692">3692</th><td>    <i>// Unknown size, bail out.</i></td></tr>
<tr><th id="3693">3693</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Elt size '"</q> &lt;&lt; EltSize &lt;&lt; <q>"' unsupported.\n"</q>);</td></tr>
<tr><th id="3694">3694</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3695">3695</th><td>  }</td></tr>
<tr><th id="3696">3696</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3697">3697</th><td>}</td></tr>
<tr><th id="3698">3698</th><td></td></tr>
<tr><th id="3699">3699</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt(Optional&lt;llvm::Register&gt; DstReg, const llvm::RegisterBank &amp; DstRB, llvm::LLT ScalarTy, llvm::Register VecReg, unsigned int LaneIdx, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE">emitExtractVectorElt</dfn>(</td></tr>
<tr><th id="3700">3700</th><td>    <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col9 decl" id="1029DstReg" title='DstReg' data-type='Optional&lt;llvm::Register&gt;' data-ref="1029DstReg" data-ref-filename="1029DstReg">DstReg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="1030DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="1030DstRB" data-ref-filename="1030DstRB">DstRB</dfn>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="1031ScalarTy" title='ScalarTy' data-type='llvm::LLT' data-ref="1031ScalarTy" data-ref-filename="1031ScalarTy">ScalarTy</dfn>,</td></tr>
<tr><th id="3701">3701</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1032VecReg" title='VecReg' data-type='llvm::Register' data-ref="1032VecReg" data-ref-filename="1032VecReg">VecReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1033LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="1033LaneIdx" data-ref-filename="1033LaneIdx">LaneIdx</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="1034MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1034MIRBuilder" data-ref-filename="1034MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="3702">3702</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1035MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1035MRI" data-ref-filename="1035MRI">MRI</dfn> = *<a class="local col4 ref" href="#1034MIRBuilder" title='MIRBuilder' data-ref="1034MIRBuilder" data-ref-filename="1034MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="3703">3703</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1036CopyOpc" title='CopyOpc' data-type='unsigned int' data-ref="1036CopyOpc" data-ref-filename="1036CopyOpc">CopyOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3704">3704</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1037ExtractSubReg" title='ExtractSubReg' data-type='unsigned int' data-ref="1037ExtractSubReg" data-ref-filename="1037ExtractSubReg">ExtractSubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3705">3705</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL17getLaneCopyOpcodeRjS_j" title='getLaneCopyOpcode' data-use='c' data-ref="_ZL17getLaneCopyOpcodeRjS_j" data-ref-filename="_ZL17getLaneCopyOpcodeRjS_j">getLaneCopyOpcode</a>(<span class='refarg'><a class="local col6 ref" href="#1036CopyOpc" title='CopyOpc' data-ref="1036CopyOpc" data-ref-filename="1036CopyOpc">CopyOpc</a></span>, <span class='refarg'><a class="local col7 ref" href="#1037ExtractSubReg" title='ExtractSubReg' data-ref="1037ExtractSubReg" data-ref-filename="1037ExtractSubReg">ExtractSubReg</a></span>, <a class="local col1 ref" href="#1031ScalarTy" title='ScalarTy' data-ref="1031ScalarTy" data-ref-filename="1031ScalarTy">ScalarTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())) {</td></tr>
<tr><th id="3706">3706</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="3707">3707</th><td>        dbgs() &lt;&lt; <q>"Couldn't determine lane copy opcode for instruction.\n"</q>);</td></tr>
<tr><th id="3708">3708</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3709">3709</th><td>  }</td></tr>
<tr><th id="3710">3710</th><td></td></tr>
<tr><th id="3711">3711</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1038DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1038DstRC" data-ref-filename="1038DstRC">DstRC</dfn> =</td></tr>
<tr><th id="3712">3712</th><td>      <a class="tu ref fn" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" data-ref-filename="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#1031ScalarTy" title='ScalarTy' data-ref="1031ScalarTy" data-ref-filename="1031ScalarTy">ScalarTy</a>, <a class="local col0 ref" href="#1030DstRB" title='DstRB' data-ref="1030DstRB" data-ref-filename="1030DstRB">DstRB</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>, <b>true</b>);</td></tr>
<tr><th id="3713">3713</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1038DstRC" title='DstRC' data-ref="1038DstRC" data-ref-filename="1038DstRC">DstRC</a>) {</td></tr>
<tr><th id="3714">3714</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not determine destination register class.\n"</q>);</td></tr>
<tr><th id="3715">3715</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3716">3716</th><td>  }</td></tr>
<tr><th id="3717">3717</th><td></td></tr>
<tr><th id="3718">3718</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="1039VecRB" title='VecRB' data-type='const llvm::RegisterBank &amp;' data-ref="1039VecRB" data-ref-filename="1039VecRB">VecRB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1032VecReg" title='VecReg' data-ref="1032VecReg" data-ref-filename="1032VecReg">VecReg</a>, <a class="local col5 ref" href="#1035MRI" title='MRI' data-ref="1035MRI" data-ref-filename="1035MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="3719">3719</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> &amp;<dfn class="local col0 decl" id="1040VecTy" title='VecTy' data-type='const llvm::LLT &amp;' data-ref="1040VecTy" data-ref-filename="1040VecTy">VecTy</dfn> = <a class="local col5 ref" href="#1035MRI" title='MRI' data-ref="1035MRI" data-ref-filename="1035MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1032VecReg" title='VecReg' data-ref="1032VecReg" data-ref-filename="1032VecReg">VecReg</a>);</td></tr>
<tr><th id="3720">3720</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1041VecRC" title='VecRC' data-type='const llvm::TargetRegisterClass *' data-ref="1041VecRC" data-ref-filename="1041VecRC">VecRC</dfn> =</td></tr>
<tr><th id="3721">3721</th><td>      <a class="tu ref fn" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" data-ref-filename="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#1040VecTy" title='VecTy' data-ref="1040VecTy" data-ref-filename="1040VecTy">VecTy</a>, <a class="local col9 ref" href="#1039VecRB" title='VecRB' data-ref="1039VecRB" data-ref-filename="1039VecRB">VecRB</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>, <b>true</b>);</td></tr>
<tr><th id="3722">3722</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1041VecRC" title='VecRC' data-ref="1041VecRC" data-ref-filename="1041VecRC">VecRC</a>) {</td></tr>
<tr><th id="3723">3723</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not determine source register class.\n"</q>);</td></tr>
<tr><th id="3724">3724</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3725">3725</th><td>  }</td></tr>
<tr><th id="3726">3726</th><td></td></tr>
<tr><th id="3727">3727</th><td>  <i>// The register that we're going to copy into.</i></td></tr>
<tr><th id="3728">3728</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1042InsertReg" title='InsertReg' data-type='llvm::Register' data-ref="1042InsertReg" data-ref-filename="1042InsertReg">InsertReg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1032VecReg" title='VecReg' data-ref="1032VecReg" data-ref-filename="1032VecReg">VecReg</a>;</td></tr>
<tr><th id="3729">3729</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col9 ref" href="#1029DstReg" title='DstReg' data-ref="1029DstReg" data-ref-filename="1029DstReg">DstReg</a>)</td></tr>
<tr><th id="3730">3730</th><td>    <a class="local col9 ref" href="#1029DstReg" title='DstReg' data-ref="1029DstReg" data-ref-filename="1029DstReg">DstReg</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col5 ref" href="#1035MRI" title='MRI' data-ref="1035MRI" data-ref-filename="1035MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#1038DstRC" title='DstRC' data-ref="1038DstRC" data-ref-filename="1038DstRC">DstRC</a>);</td></tr>
<tr><th id="3731">3731</th><td>  <i>// If the lane index is 0, we just use a subregister COPY.</i></td></tr>
<tr><th id="3732">3732</th><td>  <b>if</b> (<a class="local col3 ref" href="#1033LaneIdx" title='LaneIdx' data-ref="1033LaneIdx" data-ref-filename="1033LaneIdx">LaneIdx</a> == <var>0</var>) {</td></tr>
<tr><th id="3733">3733</th><td>    <em>auto</em> <dfn class="local col3 decl" id="1043Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="1043Copy" data-ref-filename="1043Copy">Copy</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col4 ref" href="#1034MIRBuilder" title='MIRBuilder' data-ref="1034MIRBuilder" data-ref-filename="1034MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#1029DstReg" title='DstReg' data-ref="1029DstReg" data-ref-filename="1029DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="3734">3734</th><td>                    .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1032VecReg" title='VecReg' data-ref="1032VecReg" data-ref-filename="1032VecReg">VecReg</a>, <var>0</var>, <a class="local col7 ref" href="#1037ExtractSubReg" title='ExtractSubReg' data-ref="1037ExtractSubReg" data-ref-filename="1037ExtractSubReg">ExtractSubReg</a>);</td></tr>
<tr><th id="3735">3735</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#1029DstReg" title='DstReg' data-ref="1029DstReg" data-ref-filename="1029DstReg">DstReg</a>, *<a class="local col8 ref" href="#1038DstRC" title='DstRC' data-ref="1038DstRC" data-ref-filename="1038DstRC">DstRC</a>, <span class='refarg'><a class="local col5 ref" href="#1035MRI" title='MRI' data-ref="1035MRI" data-ref-filename="1035MRI">MRI</a></span>);</td></tr>
<tr><th id="3736">3736</th><td>    <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#1043Copy" title='Copy' data-ref="1043Copy" data-ref-filename="1043Copy">Copy</a>;</td></tr>
<tr><th id="3737">3737</th><td>  }</td></tr>
<tr><th id="3738">3738</th><td></td></tr>
<tr><th id="3739">3739</th><td>  <i>// Lane copies require 128-bit wide registers. If we're dealing with an</i></td></tr>
<tr><th id="3740">3740</th><td><i>  // unpacked vector, then we need to move up to that width. Insert an implicit</i></td></tr>
<tr><th id="3741">3741</th><td><i>  // def and a subregister insert to get us there.</i></td></tr>
<tr><th id="3742">3742</th><td>  <b>if</b> (<a class="local col0 ref" href="#1040VecTy" title='VecTy' data-ref="1040VecTy" data-ref-filename="1040VecTy">VecTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>128</var>) {</td></tr>
<tr><th id="3743">3743</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1044ScalarToVector" title='ScalarToVector' data-type='llvm::MachineInstr *' data-ref="1044ScalarToVector" data-ref-filename="1044ScalarToVector">ScalarToVector</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">emitScalarToVector</a>(</td></tr>
<tr><th id="3744">3744</th><td>        <a class="local col0 ref" href="#1040VecTy" title='VecTy' data-ref="1040VecTy" data-ref-filename="1040VecTy">VecTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1032VecReg" title='VecReg' data-ref="1032VecReg" data-ref-filename="1032VecReg">VecReg</a>, <span class='refarg'><a class="local col4 ref" href="#1034MIRBuilder" title='MIRBuilder' data-ref="1034MIRBuilder" data-ref-filename="1034MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3745">3745</th><td>    <b>if</b> (!<a class="local col4 ref" href="#1044ScalarToVector" title='ScalarToVector' data-ref="1044ScalarToVector" data-ref-filename="1044ScalarToVector">ScalarToVector</a>)</td></tr>
<tr><th id="3746">3746</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3747">3747</th><td>    <a class="local col2 ref" href="#1042InsertReg" title='InsertReg' data-ref="1042InsertReg" data-ref-filename="1042InsertReg">InsertReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#1044ScalarToVector" title='ScalarToVector' data-ref="1044ScalarToVector" data-ref-filename="1044ScalarToVector">ScalarToVector</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3748">3748</th><td>  }</td></tr>
<tr><th id="3749">3749</th><td></td></tr>
<tr><th id="3750">3750</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1045LaneCopyMI" title='LaneCopyMI' data-type='llvm::MachineInstr *' data-ref="1045LaneCopyMI" data-ref-filename="1045LaneCopyMI">LaneCopyMI</dfn> =</td></tr>
<tr><th id="3751">3751</th><td>      <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#1034MIRBuilder" title='MIRBuilder' data-ref="1034MIRBuilder" data-ref-filename="1034MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col6 ref" href="#1036CopyOpc" title='CopyOpc' data-ref="1036CopyOpc" data-ref-filename="1036CopyOpc">CopyOpc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#1029DstReg" title='DstReg' data-ref="1029DstReg" data-ref-filename="1029DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#1042InsertReg" title='InsertReg' data-ref="1042InsertReg" data-ref-filename="1042InsertReg">InsertReg</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#1033LaneIdx" title='LaneIdx' data-ref="1033LaneIdx" data-ref-filename="1033LaneIdx">LaneIdx</a>);</td></tr>
<tr><th id="3752">3752</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col5 ref" href="#1045LaneCopyMI" title='LaneCopyMI' data-ref="1045LaneCopyMI" data-ref-filename="1045LaneCopyMI">LaneCopyMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3753">3753</th><td></td></tr>
<tr><th id="3754">3754</th><td>  <i>// Make sure that we actually constrain the initial copy.</i></td></tr>
<tr><th id="3755">3755</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#1029DstReg" title='DstReg' data-ref="1029DstReg" data-ref-filename="1029DstReg">DstReg</a>, *<a class="local col8 ref" href="#1038DstRC" title='DstRC' data-ref="1038DstRC" data-ref-filename="1038DstRC">DstRC</a>, <span class='refarg'><a class="local col5 ref" href="#1035MRI" title='MRI' data-ref="1035MRI" data-ref-filename="1035MRI">MRI</a></span>);</td></tr>
<tr><th id="3756">3756</th><td>  <b>return</b> <a class="local col5 ref" href="#1045LaneCopyMI" title='LaneCopyMI' data-ref="1045LaneCopyMI" data-ref-filename="1045LaneCopyMI">LaneCopyMI</a>;</td></tr>
<tr><th id="3757">3757</th><td>}</td></tr>
<tr><th id="3758">3758</th><td></td></tr>
<tr><th id="3759">3759</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectExtractElt' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectExtractElt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectExtractElt</dfn>(</td></tr>
<tr><th id="3760">3760</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1046I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1046I" data-ref-filename="1046I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1047MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1047MRI" data-ref-filename="1047MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3761">3761</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_EXTRACT_VECTOR_ELT &amp;&amp;</td></tr>
<tr><th id="3762">3762</th><td>         <q>"unexpected opcode!"</q>);</td></tr>
<tr><th id="3763">3763</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1048DstReg" title='DstReg' data-type='llvm::Register' data-ref="1048DstReg" data-ref-filename="1048DstReg">DstReg</dfn> = <a class="local col6 ref" href="#1046I" title='I' data-ref="1046I" data-ref-filename="1046I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3764">3764</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="1049NarrowTy" title='NarrowTy' data-type='const llvm::LLT' data-ref="1049NarrowTy" data-ref-filename="1049NarrowTy">NarrowTy</dfn> = <a class="local col7 ref" href="#1047MRI" title='MRI' data-ref="1047MRI" data-ref-filename="1047MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1048DstReg" title='DstReg' data-ref="1048DstReg" data-ref-filename="1048DstReg">DstReg</a>);</td></tr>
<tr><th id="3765">3765</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1050SrcReg" title='SrcReg' data-type='const llvm::Register' data-ref="1050SrcReg" data-ref-filename="1050SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#1046I" title='I' data-ref="1046I" data-ref-filename="1046I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3766">3766</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="1051WideTy" title='WideTy' data-type='const llvm::LLT' data-ref="1051WideTy" data-ref-filename="1051WideTy">WideTy</dfn> = <a class="local col7 ref" href="#1047MRI" title='MRI' data-ref="1047MRI" data-ref-filename="1047MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1050SrcReg" title='SrcReg' data-ref="1050SrcReg" data-ref-filename="1050SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3767">3767</th><td>  (<em>void</em>)<a class="local col1 ref" href="#1051WideTy" title='WideTy' data-ref="1051WideTy" data-ref-filename="1051WideTy">WideTy</a>;</td></tr>
<tr><th id="3768">3768</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WideTy.getSizeInBits() &gt;= NarrowTy.getSizeInBits() &amp;&amp;</td></tr>
<tr><th id="3769">3769</th><td>         <q>"source register size too small!"</q>);</td></tr>
<tr><th id="3770">3770</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!NarrowTy.isVector() &amp;&amp; <q>"cannot extract vector into vector!"</q>);</td></tr>
<tr><th id="3771">3771</th><td></td></tr>
<tr><th id="3772">3772</th><td>  <i>// Need the lane index to determine the correct copy opcode.</i></td></tr>
<tr><th id="3773">3773</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1052LaneIdxOp" title='LaneIdxOp' data-type='llvm::MachineOperand &amp;' data-ref="1052LaneIdxOp" data-ref-filename="1052LaneIdxOp">LaneIdxOp</dfn> = <a class="local col6 ref" href="#1046I" title='I' data-ref="1046I" data-ref-filename="1046I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3774">3774</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LaneIdxOp.isReg() &amp;&amp; <q>"Lane index operand was not a register?"</q>);</td></tr>
<tr><th id="3775">3775</th><td></td></tr>
<tr><th id="3776">3776</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1048DstReg" title='DstReg' data-ref="1048DstReg" data-ref-filename="1048DstReg">DstReg</a>, <a class="local col7 ref" href="#1047MRI" title='MRI' data-ref="1047MRI" data-ref-filename="1047MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="3777">3777</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Cannot extract into GPR.\n"</q>);</td></tr>
<tr><th id="3778">3778</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3779">3779</th><td>  }</td></tr>
<tr><th id="3780">3780</th><td></td></tr>
<tr><th id="3781">3781</th><td>  <i>// Find the index to extract from.</i></td></tr>
<tr><th id="3782">3782</th><td>  <em>auto</em> <dfn class="local col3 decl" id="1053VRegAndVal" title='VRegAndVal' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="1053VRegAndVal" data-ref-filename="1053VRegAndVal">VRegAndVal</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col2 ref" href="#1052LaneIdxOp" title='LaneIdxOp' data-ref="1052LaneIdxOp" data-ref-filename="1052LaneIdxOp">LaneIdxOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#1047MRI" title='MRI' data-ref="1047MRI" data-ref-filename="1047MRI">MRI</a>);</td></tr>
<tr><th id="3783">3783</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col3 ref" href="#1053VRegAndVal" title='VRegAndVal' data-ref="1053VRegAndVal" data-ref-filename="1053VRegAndVal">VRegAndVal</a>)</td></tr>
<tr><th id="3784">3784</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3785">3785</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1054LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="1054LaneIdx" data-ref-filename="1054LaneIdx">LaneIdx</dfn> = <a class="local col3 ref" href="#1053VRegAndVal" title='VRegAndVal' data-ref="1053VRegAndVal" data-ref-filename="1053VRegAndVal">VRegAndVal</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="3786">3786</th><td></td></tr>
<tr><th id="3787">3787</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="1055MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="1055MIRBuilder" data-ref-filename="1055MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#1046I" title='I' data-ref="1046I" data-ref-filename="1046I">I</a>);</td></tr>
<tr><th id="3788">3788</th><td></td></tr>
<tr><th id="3789">3789</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="1056DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="1056DstRB" data-ref-filename="1056DstRB">DstRB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1048DstReg" title='DstReg' data-ref="1048DstReg" data-ref-filename="1048DstReg">DstReg</a>, <a class="local col7 ref" href="#1047MRI" title='MRI' data-ref="1047MRI" data-ref-filename="1047MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="3790">3790</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1057Extract" title='Extract' data-type='llvm::MachineInstr *' data-ref="1057Extract" data-ref-filename="1057Extract">Extract</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE">emitExtractVectorElt</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col8 ref" href="#1048DstReg" title='DstReg' data-ref="1048DstReg" data-ref-filename="1048DstReg">DstReg</a>, <a class="local col6 ref" href="#1056DstRB" title='DstRB' data-ref="1056DstRB" data-ref-filename="1056DstRB">DstRB</a>, <a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#1049NarrowTy" title='NarrowTy' data-ref="1049NarrowTy" data-ref-filename="1049NarrowTy">NarrowTy</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1050SrcReg" title='SrcReg' data-ref="1050SrcReg" data-ref-filename="1050SrcReg">SrcReg</a>,</td></tr>
<tr><th id="3791">3791</th><td>                                               <a class="local col4 ref" href="#1054LaneIdx" title='LaneIdx' data-ref="1054LaneIdx" data-ref-filename="1054LaneIdx">LaneIdx</a>, <span class='refarg'><a class="local col5 ref" href="#1055MIRBuilder" title='MIRBuilder' data-ref="1055MIRBuilder" data-ref-filename="1055MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3792">3792</th><td>  <b>if</b> (!<a class="local col7 ref" href="#1057Extract" title='Extract' data-ref="1057Extract" data-ref-filename="1057Extract">Extract</a>)</td></tr>
<tr><th id="3793">3793</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3794">3794</th><td></td></tr>
<tr><th id="3795">3795</th><td>  <a class="local col6 ref" href="#1046I" title='I' data-ref="1046I" data-ref-filename="1046I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3796">3796</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3797">3797</th><td>}</td></tr>
<tr><th id="3798">3798</th><td></td></tr>
<tr><th id="3799">3799</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectSplitVectorUnmerge</dfn>(</td></tr>
<tr><th id="3800">3800</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1058I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1058I" data-ref-filename="1058I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1059MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1059MRI" data-ref-filename="1059MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3801">3801</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1060NumElts" title='NumElts' data-type='unsigned int' data-ref="1060NumElts" data-ref-filename="1060NumElts">NumElts</dfn> = <a class="local col8 ref" href="#1058I" title='I' data-ref="1058I" data-ref-filename="1058I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="3802">3802</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1061SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1061SrcReg" data-ref-filename="1061SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#1058I" title='I' data-ref="1058I" data-ref-filename="1058I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#1060NumElts" title='NumElts' data-ref="1060NumElts" data-ref-filename="1060NumElts">NumElts</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3803">3803</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1062NarrowTy" title='NarrowTy' data-type='const llvm::LLT' data-ref="1062NarrowTy" data-ref-filename="1062NarrowTy">NarrowTy</dfn> = <a class="local col9 ref" href="#1059MRI" title='MRI' data-ref="1059MRI" data-ref-filename="1059MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col8 ref" href="#1058I" title='I' data-ref="1058I" data-ref-filename="1058I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3804">3804</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="1063SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="1063SrcTy" data-ref-filename="1063SrcTy">SrcTy</dfn> = <a class="local col9 ref" href="#1059MRI" title='MRI' data-ref="1059MRI" data-ref-filename="1059MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1061SrcReg" title='SrcReg' data-ref="1061SrcReg" data-ref-filename="1061SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3805">3805</th><td></td></tr>
<tr><th id="3806">3806</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NarrowTy.isVector() &amp;&amp; <q>"Expected an unmerge into vectors"</q>);</td></tr>
<tr><th id="3807">3807</th><td>  <b>if</b> (<a class="local col3 ref" href="#1063SrcTy" title='SrcTy' data-ref="1063SrcTy" data-ref-filename="1063SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>128</var>) {</td></tr>
<tr><th id="3808">3808</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unexpected vector type for vec split unmerge"</q>);</td></tr>
<tr><th id="3809">3809</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3810">3810</th><td>  }</td></tr>
<tr><th id="3811">3811</th><td></td></tr>
<tr><th id="3812">3812</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="1064MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="1064MIB" data-ref-filename="1064MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#1058I" title='I' data-ref="1058I" data-ref-filename="1058I">I</a>);</td></tr>
<tr><th id="3813">3813</th><td></td></tr>
<tr><th id="3814">3814</th><td>  <i>// We implement a split vector operation by treating the sub-vectors as</i></td></tr>
<tr><th id="3815">3815</th><td><i>  // scalars and extracting them.</i></td></tr>
<tr><th id="3816">3816</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="1065DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="1065DstRB" data-ref-filename="1065DstRB">DstRB</dfn> =</td></tr>
<tr><th id="3817">3817</th><td>      *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col8 ref" href="#1058I" title='I' data-ref="1058I" data-ref-filename="1058I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#1059MRI" title='MRI' data-ref="1059MRI" data-ref-filename="1059MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="3818">3818</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="1066OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1066OpIdx" data-ref-filename="1066OpIdx">OpIdx</dfn> = <var>0</var>; <a class="local col6 ref" href="#1066OpIdx" title='OpIdx' data-ref="1066OpIdx" data-ref-filename="1066OpIdx">OpIdx</a> &lt; <a class="local col0 ref" href="#1060NumElts" title='NumElts' data-ref="1060NumElts" data-ref-filename="1060NumElts">NumElts</a>; ++<a class="local col6 ref" href="#1066OpIdx" title='OpIdx' data-ref="1066OpIdx" data-ref-filename="1066OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="3819">3819</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1067Dst" title='Dst' data-type='llvm::Register' data-ref="1067Dst" data-ref-filename="1067Dst">Dst</dfn> = <a class="local col8 ref" href="#1058I" title='I' data-ref="1058I" data-ref-filename="1058I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1066OpIdx" title='OpIdx' data-ref="1066OpIdx" data-ref-filename="1066OpIdx">OpIdx</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3820">3820</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1068Extract" title='Extract' data-type='llvm::MachineInstr *' data-ref="1068Extract" data-ref-filename="1068Extract">Extract</dfn> =</td></tr>
<tr><th id="3821">3821</th><td>        <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalINS1_8RegisterEEERKNS1_12RegisterBankENS1_3LLTES3_jRNS1_16MachineIRBuilderE">emitExtractVectorElt</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col7 ref" href="#1067Dst" title='Dst' data-ref="1067Dst" data-ref-filename="1067Dst">Dst</a>, <a class="local col5 ref" href="#1065DstRB" title='DstRB' data-ref="1065DstRB" data-ref-filename="1065DstRB">DstRB</a>, <a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#1062NarrowTy" title='NarrowTy' data-ref="1062NarrowTy" data-ref-filename="1062NarrowTy">NarrowTy</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1061SrcReg" title='SrcReg' data-ref="1061SrcReg" data-ref-filename="1061SrcReg">SrcReg</a>, <a class="local col6 ref" href="#1066OpIdx" title='OpIdx' data-ref="1066OpIdx" data-ref-filename="1066OpIdx">OpIdx</a>, <span class='refarg'><a class="local col4 ref" href="#1064MIB" title='MIB' data-ref="1064MIB" data-ref-filename="1064MIB">MIB</a></span>);</td></tr>
<tr><th id="3822">3822</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1068Extract" title='Extract' data-ref="1068Extract" data-ref-filename="1068Extract">Extract</a>)</td></tr>
<tr><th id="3823">3823</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3824">3824</th><td>  }</td></tr>
<tr><th id="3825">3825</th><td>  <a class="local col8 ref" href="#1058I" title='I' data-ref="1058I" data-ref-filename="1058I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3826">3826</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3827">3827</th><td>}</td></tr>
<tr><th id="3828">3828</th><td></td></tr>
<tr><th id="3829">3829</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectUnmergeValues</dfn>(</td></tr>
<tr><th id="3830">3830</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1069I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1069I" data-ref-filename="1069I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1070MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3831">3831</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_UNMERGE_VALUES &amp;&amp;</td></tr>
<tr><th id="3832">3832</th><td>         <q>"unexpected opcode"</q>);</td></tr>
<tr><th id="3833">3833</th><td></td></tr>
<tr><th id="3834">3834</th><td>  <i>// TODO: Handle unmerging into GPRs and from scalars to scalars.</i></td></tr>
<tr><th id="3835">3835</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#1070MRI" title='MRI' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() !=</td></tr>
<tr><th id="3836">3836</th><td>          <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a> ||</td></tr>
<tr><th id="3837">3837</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#1070MRI" title='MRI' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() !=</td></tr>
<tr><th id="3838">3838</th><td>          <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="3839">3839</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unmerging vector-to-gpr and scalar-to-scalar "</q></td></tr>
<tr><th id="3840">3840</th><td>                         <q>"currently unsupported.\n"</q>);</td></tr>
<tr><th id="3841">3841</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3842">3842</th><td>  }</td></tr>
<tr><th id="3843">3843</th><td></td></tr>
<tr><th id="3844">3844</th><td>  <i>// The last operand is the vector source register, and every other operand is</i></td></tr>
<tr><th id="3845">3845</th><td><i>  // a register to unpack into.</i></td></tr>
<tr><th id="3846">3846</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1071NumElts" title='NumElts' data-type='unsigned int' data-ref="1071NumElts" data-ref-filename="1071NumElts">NumElts</dfn> = <a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="3847">3847</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1072SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1072SrcReg" data-ref-filename="1072SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1071NumElts" title='NumElts' data-ref="1071NumElts" data-ref-filename="1071NumElts">NumElts</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3848">3848</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="1073NarrowTy" title='NarrowTy' data-type='const llvm::LLT' data-ref="1073NarrowTy" data-ref-filename="1073NarrowTy">NarrowTy</dfn> = <a class="local col0 ref" href="#1070MRI" title='MRI' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3849">3849</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="1074WideTy" title='WideTy' data-type='const llvm::LLT' data-ref="1074WideTy" data-ref-filename="1074WideTy">WideTy</dfn> = <a class="local col0 ref" href="#1070MRI" title='MRI' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1072SrcReg" title='SrcReg' data-ref="1072SrcReg" data-ref-filename="1072SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3850">3850</th><td>  (<em>void</em>)<a class="local col4 ref" href="#1074WideTy" title='WideTy' data-ref="1074WideTy" data-ref-filename="1074WideTy">WideTy</a>;</td></tr>
<tr><th id="3851">3851</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((WideTy.isVector() || WideTy.getSizeInBits() == <var>128</var>) &amp;&amp;</td></tr>
<tr><th id="3852">3852</th><td>         <q>"can only unmerge from vector or s128 types!"</q>);</td></tr>
<tr><th id="3853">3853</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WideTy.getSizeInBits() &gt; NarrowTy.getSizeInBits() &amp;&amp;</td></tr>
<tr><th id="3854">3854</th><td>         <q>"source register size too small!"</q>);</td></tr>
<tr><th id="3855">3855</th><td></td></tr>
<tr><th id="3856">3856</th><td>  <b>if</b> (!<a class="local col3 ref" href="#1073NarrowTy" title='NarrowTy' data-ref="1073NarrowTy" data-ref-filename="1073NarrowTy">NarrowTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>())</td></tr>
<tr><th id="3857">3857</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectSplitVectorUnmerge</a>(<span class='refarg'><a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a></span>, <span class='refarg'><a class="local col0 ref" href="#1070MRI" title='MRI' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</a></span>);</td></tr>
<tr><th id="3858">3858</th><td></td></tr>
<tr><th id="3859">3859</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="1075MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="1075MIB" data-ref-filename="1075MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>);</td></tr>
<tr><th id="3860">3860</th><td></td></tr>
<tr><th id="3861">3861</th><td>  <i>// Choose a lane copy opcode and subregister based off of the size of the</i></td></tr>
<tr><th id="3862">3862</th><td><i>  // vector's elements.</i></td></tr>
<tr><th id="3863">3863</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1076CopyOpc" title='CopyOpc' data-type='unsigned int' data-ref="1076CopyOpc" data-ref-filename="1076CopyOpc">CopyOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3864">3864</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1077ExtractSubReg" title='ExtractSubReg' data-type='unsigned int' data-ref="1077ExtractSubReg" data-ref-filename="1077ExtractSubReg">ExtractSubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3865">3865</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL17getLaneCopyOpcodeRjS_j" title='getLaneCopyOpcode' data-use='c' data-ref="_ZL17getLaneCopyOpcodeRjS_j" data-ref-filename="_ZL17getLaneCopyOpcodeRjS_j">getLaneCopyOpcode</a>(<span class='refarg'><a class="local col6 ref" href="#1076CopyOpc" title='CopyOpc' data-ref="1076CopyOpc" data-ref-filename="1076CopyOpc">CopyOpc</a></span>, <span class='refarg'><a class="local col7 ref" href="#1077ExtractSubReg" title='ExtractSubReg' data-ref="1077ExtractSubReg" data-ref-filename="1077ExtractSubReg">ExtractSubReg</a></span>, <a class="local col3 ref" href="#1073NarrowTy" title='NarrowTy' data-ref="1073NarrowTy" data-ref-filename="1073NarrowTy">NarrowTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()))</td></tr>
<tr><th id="3866">3866</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3867">3867</th><td></td></tr>
<tr><th id="3868">3868</th><td>  <i>// Set up for the lane copies.</i></td></tr>
<tr><th id="3869">3869</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="1078MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1078MBB" data-ref-filename="1078MBB">MBB</dfn> = *<a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3870">3870</th><td></td></tr>
<tr><th id="3871">3871</th><td>  <i>// Stores the registers we'll be copying from.</i></td></tr>
<tr><th id="3872">3872</th><td>  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="1079InsertRegs" title='InsertRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="1079InsertRegs" data-ref-filename="1079InsertRegs">InsertRegs</dfn>;</td></tr>
<tr><th id="3873">3873</th><td></td></tr>
<tr><th id="3874">3874</th><td>  <i>// We'll use the first register twice, so we only need NumElts-1 registers.</i></td></tr>
<tr><th id="3875">3875</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1080NumInsertRegs" title='NumInsertRegs' data-type='unsigned int' data-ref="1080NumInsertRegs" data-ref-filename="1080NumInsertRegs">NumInsertRegs</dfn> = <a class="local col1 ref" href="#1071NumElts" title='NumElts' data-ref="1071NumElts" data-ref-filename="1071NumElts">NumElts</a> - <var>1</var>;</td></tr>
<tr><th id="3876">3876</th><td></td></tr>
<tr><th id="3877">3877</th><td>  <i>// If our elements fit into exactly 128 bits, then we can copy from the source</i></td></tr>
<tr><th id="3878">3878</th><td><i>  // directly. Otherwise, we need to do a bit of setup with some subregister</i></td></tr>
<tr><th id="3879">3879</th><td><i>  // inserts.</i></td></tr>
<tr><th id="3880">3880</th><td>  <b>if</b> (<a class="local col3 ref" href="#1073NarrowTy" title='NarrowTy' data-ref="1073NarrowTy" data-ref-filename="1073NarrowTy">NarrowTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() * <a class="local col1 ref" href="#1071NumElts" title='NumElts' data-ref="1071NumElts" data-ref-filename="1071NumElts">NumElts</a> == <var>128</var>) {</td></tr>
<tr><th id="3881">3881</th><td>    <a class="local col9 ref" href="#1079InsertRegs" title='InsertRegs' data-ref="1079InsertRegs" data-ref-filename="1079InsertRegs">InsertRegs</a> <a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectoraSEONS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::operator=' data-ref="_ZN4llvm11SmallVectoraSEONS_11SmallVectorIT_XT0_EEE" data-ref-filename="_ZN4llvm11SmallVectoraSEONS_11SmallVectorIT_XT0_EEE">=</a> <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt;<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#1080NumInsertRegs" title='NumInsertRegs' data-ref="1080NumInsertRegs" data-ref-filename="1080NumInsertRegs">NumInsertRegs</a>, <a class="local col2 ref" href="#1072SrcReg" title='SrcReg' data-ref="1072SrcReg" data-ref-filename="1072SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3882">3882</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3883">3883</th><td>    <i>// No. We have to perform subregister inserts. For each insert, create an</i></td></tr>
<tr><th id="3884">3884</th><td><i>    // implicit def and a subregister insert, and save the register we create.</i></td></tr>
<tr><th id="3885">3885</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="1081Idx" title='Idx' data-type='unsigned int' data-ref="1081Idx" data-ref-filename="1081Idx">Idx</dfn> = <var>0</var>; <a class="local col1 ref" href="#1081Idx" title='Idx' data-ref="1081Idx" data-ref-filename="1081Idx">Idx</a> &lt; <a class="local col0 ref" href="#1080NumInsertRegs" title='NumInsertRegs' data-ref="1080NumInsertRegs" data-ref-filename="1080NumInsertRegs">NumInsertRegs</a>; ++<a class="local col1 ref" href="#1081Idx" title='Idx' data-ref="1081Idx" data-ref-filename="1081Idx">Idx</a>) {</td></tr>
<tr><th id="3886">3886</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1082ImpDefReg" title='ImpDefReg' data-type='llvm::Register' data-ref="1082ImpDefReg" data-ref-filename="1082ImpDefReg">ImpDefReg</dfn> = <a class="local col0 ref" href="#1070MRI" title='MRI' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3887">3887</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1083ImpDefMI" title='ImpDefMI' data-type='llvm::MachineInstr &amp;' data-ref="1083ImpDefMI" data-ref-filename="1083ImpDefMI">ImpDefMI</dfn> =</td></tr>
<tr><th id="3888">3888</th><td>          *<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#1078MBB" title='MBB' data-ref="1078MBB" data-ref-filename="1078MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a></span>, <a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>),</td></tr>
<tr><th id="3889">3889</th><td>                   <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1082ImpDefReg" title='ImpDefReg' data-ref="1082ImpDefReg" data-ref-filename="1082ImpDefReg">ImpDefReg</a>);</td></tr>
<tr><th id="3890">3890</th><td></td></tr>
<tr><th id="3891">3891</th><td>      <i>// Now, create the subregister insert from SrcReg.</i></td></tr>
<tr><th id="3892">3892</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1084InsertReg" title='InsertReg' data-type='llvm::Register' data-ref="1084InsertReg" data-ref-filename="1084InsertReg">InsertReg</dfn> = <a class="local col0 ref" href="#1070MRI" title='MRI' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>);</td></tr>
<tr><th id="3893">3893</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1085InsMI" title='InsMI' data-type='llvm::MachineInstr &amp;' data-ref="1085InsMI" data-ref-filename="1085InsMI">InsMI</dfn> =</td></tr>
<tr><th id="3894">3894</th><td>          *<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#1078MBB" title='MBB' data-ref="1078MBB" data-ref-filename="1078MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a></span>, <a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="3895">3895</th><td>                   <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG" data-ref-filename="llvm..TargetOpcode..INSERT_SUBREG">INSERT_SUBREG</a>), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1084InsertReg" title='InsertReg' data-ref="1084InsertReg" data-ref-filename="1084InsertReg">InsertReg</a>)</td></tr>
<tr><th id="3896">3896</th><td>               .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1082ImpDefReg" title='ImpDefReg' data-ref="1082ImpDefReg" data-ref-filename="1082ImpDefReg">ImpDefReg</a>)</td></tr>
<tr><th id="3897">3897</th><td>               .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1072SrcReg" title='SrcReg' data-ref="1072SrcReg" data-ref-filename="1072SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3898">3898</th><td>               .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>);</td></tr>
<tr><th id="3899">3899</th><td></td></tr>
<tr><th id="3900">3900</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col3 ref" href="#1083ImpDefMI" title='ImpDefMI' data-ref="1083ImpDefMI" data-ref-filename="1083ImpDefMI">ImpDefMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3901">3901</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col5 ref" href="#1085InsMI" title='InsMI' data-ref="1085InsMI" data-ref-filename="1085InsMI">InsMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3902">3902</th><td></td></tr>
<tr><th id="3903">3903</th><td>      <i>// Save the register so that we can copy from it after.</i></td></tr>
<tr><th id="3904">3904</th><td>      <a class="local col9 ref" href="#1079InsertRegs" title='InsertRegs' data-ref="1079InsertRegs" data-ref-filename="1079InsertRegs">InsertRegs</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1084InsertReg" title='InsertReg' data-ref="1084InsertReg" data-ref-filename="1084InsertReg">InsertReg</a>);</td></tr>
<tr><th id="3905">3905</th><td>    }</td></tr>
<tr><th id="3906">3906</th><td>  }</td></tr>
<tr><th id="3907">3907</th><td></td></tr>
<tr><th id="3908">3908</th><td>  <i>// Now that we've created any necessary subregister inserts, we can</i></td></tr>
<tr><th id="3909">3909</th><td><i>  // create the copies.</i></td></tr>
<tr><th id="3910">3910</th><td><i>  //</i></td></tr>
<tr><th id="3911">3911</th><td><i>  // Perform the first copy separately as a subregister copy.</i></td></tr>
<tr><th id="3912">3912</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1086CopyTo" title='CopyTo' data-type='llvm::Register' data-ref="1086CopyTo" data-ref-filename="1086CopyTo">CopyTo</dfn> = <a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3913">3913</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1087FirstCopy" title='FirstCopy' data-type='llvm::MachineInstrBuilder' data-ref="1087FirstCopy" data-ref-filename="1087FirstCopy">FirstCopy</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col5 ref" href="#1075MIB" title='MIB' data-ref="1075MIB" data-ref-filename="1075MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#1086CopyTo" title='CopyTo' data-ref="1086CopyTo" data-ref-filename="1086CopyTo">CopyTo</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="3914">3914</th><td>                       .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1079InsertRegs" title='InsertRegs' data-ref="1079InsertRegs" data-ref-filename="1079InsertRegs">InsertRegs</a><a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <var>0</var>, <a class="local col7 ref" href="#1077ExtractSubReg" title='ExtractSubReg' data-ref="1077ExtractSubReg" data-ref-filename="1077ExtractSubReg">ExtractSubReg</a>);</td></tr>
<tr><th id="3915">3915</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#1087FirstCopy" title='FirstCopy' data-ref="1087FirstCopy" data-ref-filename="1087FirstCopy">FirstCopy</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3916">3916</th><td></td></tr>
<tr><th id="3917">3917</th><td>  <i>// Now, perform the remaining copies as vector lane copies.</i></td></tr>
<tr><th id="3918">3918</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1088LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="1088LaneIdx" data-ref-filename="1088LaneIdx">LaneIdx</dfn> = <var>1</var>;</td></tr>
<tr><th id="3919">3919</th><td>  <b>for</b> (<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1089InsReg" title='InsReg' data-type='llvm::Register' data-ref="1089InsReg" data-ref-filename="1089InsReg">InsReg</dfn> : <a class="local col9 ref" href="#1079InsertRegs" title='InsertRegs' data-ref="1079InsertRegs" data-ref-filename="1079InsertRegs">InsertRegs</a>) {</td></tr>
<tr><th id="3920">3920</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1090CopyTo" title='CopyTo' data-type='llvm::Register' data-ref="1090CopyTo" data-ref-filename="1090CopyTo">CopyTo</dfn> = <a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#1088LaneIdx" title='LaneIdx' data-ref="1088LaneIdx" data-ref-filename="1088LaneIdx">LaneIdx</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3921">3921</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1091CopyInst" title='CopyInst' data-type='llvm::MachineInstr &amp;' data-ref="1091CopyInst" data-ref-filename="1091CopyInst">CopyInst</dfn> =</td></tr>
<tr><th id="3922">3922</th><td>        *<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#1078MBB" title='MBB' data-ref="1078MBB" data-ref-filename="1078MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a></span>, <a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#1076CopyOpc" title='CopyOpc' data-ref="1076CopyOpc" data-ref-filename="1076CopyOpc">CopyOpc</a>), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1090CopyTo" title='CopyTo' data-ref="1090CopyTo" data-ref-filename="1090CopyTo">CopyTo</a>)</td></tr>
<tr><th id="3923">3923</th><td>             .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1089InsReg" title='InsReg' data-ref="1089InsReg" data-ref-filename="1089InsReg">InsReg</a>)</td></tr>
<tr><th id="3924">3924</th><td>             .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1088LaneIdx" title='LaneIdx' data-ref="1088LaneIdx" data-ref-filename="1088LaneIdx">LaneIdx</a>);</td></tr>
<tr><th id="3925">3925</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col1 ref" href="#1091CopyInst" title='CopyInst' data-ref="1091CopyInst" data-ref-filename="1091CopyInst">CopyInst</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3926">3926</th><td>    ++<a class="local col8 ref" href="#1088LaneIdx" title='LaneIdx' data-ref="1088LaneIdx" data-ref-filename="1088LaneIdx">LaneIdx</a>;</td></tr>
<tr><th id="3927">3927</th><td>  }</td></tr>
<tr><th id="3928">3928</th><td></td></tr>
<tr><th id="3929">3929</th><td>  <i>// Separately constrain the first copy's destination. Because of the</i></td></tr>
<tr><th id="3930">3930</th><td><i>  // limitation in constrainOperandRegClass, we can't guarantee that this will</i></td></tr>
<tr><th id="3931">3931</th><td><i>  // actually be constrained. So, do it ourselves using the second operand.</i></td></tr>
<tr><th id="3932">3932</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="1092RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1092RC" data-ref-filename="1092RC">RC</dfn> =</td></tr>
<tr><th id="3933">3933</th><td>      <a class="local col0 ref" href="#1070MRI" title='MRI' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE">getRegClassOrNull</a>(<a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3934">3934</th><td>  <b>if</b> (!<a class="local col2 ref" href="#1092RC" title='RC' data-ref="1092RC" data-ref-filename="1092RC">RC</a>) {</td></tr>
<tr><th id="3935">3935</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't constrain copy destination.\n"</q>);</td></tr>
<tr><th id="3936">3936</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3937">3937</th><td>  }</td></tr>
<tr><th id="3938">3938</th><td></td></tr>
<tr><th id="3939">3939</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1086CopyTo" title='CopyTo' data-ref="1086CopyTo" data-ref-filename="1086CopyTo">CopyTo</a>, *<a class="local col2 ref" href="#1092RC" title='RC' data-ref="1092RC" data-ref-filename="1092RC">RC</a>, <span class='refarg'><a class="local col0 ref" href="#1070MRI" title='MRI' data-ref="1070MRI" data-ref-filename="1070MRI">MRI</a></span>);</td></tr>
<tr><th id="3940">3940</th><td>  <a class="local col9 ref" href="#1069I" title='I' data-ref="1069I" data-ref-filename="1069I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3941">3941</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3942">3942</th><td>}</td></tr>
<tr><th id="3943">3943</th><td></td></tr>
<tr><th id="3944">3944</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectConcatVectors' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectConcatVectors(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectConcatVectors</dfn>(</td></tr>
<tr><th id="3945">3945</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1093I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1093I" data-ref-filename="1093I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1094MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1094MRI" data-ref-filename="1094MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3946">3946</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_CONCAT_VECTORS &amp;&amp;</td></tr>
<tr><th id="3947">3947</th><td>         <q>"Unexpected opcode"</q>);</td></tr>
<tr><th id="3948">3948</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1095Dst" title='Dst' data-type='llvm::Register' data-ref="1095Dst" data-ref-filename="1095Dst">Dst</dfn> = <a class="local col3 ref" href="#1093I" title='I' data-ref="1093I" data-ref-filename="1093I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3949">3949</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1096Op1" title='Op1' data-type='llvm::Register' data-ref="1096Op1" data-ref-filename="1096Op1">Op1</dfn> = <a class="local col3 ref" href="#1093I" title='I' data-ref="1093I" data-ref-filename="1093I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3950">3950</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1097Op2" title='Op2' data-type='llvm::Register' data-ref="1097Op2" data-ref-filename="1097Op2">Op2</dfn> = <a class="local col3 ref" href="#1093I" title='I' data-ref="1093I" data-ref-filename="1093I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3951">3951</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="1098MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="1098MIRBuilder" data-ref-filename="1098MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col3 ref" href="#1093I" title='I' data-ref="1093I" data-ref-filename="1093I">I</a>);</td></tr>
<tr><th id="3952">3952</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1099ConcatMI" title='ConcatMI' data-type='llvm::MachineInstr *' data-ref="1099ConcatMI" data-ref-filename="1099ConcatMI">ConcatMI</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitVectorConcat' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE">emitVectorConcat</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col5 ref" href="#1095Dst" title='Dst' data-ref="1095Dst" data-ref-filename="1095Dst">Dst</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1096Op1" title='Op1' data-ref="1096Op1" data-ref-filename="1096Op1">Op1</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1097Op2" title='Op2' data-ref="1097Op2" data-ref-filename="1097Op2">Op2</a>, <span class='refarg'><a class="local col8 ref" href="#1098MIRBuilder" title='MIRBuilder' data-ref="1098MIRBuilder" data-ref-filename="1098MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3953">3953</th><td>  <b>if</b> (!<a class="local col9 ref" href="#1099ConcatMI" title='ConcatMI' data-ref="1099ConcatMI" data-ref-filename="1099ConcatMI">ConcatMI</a>)</td></tr>
<tr><th id="3954">3954</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3955">3955</th><td>  <a class="local col3 ref" href="#1093I" title='I' data-ref="1093I" data-ref-filename="1093I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3956">3956</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3957">3957</th><td>}</td></tr>
<tr><th id="3958">3958</th><td></td></tr>
<tr><th id="3959">3959</th><td><em>unsigned</em></td></tr>
<tr><th id="3960">3960</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPKN4llvm8ConstantERNS1_15MachineFunctionE" title='(anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry' data-type='unsigned int (anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry(const llvm::Constant * CPVal, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPKN4llvm8ConstantERNS1_15MachineFunctionE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPKN4llvm8ConstantERNS1_15MachineFunctionE">emitConstantPoolEntry</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col0 decl" id="1100CPVal" title='CPVal' data-type='const llvm::Constant *' data-ref="1100CPVal" data-ref-filename="1100CPVal">CPVal</dfn>,</td></tr>
<tr><th id="3961">3961</th><td>                                                  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1101MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1101MF" data-ref-filename="1101MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="3962">3962</th><td>  <a class="type" href="../../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col2 decl" id="1102CPTy" title='CPTy' data-type='llvm::Type *' data-ref="1102CPTy" data-ref-filename="1102CPTy">CPTy</dfn> = <a class="local col0 ref" href="#1100CPVal" title='CPVal' data-ref="1100CPVal" data-ref-filename="1100CPVal">CPVal</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="3963">3963</th><td>  <a class="type" href="../../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col3 decl" id="1103Alignment" title='Alignment' data-type='llvm::Align' data-ref="1103Alignment" data-ref-filename="1103Alignment">Alignment</dfn> = <a class="local col1 ref" href="#1101MF" title='MF' data-ref="1101MF" data-ref-filename="1101MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv" data-ref-filename="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref fn" href="../../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlign' data-ref="_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE">getPrefTypeAlign</a>(<a class="local col2 ref" href="#1102CPTy" title='CPTy' data-ref="1102CPTy" data-ref-filename="1102CPTy">CPTy</a>);</td></tr>
<tr><th id="3964">3964</th><td></td></tr>
<tr><th id="3965">3965</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool" data-ref-filename="llvm..MachineConstantPool">MachineConstantPool</a> *<dfn class="local col4 decl" id="1104MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="1104MCP" data-ref-filename="1104MCP">MCP</dfn> = <a class="local col1 ref" href="#1101MF" title='MF' data-ref="1101MF" data-ref-filename="1101MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv" data-ref-filename="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="3966">3966</th><td>  <b>return</b> <a class="local col4 ref" href="#1104MCP" title='MCP' data-ref="1104MCP" data-ref-filename="1104MCP">MCP</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE" data-ref-filename="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE">getConstantPoolIndex</a>(<a class="local col0 ref" href="#1100CPVal" title='CPVal' data-ref="1100CPVal" data-ref-filename="1100CPVal">CPVal</a>, <a class="ref fn fake" href="../../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col3 ref" href="#1103Alignment" title='Alignment' data-ref="1103Alignment" data-ref-filename="1103Alignment">Alignment</a>);</td></tr>
<tr><th id="3967">3967</th><td>}</td></tr>
<tr><th id="3968">3968</th><td></td></tr>
<tr><th id="3969">3969</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool(const llvm::Constant * CPVal, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE">emitLoadFromConstantPool</dfn>(</td></tr>
<tr><th id="3970">3970</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col5 decl" id="1105CPVal" title='CPVal' data-type='const llvm::Constant *' data-ref="1105CPVal" data-ref-filename="1105CPVal">CPVal</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="1106MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1106MIRBuilder" data-ref-filename="1106MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="3971">3971</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1107CPIdx" title='CPIdx' data-type='unsigned int' data-ref="1107CPIdx" data-ref-filename="1107CPIdx">CPIdx</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPKN4llvm8ConstantERNS1_15MachineFunctionE" title='(anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPKN4llvm8ConstantERNS1_15MachineFunctionE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPKN4llvm8ConstantERNS1_15MachineFunctionE">emitConstantPoolEntry</a>(<a class="local col5 ref" href="#1105CPVal" title='CPVal' data-ref="1105CPVal" data-ref-filename="1105CPVal">CPVal</a>, <span class='refarg'><a class="local col6 ref" href="#1106MIRBuilder" title='MIRBuilder' data-ref="1106MIRBuilder" data-ref-filename="1106MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>);</td></tr>
<tr><th id="3972">3972</th><td></td></tr>
<tr><th id="3973">3973</th><td>  <em>auto</em> <dfn class="local col8 decl" id="1108Adrp" title='Adrp' data-type='llvm::MachineInstrBuilder' data-ref="1108Adrp" data-ref-filename="1108Adrp">Adrp</dfn> =</td></tr>
<tr><th id="3974">3974</th><td>      <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col6 ref" href="#1106MIRBuilder" title='MIRBuilder' data-ref="1106MIRBuilder" data-ref-filename="1106MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="3975">3975</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col7 ref" href="#1107CPIdx" title='CPIdx' data-ref="1107CPIdx" data-ref-filename="1107CPIdx">CPIdx</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a>);</td></tr>
<tr><th id="3976">3976</th><td></td></tr>
<tr><th id="3977">3977</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1109LoadMI" title='LoadMI' data-type='llvm::MachineInstr *' data-ref="1109LoadMI" data-ref-filename="1109LoadMI">LoadMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3978">3978</th><td>  <b>switch</b> (<a class="ref fn fake" href="../../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col6 ref" href="#1106MIRBuilder" title='MIRBuilder' data-ref="1106MIRBuilder" data-ref-filename="1106MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" title='llvm::MachineIRBuilder::getDataLayout' data-ref="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv">getDataLayout</a>().<a class="ref fn" href="../../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeStoreSize' data-ref="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE">getTypeStoreSize</a>(<a class="local col5 ref" href="#1105CPVal" title='CPVal' data-ref="1105CPVal" data-ref-filename="1105CPVal">CPVal</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>())) {</td></tr>
<tr><th id="3979">3979</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="3980">3980</th><td>    <a class="local col9 ref" href="#1109LoadMI" title='LoadMI' data-ref="1109LoadMI" data-ref-filename="1109LoadMI">LoadMI</a> =</td></tr>
<tr><th id="3981">3981</th><td>        &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#1106MIRBuilder" title='MIRBuilder' data-ref="1106MIRBuilder" data-ref-filename="1106MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="3982">3982</th><td>              .<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#1108Adrp" title='Adrp' data-ref="1108Adrp" data-ref-filename="1108Adrp">Adrp</a>})</td></tr>
<tr><th id="3983">3983</th><td>              .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col7 ref" href="#1107CPIdx" title='CPIdx' data-ref="1107CPIdx" data-ref-filename="1107CPIdx">CPIdx</a>, <var>0</var>,</td></tr>
<tr><th id="3984">3984</th><td>                                    <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>);</td></tr>
<tr><th id="3985">3985</th><td>    <b>break</b>;</td></tr>
<tr><th id="3986">3986</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="3987">3987</th><td>    <a class="local col9 ref" href="#1109LoadMI" title='LoadMI' data-ref="1109LoadMI" data-ref-filename="1109LoadMI">LoadMI</a> = &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#1106MIRBuilder" title='MIRBuilder' data-ref="1106MIRBuilder" data-ref-filename="1106MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="3988">3988</th><td>                 .<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#1108Adrp" title='Adrp' data-ref="1108Adrp" data-ref-filename="1108Adrp">Adrp</a>})</td></tr>
<tr><th id="3989">3989</th><td>                 .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(</td></tr>
<tr><th id="3990">3990</th><td>                     <a class="local col7 ref" href="#1107CPIdx" title='CPIdx' data-ref="1107CPIdx" data-ref-filename="1107CPIdx">CPIdx</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>);</td></tr>
<tr><th id="3991">3991</th><td>    <b>break</b>;</td></tr>
<tr><th id="3992">3992</th><td>  <b>default</b>:</td></tr>
<tr><th id="3993">3993</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not load from constant pool of type "</q></td></tr>
<tr><th id="3994">3994</th><td>                      &lt;&lt; *CPVal-&gt;getType());</td></tr>
<tr><th id="3995">3995</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3996">3996</th><td>  }</td></tr>
<tr><th id="3997">3997</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#1108Adrp" title='Adrp' data-ref="1108Adrp" data-ref-filename="1108Adrp">Adrp</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3998">3998</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col9 ref" href="#1109LoadMI" title='LoadMI' data-ref="1109LoadMI" data-ref-filename="1109LoadMI">LoadMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3999">3999</th><td>  <b>return</b> <a class="local col9 ref" href="#1109LoadMI" title='LoadMI' data-ref="1109LoadMI" data-ref-filename="1109LoadMI">LoadMI</a>;</td></tr>
<tr><th id="4000">4000</th><td>}</td></tr>
<tr><th id="4001">4001</th><td></td></tr>
<tr><th id="4002">4002</th><td><i class="doc" data-doc="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">/// Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given</i></td></tr>
<tr><th id="4003">4003</th><td><i class="doc" data-doc="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">/// size and RB.</i></td></tr>
<tr><th id="4004">4004</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="4005">4005</th><td><dfn class="tu decl def fn" id="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj" title='getInsertVecEltOpInfo' data-type='std::pair&lt;unsigned int, unsigned int&gt; getInsertVecEltOpInfo(const llvm::RegisterBank &amp; RB, unsigned int EltSize)' data-ref="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj" data-ref-filename="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">getInsertVecEltOpInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="1110RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="1110RB" data-ref-filename="1110RB">RB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1111EltSize" title='EltSize' data-type='unsigned int' data-ref="1111EltSize" data-ref-filename="1111EltSize">EltSize</dfn>) {</td></tr>
<tr><th id="4006">4006</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1112Opc" title='Opc' data-type='unsigned int' data-ref="1112Opc" data-ref-filename="1112Opc">Opc</dfn>, <dfn class="local col3 decl" id="1113SubregIdx" title='SubregIdx' data-type='unsigned int' data-ref="1113SubregIdx" data-ref-filename="1113SubregIdx">SubregIdx</dfn>;</td></tr>
<tr><th id="4007">4007</th><td>  <b>if</b> (<a class="local col0 ref" href="#1110RB" title='RB' data-ref="1110RB" data-ref-filename="1110RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="4008">4008</th><td>    <b>if</b> (<a class="local col1 ref" href="#1111EltSize" title='EltSize' data-ref="1111EltSize" data-ref-filename="1111EltSize">EltSize</a> == <var>16</var>) {</td></tr>
<tr><th id="4009">4009</th><td>      <a class="local col2 ref" href="#1112Opc" title='Opc' data-ref="1112Opc" data-ref-filename="1112Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INSvi16gpr" title='llvm::AArch64::INSvi16gpr' data-ref="llvm::AArch64::INSvi16gpr" data-ref-filename="llvm..AArch64..INSvi16gpr">INSvi16gpr</a>;</td></tr>
<tr><th id="4010">4010</th><td>      <a class="local col3 ref" href="#1113SubregIdx" title='SubregIdx' data-ref="1113SubregIdx" data-ref-filename="1113SubregIdx">SubregIdx</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>;</td></tr>
<tr><th id="4011">4011</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1111EltSize" title='EltSize' data-ref="1111EltSize" data-ref-filename="1111EltSize">EltSize</a> == <var>32</var>) {</td></tr>
<tr><th id="4012">4012</th><td>      <a class="local col2 ref" href="#1112Opc" title='Opc' data-ref="1112Opc" data-ref-filename="1112Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INSvi32gpr" title='llvm::AArch64::INSvi32gpr' data-ref="llvm::AArch64::INSvi32gpr" data-ref-filename="llvm..AArch64..INSvi32gpr">INSvi32gpr</a>;</td></tr>
<tr><th id="4013">4013</th><td>      <a class="local col3 ref" href="#1113SubregIdx" title='SubregIdx' data-ref="1113SubregIdx" data-ref-filename="1113SubregIdx">SubregIdx</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>;</td></tr>
<tr><th id="4014">4014</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1111EltSize" title='EltSize' data-ref="1111EltSize" data-ref-filename="1111EltSize">EltSize</a> == <var>64</var>) {</td></tr>
<tr><th id="4015">4015</th><td>      <a class="local col2 ref" href="#1112Opc" title='Opc' data-ref="1112Opc" data-ref-filename="1112Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INSvi64gpr" title='llvm::AArch64::INSvi64gpr' data-ref="llvm::AArch64::INSvi64gpr" data-ref-filename="llvm..AArch64..INSvi64gpr">INSvi64gpr</a>;</td></tr>
<tr><th id="4016">4016</th><td>      <a class="local col3 ref" href="#1113SubregIdx" title='SubregIdx' data-ref="1113SubregIdx" data-ref-filename="1113SubregIdx">SubregIdx</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>;</td></tr>
<tr><th id="4017">4017</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4018">4018</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid elt size!"</q>);</td></tr>
<tr><th id="4019">4019</th><td>    }</td></tr>
<tr><th id="4020">4020</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4021">4021</th><td>    <b>if</b> (<a class="local col1 ref" href="#1111EltSize" title='EltSize' data-ref="1111EltSize" data-ref-filename="1111EltSize">EltSize</a> == <var>8</var>) {</td></tr>
<tr><th id="4022">4022</th><td>      <a class="local col2 ref" href="#1112Opc" title='Opc' data-ref="1112Opc" data-ref-filename="1112Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INSvi8lane" title='llvm::AArch64::INSvi8lane' data-ref="llvm::AArch64::INSvi8lane" data-ref-filename="llvm..AArch64..INSvi8lane">INSvi8lane</a>;</td></tr>
<tr><th id="4023">4023</th><td>      <a class="local col3 ref" href="#1113SubregIdx" title='SubregIdx' data-ref="1113SubregIdx" data-ref-filename="1113SubregIdx">SubregIdx</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::bsub" title='llvm::AArch64::bsub' data-ref="llvm::AArch64::bsub" data-ref-filename="llvm..AArch64..bsub">bsub</a>;</td></tr>
<tr><th id="4024">4024</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1111EltSize" title='EltSize' data-ref="1111EltSize" data-ref-filename="1111EltSize">EltSize</a> == <var>16</var>) {</td></tr>
<tr><th id="4025">4025</th><td>      <a class="local col2 ref" href="#1112Opc" title='Opc' data-ref="1112Opc" data-ref-filename="1112Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INSvi16lane" title='llvm::AArch64::INSvi16lane' data-ref="llvm::AArch64::INSvi16lane" data-ref-filename="llvm..AArch64..INSvi16lane">INSvi16lane</a>;</td></tr>
<tr><th id="4026">4026</th><td>      <a class="local col3 ref" href="#1113SubregIdx" title='SubregIdx' data-ref="1113SubregIdx" data-ref-filename="1113SubregIdx">SubregIdx</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>;</td></tr>
<tr><th id="4027">4027</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1111EltSize" title='EltSize' data-ref="1111EltSize" data-ref-filename="1111EltSize">EltSize</a> == <var>32</var>) {</td></tr>
<tr><th id="4028">4028</th><td>      <a class="local col2 ref" href="#1112Opc" title='Opc' data-ref="1112Opc" data-ref-filename="1112Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INSvi32lane" title='llvm::AArch64::INSvi32lane' data-ref="llvm::AArch64::INSvi32lane" data-ref-filename="llvm..AArch64..INSvi32lane">INSvi32lane</a>;</td></tr>
<tr><th id="4029">4029</th><td>      <a class="local col3 ref" href="#1113SubregIdx" title='SubregIdx' data-ref="1113SubregIdx" data-ref-filename="1113SubregIdx">SubregIdx</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a>;</td></tr>
<tr><th id="4030">4030</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1111EltSize" title='EltSize' data-ref="1111EltSize" data-ref-filename="1111EltSize">EltSize</a> == <var>64</var>) {</td></tr>
<tr><th id="4031">4031</th><td>      <a class="local col2 ref" href="#1112Opc" title='Opc' data-ref="1112Opc" data-ref-filename="1112Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::INSvi64lane" title='llvm::AArch64::INSvi64lane' data-ref="llvm::AArch64::INSvi64lane" data-ref-filename="llvm..AArch64..INSvi64lane">INSvi64lane</a>;</td></tr>
<tr><th id="4032">4032</th><td>      <a class="local col3 ref" href="#1113SubregIdx" title='SubregIdx' data-ref="1113SubregIdx" data-ref-filename="1113SubregIdx">SubregIdx</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>;</td></tr>
<tr><th id="4033">4033</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4034">4034</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid elt size!"</q>);</td></tr>
<tr><th id="4035">4035</th><td>    }</td></tr>
<tr><th id="4036">4036</th><td>  }</td></tr>
<tr><th id="4037">4037</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col2 ref" href="#1112Opc" title='Opc' data-ref="1112Opc" data-ref-filename="1112Opc">Opc</a></span>, <span class='refarg'><a class="local col3 ref" href="#1113SubregIdx" title='SubregIdx' data-ref="1113SubregIdx" data-ref-filename="1113SubregIdx">SubregIdx</a></span>);</td></tr>
<tr><th id="4038">4038</th><td>}</td></tr>
<tr><th id="4039">4039</th><td></td></tr>
<tr><th id="4040">4040</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" title='(anonymous namespace)::AArch64InstructionSelector::emitInstr' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitInstr(unsigned int Opcode, std::initializer_list&lt;llvm::DstOp&gt; DstOps, std::initializer_list&lt;llvm::SrcOp&gt; SrcOps, llvm::MachineIRBuilder &amp; MIRBuilder, const llvm::InstructionSelector::ComplexRendererFns &amp; RenderFns = None) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821">emitInstr</dfn>(</td></tr>
<tr><th id="4041">4041</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="1114Opcode" title='Opcode' data-type='unsigned int' data-ref="1114Opcode" data-ref-filename="1114Opcode">Opcode</dfn>, <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::DstOp" title='llvm::DstOp' data-ref="llvm::DstOp" data-ref-filename="llvm..DstOp">DstOp</a>&gt; <dfn class="local col5 decl" id="1115DstOps" title='DstOps' data-type='std::initializer_list&lt;llvm::DstOp&gt;' data-ref="1115DstOps" data-ref-filename="1115DstOps">DstOps</dfn>,</td></tr>
<tr><th id="4042">4042</th><td>    <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a>&gt; <dfn class="local col6 decl" id="1116SrcOps" title='SrcOps' data-type='std::initializer_list&lt;llvm::SrcOp&gt;' data-ref="1116SrcOps" data-ref-filename="1116SrcOps">SrcOps</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="1117MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1117MIRBuilder" data-ref-filename="1117MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="4043">4043</th><td>    <em>const</em> <a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> &amp;<dfn class="local col8 decl" id="1118RenderFns" title='RenderFns' data-type='const llvm::InstructionSelector::ComplexRendererFns &amp;' data-ref="1118RenderFns" data-ref-filename="1118RenderFns">RenderFns</dfn>) <em>const</em> {</td></tr>
<tr><th id="4044">4044</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opcode &amp;&amp; <q>"Expected an opcode?"</q>);</td></tr>
<tr><th id="4045">4045</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isPreISelGenericOpcode(Opcode) &amp;&amp;</td></tr>
<tr><th id="4046">4046</th><td>         <q>"Function should only be used to produce selected instructions!"</q>);</td></tr>
<tr><th id="4047">4047</th><td>  <em>auto</em> <dfn class="local col9 decl" id="1119MI" title='MI' data-type='llvm::MachineInstrBuilder' data-ref="1119MI" data-ref-filename="1119MI">MI</dfn> = <a class="local col7 ref" href="#1117MIRBuilder" title='MIRBuilder' data-ref="1117MIRBuilder" data-ref-filename="1117MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col4 ref" href="#1114Opcode" title='Opcode' data-ref="1114Opcode" data-ref-filename="1114Opcode">Opcode</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a><a class="local col5 ref" href="#1115DstOps" title='DstOps' data-ref="1115DstOps" data-ref-filename="1115DstOps">DstOps</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a><a class="local col6 ref" href="#1116SrcOps" title='SrcOps' data-ref="1116SrcOps" data-ref-filename="1116SrcOps">SrcOps</a>);</td></tr>
<tr><th id="4048">4048</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#1118RenderFns" title='RenderFns' data-ref="1118RenderFns" data-ref-filename="1118RenderFns">RenderFns</a>)</td></tr>
<tr><th id="4049">4049</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="1120Fn" title='Fn' data-type='const std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt; &amp;' data-ref="1120Fn" data-ref-filename="1120Fn">Fn</dfn> : <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv" data-ref-filename="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#1118RenderFns" title='RenderFns' data-ref="1118RenderFns" data-ref-filename="1118RenderFns">RenderFns</a>)</td></tr>
<tr><th id="4050">4050</th><td>      <a class="local col0 ref" href="#1120Fn" title='Fn' data-ref="1120Fn" data-ref-filename="1120Fn">Fn</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col9 ref" href="#1119MI" title='MI' data-ref="1119MI" data-ref-filename="1119MI">MI</a>)</span>;</td></tr>
<tr><th id="4051">4051</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#1119MI" title='MI' data-ref="1119MI" data-ref-filename="1119MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4052">4052</th><td>  <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#1119MI" title='MI' data-ref="1119MI" data-ref-filename="1119MI">MI</a>;</td></tr>
<tr><th id="4053">4053</th><td>}</td></tr>
<tr><th id="4054">4054</th><td></td></tr>
<tr><th id="4055">4055</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitAddSub' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitAddSub(const std::array&lt;std::array&lt;unsigned int, 2&gt;, 5&gt; &amp; AddrModeAndSizeToOpcode, llvm::Register Dst, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">emitAddSub</dfn>(</td></tr>
<tr><th id="4056">4056</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>2</var>&gt;, <var>5</var>&gt; &amp;<dfn class="local col1 decl" id="1121AddrModeAndSizeToOpcode" title='AddrModeAndSizeToOpcode' data-type='const std::array&lt;std::array&lt;unsigned int, 2&gt;, 5&gt; &amp;' data-ref="1121AddrModeAndSizeToOpcode" data-ref-filename="1121AddrModeAndSizeToOpcode">AddrModeAndSizeToOpcode</dfn>,</td></tr>
<tr><th id="4057">4057</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1122Dst" title='Dst' data-type='llvm::Register' data-ref="1122Dst" data-ref-filename="1122Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1123LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1123LHS" data-ref-filename="1123LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1124RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1124RHS" data-ref-filename="1124RHS">RHS</dfn>,</td></tr>
<tr><th id="4058">4058</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="1125MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1125MIRBuilder" data-ref-filename="1125MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4059">4059</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1126MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1126MRI" data-ref-filename="1126MRI">MRI</dfn> = <a class="local col5 ref" href="#1125MIRBuilder" title='MIRBuilder' data-ref="1125MIRBuilder" data-ref-filename="1125MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4060">4060</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHS.isReg() &amp;&amp; RHS.isReg() &amp;&amp; <q>"Expected register operands?"</q>);</td></tr>
<tr><th id="4061">4061</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1127Ty" title='Ty' data-type='llvm::LLT' data-ref="1127Ty" data-ref-filename="1127Ty">Ty</dfn> = <a class="local col6 ref" href="#1126MRI" title='MRI' data-ref="1126MRI" data-ref-filename="1126MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col3 ref" href="#1123LHS" title='LHS' data-ref="1123LHS" data-ref-filename="1123LHS">LHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4062">4062</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Ty.isVector() &amp;&amp; <q>"Expected a scalar or pointer?"</q>);</td></tr>
<tr><th id="4063">4063</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1128Size" title='Size' data-type='unsigned int' data-ref="1128Size" data-ref-filename="1128Size">Size</dfn> = <a class="local col7 ref" href="#1127Ty" title='Ty' data-ref="1127Ty" data-ref-filename="1127Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4064">4064</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Size == <var>32</var> || Size == <var>64</var>) &amp;&amp; <q>"Expected a 32-bit or 64-bit type only"</q>);</td></tr>
<tr><th id="4065">4065</th><td>  <em>bool</em> <dfn class="local col9 decl" id="1129Is32Bit" title='Is32Bit' data-type='bool' data-ref="1129Is32Bit" data-ref-filename="1129Is32Bit">Is32Bit</dfn> = <a class="local col8 ref" href="#1128Size" title='Size' data-ref="1128Size" data-ref-filename="1128Size">Size</a> == <var>32</var>;</td></tr>
<tr><th id="4066">4066</th><td></td></tr>
<tr><th id="4067">4067</th><td>  <i>// INSTRri form with positive arithmetic immediate.</i></td></tr>
<tr><th id="4068">4068</th><td>  <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col0 decl" id="1130Fns" title='Fns' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="1130Fns" data-ref-filename="1130Fns"><a class="local col0 ref" href="#1130Fns" title='Fns' data-ref="1130Fns" data-ref-filename="1130Fns">Fns</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithImmed' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">selectArithImmed</a>(<span class='refarg'><a class="local col4 ref" href="#1124RHS" title='RHS' data-ref="1124RHS" data-ref-filename="1124RHS">RHS</a></span>))</td></tr>
<tr><th id="4069">4069</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" title='(anonymous namespace)::AArch64InstructionSelector::emitInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821">emitInstr</a>(<a class="local col1 ref" href="#1121AddrModeAndSizeToOpcode" title='AddrModeAndSizeToOpcode' data-ref="1121AddrModeAndSizeToOpcode" data-ref-filename="1121AddrModeAndSizeToOpcode">AddrModeAndSizeToOpcode</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<var>0</var>]</span><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<a class="local col9 ref" href="#1129Is32Bit" title='Is32Bit' data-ref="1129Is32Bit" data-ref-filename="1129Is32Bit">Is32Bit</a>]</span>, {<a class="local col2 ref" href="#1122Dst" title='Dst' data-ref="1122Dst" data-ref-filename="1122Dst">Dst</a>}, {<a class="local col3 ref" href="#1123LHS" title='LHS' data-ref="1123LHS" data-ref-filename="1123LHS">LHS</a>},</td></tr>
<tr><th id="4070">4070</th><td>                     <span class='refarg'><a class="local col5 ref" href="#1125MIRBuilder" title='MIRBuilder' data-ref="1125MIRBuilder" data-ref-filename="1125MIRBuilder">MIRBuilder</a></span>, <a class="local col0 ref" href="#1130Fns" title='Fns' data-ref="1130Fns" data-ref-filename="1130Fns">Fns</a>);</td></tr>
<tr><th id="4071">4071</th><td></td></tr>
<tr><th id="4072">4072</th><td>  <i>// INSTRri form with negative arithmetic immediate.</i></td></tr>
<tr><th id="4073">4073</th><td>  <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col1 decl" id="1131Fns" title='Fns' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="1131Fns" data-ref-filename="1131Fns"><a class="local col1 ref" href="#1131Fns" title='Fns' data-ref="1131Fns" data-ref-filename="1131Fns">Fns</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectNegArithImmed' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE">selectNegArithImmed</a>(<span class='refarg'><a class="local col4 ref" href="#1124RHS" title='RHS' data-ref="1124RHS" data-ref-filename="1124RHS">RHS</a></span>))</td></tr>
<tr><th id="4074">4074</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" title='(anonymous namespace)::AArch64InstructionSelector::emitInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821">emitInstr</a>(<a class="local col1 ref" href="#1121AddrModeAndSizeToOpcode" title='AddrModeAndSizeToOpcode' data-ref="1121AddrModeAndSizeToOpcode" data-ref-filename="1121AddrModeAndSizeToOpcode">AddrModeAndSizeToOpcode</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<var>3</var>]</span><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<a class="local col9 ref" href="#1129Is32Bit" title='Is32Bit' data-ref="1129Is32Bit" data-ref-filename="1129Is32Bit">Is32Bit</a>]</span>, {<a class="local col2 ref" href="#1122Dst" title='Dst' data-ref="1122Dst" data-ref-filename="1122Dst">Dst</a>}, {<a class="local col3 ref" href="#1123LHS" title='LHS' data-ref="1123LHS" data-ref-filename="1123LHS">LHS</a>},</td></tr>
<tr><th id="4075">4075</th><td>                     <span class='refarg'><a class="local col5 ref" href="#1125MIRBuilder" title='MIRBuilder' data-ref="1125MIRBuilder" data-ref-filename="1125MIRBuilder">MIRBuilder</a></span>, <a class="local col1 ref" href="#1131Fns" title='Fns' data-ref="1131Fns" data-ref-filename="1131Fns">Fns</a>);</td></tr>
<tr><th id="4076">4076</th><td></td></tr>
<tr><th id="4077">4077</th><td>  <i>// INSTRrx form.</i></td></tr>
<tr><th id="4078">4078</th><td>  <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col2 decl" id="1132Fns" title='Fns' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="1132Fns" data-ref-filename="1132Fns"><a class="local col2 ref" href="#1132Fns" title='Fns' data-ref="1132Fns" data-ref-filename="1132Fns">Fns</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithExtendedRegister' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE">selectArithExtendedRegister</a>(<span class='refarg'><a class="local col4 ref" href="#1124RHS" title='RHS' data-ref="1124RHS" data-ref-filename="1124RHS">RHS</a></span>))</td></tr>
<tr><th id="4079">4079</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" title='(anonymous namespace)::AArch64InstructionSelector::emitInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821">emitInstr</a>(<a class="local col1 ref" href="#1121AddrModeAndSizeToOpcode" title='AddrModeAndSizeToOpcode' data-ref="1121AddrModeAndSizeToOpcode" data-ref-filename="1121AddrModeAndSizeToOpcode">AddrModeAndSizeToOpcode</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<var>4</var>]</span><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<a class="local col9 ref" href="#1129Is32Bit" title='Is32Bit' data-ref="1129Is32Bit" data-ref-filename="1129Is32Bit">Is32Bit</a>]</span>, {<a class="local col2 ref" href="#1122Dst" title='Dst' data-ref="1122Dst" data-ref-filename="1122Dst">Dst</a>}, {<a class="local col3 ref" href="#1123LHS" title='LHS' data-ref="1123LHS" data-ref-filename="1123LHS">LHS</a>},</td></tr>
<tr><th id="4080">4080</th><td>                     <span class='refarg'><a class="local col5 ref" href="#1125MIRBuilder" title='MIRBuilder' data-ref="1125MIRBuilder" data-ref-filename="1125MIRBuilder">MIRBuilder</a></span>, <a class="local col2 ref" href="#1132Fns" title='Fns' data-ref="1132Fns" data-ref-filename="1132Fns">Fns</a>);</td></tr>
<tr><th id="4081">4081</th><td></td></tr>
<tr><th id="4082">4082</th><td>  <i>// INSTRrs form.</i></td></tr>
<tr><th id="4083">4083</th><td>  <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col3 decl" id="1133Fns" title='Fns' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="1133Fns" data-ref-filename="1133Fns"><a class="local col3 ref" href="#1133Fns" title='Fns' data-ref="1133Fns" data-ref-filename="1133Fns">Fns</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftedRegister' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE">selectShiftedRegister</a>(<span class='refarg'><a class="local col4 ref" href="#1124RHS" title='RHS' data-ref="1124RHS" data-ref-filename="1124RHS">RHS</a></span>))</td></tr>
<tr><th id="4084">4084</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" title='(anonymous namespace)::AArch64InstructionSelector::emitInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821">emitInstr</a>(<a class="local col1 ref" href="#1121AddrModeAndSizeToOpcode" title='AddrModeAndSizeToOpcode' data-ref="1121AddrModeAndSizeToOpcode" data-ref-filename="1121AddrModeAndSizeToOpcode">AddrModeAndSizeToOpcode</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<var>1</var>]</span><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<a class="local col9 ref" href="#1129Is32Bit" title='Is32Bit' data-ref="1129Is32Bit" data-ref-filename="1129Is32Bit">Is32Bit</a>]</span>, {<a class="local col2 ref" href="#1122Dst" title='Dst' data-ref="1122Dst" data-ref-filename="1122Dst">Dst</a>}, {<a class="local col3 ref" href="#1123LHS" title='LHS' data-ref="1123LHS" data-ref-filename="1123LHS">LHS</a>},</td></tr>
<tr><th id="4085">4085</th><td>                     <span class='refarg'><a class="local col5 ref" href="#1125MIRBuilder" title='MIRBuilder' data-ref="1125MIRBuilder" data-ref-filename="1125MIRBuilder">MIRBuilder</a></span>, <a class="local col3 ref" href="#1133Fns" title='Fns' data-ref="1133Fns" data-ref-filename="1133Fns">Fns</a>);</td></tr>
<tr><th id="4086">4086</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" title='(anonymous namespace)::AArch64InstructionSelector::emitInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821">emitInstr</a>(<a class="local col1 ref" href="#1121AddrModeAndSizeToOpcode" title='AddrModeAndSizeToOpcode' data-ref="1121AddrModeAndSizeToOpcode" data-ref-filename="1121AddrModeAndSizeToOpcode">AddrModeAndSizeToOpcode</a><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<var>2</var>]</span><span class='ref fn' title='std::array::operator[]' data-ref="_ZNKSt5arrayixEm" data-ref-filename="_ZNKSt5arrayixEm">[<a class="local col9 ref" href="#1129Is32Bit" title='Is32Bit' data-ref="1129Is32Bit" data-ref-filename="1129Is32Bit">Is32Bit</a>]</span>, {<a class="local col2 ref" href="#1122Dst" title='Dst' data-ref="1122Dst" data-ref-filename="1122Dst">Dst</a>}, {<a class="local col3 ref" href="#1123LHS" title='LHS' data-ref="1123LHS" data-ref-filename="1123LHS">LHS</a>, <a class="local col4 ref" href="#1124RHS" title='RHS' data-ref="1124RHS" data-ref-filename="1124RHS">RHS</a>},</td></tr>
<tr><th id="4087">4087</th><td>                   <span class='refarg'><a class="local col5 ref" href="#1125MIRBuilder" title='MIRBuilder' data-ref="1125MIRBuilder" data-ref-filename="1125MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4088">4088</th><td>}</td></tr>
<tr><th id="4089">4089</th><td></td></tr>
<tr><th id="4090">4090</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="4091">4091</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitADDEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitADD' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitADD(llvm::Register DefReg, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitADDEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitADDEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitADD</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1134DefReg" title='DefReg' data-type='llvm::Register' data-ref="1134DefReg" data-ref-filename="1134DefReg">DefReg</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1135LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1135LHS" data-ref-filename="1135LHS">LHS</dfn>,</td></tr>
<tr><th id="4092">4092</th><td>                                    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1136RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1136RHS" data-ref-filename="1136RHS">RHS</dfn>,</td></tr>
<tr><th id="4093">4093</th><td>                                    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="1137MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1137MIRBuilder" data-ref-filename="1137MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4094">4094</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>2</var>&gt;, <var>5</var>&gt; <dfn class="local col8 decl" id="1138OpcTable" title='OpcTable' data-type='const std::array&lt;std::array&lt;unsigned int, 2&gt;, 5&gt;' data-ref="1138OpcTable" data-ref-filename="1138OpcTable">OpcTable</dfn>{</td></tr>
<tr><th id="4095">4095</th><td>      {{<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>},</td></tr>
<tr><th id="4096">4096</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>},</td></tr>
<tr><th id="4097">4097</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>},</td></tr>
<tr><th id="4098">4098</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>},</td></tr>
<tr><th id="4099">4099</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrx" title='llvm::AArch64::ADDXrx' data-ref="llvm::AArch64::ADDXrx" data-ref-filename="llvm..AArch64..ADDXrx">ADDXrx</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrx" title='llvm::AArch64::ADDWrx' data-ref="llvm::AArch64::ADDWrx" data-ref-filename="llvm..AArch64..ADDWrx">ADDWrx</a>}}};</td></tr>
<tr><th id="4100">4100</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitAddSub' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">emitAddSub</a>(<a class="local col8 ref" href="#1138OpcTable" title='OpcTable' data-ref="1138OpcTable" data-ref-filename="1138OpcTable">OpcTable</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1134DefReg" title='DefReg' data-ref="1134DefReg" data-ref-filename="1134DefReg">DefReg</a>, <span class='refarg'><a class="local col5 ref" href="#1135LHS" title='LHS' data-ref="1135LHS" data-ref-filename="1135LHS">LHS</a></span>, <span class='refarg'><a class="local col6 ref" href="#1136RHS" title='RHS' data-ref="1136RHS" data-ref-filename="1136RHS">RHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#1137MIRBuilder" title='MIRBuilder' data-ref="1137MIRBuilder" data-ref-filename="1137MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4101">4101</th><td>}</td></tr>
<tr><th id="4102">4102</th><td></td></tr>
<tr><th id="4103">4103</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="4104">4104</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitADDS' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitADDS(llvm::Register Dst, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitADDS</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1139Dst" title='Dst' data-type='llvm::Register' data-ref="1139Dst" data-ref-filename="1139Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1140LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1140LHS" data-ref-filename="1140LHS">LHS</dfn>,</td></tr>
<tr><th id="4105">4105</th><td>                                     <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1141RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1141RHS" data-ref-filename="1141RHS">RHS</dfn>,</td></tr>
<tr><th id="4106">4106</th><td>                                     <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="1142MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1142MIRBuilder" data-ref-filename="1142MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4107">4107</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>2</var>&gt;, <var>5</var>&gt; <dfn class="local col3 decl" id="1143OpcTable" title='OpcTable' data-type='const std::array&lt;std::array&lt;unsigned int, 2&gt;, 5&gt;' data-ref="1143OpcTable" data-ref-filename="1143OpcTable">OpcTable</dfn>{</td></tr>
<tr><th id="4108">4108</th><td>      {{<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>},</td></tr>
<tr><th id="4109">4109</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>},</td></tr>
<tr><th id="4110">4110</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>},</td></tr>
<tr><th id="4111">4111</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>},</td></tr>
<tr><th id="4112">4112</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx" title='llvm::AArch64::ADDSXrx' data-ref="llvm::AArch64::ADDSXrx" data-ref-filename="llvm..AArch64..ADDSXrx">ADDSXrx</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrx" title='llvm::AArch64::ADDSWrx' data-ref="llvm::AArch64::ADDSWrx" data-ref-filename="llvm..AArch64..ADDSWrx">ADDSWrx</a>}}};</td></tr>
<tr><th id="4113">4113</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitAddSub' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">emitAddSub</a>(<a class="local col3 ref" href="#1143OpcTable" title='OpcTable' data-ref="1143OpcTable" data-ref-filename="1143OpcTable">OpcTable</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1139Dst" title='Dst' data-ref="1139Dst" data-ref-filename="1139Dst">Dst</a>, <span class='refarg'><a class="local col0 ref" href="#1140LHS" title='LHS' data-ref="1140LHS" data-ref-filename="1140LHS">LHS</a></span>, <span class='refarg'><a class="local col1 ref" href="#1141RHS" title='RHS' data-ref="1141RHS" data-ref-filename="1141RHS">RHS</a></span>, <span class='refarg'><a class="local col2 ref" href="#1142MIRBuilder" title='MIRBuilder' data-ref="1142MIRBuilder" data-ref-filename="1142MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4114">4114</th><td>}</td></tr>
<tr><th id="4115">4115</th><td></td></tr>
<tr><th id="4116">4116</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="4117">4117</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitSUBS' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitSUBS(llvm::Register Dst, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitSUBS</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1144Dst" title='Dst' data-type='llvm::Register' data-ref="1144Dst" data-ref-filename="1144Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1145LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1145LHS" data-ref-filename="1145LHS">LHS</dfn>,</td></tr>
<tr><th id="4118">4118</th><td>                                     <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1146RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1146RHS" data-ref-filename="1146RHS">RHS</dfn>,</td></tr>
<tr><th id="4119">4119</th><td>                                     <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="1147MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1147MIRBuilder" data-ref-filename="1147MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4120">4120</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>2</var>&gt;, <var>5</var>&gt; <dfn class="local col8 decl" id="1148OpcTable" title='OpcTable' data-type='const std::array&lt;std::array&lt;unsigned int, 2&gt;, 5&gt;' data-ref="1148OpcTable" data-ref-filename="1148OpcTable">OpcTable</dfn>{</td></tr>
<tr><th id="4121">4121</th><td>      {{<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>},</td></tr>
<tr><th id="4122">4122</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>},</td></tr>
<tr><th id="4123">4123</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>},</td></tr>
<tr><th id="4124">4124</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>},</td></tr>
<tr><th id="4125">4125</th><td>       {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx" title='llvm::AArch64::SUBSXrx' data-ref="llvm::AArch64::SUBSXrx" data-ref-filename="llvm..AArch64..SUBSXrx">SUBSXrx</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrx" title='llvm::AArch64::SUBSWrx' data-ref="llvm::AArch64::SUBSWrx" data-ref-filename="llvm..AArch64..SUBSWrx">SUBSWrx</a>}}};</td></tr>
<tr><th id="4126">4126</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitAddSub' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitAddSubERKSt5arrayIS1_IjLm2EELm5EEN4llvm8RegisterERNS6_14MachineOperandES9_RNS6_16MachineIRBuilderE">emitAddSub</a>(<a class="local col8 ref" href="#1148OpcTable" title='OpcTable' data-ref="1148OpcTable" data-ref-filename="1148OpcTable">OpcTable</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1144Dst" title='Dst' data-ref="1144Dst" data-ref-filename="1144Dst">Dst</a>, <span class='refarg'><a class="local col5 ref" href="#1145LHS" title='LHS' data-ref="1145LHS" data-ref-filename="1145LHS">LHS</a></span>, <span class='refarg'><a class="local col6 ref" href="#1146RHS" title='RHS' data-ref="1146RHS" data-ref-filename="1146RHS">RHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#1147MIRBuilder" title='MIRBuilder' data-ref="1147MIRBuilder" data-ref-filename="1147MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4127">4127</th><td>}</td></tr>
<tr><th id="4128">4128</th><td></td></tr>
<tr><th id="4129">4129</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="4130">4130</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCMN' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitCMN(llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE">emitCMN</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1149LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1149LHS" data-ref-filename="1149LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1150RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1150RHS" data-ref-filename="1150RHS">RHS</dfn>,</td></tr>
<tr><th id="4131">4131</th><td>                                    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="1151MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1151MIRBuilder" data-ref-filename="1151MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4132">4132</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="1152MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1152MRI" data-ref-filename="1152MRI">MRI</dfn> = <a class="local col1 ref" href="#1151MIRBuilder" title='MIRBuilder' data-ref="1151MIRBuilder" data-ref-filename="1151MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4133">4133</th><td>  <em>bool</em> <dfn class="local col3 decl" id="1153Is32Bit" title='Is32Bit' data-type='bool' data-ref="1153Is32Bit" data-ref-filename="1153Is32Bit">Is32Bit</dfn> = (<a class="local col2 ref" href="#1152MRI" title='MRI' data-ref="1152MRI" data-ref-filename="1152MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col9 ref" href="#1149LHS" title='LHS' data-ref="1149LHS" data-ref-filename="1149LHS">LHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>);</td></tr>
<tr><th id="4134">4134</th><td>  <em>auto</em> <dfn class="local col4 decl" id="1154RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1154RC" data-ref-filename="1154RC">RC</dfn> = <a class="local col3 ref" href="#1153Is32Bit" title='Is32Bit' data-ref="1153Is32Bit" data-ref-filename="1153Is32Bit">Is32Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="4135">4135</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitADDS' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitADDS</a>(<a class="local col2 ref" href="#1152MRI" title='MRI' data-ref="1152MRI" data-ref-filename="1152MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#1154RC" title='RC' data-ref="1154RC" data-ref-filename="1154RC">RC</a>), <span class='refarg'><a class="local col9 ref" href="#1149LHS" title='LHS' data-ref="1149LHS" data-ref-filename="1149LHS">LHS</a></span>, <span class='refarg'><a class="local col0 ref" href="#1150RHS" title='RHS' data-ref="1150RHS" data-ref-filename="1150RHS">RHS</a></span>, <span class='refarg'><a class="local col1 ref" href="#1151MIRBuilder" title='MIRBuilder' data-ref="1151MIRBuilder" data-ref-filename="1151MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4136">4136</th><td>}</td></tr>
<tr><th id="4137">4137</th><td></td></tr>
<tr><th id="4138">4138</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="4139">4139</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitTST' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitTST(llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE">emitTST</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1155LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1155LHS" data-ref-filename="1155LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1156RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1156RHS" data-ref-filename="1156RHS">RHS</dfn>,</td></tr>
<tr><th id="4140">4140</th><td>                                    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="1157MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1157MIRBuilder" data-ref-filename="1157MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4141">4141</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHS.isReg() &amp;&amp; RHS.isReg() &amp;&amp; <q>"Expected register operands?"</q>);</td></tr>
<tr><th id="4142">4142</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="1158MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1158MRI" data-ref-filename="1158MRI">MRI</dfn> = <a class="local col7 ref" href="#1157MIRBuilder" title='MIRBuilder' data-ref="1157MIRBuilder" data-ref-filename="1157MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4143">4143</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="1159Ty" title='Ty' data-type='llvm::LLT' data-ref="1159Ty" data-ref-filename="1159Ty">Ty</dfn> = <a class="local col8 ref" href="#1158MRI" title='MRI' data-ref="1158MRI" data-ref-filename="1158MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col5 ref" href="#1155LHS" title='LHS' data-ref="1155LHS" data-ref-filename="1155LHS">LHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4144">4144</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1160RegSize" title='RegSize' data-type='unsigned int' data-ref="1160RegSize" data-ref-filename="1160RegSize">RegSize</dfn> = <a class="local col9 ref" href="#1159Ty" title='Ty' data-ref="1159Ty" data-ref-filename="1159Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4145">4145</th><td>  <em>bool</em> <dfn class="local col1 decl" id="1161Is32Bit" title='Is32Bit' data-type='bool' data-ref="1161Is32Bit" data-ref-filename="1161Is32Bit">Is32Bit</dfn> = (<a class="local col0 ref" href="#1160RegSize" title='RegSize' data-ref="1160RegSize" data-ref-filename="1160RegSize">RegSize</a> == <var>32</var>);</td></tr>
<tr><th id="4146">4146</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="1162OpcTable" title='OpcTable' data-type='const unsigned int [3][2]' data-ref="1162OpcTable" data-ref-filename="1162OpcTable">OpcTable</dfn>[<var>3</var>][<var>2</var>] = {{<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXri" title='llvm::AArch64::ANDSXri' data-ref="llvm::AArch64::ANDSXri" data-ref-filename="llvm..AArch64..ANDSXri">ANDSXri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>},</td></tr>
<tr><th id="4147">4147</th><td>                                   {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXrs" title='llvm::AArch64::ANDSXrs' data-ref="llvm::AArch64::ANDSXrs" data-ref-filename="llvm..AArch64..ANDSXrs">ANDSXrs</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWrs" title='llvm::AArch64::ANDSWrs' data-ref="llvm::AArch64::ANDSWrs" data-ref-filename="llvm..AArch64..ANDSWrs">ANDSWrs</a>},</td></tr>
<tr><th id="4148">4148</th><td>                                   {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXrr" title='llvm::AArch64::ANDSXrr' data-ref="llvm::AArch64::ANDSXrr" data-ref-filename="llvm..AArch64..ANDSXrr">ANDSXrr</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWrr" title='llvm::AArch64::ANDSWrr' data-ref="llvm::AArch64::ANDSWrr" data-ref-filename="llvm..AArch64..ANDSWrr">ANDSWrr</a>}};</td></tr>
<tr><th id="4149">4149</th><td>  <i>// ANDS needs a logical immediate for its immediate form. Check if we can</i></td></tr>
<tr><th id="4150">4150</th><td><i>  // fold one in.</i></td></tr>
<tr><th id="4151">4151</th><td>  <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col3 decl" id="1163ValAndVReg" title='ValAndVReg' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="1163ValAndVReg" data-ref-filename="1163ValAndVReg"><a class="local col3 ref" href="#1163ValAndVReg" title='ValAndVReg' data-ref="1163ValAndVReg" data-ref-filename="1163ValAndVReg">ValAndVReg</a></dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col6 ref" href="#1156RHS" title='RHS' data-ref="1156RHS" data-ref-filename="1156RHS">RHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#1158MRI" title='MRI' data-ref="1158MRI" data-ref-filename="1158MRI">MRI</a>)) {</td></tr>
<tr><th id="4152">4152</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1164Imm" title='Imm' data-type='int64_t' data-ref="1164Imm" data-ref-filename="1164Imm">Imm</dfn> = <a class="local col3 ref" href="#1163ValAndVReg" title='ValAndVReg' data-ref="1163ValAndVReg" data-ref-filename="1163ValAndVReg">ValAndVReg</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="4153">4153</th><td></td></tr>
<tr><th id="4154">4154</th><td>    <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML18isLogicalImmediateEmj" title='llvm::AArch64_AM::isLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML18isLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML18isLogicalImmediateEmj">isLogicalImmediate</a>(<a class="local col4 ref" href="#1164Imm" title='Imm' data-ref="1164Imm" data-ref-filename="1164Imm">Imm</a>, <a class="local col0 ref" href="#1160RegSize" title='RegSize' data-ref="1160RegSize" data-ref-filename="1160RegSize">RegSize</a>)) {</td></tr>
<tr><th id="4155">4155</th><td>      <em>auto</em> <dfn class="local col5 decl" id="1165TstMI" title='TstMI' data-type='llvm::MachineInstrBuilder' data-ref="1165TstMI" data-ref-filename="1165TstMI">TstMI</dfn> = <a class="local col7 ref" href="#1157MIRBuilder" title='MIRBuilder' data-ref="1157MIRBuilder" data-ref-filename="1157MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col2 ref" href="#1162OpcTable" title='OpcTable' data-ref="1162OpcTable" data-ref-filename="1162OpcTable">OpcTable</a>[<var>0</var>][<a class="local col1 ref" href="#1161Is32Bit" title='Is32Bit' data-ref="1161Is32Bit" data-ref-filename="1161Is32Bit">Is32Bit</a>], <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#1159Ty" title='Ty' data-ref="1159Ty" data-ref-filename="1159Ty">Ty</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#1155LHS" title='LHS' data-ref="1155LHS" data-ref-filename="1155LHS">LHS</a>});</td></tr>
<tr><th id="4156">4156</th><td>      <a class="local col5 ref" href="#1165TstMI" title='TstMI' data-ref="1165TstMI" data-ref-filename="1165TstMI">TstMI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<a class="local col4 ref" href="#1164Imm" title='Imm' data-ref="1164Imm" data-ref-filename="1164Imm">Imm</a>, <a class="local col0 ref" href="#1160RegSize" title='RegSize' data-ref="1160RegSize" data-ref-filename="1160RegSize">RegSize</a>));</td></tr>
<tr><th id="4157">4157</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#1165TstMI" title='TstMI' data-ref="1165TstMI" data-ref-filename="1165TstMI">TstMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4158">4158</th><td>      <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#1165TstMI" title='TstMI' data-ref="1165TstMI" data-ref-filename="1165TstMI">TstMI</a>;</td></tr>
<tr><th id="4159">4159</th><td>    }</td></tr>
<tr><th id="4160">4160</th><td>  }</td></tr>
<tr><th id="4161">4161</th><td></td></tr>
<tr><th id="4162">4162</th><td>  <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col6 decl" id="1166Fns" title='Fns' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="1166Fns" data-ref-filename="1166Fns"><a class="local col6 ref" href="#1166Fns" title='Fns' data-ref="1166Fns" data-ref-filename="1166Fns">Fns</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectLogicalShiftedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectLogicalShiftedRegister' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectLogicalShiftedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectLogicalShiftedRegisterERN4llvm14MachineOperandE">selectLogicalShiftedRegister</a>(<span class='refarg'><a class="local col6 ref" href="#1156RHS" title='RHS' data-ref="1156RHS" data-ref-filename="1156RHS">RHS</a></span>))</td></tr>
<tr><th id="4163">4163</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" title='(anonymous namespace)::AArch64InstructionSelector::emitInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821">emitInstr</a>(<a class="local col2 ref" href="#1162OpcTable" title='OpcTable' data-ref="1162OpcTable" data-ref-filename="1162OpcTable">OpcTable</a>[<var>1</var>][<a class="local col1 ref" href="#1161Is32Bit" title='Is32Bit' data-ref="1161Is32Bit" data-ref-filename="1161Is32Bit">Is32Bit</a>], {<a class="local col9 ref" href="#1159Ty" title='Ty' data-ref="1159Ty" data-ref-filename="1159Ty">Ty</a>}, {<a class="local col5 ref" href="#1155LHS" title='LHS' data-ref="1155LHS" data-ref-filename="1155LHS">LHS</a>}, <span class='refarg'><a class="local col7 ref" href="#1157MIRBuilder" title='MIRBuilder' data-ref="1157MIRBuilder" data-ref-filename="1157MIRBuilder">MIRBuilder</a></span>, <a class="local col6 ref" href="#1166Fns" title='Fns' data-ref="1166Fns" data-ref-filename="1166Fns">Fns</a>);</td></tr>
<tr><th id="4164">4164</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" title='(anonymous namespace)::AArch64InstructionSelector::emitInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector9emitInstrEjSt16initializer_listIN4llvm5DstOpEES1_INS2_5SrcOpEERNS2_16MachineIRBuilderERKNS2_8OptionalIN9269821">emitInstr</a>(<a class="local col2 ref" href="#1162OpcTable" title='OpcTable' data-ref="1162OpcTable" data-ref-filename="1162OpcTable">OpcTable</a>[<var>2</var>][<a class="local col1 ref" href="#1161Is32Bit" title='Is32Bit' data-ref="1161Is32Bit" data-ref-filename="1161Is32Bit">Is32Bit</a>], {<a class="local col9 ref" href="#1159Ty" title='Ty' data-ref="1159Ty" data-ref-filename="1159Ty">Ty</a>}, {<a class="local col5 ref" href="#1155LHS" title='LHS' data-ref="1155LHS" data-ref-filename="1155LHS">LHS</a>, <a class="local col6 ref" href="#1156RHS" title='RHS' data-ref="1156RHS" data-ref-filename="1156RHS">RHS</a>}, <span class='refarg'><a class="local col7 ref" href="#1157MIRBuilder" title='MIRBuilder' data-ref="1157MIRBuilder" data-ref-filename="1157MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4165">4165</th><td>}</td></tr>
<tr><th id="4166">4166</th><td></td></tr>
<tr><th id="4167">4167</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitIntegerCompare' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitIntegerCompare(llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineOperand &amp; Predicate, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE">emitIntegerCompare</dfn>(</td></tr>
<tr><th id="4168">4168</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1167LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1167LHS" data-ref-filename="1167LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1168RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1168RHS" data-ref-filename="1168RHS">RHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1169Predicate" title='Predicate' data-type='llvm::MachineOperand &amp;' data-ref="1169Predicate" data-ref-filename="1169Predicate">Predicate</dfn>,</td></tr>
<tr><th id="4169">4169</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="1170MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1170MIRBuilder" data-ref-filename="1170MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4170">4170</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHS.isReg() &amp;&amp; RHS.isReg() &amp;&amp; <q>"Expected LHS and RHS to be registers!"</q>);</td></tr>
<tr><th id="4171">4171</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Predicate.isPredicate() &amp;&amp; <q>"Expected predicate?"</q>);</td></tr>
<tr><th id="4172">4172</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1171MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1171MRI" data-ref-filename="1171MRI">MRI</dfn> = <a class="local col0 ref" href="#1170MIRBuilder" title='MIRBuilder' data-ref="1170MIRBuilder" data-ref-filename="1170MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4173">4173</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1172CmpTy" title='CmpTy' data-type='llvm::LLT' data-ref="1172CmpTy" data-ref-filename="1172CmpTy">CmpTy</dfn> = <a class="local col1 ref" href="#1171MRI" title='MRI' data-ref="1171MRI" data-ref-filename="1171MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col7 ref" href="#1167LHS" title='LHS' data-ref="1167LHS" data-ref-filename="1167LHS">LHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4174">4174</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!CmpTy.isVector() &amp;&amp; <q>"Expected scalar or pointer"</q>);</td></tr>
<tr><th id="4175">4175</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1173Size" title='Size' data-type='unsigned int' data-ref="1173Size" data-ref-filename="1173Size">Size</dfn> = <a class="local col2 ref" href="#1172CmpTy" title='CmpTy' data-ref="1172CmpTy" data-ref-filename="1172CmpTy">CmpTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4176">4176</th><td>  (<em>void</em>)<a class="local col3 ref" href="#1173Size" title='Size' data-ref="1173Size" data-ref-filename="1173Size">Size</a>;</td></tr>
<tr><th id="4177">4177</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Size == <var>32</var> || Size == <var>64</var>) &amp;&amp; <q>"Expected a 32-bit or 64-bit LHS/RHS?"</q>);</td></tr>
<tr><th id="4178">4178</th><td>  <i>// Fold the compare into a cmn or tst if possible.</i></td></tr>
<tr><th id="4179">4179</th><td>  <b>if</b> (<em>auto</em> <dfn class="local col4 decl" id="1174FoldCmp" title='FoldCmp' data-type='llvm::MachineInstr *' data-ref="1174FoldCmp" data-ref-filename="1174FoldCmp"><a class="local col4 ref" href="#1174FoldCmp" title='FoldCmp' data-ref="1174FoldCmp" data-ref-filename="1174FoldCmp">FoldCmp</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::tryFoldIntegerCompare' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE">tryFoldIntegerCompare</a>(<span class='refarg'><a class="local col7 ref" href="#1167LHS" title='LHS' data-ref="1167LHS" data-ref-filename="1167LHS">LHS</a></span>, <span class='refarg'><a class="local col8 ref" href="#1168RHS" title='RHS' data-ref="1168RHS" data-ref-filename="1168RHS">RHS</a></span>, <span class='refarg'><a class="local col9 ref" href="#1169Predicate" title='Predicate' data-ref="1169Predicate" data-ref-filename="1169Predicate">Predicate</a></span>, <span class='refarg'><a class="local col0 ref" href="#1170MIRBuilder" title='MIRBuilder' data-ref="1170MIRBuilder" data-ref-filename="1170MIRBuilder">MIRBuilder</a></span>))</td></tr>
<tr><th id="4180">4180</th><td>    <b>return</b> <a class="local col4 ref" href="#1174FoldCmp" title='FoldCmp' data-ref="1174FoldCmp" data-ref-filename="1174FoldCmp">FoldCmp</a>;</td></tr>
<tr><th id="4181">4181</th><td>  <em>auto</em> <dfn class="local col5 decl" id="1175Dst" title='Dst' data-type='llvm::Register' data-ref="1175Dst" data-ref-filename="1175Dst">Dst</dfn> = <a class="local col1 ref" href="#1171MRI" title='MRI' data-ref="1171MRI" data-ref-filename="1171MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE" title='llvm::MachineRegisterInfo::cloneVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE">cloneVirtualRegister</a>(<a class="local col7 ref" href="#1167LHS" title='LHS' data-ref="1167LHS" data-ref-filename="1167LHS">LHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4182">4182</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitSUBS' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitSUBS</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1175Dst" title='Dst' data-ref="1175Dst" data-ref-filename="1175Dst">Dst</a>, <span class='refarg'><a class="local col7 ref" href="#1167LHS" title='LHS' data-ref="1167LHS" data-ref-filename="1167LHS">LHS</a></span>, <span class='refarg'><a class="local col8 ref" href="#1168RHS" title='RHS' data-ref="1168RHS" data-ref-filename="1168RHS">RHS</a></span>, <span class='refarg'><a class="local col0 ref" href="#1170MIRBuilder" title='MIRBuilder' data-ref="1170MIRBuilder" data-ref-filename="1170MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4183">4183</th><td>}</td></tr>
<tr><th id="4184">4184</th><td></td></tr>
<tr><th id="4185">4185</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCSetForFCmp' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitCSetForFCmp(llvm::Register Dst, CmpInst::Predicate Pred, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderE">emitCSetForFCmp</dfn>(</td></tr>
<tr><th id="4186">4186</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1176Dst" title='Dst' data-type='llvm::Register' data-ref="1176Dst" data-ref-filename="1176Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col7 decl" id="1177Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="1177Pred" data-ref-filename="1177Pred">Pred</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="1178MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1178MIRBuilder" data-ref-filename="1178MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4187">4187</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1179MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1179MRI" data-ref-filename="1179MRI">MRI</dfn> = *<a class="local col8 ref" href="#1178MIRBuilder" title='MIRBuilder' data-ref="1178MIRBuilder" data-ref-filename="1178MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="4188">4188</th><td><u>#<span data-ppcond="4188">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="4189">4189</th><td>  LLT Ty = MRI.getType(Dst);</td></tr>
<tr><th id="4190">4190</th><td>  assert(!Ty.isVector() &amp;&amp; Ty.getSizeInBits() == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="4191">4191</th><td>         <q>"Expected a 32-bit scalar register?"</q>);</td></tr>
<tr><th id="4192">4192</th><td><u>#<span data-ppcond="4188">endif</span></u></td></tr>
<tr><th id="4193">4193</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1180ZeroReg" title='ZeroReg' data-type='const llvm::Register' data-ref="1180ZeroReg" data-ref-filename="1180ZeroReg">ZeroReg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="4194">4194</th><td>  <em>auto</em> <dfn class="local col1 decl" id="1181EmitCSet" title='EmitCSet' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:4194:19)' data-ref="1181EmitCSet" data-ref-filename="1181EmitCSet">EmitCSet</dfn> = [&amp;](<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1182CsetDst" title='CsetDst' data-type='llvm::Register' data-ref="1182CsetDst" data-ref-filename="1182CsetDst">CsetDst</dfn>, <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col3 decl" id="1183CC" title='CC' data-type='AArch64CC::CondCode' data-ref="1183CC" data-ref-filename="1183CC">CC</dfn>) {</td></tr>
<tr><th id="4195">4195</th><td>    <em>auto</em> <dfn class="local col4 decl" id="1184CSet" title='CSet' data-type='llvm::MachineInstrBuilder' data-ref="1184CSet" data-ref-filename="1184CSet">CSet</dfn> =</td></tr>
<tr><th id="4196">4196</th><td>        <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col8 ref" href="#1178MIRBuilder" title='MIRBuilder' data-ref="1178MIRBuilder" data-ref-filename="1178MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#1182CsetDst" title='CsetDst' data-ref="1182CsetDst" data-ref-filename="1182CsetDst">CsetDst</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#1180ZeroReg" title='ZeroReg' data-ref="1180ZeroReg" data-ref-filename="1180ZeroReg">ZeroReg</a>, <a class="local col0 ref" href="#1180ZeroReg" title='ZeroReg' data-ref="1180ZeroReg" data-ref-filename="1180ZeroReg">ZeroReg</a>})</td></tr>
<tr><th id="4197">4197</th><td>            .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col3 ref" href="#1183CC" title='CC' data-ref="1183CC" data-ref-filename="1183CC">CC</a>));</td></tr>
<tr><th id="4198">4198</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#1184CSet" title='CSet' data-ref="1184CSet" data-ref-filename="1184CSet">CSet</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4199">4199</th><td>    <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#1184CSet" title='CSet' data-ref="1184CSet" data-ref-filename="1184CSet">CSet</a>;</td></tr>
<tr><th id="4200">4200</th><td>  };</td></tr>
<tr><th id="4201">4201</th><td></td></tr>
<tr><th id="4202">4202</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col5 decl" id="1185CC1" title='CC1' data-type='AArch64CC::CondCode' data-ref="1185CC1" data-ref-filename="1185CC1">CC1</dfn>, <dfn class="local col6 decl" id="1186CC2" title='CC2' data-type='AArch64CC::CondCode' data-ref="1186CC2" data-ref-filename="1186CC2">CC2</dfn>;</td></tr>
<tr><th id="4203">4203</th><td>  <a class="tu ref fn" href="#_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" title='changeFCMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" data-ref-filename="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_">changeFCMPPredToAArch64CC</a>(<a class="local col7 ref" href="#1177Pred" title='Pred' data-ref="1177Pred" data-ref-filename="1177Pred">Pred</a>, <span class='refarg'><a class="local col5 ref" href="#1185CC1" title='CC1' data-ref="1185CC1" data-ref-filename="1185CC1">CC1</a></span>, <span class='refarg'><a class="local col6 ref" href="#1186CC2" title='CC2' data-ref="1186CC2" data-ref-filename="1186CC2">CC2</a></span>);</td></tr>
<tr><th id="4204">4204</th><td>  <b>if</b> (<a class="local col6 ref" href="#1186CC2" title='CC2' data-ref="1186CC2" data-ref-filename="1186CC2">CC2</a> == <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::AL" title='llvm::AArch64CC::AL' data-ref="llvm::AArch64CC::AL" data-ref-filename="llvm..AArch64CC..AL">AL</a>)</td></tr>
<tr><th id="4205">4205</th><td>    <b>return</b> <a class="local col1 ref" href="#1181EmitCSet" title='EmitCSet' data-ref="1181EmitCSet" data-ref-filename="1181EmitCSet">EmitCSet</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderEENK3$_6clES2_NS1_9AArch64CC8CondCodeE" title='(anonymous namespace)::AArch64InstructionSelector::emitCSetForFCmp(llvm::Register, CmpInst::Predicate, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderEENK3$_6clES2_NS1_9AArch64CC8CondCodeE" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderEENK3$_6clES2_NS1_9AArch64CC8CondCodeE">(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1176Dst" title='Dst' data-ref="1176Dst" data-ref-filename="1176Dst">Dst</a>, <a class="local col5 ref" href="#1185CC1" title='CC1' data-ref="1185CC1" data-ref-filename="1185CC1">CC1</a>)</a>;</td></tr>
<tr><th id="4206">4206</th><td></td></tr>
<tr><th id="4207">4207</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="1187RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1187RC" data-ref-filename="1187RC">RC</dfn> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4208">4208</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1188Def1Reg" title='Def1Reg' data-type='llvm::Register' data-ref="1188Def1Reg" data-ref-filename="1188Def1Reg">Def1Reg</dfn> = <a class="local col9 ref" href="#1179MRI" title='MRI' data-ref="1179MRI" data-ref-filename="1179MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#1187RC" title='RC' data-ref="1187RC" data-ref-filename="1187RC">RC</a>);</td></tr>
<tr><th id="4209">4209</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1189Def2Reg" title='Def2Reg' data-type='llvm::Register' data-ref="1189Def2Reg" data-ref-filename="1189Def2Reg">Def2Reg</dfn> = <a class="local col9 ref" href="#1179MRI" title='MRI' data-ref="1179MRI" data-ref-filename="1179MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#1187RC" title='RC' data-ref="1187RC" data-ref-filename="1187RC">RC</a>);</td></tr>
<tr><th id="4210">4210</th><td>  <a class="local col1 ref" href="#1181EmitCSet" title='EmitCSet' data-ref="1181EmitCSet" data-ref-filename="1181EmitCSet">EmitCSet</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderEENK3$_6clES2_NS1_9AArch64CC8CondCodeE" title='(anonymous namespace)::AArch64InstructionSelector::emitCSetForFCmp(llvm::Register, CmpInst::Predicate, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderEENK3$_6clES2_NS1_9AArch64CC8CondCodeE" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderEENK3$_6clES2_NS1_9AArch64CC8CondCodeE">(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1188Def1Reg" title='Def1Reg' data-ref="1188Def1Reg" data-ref-filename="1188Def1Reg">Def1Reg</a>, <a class="local col5 ref" href="#1185CC1" title='CC1' data-ref="1185CC1" data-ref-filename="1185CC1">CC1</a>)</a>;</td></tr>
<tr><th id="4211">4211</th><td>  <a class="local col1 ref" href="#1181EmitCSet" title='EmitCSet' data-ref="1181EmitCSet" data-ref-filename="1181EmitCSet">EmitCSet</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderEENK3$_6clES2_NS1_9AArch64CC8CondCodeE" title='(anonymous namespace)::AArch64InstructionSelector::emitCSetForFCmp(llvm::Register, CmpInst::Predicate, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderEENK3$_6clES2_NS1_9AArch64CC8CondCodeE" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForFCmpEN4llvm8RegisterENS1_7CmpInst9PredicateERNS1_16MachineIRBuilderEENK3$_6clES2_NS1_9AArch64CC8CondCodeE">(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1189Def2Reg" title='Def2Reg' data-ref="1189Def2Reg" data-ref-filename="1189Def2Reg">Def2Reg</a>, <a class="local col6 ref" href="#1186CC2" title='CC2' data-ref="1186CC2" data-ref-filename="1186CC2">CC2</a>)</a>;</td></tr>
<tr><th id="4212">4212</th><td>  <em>auto</em> <dfn class="local col0 decl" id="1190OrMI" title='OrMI' data-type='llvm::MachineInstrBuilder' data-ref="1190OrMI" data-ref-filename="1190OrMI">OrMI</dfn> = <a class="local col8 ref" href="#1178MIRBuilder" title='MIRBuilder' data-ref="1178MIRBuilder" data-ref-filename="1178MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrr" title='llvm::AArch64::ORRWrr' data-ref="llvm::AArch64::ORRWrr" data-ref-filename="llvm..AArch64..ORRWrr">ORRWrr</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#1176Dst" title='Dst' data-ref="1176Dst" data-ref-filename="1176Dst">Dst</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#1188Def1Reg" title='Def1Reg' data-ref="1188Def1Reg" data-ref-filename="1188Def1Reg">Def1Reg</a>, <a class="local col9 ref" href="#1189Def2Reg" title='Def2Reg' data-ref="1189Def2Reg" data-ref-filename="1189Def2Reg">Def2Reg</a>});</td></tr>
<tr><th id="4213">4213</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#1190OrMI" title='OrMI' data-ref="1190OrMI" data-ref-filename="1190OrMI">OrMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4214">4214</th><td>  <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#1190OrMI" title='OrMI' data-ref="1190OrMI" data-ref-filename="1190OrMI">OrMI</a>;</td></tr>
<tr><th id="4215">4215</th><td>}</td></tr>
<tr><th id="4216">4216</th><td></td></tr>
<tr><th id="4217">4217</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="4218">4218</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" title='(anonymous namespace)::AArch64InstructionSelector::emitFPCompare' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitFPCompare(llvm::Register LHS, llvm::Register RHS, llvm::MachineIRBuilder &amp; MIRBuilder, Optional&lt;CmpInst::Predicate&gt; Pred = None) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE">emitFPCompare</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1191LHS" title='LHS' data-type='llvm::Register' data-ref="1191LHS" data-ref-filename="1191LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1192RHS" title='RHS' data-type='llvm::Register' data-ref="1192RHS" data-ref-filename="1192RHS">RHS</dfn>,</td></tr>
<tr><th id="4219">4219</th><td>                                          <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="1193MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1193MIRBuilder" data-ref-filename="1193MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="4220">4220</th><td>                                          <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt; <dfn class="local col4 decl" id="1194Pred" title='Pred' data-type='Optional&lt;CmpInst::Predicate&gt;' data-ref="1194Pred" data-ref-filename="1194Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="4221">4221</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1195MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</dfn> = *<a class="local col3 ref" href="#1193MIRBuilder" title='MIRBuilder' data-ref="1193MIRBuilder" data-ref-filename="1193MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="4222">4222</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="1196Ty" title='Ty' data-type='llvm::LLT' data-ref="1196Ty" data-ref-filename="1196Ty">Ty</dfn> = <a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1191LHS" title='LHS' data-ref="1191LHS" data-ref-filename="1191LHS">LHS</a>);</td></tr>
<tr><th id="4223">4223</th><td>  <b>if</b> (<a class="local col6 ref" href="#1196Ty" title='Ty' data-ref="1196Ty" data-ref-filename="1196Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="4224">4224</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4225">4225</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1197OpSize" title='OpSize' data-type='unsigned int' data-ref="1197OpSize" data-ref-filename="1197OpSize">OpSize</dfn> = <a class="local col6 ref" href="#1196Ty" title='Ty' data-ref="1196Ty" data-ref-filename="1196Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4226">4226</th><td>  <b>if</b> (<a class="local col7 ref" href="#1197OpSize" title='OpSize' data-ref="1197OpSize" data-ref-filename="1197OpSize">OpSize</a> != <var>32</var> &amp;&amp; <a class="local col7 ref" href="#1197OpSize" title='OpSize' data-ref="1197OpSize" data-ref-filename="1197OpSize">OpSize</a> != <var>64</var>)</td></tr>
<tr><th id="4227">4227</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4228">4228</th><td></td></tr>
<tr><th id="4229">4229</th><td>  <i>// If this is a compare against +0.0, then we don't have</i></td></tr>
<tr><th id="4230">4230</th><td><i>  // to explicitly materialize a constant.</i></td></tr>
<tr><th id="4231">4231</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a> *<dfn class="local col8 decl" id="1198FPImm" title='FPImm' data-type='const llvm::ConstantFP *' data-ref="1198FPImm" data-ref-filename="1198FPImm">FPImm</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantFPVRegVal' data-ref="_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantFPVRegVal</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1192RHS" title='RHS' data-ref="1192RHS" data-ref-filename="1192RHS">RHS</a>, <a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a>);</td></tr>
<tr><th id="4232">4232</th><td>  <em>bool</em> <dfn class="local col9 decl" id="1199ShouldUseImm" title='ShouldUseImm' data-type='bool' data-ref="1199ShouldUseImm" data-ref-filename="1199ShouldUseImm">ShouldUseImm</dfn> = <a class="local col8 ref" href="#1198FPImm" title='FPImm' data-ref="1198FPImm" data-ref-filename="1198FPImm">FPImm</a> &amp;&amp; (<a class="local col8 ref" href="#1198FPImm" title='FPImm' data-ref="1198FPImm" data-ref-filename="1198FPImm">FPImm</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP6isZeroEv" title='llvm::ConstantFP::isZero' data-ref="_ZNK4llvm10ConstantFP6isZeroEv" data-ref-filename="_ZNK4llvm10ConstantFP6isZeroEv">isZero</a>() &amp;&amp; !<a class="local col8 ref" href="#1198FPImm" title='FPImm' data-ref="1198FPImm" data-ref-filename="1198FPImm">FPImm</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP10isNegativeEv" title='llvm::ConstantFP::isNegative' data-ref="_ZNK4llvm10ConstantFP10isNegativeEv" data-ref-filename="_ZNK4llvm10ConstantFP10isNegativeEv">isNegative</a>());</td></tr>
<tr><th id="4233">4233</th><td></td></tr>
<tr><th id="4234">4234</th><td>  <em>auto</em> <dfn class="local col0 decl" id="1200IsEqualityPred" title='IsEqualityPred' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:4234:25)' data-ref="1200IsEqualityPred" data-ref-filename="1200IsEqualityPred">IsEqualityPred</dfn> = [](<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col1 decl" id="1201P" title='P' data-type='CmpInst::Predicate' data-ref="1201P" data-ref-filename="1201P">P</dfn>) {</td></tr>
<tr><th id="4235">4235</th><td>    <b>return</b> <a class="local col1 ref" href="#1201P" title='P' data-ref="1201P" data-ref-filename="1201P">P</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OEQ" title='llvm::CmpInst::FCMP_OEQ' data-ref="llvm::CmpInst::FCMP_OEQ" data-ref-filename="llvm..CmpInst..FCMP_OEQ">FCMP_OEQ</a> || <a class="local col1 ref" href="#1201P" title='P' data-ref="1201P" data-ref-filename="1201P">P</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ONE" title='llvm::CmpInst::FCMP_ONE' data-ref="llvm::CmpInst::FCMP_ONE" data-ref-filename="llvm..CmpInst..FCMP_ONE">FCMP_ONE</a> ||</td></tr>
<tr><th id="4236">4236</th><td>           <a class="local col1 ref" href="#1201P" title='P' data-ref="1201P" data-ref-filename="1201P">P</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UEQ" title='llvm::CmpInst::FCMP_UEQ' data-ref="llvm::CmpInst::FCMP_UEQ" data-ref-filename="llvm..CmpInst..FCMP_UEQ">FCMP_UEQ</a> || <a class="local col1 ref" href="#1201P" title='P' data-ref="1201P" data-ref-filename="1201P">P</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UNE" title='llvm::CmpInst::FCMP_UNE' data-ref="llvm::CmpInst::FCMP_UNE" data-ref-filename="llvm..CmpInst..FCMP_UNE">FCMP_UNE</a>;</td></tr>
<tr><th id="4237">4237</th><td>  };</td></tr>
<tr><th id="4238">4238</th><td>  <b>if</b> (!<a class="local col9 ref" href="#1199ShouldUseImm" title='ShouldUseImm' data-ref="1199ShouldUseImm" data-ref-filename="1199ShouldUseImm">ShouldUseImm</a> &amp;&amp; <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#1194Pred" title='Pred' data-ref="1194Pred" data-ref-filename="1194Pred">Pred</a> &amp;&amp; <a class="local col0 ref" href="#1200IsEqualityPred" title='IsEqualityPred' data-ref="1200IsEqualityPred" data-ref-filename="1200IsEqualityPred">IsEqualityPred</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEEENK3$_7clES7_" title='(anonymous namespace)::AArch64InstructionSelector::emitFPCompare(llvm::Register, llvm::Register, llvm::MachineIRBuilder &amp;, Optional&lt;CmpInst::Predicate&gt;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEEENK3$_7clES7_" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEEENK3$_7clES7_">(<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#1194Pred" title='Pred' data-ref="1194Pred" data-ref-filename="1194Pred">Pred</a>)</a>) {</td></tr>
<tr><th id="4239">4239</th><td>    <i>// Try commutating the operands.</i></td></tr>
<tr><th id="4240">4240</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a> *<dfn class="local col2 decl" id="1202LHSImm" title='LHSImm' data-type='const llvm::ConstantFP *' data-ref="1202LHSImm" data-ref-filename="1202LHSImm">LHSImm</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantFPVRegVal' data-ref="_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantFPVRegVal</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1191LHS" title='LHS' data-ref="1191LHS" data-ref-filename="1191LHS">LHS</a>, <a class="local col5 ref" href="#1195MRI" title='MRI' data-ref="1195MRI" data-ref-filename="1195MRI">MRI</a>);</td></tr>
<tr><th id="4241">4241</th><td>    <b>if</b> (<a class="local col2 ref" href="#1202LHSImm" title='LHSImm' data-ref="1202LHSImm" data-ref-filename="1202LHSImm">LHSImm</a> &amp;&amp; (<a class="local col2 ref" href="#1202LHSImm" title='LHSImm' data-ref="1202LHSImm" data-ref-filename="1202LHSImm">LHSImm</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP6isZeroEv" title='llvm::ConstantFP::isZero' data-ref="_ZNK4llvm10ConstantFP6isZeroEv" data-ref-filename="_ZNK4llvm10ConstantFP6isZeroEv">isZero</a>() &amp;&amp; !<a class="local col2 ref" href="#1202LHSImm" title='LHSImm' data-ref="1202LHSImm" data-ref-filename="1202LHSImm">LHSImm</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP10isNegativeEv" title='llvm::ConstantFP::isNegative' data-ref="_ZNK4llvm10ConstantFP10isNegativeEv" data-ref-filename="_ZNK4llvm10ConstantFP10isNegativeEv">isNegative</a>())) {</td></tr>
<tr><th id="4242">4242</th><td>      <a class="local col9 ref" href="#1199ShouldUseImm" title='ShouldUseImm' data-ref="1199ShouldUseImm" data-ref-filename="1199ShouldUseImm">ShouldUseImm</a> = <b>true</b>;</td></tr>
<tr><th id="4243">4243</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col1 ref" href="#1191LHS" title='LHS' data-ref="1191LHS" data-ref-filename="1191LHS">LHS</a></span>, <span class='refarg'><a class="local col2 ref" href="#1192RHS" title='RHS' data-ref="1192RHS" data-ref-filename="1192RHS">RHS</a></span>);</td></tr>
<tr><th id="4244">4244</th><td>    }</td></tr>
<tr><th id="4245">4245</th><td>  }</td></tr>
<tr><th id="4246">4246</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1203CmpOpcTbl" title='CmpOpcTbl' data-type='unsigned int [2][2]' data-ref="1203CmpOpcTbl" data-ref-filename="1203CmpOpcTbl">CmpOpcTbl</dfn>[<var>2</var>][<var>2</var>] = {{<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCMPSrr" title='llvm::AArch64::FCMPSrr' data-ref="llvm::AArch64::FCMPSrr" data-ref-filename="llvm..AArch64..FCMPSrr">FCMPSrr</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCMPDrr" title='llvm::AArch64::FCMPDrr' data-ref="llvm::AArch64::FCMPDrr" data-ref-filename="llvm..AArch64..FCMPDrr">FCMPDrr</a>},</td></tr>
<tr><th id="4247">4247</th><td>                              {<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCMPSri" title='llvm::AArch64::FCMPSri' data-ref="llvm::AArch64::FCMPSri" data-ref-filename="llvm..AArch64..FCMPSri">FCMPSri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCMPDri" title='llvm::AArch64::FCMPDri' data-ref="llvm::AArch64::FCMPDri" data-ref-filename="llvm..AArch64..FCMPDri">FCMPDri</a>}};</td></tr>
<tr><th id="4248">4248</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1204CmpOpc" title='CmpOpc' data-type='unsigned int' data-ref="1204CmpOpc" data-ref-filename="1204CmpOpc">CmpOpc</dfn> = <a class="local col3 ref" href="#1203CmpOpcTbl" title='CmpOpcTbl' data-ref="1203CmpOpcTbl" data-ref-filename="1203CmpOpcTbl">CmpOpcTbl</a>[<a class="local col9 ref" href="#1199ShouldUseImm" title='ShouldUseImm' data-ref="1199ShouldUseImm" data-ref-filename="1199ShouldUseImm">ShouldUseImm</a>][<a class="local col7 ref" href="#1197OpSize" title='OpSize' data-ref="1197OpSize" data-ref-filename="1197OpSize">OpSize</a> == <var>64</var>];</td></tr>
<tr><th id="4249">4249</th><td></td></tr>
<tr><th id="4250">4250</th><td>  <i>// Partially build the compare. Decide if we need to add a use for the</i></td></tr>
<tr><th id="4251">4251</th><td><i>  // third operand based off whether or not we're comparing against 0.0.</i></td></tr>
<tr><th id="4252">4252</th><td>  <em>auto</em> <dfn class="local col5 decl" id="1205CmpMI" title='CmpMI' data-type='llvm::MachineInstrBuilder' data-ref="1205CmpMI" data-ref-filename="1205CmpMI">CmpMI</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col3 ref" href="#1193MIRBuilder" title='MIRBuilder' data-ref="1193MIRBuilder" data-ref-filename="1193MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col4 ref" href="#1204CmpOpc" title='CmpOpc' data-ref="1204CmpOpc" data-ref-filename="1204CmpOpc">CmpOpc</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1191LHS" title='LHS' data-ref="1191LHS" data-ref-filename="1191LHS">LHS</a>);</td></tr>
<tr><th id="4253">4253</th><td>  <b>if</b> (!<a class="local col9 ref" href="#1199ShouldUseImm" title='ShouldUseImm' data-ref="1199ShouldUseImm" data-ref-filename="1199ShouldUseImm">ShouldUseImm</a>)</td></tr>
<tr><th id="4254">4254</th><td>    <a class="local col5 ref" href="#1205CmpMI" title='CmpMI' data-ref="1205CmpMI" data-ref-filename="1205CmpMI">CmpMI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1192RHS" title='RHS' data-ref="1192RHS" data-ref-filename="1192RHS">RHS</a>);</td></tr>
<tr><th id="4255">4255</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#1205CmpMI" title='CmpMI' data-ref="1205CmpMI" data-ref-filename="1205CmpMI">CmpMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4256">4256</th><td>  <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#1205CmpMI" title='CmpMI' data-ref="1205CmpMI" data-ref-filename="1205CmpMI">CmpMI</a>;</td></tr>
<tr><th id="4257">4257</th><td>}</td></tr>
<tr><th id="4258">4258</th><td></td></tr>
<tr><th id="4259">4259</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitVectorConcat' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitVectorConcat(Optional&lt;llvm::Register&gt; Dst, llvm::Register Op1, llvm::Register Op2, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE">emitVectorConcat</dfn>(</td></tr>
<tr><th id="4260">4260</th><td>    <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col6 decl" id="1206Dst" title='Dst' data-type='Optional&lt;llvm::Register&gt;' data-ref="1206Dst" data-ref-filename="1206Dst">Dst</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1207Op1" title='Op1' data-type='llvm::Register' data-ref="1207Op1" data-ref-filename="1207Op1">Op1</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1208Op2" title='Op2' data-type='llvm::Register' data-ref="1208Op2" data-ref-filename="1208Op2">Op2</dfn>,</td></tr>
<tr><th id="4261">4261</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="1209MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1209MIRBuilder" data-ref-filename="1209MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4262">4262</th><td>  <i>// We implement a vector concat by:</i></td></tr>
<tr><th id="4263">4263</th><td><i>  // 1. Use scalar_to_vector to insert the lower vector into the larger dest</i></td></tr>
<tr><th id="4264">4264</th><td><i>  // 2. Insert the upper vector into the destination's upper element</i></td></tr>
<tr><th id="4265">4265</th><td><i>  // TODO: some of this code is common with G_BUILD_VECTOR handling.</i></td></tr>
<tr><th id="4266">4266</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1210MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</dfn> = <a class="local col9 ref" href="#1209MIRBuilder" title='MIRBuilder' data-ref="1209MIRBuilder" data-ref-filename="1209MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4267">4267</th><td></td></tr>
<tr><th id="4268">4268</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="1211Op1Ty" title='Op1Ty' data-type='const llvm::LLT' data-ref="1211Op1Ty" data-ref-filename="1211Op1Ty">Op1Ty</dfn> = <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1207Op1" title='Op1' data-ref="1207Op1" data-ref-filename="1207Op1">Op1</a>);</td></tr>
<tr><th id="4269">4269</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1212Op2Ty" title='Op2Ty' data-type='const llvm::LLT' data-ref="1212Op2Ty" data-ref-filename="1212Op2Ty">Op2Ty</dfn> = <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1208Op2" title='Op2' data-ref="1208Op2" data-ref-filename="1208Op2">Op2</a>);</td></tr>
<tr><th id="4270">4270</th><td></td></tr>
<tr><th id="4271">4271</th><td>  <b>if</b> (<a class="local col1 ref" href="#1211Op1Ty" title='Op1Ty' data-ref="1211Op1Ty" data-ref-filename="1211Op1Ty">Op1Ty</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col2 ref" href="#1212Op2Ty" title='Op2Ty' data-ref="1212Op2Ty" data-ref-filename="1212Op2Ty">Op2Ty</a>) {</td></tr>
<tr><th id="4272">4272</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not do vector concat of differing vector tys"</q>);</td></tr>
<tr><th id="4273">4273</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4274">4274</th><td>  }</td></tr>
<tr><th id="4275">4275</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op1Ty.isVector() &amp;&amp; <q>"Expected a vector for vector concat"</q>);</td></tr>
<tr><th id="4276">4276</th><td></td></tr>
<tr><th id="4277">4277</th><td>  <b>if</b> (<a class="local col1 ref" href="#1211Op1Ty" title='Op1Ty' data-ref="1211Op1Ty" data-ref-filename="1211Op1Ty">Op1Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <var>128</var>) {</td></tr>
<tr><th id="4278">4278</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Vector concat not supported for full size vectors"</q>);</td></tr>
<tr><th id="4279">4279</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4280">4280</th><td>  }</td></tr>
<tr><th id="4281">4281</th><td></td></tr>
<tr><th id="4282">4282</th><td>  <i>// At the moment we just support 64 bit vector concats.</i></td></tr>
<tr><th id="4283">4283</th><td>  <b>if</b> (<a class="local col1 ref" href="#1211Op1Ty" title='Op1Ty' data-ref="1211Op1Ty" data-ref-filename="1211Op1Ty">Op1Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>) {</td></tr>
<tr><th id="4284">4284</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Vector concat supported for 64b vectors"</q>);</td></tr>
<tr><th id="4285">4285</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4286">4286</th><td>  }</td></tr>
<tr><th id="4287">4287</th><td></td></tr>
<tr><th id="4288">4288</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="1213ScalarTy" title='ScalarTy' data-type='const llvm::LLT' data-ref="1213ScalarTy" data-ref-filename="1213ScalarTy">ScalarTy</dfn> = <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col1 ref" href="#1211Op1Ty" title='Op1Ty' data-ref="1211Op1Ty" data-ref-filename="1211Op1Ty">Op1Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="4289">4289</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="1214FPRBank" title='FPRBank' data-type='const llvm::RegisterBank &amp;' data-ref="1214FPRBank" data-ref-filename="1214FPRBank">FPRBank</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1207Op1" title='Op1' data-ref="1207Op1" data-ref-filename="1207Op1">Op1</a>, <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="4290">4290</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="1215DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1215DstRC" data-ref-filename="1215DstRC">DstRC</dfn> =</td></tr>
<tr><th id="4291">4291</th><td>      <a class="tu ref fn" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" data-ref-filename="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col4 ref" href="#1214FPRBank" title='FPRBank' data-ref="1214FPRBank" data-ref-filename="1214FPRBank">FPRBank</a>, <a class="local col1 ref" href="#1211Op1Ty" title='Op1Ty' data-ref="1211Op1Ty" data-ref-filename="1211Op1Ty">Op1Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() * <var>2</var>);</td></tr>
<tr><th id="4292">4292</th><td></td></tr>
<tr><th id="4293">4293</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1216WidenedOp1" title='WidenedOp1' data-type='llvm::MachineInstr *' data-ref="1216WidenedOp1" data-ref-filename="1216WidenedOp1">WidenedOp1</dfn> =</td></tr>
<tr><th id="4294">4294</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">emitScalarToVector</a>(<a class="local col3 ref" href="#1213ScalarTy" title='ScalarTy' data-ref="1213ScalarTy" data-ref-filename="1213ScalarTy">ScalarTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="local col5 ref" href="#1215DstRC" title='DstRC' data-ref="1215DstRC" data-ref-filename="1215DstRC">DstRC</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1207Op1" title='Op1' data-ref="1207Op1" data-ref-filename="1207Op1">Op1</a>, <span class='refarg'><a class="local col9 ref" href="#1209MIRBuilder" title='MIRBuilder' data-ref="1209MIRBuilder" data-ref-filename="1209MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4295">4295</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1217WidenedOp2" title='WidenedOp2' data-type='llvm::MachineInstr *' data-ref="1217WidenedOp2" data-ref-filename="1217WidenedOp2">WidenedOp2</dfn> =</td></tr>
<tr><th id="4296">4296</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">emitScalarToVector</a>(<a class="local col3 ref" href="#1213ScalarTy" title='ScalarTy' data-ref="1213ScalarTy" data-ref-filename="1213ScalarTy">ScalarTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="local col5 ref" href="#1215DstRC" title='DstRC' data-ref="1215DstRC" data-ref-filename="1215DstRC">DstRC</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1208Op2" title='Op2' data-ref="1208Op2" data-ref-filename="1208Op2">Op2</a>, <span class='refarg'><a class="local col9 ref" href="#1209MIRBuilder" title='MIRBuilder' data-ref="1209MIRBuilder" data-ref-filename="1209MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4297">4297</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1216WidenedOp1" title='WidenedOp1' data-ref="1216WidenedOp1" data-ref-filename="1216WidenedOp1">WidenedOp1</a> || !<a class="local col7 ref" href="#1217WidenedOp2" title='WidenedOp2' data-ref="1217WidenedOp2" data-ref-filename="1217WidenedOp2">WidenedOp2</a>) {</td></tr>
<tr><th id="4298">4298</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not emit a vector from scalar value"</q>);</td></tr>
<tr><th id="4299">4299</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4300">4300</th><td>  }</td></tr>
<tr><th id="4301">4301</th><td></td></tr>
<tr><th id="4302">4302</th><td>  <i>// Now do the insert of the upper element.</i></td></tr>
<tr><th id="4303">4303</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1218InsertOpc" title='InsertOpc' data-type='unsigned int' data-ref="1218InsertOpc" data-ref-filename="1218InsertOpc">InsertOpc</dfn>, <dfn class="local col9 decl" id="1219InsSubRegIdx" title='InsSubRegIdx' data-type='unsigned int' data-ref="1219InsSubRegIdx" data-ref-filename="1219InsSubRegIdx">InsSubRegIdx</dfn>;</td></tr>
<tr><th id="4304">4304</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col8 ref" href="#1218InsertOpc" title='InsertOpc' data-ref="1218InsertOpc" data-ref-filename="1218InsertOpc">InsertOpc</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219InsSubRegIdx" title='InsSubRegIdx' data-ref="1219InsSubRegIdx" data-ref-filename="1219InsSubRegIdx">InsSubRegIdx</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="4305">4305</th><td>      <a class="tu ref fn" href="#_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj" title='getInsertVecEltOpInfo' data-use='c' data-ref="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj" data-ref-filename="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">getInsertVecEltOpInfo</a>(<a class="local col4 ref" href="#1214FPRBank" title='FPRBank' data-ref="1214FPRBank" data-ref-filename="1214FPRBank">FPRBank</a>, <a class="local col3 ref" href="#1213ScalarTy" title='ScalarTy' data-ref="1213ScalarTy" data-ref-filename="1213ScalarTy">ScalarTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="4306">4306</th><td></td></tr>
<tr><th id="4307">4307</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#1206Dst" title='Dst' data-ref="1206Dst" data-ref-filename="1206Dst">Dst</a>)</td></tr>
<tr><th id="4308">4308</th><td>    <a class="local col6 ref" href="#1206Dst" title='Dst' data-ref="1206Dst" data-ref-filename="1206Dst">Dst</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col0 ref" href="#1210MRI" title='MRI' data-ref="1210MRI" data-ref-filename="1210MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#1215DstRC" title='DstRC' data-ref="1215DstRC" data-ref-filename="1215DstRC">DstRC</a>);</td></tr>
<tr><th id="4309">4309</th><td>  <em>auto</em> <dfn class="local col0 decl" id="1220InsElt" title='InsElt' data-type='llvm::MachineInstrBuilder' data-ref="1220InsElt" data-ref-filename="1220InsElt">InsElt</dfn> =</td></tr>
<tr><th id="4310">4310</th><td>      <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col9 ref" href="#1209MIRBuilder" title='MIRBuilder' data-ref="1209MIRBuilder" data-ref-filename="1209MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="4311">4311</th><td>          .<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col8 ref" href="#1218InsertOpc" title='InsertOpc' data-ref="1218InsertOpc" data-ref-filename="1218InsertOpc">InsertOpc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col6 ref" href="#1206Dst" title='Dst' data-ref="1206Dst" data-ref-filename="1206Dst">Dst</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#1216WidenedOp1" title='WidenedOp1' data-ref="1216WidenedOp1" data-ref-filename="1216WidenedOp1">WidenedOp1</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()})</td></tr>
<tr><th id="4312">4312</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>) <i>/* Lane index */</i></td></tr>
<tr><th id="4313">4313</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col7 ref" href="#1217WidenedOp2" title='WidenedOp2' data-ref="1217WidenedOp2" data-ref-filename="1217WidenedOp2">WidenedOp2</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="4314">4314</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4315">4315</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#1220InsElt" title='InsElt' data-ref="1220InsElt" data-ref-filename="1220InsElt">InsElt</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4316">4316</th><td>  <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#1220InsElt" title='InsElt' data-ref="1220InsElt" data-ref-filename="1220InsElt">InsElt</a>;</td></tr>
<tr><th id="4317">4317</th><td>}</td></tr>
<tr><th id="4318">4318</th><td></td></tr>
<tr><th id="4319">4319</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">emitFMovForFConstant</dfn>(</td></tr>
<tr><th id="4320">4320</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1221I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1221I" data-ref-filename="1221I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="1222MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1222MRI" data-ref-filename="1222MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4321">4321</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp;</td></tr>
<tr><th id="4322">4322</th><td>         <q>"Expected a G_FCONSTANT!"</q>);</td></tr>
<tr><th id="4323">4323</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1223ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="1223ImmOp" data-ref-filename="1223ImmOp">ImmOp</dfn> = <a class="local col1 ref" href="#1221I" title='I' data-ref="1221I" data-ref-filename="1221I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4324">4324</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1224DefSize" title='DefSize' data-type='unsigned int' data-ref="1224DefSize" data-ref-filename="1224DefSize">DefSize</dfn> = <a class="local col2 ref" href="#1222MRI" title='MRI' data-ref="1222MRI" data-ref-filename="1222MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col1 ref" href="#1221I" title='I' data-ref="1221I" data-ref-filename="1221I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4325">4325</th><td></td></tr>
<tr><th id="4326">4326</th><td>  <i>// Only handle 32 and 64 bit defs for now.</i></td></tr>
<tr><th id="4327">4327</th><td>  <b>if</b> (<a class="local col4 ref" href="#1224DefSize" title='DefSize' data-ref="1224DefSize" data-ref-filename="1224DefSize">DefSize</a> != <var>32</var> &amp;&amp; <a class="local col4 ref" href="#1224DefSize" title='DefSize' data-ref="1224DefSize" data-ref-filename="1224DefSize">DefSize</a> != <var>64</var>)</td></tr>
<tr><th id="4328">4328</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4329">4329</th><td></td></tr>
<tr><th id="4330">4330</th><td>  <i>// Don't handle null values using FMOV.</i></td></tr>
<tr><th id="4331">4331</th><td>  <b>if</b> (<a class="local col3 ref" href="#1223ImmOp" title='ImmOp' data-ref="1223ImmOp" data-ref-filename="1223ImmOp">ImmOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv" data-ref-filename="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="4332">4332</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4333">4333</th><td></td></tr>
<tr><th id="4334">4334</th><td>  <i>// Get the immediate representation for the FMOV.</i></td></tr>
<tr><th id="4335">4335</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> &amp;<dfn class="local col5 decl" id="1225ImmValAPF" title='ImmValAPF' data-type='const llvm::APFloat &amp;' data-ref="1225ImmValAPF" data-ref-filename="1225ImmValAPF">ImmValAPF</dfn> = <a class="local col3 ref" href="#1223ImmOp" title='ImmOp' data-ref="1223ImmOp" data-ref-filename="1223ImmOp">ImmOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv" data-ref-filename="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="4336">4336</th><td>  <em>int</em> <dfn class="local col6 decl" id="1226Imm" title='Imm' data-type='int' data-ref="1226Imm" data-ref-filename="1226Imm">Imm</dfn> = <a class="local col4 ref" href="#1224DefSize" title='DefSize' data-ref="1224DefSize" data-ref-filename="1224DefSize">DefSize</a> == <var>32</var> ? <span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML10getFP32ImmERKNS_7APFloatE" title='llvm::AArch64_AM::getFP32Imm' data-ref="_ZN4llvm10AArch64_AML10getFP32ImmERKNS_7APFloatE" data-ref-filename="_ZN4llvm10AArch64_AML10getFP32ImmERKNS_7APFloatE">getFP32Imm</a>(<a class="local col5 ref" href="#1225ImmValAPF" title='ImmValAPF' data-ref="1225ImmValAPF" data-ref-filename="1225ImmValAPF">ImmValAPF</a>)</td></tr>
<tr><th id="4337">4337</th><td>                          : <span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML10getFP64ImmERKNS_7APFloatE" title='llvm::AArch64_AM::getFP64Imm' data-ref="_ZN4llvm10AArch64_AML10getFP64ImmERKNS_7APFloatE" data-ref-filename="_ZN4llvm10AArch64_AML10getFP64ImmERKNS_7APFloatE">getFP64Imm</a>(<a class="local col5 ref" href="#1225ImmValAPF" title='ImmValAPF' data-ref="1225ImmValAPF" data-ref-filename="1225ImmValAPF">ImmValAPF</a>);</td></tr>
<tr><th id="4338">4338</th><td></td></tr>
<tr><th id="4339">4339</th><td>  <i>// If this is -1, it means the immediate can't be represented as the requested</i></td></tr>
<tr><th id="4340">4340</th><td><i>  // floating point value. Bail.</i></td></tr>
<tr><th id="4341">4341</th><td>  <b>if</b> (<a class="local col6 ref" href="#1226Imm" title='Imm' data-ref="1226Imm" data-ref-filename="1226Imm">Imm</a> == -<var>1</var>)</td></tr>
<tr><th id="4342">4342</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4343">4343</th><td></td></tr>
<tr><th id="4344">4344</th><td>  <i>// Update MI to represent the new FMOV instruction, constrain it, and return.</i></td></tr>
<tr><th id="4345">4345</th><td>  <a class="local col3 ref" href="#1223ImmOp" title='ImmOp' data-ref="1223ImmOp" data-ref-filename="1223ImmOp">ImmOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col6 ref" href="#1226Imm" title='Imm' data-ref="1226Imm" data-ref-filename="1226Imm">Imm</a>);</td></tr>
<tr><th id="4346">4346</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1227MovOpc" title='MovOpc' data-type='unsigned int' data-ref="1227MovOpc" data-ref-filename="1227MovOpc">MovOpc</dfn> = <a class="local col4 ref" href="#1224DefSize" title='DefSize' data-ref="1224DefSize" data-ref-filename="1224DefSize">DefSize</a> == <var>32</var> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVSi" title='llvm::AArch64::FMOVSi' data-ref="llvm::AArch64::FMOVSi" data-ref-filename="llvm..AArch64..FMOVSi">FMOVSi</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVDi" title='llvm::AArch64::FMOVDi' data-ref="llvm::AArch64::FMOVDi" data-ref-filename="llvm..AArch64..FMOVDi">FMOVDi</a>;</td></tr>
<tr><th id="4347">4347</th><td>  <a class="local col1 ref" href="#1221I" title='I' data-ref="1221I" data-ref-filename="1221I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#1227MovOpc" title='MovOpc' data-ref="1227MovOpc" data-ref-filename="1227MovOpc">MovOpc</a>));</td></tr>
<tr><th id="4348">4348</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col1 ref" href="#1221I" title='I' data-ref="1221I" data-ref-filename="1221I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4349">4349</th><td>  <b>return</b> &amp;<a class="local col1 ref" href="#1221I" title='I' data-ref="1221I" data-ref-filename="1221I">I</a>;</td></tr>
<tr><th id="4350">4350</th><td>}</td></tr>
<tr><th id="4351">4351</th><td></td></tr>
<tr><th id="4352">4352</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="4353">4353</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCSetForICMP' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitCSetForICMP(llvm::Register DefReg, unsigned int Pred, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15emitCSetForICMPEN4llvm8RegisterEjRNS1_16MachineIRBuilderE">emitCSetForICMP</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1228DefReg" title='DefReg' data-type='llvm::Register' data-ref="1228DefReg" data-ref-filename="1228DefReg">DefReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1229Pred" title='Pred' data-type='unsigned int' data-ref="1229Pred" data-ref-filename="1229Pred">Pred</dfn>,</td></tr>
<tr><th id="4354">4354</th><td>                                     <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="1230MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1230MIRBuilder" data-ref-filename="1230MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4355">4355</th><td>  <i>// CSINC increments the result when the predicate is false. Invert it.</i></td></tr>
<tr><th id="4356">4356</th><td>  <em>const</em> <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col1 decl" id="1231InvCC" title='InvCC' data-type='const AArch64CC::CondCode' data-ref="1231InvCC" data-ref-filename="1231InvCC">InvCC</dfn> = <a class="tu ref fn" href="#_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" title='changeICMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" data-ref-filename="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE">changeICMPPredToAArch64CC</a>(</td></tr>
<tr><th id="4357">4357</th><td>      <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="ref fn" href="../../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE" title='llvm::CmpInst::getInversePredicate' data-ref="_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE" data-ref-filename="_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE">getInversePredicate</a>((<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>)<a class="local col9 ref" href="#1229Pred" title='Pred' data-ref="1229Pred" data-ref-filename="1229Pred">Pred</a>));</td></tr>
<tr><th id="4358">4358</th><td>  <em>auto</em> <dfn class="local col2 decl" id="1232I" title='I' data-type='llvm::MachineInstrBuilder' data-ref="1232I" data-ref-filename="1232I">I</dfn> =</td></tr>
<tr><th id="4359">4359</th><td>      <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#1230MIRBuilder" title='MIRBuilder' data-ref="1230MIRBuilder" data-ref-filename="1230MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="4360">4360</th><td>    .<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#1228DefReg" title='DefReg' data-ref="1228DefReg" data-ref-filename="1228DefReg">DefReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>), <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)})</td></tr>
<tr><th id="4361">4361</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1231InvCC" title='InvCC' data-ref="1231InvCC" data-ref-filename="1231InvCC">InvCC</a>);</td></tr>
<tr><th id="4362">4362</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#1232I" title='I' data-ref="1232I" data-ref-filename="1232I">I</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4363">4363</th><td>  <b>return</b> &amp;*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#1232I" title='I' data-ref="1232I" data-ref-filename="1232I">I</a>;</td></tr>
<tr><th id="4364">4364</th><td>}</td></tr>
<tr><th id="4365">4365</th><td></td></tr>
<tr><th id="4366">4366</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a>&gt;</td></tr>
<tr><th id="4367">4367</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitOverflowOp' data-type='std::pair&lt;MachineInstr *, AArch64CC::CondCode&gt; (anonymous namespace)::AArch64InstructionSelector::emitOverflowOp(unsigned int Opcode, llvm::Register Dst, llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitOverflowOpEjN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitOverflowOp</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1233Opcode" title='Opcode' data-type='unsigned int' data-ref="1233Opcode" data-ref-filename="1233Opcode">Opcode</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1234Dst" title='Dst' data-type='llvm::Register' data-ref="1234Dst" data-ref-filename="1234Dst">Dst</dfn>,</td></tr>
<tr><th id="4368">4368</th><td>                                           <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1235LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1235LHS" data-ref-filename="1235LHS">LHS</dfn>,</td></tr>
<tr><th id="4369">4369</th><td>                                           <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1236RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1236RHS" data-ref-filename="1236RHS">RHS</dfn>,</td></tr>
<tr><th id="4370">4370</th><td>                                           <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="1237MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1237MIRBuilder" data-ref-filename="1237MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4371">4371</th><td>  <b>switch</b> (<a class="local col3 ref" href="#1233Opcode" title='Opcode' data-ref="1233Opcode" data-ref-filename="1233Opcode">Opcode</a>) {</td></tr>
<tr><th id="4372">4372</th><td>  <b>default</b>:</td></tr>
<tr><th id="4373">4373</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="4374">4374</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#443" title='llvm::TargetOpcode::G_SADDO' data-ref="llvm::TargetOpcode::G_SADDO" data-ref-filename="llvm..TargetOpcode..G_SADDO">G_SADDO</a>:</td></tr>
<tr><th id="4375">4375</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitADDS' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitADDS</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1234Dst" title='Dst' data-ref="1234Dst" data-ref-filename="1234Dst">Dst</a>, <span class='refarg'><a class="local col5 ref" href="#1235LHS" title='LHS' data-ref="1235LHS" data-ref-filename="1235LHS">LHS</a></span>, <span class='refarg'><a class="local col6 ref" href="#1236RHS" title='RHS' data-ref="1236RHS" data-ref-filename="1236RHS">RHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#1237MIRBuilder" title='MIRBuilder' data-ref="1237MIRBuilder" data-ref-filename="1237MIRBuilder">MIRBuilder</a></span>), <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>);</td></tr>
<tr><th id="4376">4376</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#427" title='llvm::TargetOpcode::G_UADDO' data-ref="llvm::TargetOpcode::G_UADDO" data-ref-filename="llvm..TargetOpcode..G_UADDO">G_UADDO</a>:</td></tr>
<tr><th id="4377">4377</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitADDS' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitADDSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitADDS</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1234Dst" title='Dst' data-ref="1234Dst" data-ref-filename="1234Dst">Dst</a>, <span class='refarg'><a class="local col5 ref" href="#1235LHS" title='LHS' data-ref="1235LHS" data-ref-filename="1235LHS">LHS</a></span>, <span class='refarg'><a class="local col6 ref" href="#1236RHS" title='RHS' data-ref="1236RHS" data-ref-filename="1236RHS">RHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#1237MIRBuilder" title='MIRBuilder' data-ref="1237MIRBuilder" data-ref-filename="1237MIRBuilder">MIRBuilder</a></span>), <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HS" title='llvm::AArch64CC::HS' data-ref="llvm::AArch64CC::HS" data-ref-filename="llvm..AArch64CC..HS">HS</a>);</td></tr>
<tr><th id="4378">4378</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#451" title='llvm::TargetOpcode::G_SSUBO' data-ref="llvm::TargetOpcode::G_SSUBO" data-ref-filename="llvm..TargetOpcode..G_SSUBO">G_SSUBO</a>:</td></tr>
<tr><th id="4379">4379</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitSUBS' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitSUBS</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1234Dst" title='Dst' data-ref="1234Dst" data-ref-filename="1234Dst">Dst</a>, <span class='refarg'><a class="local col5 ref" href="#1235LHS" title='LHS' data-ref="1235LHS" data-ref-filename="1235LHS">LHS</a></span>, <span class='refarg'><a class="local col6 ref" href="#1236RHS" title='RHS' data-ref="1236RHS" data-ref-filename="1236RHS">RHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#1237MIRBuilder" title='MIRBuilder' data-ref="1237MIRBuilder" data-ref-filename="1237MIRBuilder">MIRBuilder</a></span>), <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>);</td></tr>
<tr><th id="4380">4380</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#435" title='llvm::TargetOpcode::G_USUBO' data-ref="llvm::TargetOpcode::G_USUBO" data-ref-filename="llvm..TargetOpcode..G_USUBO">G_USUBO</a>:</td></tr>
<tr><th id="4381">4381</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitSUBS' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector8emitSUBSEN4llvm8RegisterERNS1_14MachineOperandES4_RNS1_16MachineIRBuilderE">emitSUBS</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1234Dst" title='Dst' data-ref="1234Dst" data-ref-filename="1234Dst">Dst</a>, <span class='refarg'><a class="local col5 ref" href="#1235LHS" title='LHS' data-ref="1235LHS" data-ref-filename="1235LHS">LHS</a></span>, <span class='refarg'><a class="local col6 ref" href="#1236RHS" title='RHS' data-ref="1236RHS" data-ref-filename="1236RHS">RHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#1237MIRBuilder" title='MIRBuilder' data-ref="1237MIRBuilder" data-ref-filename="1237MIRBuilder">MIRBuilder</a></span>), <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LO" title='llvm::AArch64CC::LO' data-ref="llvm::AArch64CC::LO" data-ref-filename="llvm..AArch64CC..LO">LO</a>);</td></tr>
<tr><th id="4382">4382</th><td>  }</td></tr>
<tr><th id="4383">4383</th><td>}</td></tr>
<tr><th id="4384">4384</th><td></td></tr>
<tr><th id="4385">4385</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptSelect' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptSelect(llvm::MachineInstr &amp; I) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE">tryOptSelect</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1238I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1238I" data-ref-filename="1238I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="4386">4386</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col9 decl" id="1239MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="1239MIB" data-ref-filename="1239MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#1238I" title='I' data-ref="1238I" data-ref-filename="1238I">I</a>);</td></tr>
<tr><th id="4387">4387</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1240MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1240MRI" data-ref-filename="1240MRI">MRI</dfn> = *<a class="local col9 ref" href="#1239MIB" title='MIB' data-ref="1239MIB" data-ref-filename="1239MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="4388">4388</th><td>  <i>// We want to recognize this pattern:</i></td></tr>
<tr><th id="4389">4389</th><td><i>  //</i></td></tr>
<tr><th id="4390">4390</th><td><i>  // $z = G_FCMP pred, $x, $y</i></td></tr>
<tr><th id="4391">4391</th><td><i>  // ...</i></td></tr>
<tr><th id="4392">4392</th><td><i>  // $w = G_SELECT $z, $a, $b</i></td></tr>
<tr><th id="4393">4393</th><td><i>  //</i></td></tr>
<tr><th id="4394">4394</th><td><i>  // Where the value of $z is *only* ever used by the G_SELECT (possibly with</i></td></tr>
<tr><th id="4395">4395</th><td><i>  // some copies/truncs in between.)</i></td></tr>
<tr><th id="4396">4396</th><td><i>  //</i></td></tr>
<tr><th id="4397">4397</th><td><i>  // If we see this, then we can emit something like this:</i></td></tr>
<tr><th id="4398">4398</th><td><i>  //</i></td></tr>
<tr><th id="4399">4399</th><td><i>  // fcmp $x, $y</i></td></tr>
<tr><th id="4400">4400</th><td><i>  // fcsel $w, $a, $b, pred</i></td></tr>
<tr><th id="4401">4401</th><td><i>  //</i></td></tr>
<tr><th id="4402">4402</th><td><i>  // Rather than emitting both of the rather long sequences in the standard</i></td></tr>
<tr><th id="4403">4403</th><td><i>  // G_FCMP/G_SELECT select methods.</i></td></tr>
<tr><th id="4404">4404</th><td><i></i></td></tr>
<tr><th id="4405">4405</th><td><i>  // First, check if the condition is defined by a compare.</i></td></tr>
<tr><th id="4406">4406</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1241CondDef" title='CondDef' data-type='llvm::MachineInstr *' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</dfn> = <a class="local col0 ref" href="#1240MRI" title='MRI' data-ref="1240MRI" data-ref-filename="1240MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col8 ref" href="#1238I" title='I' data-ref="1238I" data-ref-filename="1238I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4407">4407</th><td>  <b>while</b> (<a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>) {</td></tr>
<tr><th id="4408">4408</th><td>    <i>// We can only fold if all of the defs have one use.</i></td></tr>
<tr><th id="4409">4409</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1242CondDefReg" title='CondDefReg' data-type='llvm::Register' data-ref="1242CondDefReg" data-ref-filename="1242CondDefReg">CondDefReg</dfn> = <a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4410">4410</th><td>    <b>if</b> (!<a class="local col0 ref" href="#1240MRI" title='MRI' data-ref="1240MRI" data-ref-filename="1240MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1242CondDefReg" title='CondDefReg' data-ref="1242CondDefReg" data-ref-filename="1242CondDefReg">CondDefReg</a>)) {</td></tr>
<tr><th id="4411">4411</th><td>      <i>// Unless it's another select.</i></td></tr>
<tr><th id="4412">4412</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1243UI" title='UI' data-type='const llvm::MachineInstr &amp;' data-ref="1243UI" data-ref-filename="1243UI">UI</dfn> : <a class="local col0 ref" href="#1240MRI" title='MRI' data-ref="1240MRI" data-ref-filename="1240MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE">use_nodbg_instructions</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1242CondDefReg" title='CondDefReg' data-ref="1242CondDefReg" data-ref-filename="1242CondDefReg">CondDefReg</a>)) {</td></tr>
<tr><th id="4413">4413</th><td>        <b>if</b> (<a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a> == &amp;<a class="local col3 ref" href="#1243UI" title='UI' data-ref="1243UI" data-ref-filename="1243UI">UI</a>)</td></tr>
<tr><th id="4414">4414</th><td>          <b>continue</b>;</td></tr>
<tr><th id="4415">4415</th><td>        <b>if</b> (<a class="local col3 ref" href="#1243UI" title='UI' data-ref="1243UI" data-ref-filename="1243UI">UI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>)</td></tr>
<tr><th id="4416">4416</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4417">4417</th><td>      }</td></tr>
<tr><th id="4418">4418</th><td>    }</td></tr>
<tr><th id="4419">4419</th><td></td></tr>
<tr><th id="4420">4420</th><td>    <i>// We can skip over G_TRUNC since the condition is 1-bit.</i></td></tr>
<tr><th id="4421">4421</th><td><i>    // Truncating/extending can have no impact on the value.</i></td></tr>
<tr><th id="4422">4422</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="1244Opc" title='Opc' data-type='unsigned int' data-ref="1244Opc" data-ref-filename="1244Opc">Opc</dfn> = <a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4423">4423</th><td>    <b>if</b> (<a class="local col4 ref" href="#1244Opc" title='Opc' data-ref="1244Opc" data-ref-filename="1244Opc">Opc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> &amp;&amp; <a class="local col4 ref" href="#1244Opc" title='Opc' data-ref="1244Opc" data-ref-filename="1244Opc">Opc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a>)</td></tr>
<tr><th id="4424">4424</th><td>      <b>break</b>;</td></tr>
<tr><th id="4425">4425</th><td></td></tr>
<tr><th id="4426">4426</th><td>    <i>// Can't see past copies from physregs.</i></td></tr>
<tr><th id="4427">4427</th><td>    <b>if</b> (<a class="local col4 ref" href="#1244Opc" title='Opc' data-ref="1244Opc" data-ref-filename="1244Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> &amp;&amp;</td></tr>
<tr><th id="4428">4428</th><td>        <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4429">4429</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4430">4430</th><td></td></tr>
<tr><th id="4431">4431</th><td>    <a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a> = <a class="local col0 ref" href="#1240MRI" title='MRI' data-ref="1240MRI" data-ref-filename="1240MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4432">4432</th><td>  }</td></tr>
<tr><th id="4433">4433</th><td></td></tr>
<tr><th id="4434">4434</th><td>  <i>// Is the condition defined by a compare?</i></td></tr>
<tr><th id="4435">4435</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>)</td></tr>
<tr><th id="4436">4436</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4437">4437</th><td></td></tr>
<tr><th id="4438">4438</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1245CondOpc" title='CondOpc' data-type='unsigned int' data-ref="1245CondOpc" data-ref-filename="1245CondOpc">CondOpc</dfn> = <a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4439">4439</th><td>  <b>if</b> (<a class="local col5 ref" href="#1245CondOpc" title='CondOpc' data-ref="1245CondOpc" data-ref-filename="1245CondOpc">CondOpc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#417" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP" data-ref-filename="llvm..TargetOpcode..G_ICMP">G_ICMP</a> &amp;&amp; <a class="local col5 ref" href="#1245CondOpc" title='CondOpc' data-ref="1245CondOpc" data-ref-filename="1245CondOpc">CondOpc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#420" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP" data-ref-filename="llvm..TargetOpcode..G_FCMP">G_FCMP</a>)</td></tr>
<tr><th id="4440">4440</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4441">4441</th><td></td></tr>
<tr><th id="4442">4442</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col6 decl" id="1246CondCode" title='CondCode' data-type='AArch64CC::CondCode' data-ref="1246CondCode" data-ref-filename="1246CondCode">CondCode</dfn>;</td></tr>
<tr><th id="4443">4443</th><td>  <b>if</b> (<a class="local col5 ref" href="#1245CondOpc" title='CondOpc' data-ref="1245CondOpc" data-ref-filename="1245CondOpc">CondOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#417" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP" data-ref-filename="llvm..TargetOpcode..G_ICMP">G_ICMP</a>) {</td></tr>
<tr><th id="4444">4444</th><td>    <em>auto</em> <dfn class="local col7 decl" id="1247Pred" title='Pred' data-type='llvm::CmpInst::Predicate' data-ref="1247Pred" data-ref-filename="1247Pred">Pred</dfn> =</td></tr>
<tr><th id="4445">4445</th><td>        <b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="4446">4446</th><td>    <a class="local col6 ref" href="#1246CondCode" title='CondCode' data-ref="1246CondCode" data-ref-filename="1246CondCode">CondCode</a> = <a class="tu ref fn" href="#_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" title='changeICMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" data-ref-filename="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE">changeICMPPredToAArch64CC</a>(<a class="local col7 ref" href="#1247Pred" title='Pred' data-ref="1247Pred" data-ref-filename="1247Pred">Pred</a>);</td></tr>
<tr><th id="4447">4447</th><td>    <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitIntegerCompare' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE">emitIntegerCompare</a>(<span class='refarg'><a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>, <span class='refarg'><a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>,</td></tr>
<tr><th id="4448">4448</th><td>                       <span class='refarg'><a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>, <span class='refarg'><a class="local col9 ref" href="#1239MIB" title='MIB' data-ref="1239MIB" data-ref-filename="1239MIB">MIB</a></span>);</td></tr>
<tr><th id="4449">4449</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4450">4450</th><td>    <i>// Get the condition code for the select.</i></td></tr>
<tr><th id="4451">4451</th><td>    <em>auto</em> <dfn class="local col8 decl" id="1248Pred" title='Pred' data-type='llvm::CmpInst::Predicate' data-ref="1248Pred" data-ref-filename="1248Pred">Pred</dfn> =</td></tr>
<tr><th id="4452">4452</th><td>        <b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="4453">4453</th><td>    <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col9 decl" id="1249CondCode2" title='CondCode2' data-type='AArch64CC::CondCode' data-ref="1249CondCode2" data-ref-filename="1249CondCode2">CondCode2</dfn>;</td></tr>
<tr><th id="4454">4454</th><td>    <a class="tu ref fn" href="#_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" title='changeFCMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" data-ref-filename="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_">changeFCMPPredToAArch64CC</a>(<a class="local col8 ref" href="#1248Pred" title='Pred' data-ref="1248Pred" data-ref-filename="1248Pred">Pred</a>, <span class='refarg'><a class="local col6 ref" href="#1246CondCode" title='CondCode' data-ref="1246CondCode" data-ref-filename="1246CondCode">CondCode</a></span>, <span class='refarg'><a class="local col9 ref" href="#1249CondCode2" title='CondCode2' data-ref="1249CondCode2" data-ref-filename="1249CondCode2">CondCode2</a></span>);</td></tr>
<tr><th id="4455">4455</th><td></td></tr>
<tr><th id="4456">4456</th><td>    <i>// changeFCMPPredToAArch64CC sets CondCode2 to AL when we require two</i></td></tr>
<tr><th id="4457">4457</th><td><i>    // instructions to emit the comparison.</i></td></tr>
<tr><th id="4458">4458</th><td><i>    // TODO: Handle FCMP_UEQ and FCMP_ONE. After that, this check will be</i></td></tr>
<tr><th id="4459">4459</th><td><i>    // unnecessary.</i></td></tr>
<tr><th id="4460">4460</th><td>    <b>if</b> (<a class="local col9 ref" href="#1249CondCode2" title='CondCode2' data-ref="1249CondCode2" data-ref-filename="1249CondCode2">CondCode2</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::AL" title='llvm::AArch64CC::AL' data-ref="llvm::AArch64CC::AL" data-ref-filename="llvm..AArch64CC..AL">AL</a>)</td></tr>
<tr><th id="4461">4461</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4462">4462</th><td></td></tr>
<tr><th id="4463">4463</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" title='(anonymous namespace)::AArch64InstructionSelector::emitFPCompare' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13emitFPCompareEN4llvm8RegisterES2_RNS1_16MachineIRBuilderENS1_8OptionalINS1_7CmpInst9PredicateEEE">emitFPCompare</a>(<a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="4464">4464</th><td>                       <a class="local col1 ref" href="#1241CondDef" title='CondDef' data-ref="1241CondDef" data-ref-filename="1241CondDef">CondDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col9 ref" href="#1239MIB" title='MIB' data-ref="1239MIB" data-ref-filename="1239MIB">MIB</a></span>)) {</td></tr>
<tr><th id="4465">4465</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't emit compare for select!\n"</q>);</td></tr>
<tr><th id="4466">4466</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4467">4467</th><td>    }</td></tr>
<tr><th id="4468">4468</th><td>  }</td></tr>
<tr><th id="4469">4469</th><td></td></tr>
<tr><th id="4470">4470</th><td>  <i>// Emit the select.</i></td></tr>
<tr><th id="4471">4471</th><td>  <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitSelect' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE">emitSelect</a>(<a class="local col8 ref" href="#1238I" title='I' data-ref="1238I" data-ref-filename="1238I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#1238I" title='I' data-ref="1238I" data-ref-filename="1238I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="4472">4472</th><td>             <a class="local col8 ref" href="#1238I" title='I' data-ref="1238I" data-ref-filename="1238I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#1246CondCode" title='CondCode' data-ref="1246CondCode" data-ref-filename="1246CondCode">CondCode</a>, <span class='refarg'><a class="local col9 ref" href="#1239MIB" title='MIB' data-ref="1239MIB" data-ref-filename="1239MIB">MIB</a></span>);</td></tr>
<tr><th id="4473">4473</th><td>  <a class="local col8 ref" href="#1238I" title='I' data-ref="1238I" data-ref-filename="1238I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4474">4474</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4475">4475</th><td>}</td></tr>
<tr><th id="4476">4476</th><td></td></tr>
<tr><th id="4477">4477</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::tryFoldIntegerCompare' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::tryFoldIntegerCompare(llvm::MachineOperand &amp; LHS, llvm::MachineOperand &amp; RHS, llvm::MachineOperand &amp; Predicate, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderE">tryFoldIntegerCompare</dfn>(</td></tr>
<tr><th id="4478">4478</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1250LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1250LHS" data-ref-filename="1250LHS">LHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1251RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1251RHS" data-ref-filename="1251RHS">RHS</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1252Predicate" title='Predicate' data-type='llvm::MachineOperand &amp;' data-ref="1252Predicate" data-ref-filename="1252Predicate">Predicate</dfn>,</td></tr>
<tr><th id="4479">4479</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="1253MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1253MIRBuilder" data-ref-filename="1253MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4480">4480</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHS.isReg() &amp;&amp; RHS.isReg() &amp;&amp; Predicate.isPredicate() &amp;&amp;</td></tr>
<tr><th id="4481">4481</th><td>         <q>"Unexpected MachineOperand"</q>);</td></tr>
<tr><th id="4482">4482</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1254MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1254MRI" data-ref-filename="1254MRI">MRI</dfn> = *<a class="local col3 ref" href="#1253MIRBuilder" title='MIRBuilder' data-ref="1253MIRBuilder" data-ref-filename="1253MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="4483">4483</th><td>  <i>// We want to find this sort of thing:</i></td></tr>
<tr><th id="4484">4484</th><td><i>  // x = G_SUB 0, y</i></td></tr>
<tr><th id="4485">4485</th><td><i>  // G_ICMP z, x</i></td></tr>
<tr><th id="4486">4486</th><td><i>  //</i></td></tr>
<tr><th id="4487">4487</th><td><i>  // In this case, we can fold the G_SUB into the G_ICMP using a CMN instead.</i></td></tr>
<tr><th id="4488">4488</th><td><i>  // e.g:</i></td></tr>
<tr><th id="4489">4489</th><td><i>  //</i></td></tr>
<tr><th id="4490">4490</th><td><i>  // cmn z, y</i></td></tr>
<tr><th id="4491">4491</th><td><i></i></td></tr>
<tr><th id="4492">4492</th><td><i>  // Helper lambda to detect the subtract followed by the compare.</i></td></tr>
<tr><th id="4493">4493</th><td><i>  // Takes in the def of the LHS or RHS, and checks if it's a subtract from 0.</i></td></tr>
<tr><th id="4494">4494</th><td>  <em>auto</em> <dfn class="local col5 decl" id="1255IsCMN" title='IsCMN' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:4494:16)' data-ref="1255IsCMN" data-ref-filename="1255IsCMN">IsCMN</dfn> = [&amp;](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1256DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="1256DefMI" data-ref-filename="1256DefMI">DefMI</dfn>, <em>const</em> <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> &amp;<dfn class="local col7 decl" id="1257CC" title='CC' data-type='const AArch64CC::CondCode &amp;' data-ref="1257CC" data-ref-filename="1257CC">CC</dfn>) {</td></tr>
<tr><th id="4495">4495</th><td>    <b>if</b> (!<a class="local col6 ref" href="#1256DefMI" title='DefMI' data-ref="1256DefMI" data-ref-filename="1256DefMI">DefMI</a> || <a class="local col6 ref" href="#1256DefMI" title='DefMI' data-ref="1256DefMI" data-ref-filename="1256DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>)</td></tr>
<tr><th id="4496">4496</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4497">4497</th><td></td></tr>
<tr><th id="4498">4498</th><td>    <i>// Need to make sure NZCV is the same at the end of the transformation.</i></td></tr>
<tr><th id="4499">4499</th><td>    <b>if</b> (<a class="local col7 ref" href="#1257CC" title='CC' data-ref="1257CC" data-ref-filename="1257CC">CC</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a> &amp;&amp; <a class="local col7 ref" href="#1257CC" title='CC' data-ref="1257CC" data-ref-filename="1257CC">CC</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>)</td></tr>
<tr><th id="4500">4500</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4501">4501</th><td></td></tr>
<tr><th id="4502">4502</th><td>    <i>// We want to match against SUBs.</i></td></tr>
<tr><th id="4503">4503</th><td>    <b>if</b> (<a class="local col6 ref" href="#1256DefMI" title='DefMI' data-ref="1256DefMI" data-ref-filename="1256DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>)</td></tr>
<tr><th id="4504">4504</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4505">4505</th><td></td></tr>
<tr><th id="4506">4506</th><td>    <i>// Make sure that we're getting</i></td></tr>
<tr><th id="4507">4507</th><td><i>    // x = G_SUB 0, y</i></td></tr>
<tr><th id="4508">4508</th><td>    <em>auto</em> <dfn class="local col8 decl" id="1258ValAndVReg" title='ValAndVReg' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="1258ValAndVReg" data-ref-filename="1258ValAndVReg">ValAndVReg</dfn> =</td></tr>
<tr><th id="4509">4509</th><td>        <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col6 ref" href="#1256DefMI" title='DefMI' data-ref="1256DefMI" data-ref-filename="1256DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#1254MRI" title='MRI' data-ref="1254MRI" data-ref-filename="1254MRI">MRI</a>);</td></tr>
<tr><th id="4510">4510</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#1258ValAndVReg" title='ValAndVReg' data-ref="1258ValAndVReg" data-ref-filename="1258ValAndVReg">ValAndVReg</a> || <a class="local col8 ref" href="#1258ValAndVReg" title='ValAndVReg' data-ref="1258ValAndVReg" data-ref-filename="1258ValAndVReg">ValAndVReg</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntneEm" title='llvm::APInt::operator!=' data-ref="_ZNK4llvm5APIntneEm" data-ref-filename="_ZNK4llvm5APIntneEm">!=</a> <var>0</var>)</td></tr>
<tr><th id="4511">4511</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4512">4512</th><td></td></tr>
<tr><th id="4513">4513</th><td>    <i>// This can safely be represented as a CMN.</i></td></tr>
<tr><th id="4514">4514</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4515">4515</th><td>  };</td></tr>
<tr><th id="4516">4516</th><td></td></tr>
<tr><th id="4517">4517</th><td>  <i>// Check if the RHS or LHS of the G_ICMP is defined by a SUB</i></td></tr>
<tr><th id="4518">4518</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1259LHSDef" title='LHSDef' data-type='llvm::MachineInstr *' data-ref="1259LHSDef" data-ref-filename="1259LHSDef">LHSDef</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="local col0 ref" href="#1250LHS" title='LHS' data-ref="1250LHS" data-ref-filename="1250LHS">LHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#1254MRI" title='MRI' data-ref="1254MRI" data-ref-filename="1254MRI">MRI</a>);</td></tr>
<tr><th id="4519">4519</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1260RHSDef" title='RHSDef' data-type='llvm::MachineInstr *' data-ref="1260RHSDef" data-ref-filename="1260RHSDef">RHSDef</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="local col1 ref" href="#1251RHS" title='RHS' data-ref="1251RHS" data-ref-filename="1251RHS">RHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#1254MRI" title='MRI' data-ref="1254MRI" data-ref-filename="1254MRI">MRI</a>);</td></tr>
<tr><th id="4520">4520</th><td>  <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col1 decl" id="1261P" title='P' data-type='CmpInst::Predicate' data-ref="1261P" data-ref-filename="1261P">P</dfn> = (<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>)<a class="local col2 ref" href="#1252Predicate" title='Predicate' data-ref="1252Predicate" data-ref-filename="1252Predicate">Predicate</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>();</td></tr>
<tr><th id="4521">4521</th><td>  <em>const</em> <span class="namespace">AArch64CC::</span><a class="type" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col2 decl" id="1262CC" title='CC' data-type='const AArch64CC::CondCode' data-ref="1262CC" data-ref-filename="1262CC">CC</dfn> = <a class="tu ref fn" href="#_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" title='changeICMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" data-ref-filename="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE">changeICMPPredToAArch64CC</a>(<a class="local col1 ref" href="#1261P" title='P' data-ref="1261P" data-ref-filename="1261P">P</a>);</td></tr>
<tr><th id="4522">4522</th><td></td></tr>
<tr><th id="4523">4523</th><td>  <i>// Given this:</i></td></tr>
<tr><th id="4524">4524</th><td><i>  //</i></td></tr>
<tr><th id="4525">4525</th><td><i>  // x = G_SUB 0, y</i></td></tr>
<tr><th id="4526">4526</th><td><i>  // G_ICMP x, z</i></td></tr>
<tr><th id="4527">4527</th><td><i>  //</i></td></tr>
<tr><th id="4528">4528</th><td><i>  // Produce this:</i></td></tr>
<tr><th id="4529">4529</th><td><i>  //</i></td></tr>
<tr><th id="4530">4530</th><td><i>  // cmn y, z</i></td></tr>
<tr><th id="4531">4531</th><td>  <b>if</b> (<a class="local col5 ref" href="#1255IsCMN" title='IsCMN' data-ref="1255IsCMN" data-ref-filename="1255IsCMN">IsCMN</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderEENK3$_8clEPNS1_12MachineI1216150" title='(anonymous namespace)::AArch64InstructionSelector::tryFoldIntegerCompare(llvm::MachineOperand &amp;, llvm::MachineOperand &amp;, llvm::MachineOperand &amp;, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderEENK3$_8clEPNS1_12MachineI1216150" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderEENK3$_8clEPNS1_12MachineI1216150">(<a class="local col9 ref" href="#1259LHSDef" title='LHSDef' data-ref="1259LHSDef" data-ref-filename="1259LHSDef">LHSDef</a>, <a class="local col2 ref" href="#1262CC" title='CC' data-ref="1262CC" data-ref-filename="1262CC">CC</a>)</a>)</td></tr>
<tr><th id="4532">4532</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCMN' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE">emitCMN</a>(<span class='refarg'><a class="local col9 ref" href="#1259LHSDef" title='LHSDef' data-ref="1259LHSDef" data-ref-filename="1259LHSDef">LHSDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>, <span class='refarg'><a class="local col1 ref" href="#1251RHS" title='RHS' data-ref="1251RHS" data-ref-filename="1251RHS">RHS</a></span>, <span class='refarg'><a class="local col3 ref" href="#1253MIRBuilder" title='MIRBuilder' data-ref="1253MIRBuilder" data-ref-filename="1253MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4533">4533</th><td></td></tr>
<tr><th id="4534">4534</th><td>  <i>// Same idea here, but with the RHS of the compare instead:</i></td></tr>
<tr><th id="4535">4535</th><td><i>  //</i></td></tr>
<tr><th id="4536">4536</th><td><i>  // Given this:</i></td></tr>
<tr><th id="4537">4537</th><td><i>  //</i></td></tr>
<tr><th id="4538">4538</th><td><i>  // x = G_SUB 0, y</i></td></tr>
<tr><th id="4539">4539</th><td><i>  // G_ICMP z, x</i></td></tr>
<tr><th id="4540">4540</th><td><i>  //</i></td></tr>
<tr><th id="4541">4541</th><td><i>  // Produce this:</i></td></tr>
<tr><th id="4542">4542</th><td><i>  //</i></td></tr>
<tr><th id="4543">4543</th><td><i>  // cmn z, y</i></td></tr>
<tr><th id="4544">4544</th><td>  <b>if</b> (<a class="local col5 ref" href="#1255IsCMN" title='IsCMN' data-ref="1255IsCMN" data-ref-filename="1255IsCMN">IsCMN</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderEENK3$_8clEPNS1_12MachineI1216150" title='(anonymous namespace)::AArch64InstructionSelector::tryFoldIntegerCompare(llvm::MachineOperand &amp;, llvm::MachineOperand &amp;, llvm::MachineOperand &amp;, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderEENK3$_8clEPNS1_12MachineI1216150" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector21tryFoldIntegerCompareERN4llvm14MachineOperandES3_S3_RNS1_16MachineIRBuilderEENK3$_8clEPNS1_12MachineI1216150">(<a class="local col0 ref" href="#1260RHSDef" title='RHSDef' data-ref="1260RHSDef" data-ref-filename="1260RHSDef">RHSDef</a>, <a class="local col2 ref" href="#1262CC" title='CC' data-ref="1262CC" data-ref-filename="1262CC">CC</a>)</a>)</td></tr>
<tr><th id="4545">4545</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitCMN' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitCMNERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE">emitCMN</a>(<span class='refarg'><a class="local col0 ref" href="#1250LHS" title='LHS' data-ref="1250LHS" data-ref-filename="1250LHS">LHS</a></span>, <span class='refarg'><a class="local col0 ref" href="#1260RHSDef" title='RHSDef' data-ref="1260RHSDef" data-ref-filename="1260RHSDef">RHSDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>, <span class='refarg'><a class="local col3 ref" href="#1253MIRBuilder" title='MIRBuilder' data-ref="1253MIRBuilder" data-ref-filename="1253MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4546">4546</th><td></td></tr>
<tr><th id="4547">4547</th><td>  <i>// Given this:</i></td></tr>
<tr><th id="4548">4548</th><td><i>  //</i></td></tr>
<tr><th id="4549">4549</th><td><i>  // z = G_AND x, y</i></td></tr>
<tr><th id="4550">4550</th><td><i>  // G_ICMP z, 0</i></td></tr>
<tr><th id="4551">4551</th><td><i>  //</i></td></tr>
<tr><th id="4552">4552</th><td><i>  // Produce this if the compare is signed:</i></td></tr>
<tr><th id="4553">4553</th><td><i>  //</i></td></tr>
<tr><th id="4554">4554</th><td><i>  // tst x, y</i></td></tr>
<tr><th id="4555">4555</th><td>  <b>if</b> (!<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="ref fn" href="../../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst10isUnsignedENS0_9PredicateE" title='llvm::CmpInst::isUnsigned' data-ref="_ZN4llvm7CmpInst10isUnsignedENS0_9PredicateE" data-ref-filename="_ZN4llvm7CmpInst10isUnsignedENS0_9PredicateE">isUnsigned</a>(<a class="local col1 ref" href="#1261P" title='P' data-ref="1261P" data-ref-filename="1261P">P</a>) &amp;&amp; <a class="local col9 ref" href="#1259LHSDef" title='LHSDef' data-ref="1259LHSDef" data-ref-filename="1259LHSDef">LHSDef</a> &amp;&amp;</td></tr>
<tr><th id="4556">4556</th><td>      <a class="local col9 ref" href="#1259LHSDef" title='LHSDef' data-ref="1259LHSDef" data-ref-filename="1259LHSDef">LHSDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>) {</td></tr>
<tr><th id="4557">4557</th><td>    <i>// Make sure that the RHS is 0.</i></td></tr>
<tr><th id="4558">4558</th><td>    <em>auto</em> <dfn class="local col3 decl" id="1263ValAndVReg" title='ValAndVReg' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="1263ValAndVReg" data-ref-filename="1263ValAndVReg">ValAndVReg</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col1 ref" href="#1251RHS" title='RHS' data-ref="1251RHS" data-ref-filename="1251RHS">RHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#1254MRI" title='MRI' data-ref="1254MRI" data-ref-filename="1254MRI">MRI</a>);</td></tr>
<tr><th id="4559">4559</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col3 ref" href="#1263ValAndVReg" title='ValAndVReg' data-ref="1263ValAndVReg" data-ref-filename="1263ValAndVReg">ValAndVReg</a> || <a class="local col3 ref" href="#1263ValAndVReg" title='ValAndVReg' data-ref="1263ValAndVReg" data-ref-filename="1263ValAndVReg">ValAndVReg</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntneEm" title='llvm::APInt::operator!=' data-ref="_ZNK4llvm5APIntneEm" data-ref-filename="_ZNK4llvm5APIntneEm">!=</a> <var>0</var>)</td></tr>
<tr><th id="4560">4560</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4561">4561</th><td></td></tr>
<tr><th id="4562">4562</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitTST' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7emitTSTERN4llvm14MachineOperandES3_RNS1_16MachineIRBuilderE">emitTST</a>(<span class='refarg'><a class="local col9 ref" href="#1259LHSDef" title='LHSDef' data-ref="1259LHSDef" data-ref-filename="1259LHSDef">LHSDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>,</td></tr>
<tr><th id="4563">4563</th><td>                   <span class='refarg'><a class="local col9 ref" href="#1259LHSDef" title='LHSDef' data-ref="1259LHSDef" data-ref-filename="1259LHSDef">LHSDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>, <span class='refarg'><a class="local col3 ref" href="#1253MIRBuilder" title='MIRBuilder' data-ref="1253MIRBuilder" data-ref-filename="1253MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4564">4564</th><td>  }</td></tr>
<tr><th id="4565">4565</th><td></td></tr>
<tr><th id="4566">4566</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4567">4567</th><td>}</td></tr>
<tr><th id="4568">4568</th><td></td></tr>
<tr><th id="4569">4569</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectShuffleVector' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectShuffleVector(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectShuffleVector</dfn>(</td></tr>
<tr><th id="4570">4570</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1264I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1264I" data-ref-filename="1264I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1265MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1265MRI" data-ref-filename="1265MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4571">4571</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="1266DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="1266DstTy" data-ref-filename="1266DstTy">DstTy</dfn> = <a class="local col5 ref" href="#1265MRI" title='MRI' data-ref="1265MRI" data-ref-filename="1265MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4572">4572</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1267Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="1267Src1Reg" data-ref-filename="1267Src1Reg">Src1Reg</dfn> = <a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4573">4573</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="1268Src1Ty" title='Src1Ty' data-type='const llvm::LLT' data-ref="1268Src1Ty" data-ref-filename="1268Src1Ty">Src1Ty</dfn> = <a class="local col5 ref" href="#1265MRI" title='MRI' data-ref="1265MRI" data-ref-filename="1265MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1267Src1Reg" title='Src1Reg' data-ref="1267Src1Reg" data-ref-filename="1267Src1Reg">Src1Reg</a>);</td></tr>
<tr><th id="4574">4574</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1269Src2Reg" title='Src2Reg' data-type='llvm::Register' data-ref="1269Src2Reg" data-ref-filename="1269Src2Reg">Src2Reg</dfn> = <a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4575">4575</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="1270Src2Ty" title='Src2Ty' data-type='const llvm::LLT' data-ref="1270Src2Ty" data-ref-filename="1270Src2Ty">Src2Ty</dfn> = <a class="local col5 ref" href="#1265MRI" title='MRI' data-ref="1265MRI" data-ref-filename="1265MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1269Src2Reg" title='Src2Reg' data-ref="1269Src2Reg" data-ref-filename="1269Src2Reg">Src2Reg</a>);</td></tr>
<tr><th id="4576">4576</th><td>  <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col1 decl" id="1271Mask" title='Mask' data-type='ArrayRef&lt;int&gt;' data-ref="1271Mask" data-ref-filename="1271Mask">Mask</dfn> = <a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getShuffleMaskEv" title='llvm::MachineOperand::getShuffleMask' data-ref="_ZNK4llvm14MachineOperand14getShuffleMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand14getShuffleMaskEv">getShuffleMask</a>();</td></tr>
<tr><th id="4577">4577</th><td></td></tr>
<tr><th id="4578">4578</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="1272MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1272MBB" data-ref-filename="1272MBB">MBB</dfn> = *<a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4579">4579</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="1273MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1273MF" data-ref-filename="1273MF">MF</dfn> = *<a class="local col2 ref" href="#1272MBB" title='MBB' data-ref="1272MBB" data-ref-filename="1272MBB">MBB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4580">4580</th><td>  <a class="type" href="../../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col4 decl" id="1274Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="1274Ctx" data-ref-filename="1274Ctx">Ctx</dfn> = <a class="local col3 ref" href="#1273MF" title='MF' data-ref="1273MF" data-ref-filename="1273MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="4581">4581</th><td></td></tr>
<tr><th id="4582">4582</th><td>  <i>// G_SHUFFLE_VECTOR is weird in that the source operands can be scalars, if</i></td></tr>
<tr><th id="4583">4583</th><td><i>  // it's originated from a &lt;1 x T&gt; type. Those should have been lowered into</i></td></tr>
<tr><th id="4584">4584</th><td><i>  // G_BUILD_VECTOR earlier.</i></td></tr>
<tr><th id="4585">4585</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1268Src1Ty" title='Src1Ty' data-ref="1268Src1Ty" data-ref-filename="1268Src1Ty">Src1Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || !<a class="local col0 ref" href="#1270Src2Ty" title='Src2Ty' data-ref="1270Src2Ty" data-ref-filename="1270Src2Ty">Src2Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="4586">4586</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not select a \"scalar\" G_SHUFFLE_VECTOR\n"</q>);</td></tr>
<tr><th id="4587">4587</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4588">4588</th><td>  }</td></tr>
<tr><th id="4589">4589</th><td></td></tr>
<tr><th id="4590">4590</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1275BytesPerElt" title='BytesPerElt' data-type='unsigned int' data-ref="1275BytesPerElt" data-ref-filename="1275BytesPerElt">BytesPerElt</dfn> = <a class="local col6 ref" href="#1266DstTy" title='DstTy' data-ref="1266DstTy" data-ref-filename="1266DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="4591">4591</th><td></td></tr>
<tr><th id="4592">4592</th><td>  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *, <var>64</var>&gt; <a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="1276CstIdxs" title='CstIdxs' data-type='SmallVector&lt;llvm::Constant *, 64&gt;' data-ref="1276CstIdxs" data-ref-filename="1276CstIdxs">CstIdxs</dfn>;</td></tr>
<tr><th id="4593">4593</th><td>  <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="1277Val" title='Val' data-type='int' data-ref="1277Val" data-ref-filename="1277Val">Val</dfn> : <a class="local col1 ref" href="#1271Mask" title='Mask' data-ref="1271Mask" data-ref-filename="1271Mask">Mask</a>) {</td></tr>
<tr><th id="4594">4594</th><td>    <i>// For now, any undef indexes we'll just assume to be 0. This should be</i></td></tr>
<tr><th id="4595">4595</th><td><i>    // optimized in future, e.g. to select DUP etc.</i></td></tr>
<tr><th id="4596">4596</th><td>    <a class="local col7 ref" href="#1277Val" title='Val' data-ref="1277Val" data-ref-filename="1277Val">Val</a> = <a class="local col7 ref" href="#1277Val" title='Val' data-ref="1277Val" data-ref-filename="1277Val">Val</a> &lt; <var>0</var> ? <var>0</var> : <a class="local col7 ref" href="#1277Val" title='Val' data-ref="1277Val" data-ref-filename="1277Val">Val</a>;</td></tr>
<tr><th id="4597">4597</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="1278Byte" title='Byte' data-type='unsigned int' data-ref="1278Byte" data-ref-filename="1278Byte">Byte</dfn> = <var>0</var>; <a class="local col8 ref" href="#1278Byte" title='Byte' data-ref="1278Byte" data-ref-filename="1278Byte">Byte</a> &lt; <a class="local col5 ref" href="#1275BytesPerElt" title='BytesPerElt' data-ref="1275BytesPerElt" data-ref-filename="1275BytesPerElt">BytesPerElt</a>; ++<a class="local col8 ref" href="#1278Byte" title='Byte' data-ref="1278Byte" data-ref-filename="1278Byte">Byte</a>) {</td></tr>
<tr><th id="4598">4598</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="1279Offset" title='Offset' data-type='unsigned int' data-ref="1279Offset" data-ref-filename="1279Offset">Offset</dfn> = <a class="local col8 ref" href="#1278Byte" title='Byte' data-ref="1278Byte" data-ref-filename="1278Byte">Byte</a> + <a class="local col7 ref" href="#1277Val" title='Val' data-ref="1277Val" data-ref-filename="1277Val">Val</a> * <a class="local col5 ref" href="#1275BytesPerElt" title='BytesPerElt' data-ref="1275BytesPerElt" data-ref-filename="1275BytesPerElt">BytesPerElt</a>;</td></tr>
<tr><th id="4599">4599</th><td>      <a class="local col6 ref" href="#1276CstIdxs" title='CstIdxs' data-ref="1276CstIdxs" data-ref-filename="1276CstIdxs">CstIdxs</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<a class="type" href="../../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>::<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" data-ref-filename="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(<a class="type" href="../../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type9getInt8TyERNS_11LLVMContextE" title='llvm::Type::getInt8Ty' data-ref="_ZN4llvm4Type9getInt8TyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type9getInt8TyERNS_11LLVMContextE">getInt8Ty</a>(<span class='refarg'><a class="local col4 ref" href="#1274Ctx" title='Ctx' data-ref="1274Ctx" data-ref-filename="1274Ctx">Ctx</a></span>), <a class="local col9 ref" href="#1279Offset" title='Offset' data-ref="1279Offset" data-ref-filename="1279Offset">Offset</a>));</td></tr>
<tr><th id="4600">4600</th><td>    }</td></tr>
<tr><th id="4601">4601</th><td>  }</td></tr>
<tr><th id="4602">4602</th><td></td></tr>
<tr><th id="4603">4603</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="1280MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="1280MIRBuilder" data-ref-filename="1280MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>);</td></tr>
<tr><th id="4604">4604</th><td></td></tr>
<tr><th id="4605">4605</th><td>  <i>// Use a constant pool to load the index vector for TBL.</i></td></tr>
<tr><th id="4606">4606</th><td>  <a class="type" href="../../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col1 decl" id="1281CPVal" title='CPVal' data-type='llvm::Constant *' data-ref="1281CPVal" data-ref-filename="1281CPVal">CPVal</dfn> = <a class="type" href="../../../../include/llvm/IR/Constants.h.html#llvm::ConstantVector" title='llvm::ConstantVector' data-ref="llvm::ConstantVector" data-ref-filename="llvm..ConstantVector">ConstantVector</a>::<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZN4llvm14ConstantVector3getENS_8ArrayRefIPNS_8ConstantEEE" title='llvm::ConstantVector::get' data-ref="_ZN4llvm14ConstantVector3getENS_8ArrayRefIPNS_8ConstantEEE" data-ref-filename="_ZN4llvm14ConstantVector3getENS_8ArrayRefIPNS_8ConstantEEE">get</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col6 ref" href="#1276CstIdxs" title='CstIdxs' data-ref="1276CstIdxs" data-ref-filename="1276CstIdxs">CstIdxs</a>);</td></tr>
<tr><th id="4607">4607</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1282IndexLoad" title='IndexLoad' data-type='llvm::MachineInstr *' data-ref="1282IndexLoad" data-ref-filename="1282IndexLoad">IndexLoad</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE">emitLoadFromConstantPool</a>(<a class="local col1 ref" href="#1281CPVal" title='CPVal' data-ref="1281CPVal" data-ref-filename="1281CPVal">CPVal</a>, <span class='refarg'><a class="local col0 ref" href="#1280MIRBuilder" title='MIRBuilder' data-ref="1280MIRBuilder" data-ref-filename="1280MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4608">4608</th><td>  <b>if</b> (!<a class="local col2 ref" href="#1282IndexLoad" title='IndexLoad' data-ref="1282IndexLoad" data-ref-filename="1282IndexLoad">IndexLoad</a>) {</td></tr>
<tr><th id="4609">4609</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not load from a constant pool"</q>);</td></tr>
<tr><th id="4610">4610</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4611">4611</th><td>  }</td></tr>
<tr><th id="4612">4612</th><td></td></tr>
<tr><th id="4613">4613</th><td>  <b>if</b> (<a class="local col6 ref" href="#1266DstTy" title='DstTy' data-ref="1266DstTy" data-ref-filename="1266DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>128</var>) {</td></tr>
<tr><th id="4614">4614</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstTy.getSizeInBits() == <var>64</var> &amp;&amp; <q>"Unexpected shuffle result ty"</q>);</td></tr>
<tr><th id="4615">4615</th><td>    <i>// This case can be done with TBL1.</i></td></tr>
<tr><th id="4616">4616</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1283Concat" title='Concat' data-type='llvm::MachineInstr *' data-ref="1283Concat" data-ref-filename="1283Concat">Concat</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitVectorConcat' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalINS1_8RegisterEEES3_S3_RNS1_16MachineIRBuilderE">emitVectorConcat</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1267Src1Reg" title='Src1Reg' data-ref="1267Src1Reg" data-ref-filename="1267Src1Reg">Src1Reg</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1269Src2Reg" title='Src2Reg' data-ref="1269Src2Reg" data-ref-filename="1269Src2Reg">Src2Reg</a>, <span class='refarg'><a class="local col0 ref" href="#1280MIRBuilder" title='MIRBuilder' data-ref="1280MIRBuilder" data-ref-filename="1280MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4617">4617</th><td>    <b>if</b> (!<a class="local col3 ref" href="#1283Concat" title='Concat' data-ref="1283Concat" data-ref-filename="1283Concat">Concat</a>) {</td></tr>
<tr><th id="4618">4618</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not do vector concat for tbl1"</q>);</td></tr>
<tr><th id="4619">4619</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4620">4620</th><td>    }</td></tr>
<tr><th id="4621">4621</th><td></td></tr>
<tr><th id="4622">4622</th><td>    <i>// The constant pool load will be 64 bits, so need to convert to FPR128 reg.</i></td></tr>
<tr><th id="4623">4623</th><td>    <a class="local col2 ref" href="#1282IndexLoad" title='IndexLoad' data-ref="1282IndexLoad" data-ref-filename="1282IndexLoad">IndexLoad</a> =</td></tr>
<tr><th id="4624">4624</th><td>        <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">emitScalarToVector</a>(<var>64</var>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>,</td></tr>
<tr><th id="4625">4625</th><td>                           <a class="local col2 ref" href="#1282IndexLoad" title='IndexLoad' data-ref="1282IndexLoad" data-ref-filename="1282IndexLoad">IndexLoad</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col0 ref" href="#1280MIRBuilder" title='MIRBuilder' data-ref="1280MIRBuilder" data-ref-filename="1280MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4626">4626</th><td></td></tr>
<tr><th id="4627">4627</th><td>    <em>auto</em> <dfn class="local col4 decl" id="1284TBL1" title='TBL1' data-type='llvm::MachineInstrBuilder' data-ref="1284TBL1" data-ref-filename="1284TBL1">TBL1</dfn> = <a class="local col0 ref" href="#1280MIRBuilder" title='MIRBuilder' data-ref="1280MIRBuilder" data-ref-filename="1280MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(</td></tr>
<tr><th id="4628">4628</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBLv16i8One" title='llvm::AArch64::TBLv16i8One' data-ref="llvm::AArch64::TBLv16i8One" data-ref-filename="llvm..AArch64..TBLv16i8One">TBLv16i8One</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>},</td></tr>
<tr><th id="4629">4629</th><td>        <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#1283Concat" title='Concat' data-ref="1283Concat" data-ref-filename="1283Concat">Concat</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#1282IndexLoad" title='IndexLoad' data-ref="1282IndexLoad" data-ref-filename="1282IndexLoad">IndexLoad</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()});</td></tr>
<tr><th id="4630">4630</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#1284TBL1" title='TBL1' data-ref="1284TBL1" data-ref-filename="1284TBL1">TBL1</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4631">4631</th><td></td></tr>
<tr><th id="4632">4632</th><td>    <em>auto</em> <dfn class="local col5 decl" id="1285Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="1285Copy" data-ref-filename="1285Copy">Copy</dfn> =</td></tr>
<tr><th id="4633">4633</th><td>        <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#1280MIRBuilder" title='MIRBuilder' data-ref="1280MIRBuilder" data-ref-filename="1280MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="4634">4634</th><td>            .<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="4635">4635</th><td>            .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#1284TBL1" title='TBL1' data-ref="1284TBL1" data-ref-filename="1284TBL1">TBL1</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <var>0</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>);</td></tr>
<tr><th id="4636">4636</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col5 ref" href="#1285Copy" title='Copy' data-ref="1285Copy" data-ref-filename="1285Copy">Copy</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>, <span class='refarg'><a class="local col5 ref" href="#1265MRI" title='MRI' data-ref="1265MRI" data-ref-filename="1265MRI">MRI</a></span>);</td></tr>
<tr><th id="4637">4637</th><td>    <a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4638">4638</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4639">4639</th><td>  }</td></tr>
<tr><th id="4640">4640</th><td></td></tr>
<tr><th id="4641">4641</th><td>  <i>// For TBL2 we need to emit a REG_SEQUENCE to tie together two consecutive</i></td></tr>
<tr><th id="4642">4642</th><td><i>  // Q registers for regalloc.</i></td></tr>
<tr><th id="4643">4643</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1286RegSeq" title='RegSeq' data-type='llvm::MachineInstrBuilder' data-ref="1286RegSeq" data-ref-filename="1286RegSeq">RegSeq</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#1280MIRBuilder" title='MIRBuilder' data-ref="1280MIRBuilder" data-ref-filename="1280MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="4644">4644</th><td>                    .<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE" data-ref-filename="llvm..TargetOpcode..REG_SEQUENCE">REG_SEQUENCE</a>,</td></tr>
<tr><th id="4645">4645</th><td>                                <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQRegClass" title='llvm::AArch64::QQRegClass' data-ref="llvm::AArch64::QQRegClass" data-ref-filename="llvm..AArch64..QQRegClass">QQRegClass</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#1267Src1Reg" title='Src1Reg' data-ref="1267Src1Reg" data-ref-filename="1267Src1Reg">Src1Reg</a>})</td></tr>
<tr><th id="4646">4646</th><td>                    .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub0" title='llvm::AArch64::qsub0' data-ref="llvm::AArch64::qsub0" data-ref-filename="llvm..AArch64..qsub0">qsub0</a>)</td></tr>
<tr><th id="4647">4647</th><td>                    .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1269Src2Reg" title='Src2Reg' data-ref="1269Src2Reg" data-ref-filename="1269Src2Reg">Src2Reg</a>)</td></tr>
<tr><th id="4648">4648</th><td>                    .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::qsub1" title='llvm::AArch64::qsub1' data-ref="llvm::AArch64::qsub1" data-ref-filename="llvm..AArch64..qsub1">qsub1</a>);</td></tr>
<tr><th id="4649">4649</th><td></td></tr>
<tr><th id="4650">4650</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1287TBL2" title='TBL2' data-type='llvm::MachineInstrBuilder' data-ref="1287TBL2" data-ref-filename="1287TBL2">TBL2</dfn> = <a class="local col0 ref" href="#1280MIRBuilder" title='MIRBuilder' data-ref="1280MIRBuilder" data-ref-filename="1280MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBLv16i8Two" title='llvm::AArch64::TBLv16i8Two' data-ref="llvm::AArch64::TBLv16i8Two" data-ref-filename="llvm..AArch64..TBLv16i8Two">TBLv16i8Two</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)},</td></tr>
<tr><th id="4651">4651</th><td>                                    <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#1286RegSeq" title='RegSeq' data-ref="1286RegSeq" data-ref-filename="1286RegSeq">RegSeq</a>, <a class="local col2 ref" href="#1282IndexLoad" title='IndexLoad' data-ref="1282IndexLoad" data-ref-filename="1282IndexLoad">IndexLoad</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)});</td></tr>
<tr><th id="4652">4652</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#1286RegSeq" title='RegSeq' data-ref="1286RegSeq" data-ref-filename="1286RegSeq">RegSeq</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4653">4653</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#1287TBL2" title='TBL2' data-ref="1287TBL2" data-ref-filename="1287TBL2">TBL2</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4654">4654</th><td>  <a class="local col4 ref" href="#1264I" title='I' data-ref="1264I" data-ref-filename="1264I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4655">4655</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4656">4656</th><td>}</td></tr>
<tr><th id="4657">4657</th><td></td></tr>
<tr><th id="4658">4658</th><td><a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitLaneInsert(Optional&lt;llvm::Register&gt; DstReg, llvm::Register SrcReg, llvm::Register EltReg, unsigned int LaneIdx, const llvm::RegisterBank &amp; RB, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</dfn>(</td></tr>
<tr><th id="4659">4659</th><td>    <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col8 decl" id="1288DstReg" title='DstReg' data-type='Optional&lt;llvm::Register&gt;' data-ref="1288DstReg" data-ref-filename="1288DstReg">DstReg</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1289SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1289SrcReg" data-ref-filename="1289SrcReg">SrcReg</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1290EltReg" title='EltReg' data-type='llvm::Register' data-ref="1290EltReg" data-ref-filename="1290EltReg">EltReg</dfn>,</td></tr>
<tr><th id="4660">4660</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1291LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="1291LaneIdx" data-ref-filename="1291LaneIdx">LaneIdx</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="1292RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="1292RB" data-ref-filename="1292RB">RB</dfn>,</td></tr>
<tr><th id="4661">4661</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="1293MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="1293MIRBuilder" data-ref-filename="1293MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="4662">4662</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1294InsElt" title='InsElt' data-type='llvm::MachineInstr *' data-ref="1294InsElt" data-ref-filename="1294InsElt">InsElt</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4663">4663</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="1295DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1295DstRC" data-ref-filename="1295DstRC">DstRC</dfn> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="4664">4664</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1296MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1296MRI" data-ref-filename="1296MRI">MRI</dfn> = *<a class="local col3 ref" href="#1293MIRBuilder" title='MIRBuilder' data-ref="1293MIRBuilder" data-ref-filename="1293MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="4665">4665</th><td></td></tr>
<tr><th id="4666">4666</th><td>  <i>// Create a register to define with the insert if one wasn't passed in.</i></td></tr>
<tr><th id="4667">4667</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#1288DstReg" title='DstReg' data-ref="1288DstReg" data-ref-filename="1288DstReg">DstReg</a>)</td></tr>
<tr><th id="4668">4668</th><td>    <a class="local col8 ref" href="#1288DstReg" title='DstReg' data-ref="1288DstReg" data-ref-filename="1288DstReg">DstReg</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col6 ref" href="#1296MRI" title='MRI' data-ref="1296MRI" data-ref-filename="1296MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#1295DstRC" title='DstRC' data-ref="1295DstRC" data-ref-filename="1295DstRC">DstRC</a>);</td></tr>
<tr><th id="4669">4669</th><td></td></tr>
<tr><th id="4670">4670</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1297EltSize" title='EltSize' data-type='unsigned int' data-ref="1297EltSize" data-ref-filename="1297EltSize">EltSize</dfn> = <a class="local col6 ref" href="#1296MRI" title='MRI' data-ref="1296MRI" data-ref-filename="1296MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1290EltReg" title='EltReg' data-ref="1290EltReg" data-ref-filename="1290EltReg">EltReg</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4671">4671</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1298Opc" title='Opc' data-type='unsigned int' data-ref="1298Opc" data-ref-filename="1298Opc">Opc</dfn> = <a class="tu ref fn" href="#_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj" title='getInsertVecEltOpInfo' data-use='c' data-ref="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj" data-ref-filename="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">getInsertVecEltOpInfo</a>(<a class="local col2 ref" href="#1292RB" title='RB' data-ref="1292RB" data-ref-filename="1292RB">RB</a>, <a class="local col7 ref" href="#1297EltSize" title='EltSize' data-ref="1297EltSize" data-ref-filename="1297EltSize">EltSize</a>).<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="4672">4672</th><td></td></tr>
<tr><th id="4673">4673</th><td>  <b>if</b> (<a class="local col2 ref" href="#1292RB" title='RB' data-ref="1292RB" data-ref-filename="1292RB">RB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="4674">4674</th><td>    <em>auto</em> <dfn class="local col9 decl" id="1299InsSub" title='InsSub' data-type='llvm::MachineInstr *' data-ref="1299InsSub" data-ref-filename="1299InsSub">InsSub</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">emitScalarToVector</a>(<a class="local col7 ref" href="#1297EltSize" title='EltSize' data-ref="1297EltSize" data-ref-filename="1297EltSize">EltSize</a>, <a class="local col5 ref" href="#1295DstRC" title='DstRC' data-ref="1295DstRC" data-ref-filename="1295DstRC">DstRC</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1290EltReg" title='EltReg' data-ref="1290EltReg" data-ref-filename="1290EltReg">EltReg</a>, <span class='refarg'><a class="local col3 ref" href="#1293MIRBuilder" title='MIRBuilder' data-ref="1293MIRBuilder" data-ref-filename="1293MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4675">4675</th><td>    <a class="local col4 ref" href="#1294InsElt" title='InsElt' data-ref="1294InsElt" data-ref-filename="1294InsElt">InsElt</a> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#1293MIRBuilder" title='MIRBuilder' data-ref="1293MIRBuilder" data-ref-filename="1293MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col8 ref" href="#1298Opc" title='Opc' data-ref="1298Opc" data-ref-filename="1298Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#1288DstReg" title='DstReg' data-ref="1288DstReg" data-ref-filename="1288DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#1289SrcReg" title='SrcReg' data-ref="1289SrcReg" data-ref-filename="1289SrcReg">SrcReg</a>})</td></tr>
<tr><th id="4676">4676</th><td>                 .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1291LaneIdx" title='LaneIdx' data-ref="1291LaneIdx" data-ref-filename="1291LaneIdx">LaneIdx</a>)</td></tr>
<tr><th id="4677">4677</th><td>                 .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col9 ref" href="#1299InsSub" title='InsSub' data-ref="1299InsSub" data-ref-filename="1299InsSub">InsSub</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="4678">4678</th><td>                 .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4679">4679</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4680">4680</th><td>    <a class="local col4 ref" href="#1294InsElt" title='InsElt' data-ref="1294InsElt" data-ref-filename="1294InsElt">InsElt</a> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#1293MIRBuilder" title='MIRBuilder' data-ref="1293MIRBuilder" data-ref-filename="1293MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col8 ref" href="#1298Opc" title='Opc' data-ref="1298Opc" data-ref-filename="1298Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#1288DstReg" title='DstReg' data-ref="1288DstReg" data-ref-filename="1288DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#1289SrcReg" title='SrcReg' data-ref="1289SrcReg" data-ref-filename="1289SrcReg">SrcReg</a>})</td></tr>
<tr><th id="4681">4681</th><td>                 .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1291LaneIdx" title='LaneIdx' data-ref="1291LaneIdx" data-ref-filename="1291LaneIdx">LaneIdx</a>)</td></tr>
<tr><th id="4682">4682</th><td>                 .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1290EltReg" title='EltReg' data-ref="1290EltReg" data-ref-filename="1290EltReg">EltReg</a>);</td></tr>
<tr><th id="4683">4683</th><td>  }</td></tr>
<tr><th id="4684">4684</th><td></td></tr>
<tr><th id="4685">4685</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col4 ref" href="#1294InsElt" title='InsElt' data-ref="1294InsElt" data-ref-filename="1294InsElt">InsElt</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4686">4686</th><td>  <b>return</b> <a class="local col4 ref" href="#1294InsElt" title='InsElt' data-ref="1294InsElt" data-ref-filename="1294InsElt">InsElt</a>;</td></tr>
<tr><th id="4687">4687</th><td>}</td></tr>
<tr><th id="4688">4688</th><td></td></tr>
<tr><th id="4689">4689</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectInsertElt' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectInsertElt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectInsertElt</dfn>(</td></tr>
<tr><th id="4690">4690</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1300I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1300I" data-ref-filename="1300I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1301MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1301MRI" data-ref-filename="1301MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4691">4691</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_INSERT_VECTOR_ELT);</td></tr>
<tr><th id="4692">4692</th><td></td></tr>
<tr><th id="4693">4693</th><td>  <i>// Get information on the destination.</i></td></tr>
<tr><th id="4694">4694</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1302DstReg" title='DstReg' data-type='llvm::Register' data-ref="1302DstReg" data-ref-filename="1302DstReg">DstReg</dfn> = <a class="local col0 ref" href="#1300I" title='I' data-ref="1300I" data-ref-filename="1300I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4695">4695</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="1303DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="1303DstTy" data-ref-filename="1303DstTy">DstTy</dfn> = <a class="local col1 ref" href="#1301MRI" title='MRI' data-ref="1301MRI" data-ref-filename="1301MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1302DstReg" title='DstReg' data-ref="1302DstReg" data-ref-filename="1302DstReg">DstReg</a>);</td></tr>
<tr><th id="4696">4696</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1304VecSize" title='VecSize' data-type='unsigned int' data-ref="1304VecSize" data-ref-filename="1304VecSize">VecSize</dfn> = <a class="local col3 ref" href="#1303DstTy" title='DstTy' data-ref="1303DstTy" data-ref-filename="1303DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4697">4697</th><td></td></tr>
<tr><th id="4698">4698</th><td>  <i>// Get information on the element we want to insert into the destination.</i></td></tr>
<tr><th id="4699">4699</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1305EltReg" title='EltReg' data-type='llvm::Register' data-ref="1305EltReg" data-ref-filename="1305EltReg">EltReg</dfn> = <a class="local col0 ref" href="#1300I" title='I' data-ref="1300I" data-ref-filename="1300I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4700">4700</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="1306EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="1306EltTy" data-ref-filename="1306EltTy">EltTy</dfn> = <a class="local col1 ref" href="#1301MRI" title='MRI' data-ref="1301MRI" data-ref-filename="1301MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1305EltReg" title='EltReg' data-ref="1305EltReg" data-ref-filename="1305EltReg">EltReg</a>);</td></tr>
<tr><th id="4701">4701</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1307EltSize" title='EltSize' data-type='unsigned int' data-ref="1307EltSize" data-ref-filename="1307EltSize">EltSize</dfn> = <a class="local col6 ref" href="#1306EltTy" title='EltTy' data-ref="1306EltTy" data-ref-filename="1306EltTy">EltTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4702">4702</th><td>  <b>if</b> (<a class="local col7 ref" href="#1307EltSize" title='EltSize' data-ref="1307EltSize" data-ref-filename="1307EltSize">EltSize</a> &lt; <var>16</var> || <a class="local col7 ref" href="#1307EltSize" title='EltSize' data-ref="1307EltSize" data-ref-filename="1307EltSize">EltSize</a> &gt; <var>64</var>)</td></tr>
<tr><th id="4703">4703</th><td>    <b>return</b> <b>false</b>; <i>// Don't support all element types yet.</i></td></tr>
<tr><th id="4704">4704</th><td></td></tr>
<tr><th id="4705">4705</th><td>  <i>// Find the definition of the index. Bail out if it's not defined by a</i></td></tr>
<tr><th id="4706">4706</th><td><i>  // G_CONSTANT.</i></td></tr>
<tr><th id="4707">4707</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1308IdxReg" title='IdxReg' data-type='llvm::Register' data-ref="1308IdxReg" data-ref-filename="1308IdxReg">IdxReg</dfn> = <a class="local col0 ref" href="#1300I" title='I' data-ref="1300I" data-ref-filename="1300I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4708">4708</th><td>  <em>auto</em> <dfn class="local col9 decl" id="1309VRegAndVal" title='VRegAndVal' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="1309VRegAndVal" data-ref-filename="1309VRegAndVal">VRegAndVal</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1308IdxReg" title='IdxReg' data-ref="1308IdxReg" data-ref-filename="1308IdxReg">IdxReg</a>, <a class="local col1 ref" href="#1301MRI" title='MRI' data-ref="1301MRI" data-ref-filename="1301MRI">MRI</a>);</td></tr>
<tr><th id="4709">4709</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col9 ref" href="#1309VRegAndVal" title='VRegAndVal' data-ref="1309VRegAndVal" data-ref-filename="1309VRegAndVal">VRegAndVal</a>)</td></tr>
<tr><th id="4710">4710</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4711">4711</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1310LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="1310LaneIdx" data-ref-filename="1310LaneIdx">LaneIdx</dfn> = <a class="local col9 ref" href="#1309VRegAndVal" title='VRegAndVal' data-ref="1309VRegAndVal" data-ref-filename="1309VRegAndVal">VRegAndVal</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="4712">4712</th><td></td></tr>
<tr><th id="4713">4713</th><td>  <i>// Perform the lane insert.</i></td></tr>
<tr><th id="4714">4714</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1311SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1311SrcReg" data-ref-filename="1311SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#1300I" title='I' data-ref="1300I" data-ref-filename="1300I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4715">4715</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="1312EltRB" title='EltRB' data-type='const llvm::RegisterBank &amp;' data-ref="1312EltRB" data-ref-filename="1312EltRB">EltRB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1305EltReg" title='EltReg' data-ref="1305EltReg" data-ref-filename="1305EltReg">EltReg</a>, <a class="local col1 ref" href="#1301MRI" title='MRI' data-ref="1301MRI" data-ref-filename="1301MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="4716">4716</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col3 decl" id="1313MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="1313MIRBuilder" data-ref-filename="1313MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col0 ref" href="#1300I" title='I' data-ref="1300I" data-ref-filename="1300I">I</a>);</td></tr>
<tr><th id="4717">4717</th><td></td></tr>
<tr><th id="4718">4718</th><td>  <b>if</b> (<a class="local col4 ref" href="#1304VecSize" title='VecSize' data-ref="1304VecSize" data-ref-filename="1304VecSize">VecSize</a> &lt; <var>128</var>) {</td></tr>
<tr><th id="4719">4719</th><td>    <i>// If the vector we're inserting into is smaller than 128 bits, widen it</i></td></tr>
<tr><th id="4720">4720</th><td><i>    // to 128 to do the insert.</i></td></tr>
<tr><th id="4721">4721</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1314ScalarToVec" title='ScalarToVec' data-type='llvm::MachineInstr *' data-ref="1314ScalarToVec" data-ref-filename="1314ScalarToVec">ScalarToVec</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">emitScalarToVector</a>(</td></tr>
<tr><th id="4722">4722</th><td>        <a class="local col4 ref" href="#1304VecSize" title='VecSize' data-ref="1304VecSize" data-ref-filename="1304VecSize">VecSize</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1311SrcReg" title='SrcReg' data-ref="1311SrcReg" data-ref-filename="1311SrcReg">SrcReg</a>, <span class='refarg'><a class="local col3 ref" href="#1313MIRBuilder" title='MIRBuilder' data-ref="1313MIRBuilder" data-ref-filename="1313MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4723">4723</th><td>    <b>if</b> (!<a class="local col4 ref" href="#1314ScalarToVec" title='ScalarToVec' data-ref="1314ScalarToVec" data-ref-filename="1314ScalarToVec">ScalarToVec</a>)</td></tr>
<tr><th id="4724">4724</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4725">4725</th><td>    <a class="local col1 ref" href="#1311SrcReg" title='SrcReg' data-ref="1311SrcReg" data-ref-filename="1311SrcReg">SrcReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#1314ScalarToVec" title='ScalarToVec' data-ref="1314ScalarToVec" data-ref-filename="1314ScalarToVec">ScalarToVec</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4726">4726</th><td>  }</td></tr>
<tr><th id="4727">4727</th><td></td></tr>
<tr><th id="4728">4728</th><td>  <i>// Create an insert into a new FPR128 register.</i></td></tr>
<tr><th id="4729">4729</th><td><i>  // Note that if our vector is already 128 bits, we end up emitting an extra</i></td></tr>
<tr><th id="4730">4730</th><td><i>  // register.</i></td></tr>
<tr><th id="4731">4731</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1315InsMI" title='InsMI' data-type='llvm::MachineInstr *' data-ref="1315InsMI" data-ref-filename="1315InsMI">InsMI</dfn> =</td></tr>
<tr><th id="4732">4732</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1311SrcReg" title='SrcReg' data-ref="1311SrcReg" data-ref-filename="1311SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1305EltReg" title='EltReg' data-ref="1305EltReg" data-ref-filename="1305EltReg">EltReg</a>, <a class="local col0 ref" href="#1310LaneIdx" title='LaneIdx' data-ref="1310LaneIdx" data-ref-filename="1310LaneIdx">LaneIdx</a>, <a class="local col2 ref" href="#1312EltRB" title='EltRB' data-ref="1312EltRB" data-ref-filename="1312EltRB">EltRB</a>, <span class='refarg'><a class="local col3 ref" href="#1313MIRBuilder" title='MIRBuilder' data-ref="1313MIRBuilder" data-ref-filename="1313MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4733">4733</th><td></td></tr>
<tr><th id="4734">4734</th><td>  <b>if</b> (<a class="local col4 ref" href="#1304VecSize" title='VecSize' data-ref="1304VecSize" data-ref-filename="1304VecSize">VecSize</a> &lt; <var>128</var>) {</td></tr>
<tr><th id="4735">4735</th><td>    <i>// If we had to widen to perform the insert, then we have to demote back to</i></td></tr>
<tr><th id="4736">4736</th><td><i>    // the original size to get the result we want.</i></td></tr>
<tr><th id="4737">4737</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1316DemoteVec" title='DemoteVec' data-type='llvm::Register' data-ref="1316DemoteVec" data-ref-filename="1316DemoteVec">DemoteVec</dfn> = <a class="local col5 ref" href="#1315InsMI" title='InsMI' data-ref="1315InsMI" data-ref-filename="1315InsMI">InsMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4738">4738</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="1317RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1317RC" data-ref-filename="1317RC">RC</dfn> =</td></tr>
<tr><th id="4739">4739</th><td>        <a class="tu ref fn" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" data-ref-filename="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(*<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1316DemoteVec" title='DemoteVec' data-ref="1316DemoteVec" data-ref-filename="1316DemoteVec">DemoteVec</a>, <a class="local col1 ref" href="#1301MRI" title='MRI' data-ref="1301MRI" data-ref-filename="1301MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>), <a class="local col4 ref" href="#1304VecSize" title='VecSize' data-ref="1304VecSize" data-ref-filename="1304VecSize">VecSize</a>);</td></tr>
<tr><th id="4740">4740</th><td>    <b>if</b> (<a class="local col7 ref" href="#1317RC" title='RC' data-ref="1317RC" data-ref-filename="1317RC">RC</a> != &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a> &amp;&amp; <a class="local col7 ref" href="#1317RC" title='RC' data-ref="1317RC" data-ref-filename="1317RC">RC</a> != &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>) {</td></tr>
<tr><th id="4741">4741</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unsupported register class!\n"</q>);</td></tr>
<tr><th id="4742">4742</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4743">4743</th><td>    }</td></tr>
<tr><th id="4744">4744</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1318SubReg" title='SubReg' data-type='unsigned int' data-ref="1318SubReg" data-ref-filename="1318SubReg">SubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="4745">4745</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" title='getSubRegForClass' data-use='c' data-ref="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" data-ref-filename="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">getSubRegForClass</a>(<a class="local col7 ref" href="#1317RC" title='RC' data-ref="1317RC" data-ref-filename="1317RC">RC</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <span class='refarg'><a class="local col8 ref" href="#1318SubReg" title='SubReg' data-ref="1318SubReg" data-ref-filename="1318SubReg">SubReg</a></span>))</td></tr>
<tr><th id="4746">4746</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4747">4747</th><td>    <b>if</b> (<a class="local col8 ref" href="#1318SubReg" title='SubReg' data-ref="1318SubReg" data-ref-filename="1318SubReg">SubReg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a> &amp;&amp; <a class="local col8 ref" href="#1318SubReg" title='SubReg' data-ref="1318SubReg" data-ref-filename="1318SubReg">SubReg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>) {</td></tr>
<tr><th id="4748">4748</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unsupported destination size! ("</q> &lt;&lt; VecSize</td></tr>
<tr><th id="4749">4749</th><td>                        &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4750">4750</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4751">4751</th><td>    }</td></tr>
<tr><th id="4752">4752</th><td>    <a class="local col3 ref" href="#1313MIRBuilder" title='MIRBuilder' data-ref="1313MIRBuilder" data-ref-filename="1313MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#1302DstReg" title='DstReg' data-ref="1302DstReg" data-ref-filename="1302DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="4753">4753</th><td>        .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1316DemoteVec" title='DemoteVec' data-ref="1316DemoteVec" data-ref-filename="1316DemoteVec">DemoteVec</a>, <var>0</var>, <a class="local col8 ref" href="#1318SubReg" title='SubReg' data-ref="1318SubReg" data-ref-filename="1318SubReg">SubReg</a>);</td></tr>
<tr><th id="4754">4754</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1302DstReg" title='DstReg' data-ref="1302DstReg" data-ref-filename="1302DstReg">DstReg</a>, *<a class="local col7 ref" href="#1317RC" title='RC' data-ref="1317RC" data-ref-filename="1317RC">RC</a>, <span class='refarg'><a class="local col1 ref" href="#1301MRI" title='MRI' data-ref="1301MRI" data-ref-filename="1301MRI">MRI</a></span>);</td></tr>
<tr><th id="4755">4755</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4756">4756</th><td>    <i>// No widening needed.</i></td></tr>
<tr><th id="4757">4757</th><td>    <a class="local col5 ref" href="#1315InsMI" title='InsMI' data-ref="1315InsMI" data-ref-filename="1315InsMI">InsMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1302DstReg" title='DstReg' data-ref="1302DstReg" data-ref-filename="1302DstReg">DstReg</a>);</td></tr>
<tr><th id="4758">4758</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col5 ref" href="#1315InsMI" title='InsMI' data-ref="1315InsMI" data-ref-filename="1315InsMI">InsMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4759">4759</th><td>  }</td></tr>
<tr><th id="4760">4760</th><td></td></tr>
<tr><th id="4761">4761</th><td>  <a class="local col0 ref" href="#1300I" title='I' data-ref="1300I" data-ref-filename="1300I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4762">4762</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4763">4763</th><td>}</td></tr>
<tr><th id="4764">4764</th><td></td></tr>
<tr><th id="4765">4765</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptConstantBuildVec' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptConstantBuildVec(llvm::MachineInstr &amp; I, llvm::LLT DstTy, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE">tryOptConstantBuildVec</dfn>(</td></tr>
<tr><th id="4766">4766</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1319I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1319I" data-ref-filename="1319I">I</dfn>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="1320DstTy" title='DstTy' data-type='llvm::LLT' data-ref="1320DstTy" data-ref-filename="1320DstTy">DstTy</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1321MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1321MRI" data-ref-filename="1321MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4767">4767</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_BUILD_VECTOR);</td></tr>
<tr><th id="4768">4768</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1322DstSize" title='DstSize' data-type='unsigned int' data-ref="1322DstSize" data-ref-filename="1322DstSize">DstSize</dfn> = <a class="local col0 ref" href="#1320DstTy" title='DstTy' data-ref="1320DstTy" data-ref-filename="1320DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4769">4769</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstSize &lt;= <var>128</var> &amp;&amp; <q>"Unexpected build_vec type!"</q>);</td></tr>
<tr><th id="4770">4770</th><td>  <b>if</b> (<a class="local col2 ref" href="#1322DstSize" title='DstSize' data-ref="1322DstSize" data-ref-filename="1322DstSize">DstSize</a> &lt; <var>32</var>)</td></tr>
<tr><th id="4771">4771</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4772">4772</th><td>  <i>// Check if we're building a constant vector, in which case we want to</i></td></tr>
<tr><th id="4773">4773</th><td><i>  // generate a constant pool load instead of a vector insert sequence.</i></td></tr>
<tr><th id="4774">4774</th><td>  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *, <var>16</var>&gt; <a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="1323Csts" title='Csts' data-type='SmallVector&lt;llvm::Constant *, 16&gt;' data-ref="1323Csts" data-ref-filename="1323Csts">Csts</dfn>;</td></tr>
<tr><th id="4775">4775</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="1324Idx" title='Idx' data-type='unsigned int' data-ref="1324Idx" data-ref-filename="1324Idx">Idx</dfn> = <var>1</var>; <a class="local col4 ref" href="#1324Idx" title='Idx' data-ref="1324Idx" data-ref-filename="1324Idx">Idx</a> &lt; <a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col4 ref" href="#1324Idx" title='Idx' data-ref="1324Idx" data-ref-filename="1324Idx">Idx</a>) {</td></tr>
<tr><th id="4776">4776</th><td>    <i>// Try to find G_CONSTANT or G_FCONSTANT</i></td></tr>
<tr><th id="4777">4777</th><td>    <em>auto</em> *<dfn class="local col5 decl" id="1325OpMI" title='OpMI' data-type='llvm::MachineInstr *' data-ref="1325OpMI" data-ref-filename="1325OpMI">OpMI</dfn> =</td></tr>
<tr><th id="4778">4778</th><td>        <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>, <a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1324Idx" title='Idx' data-ref="1324Idx" data-ref-filename="1324Idx">Idx</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#1321MRI" title='MRI' data-ref="1321MRI" data-ref-filename="1321MRI">MRI</a>);</td></tr>
<tr><th id="4779">4779</th><td>    <b>if</b> (<a class="local col5 ref" href="#1325OpMI" title='OpMI' data-ref="1325OpMI" data-ref-filename="1325OpMI">OpMI</a>)</td></tr>
<tr><th id="4780">4780</th><td>      <a class="local col3 ref" href="#1323Csts" title='Csts' data-ref="1323Csts" data-ref-filename="1323Csts">Csts</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(</td></tr>
<tr><th id="4781">4781</th><td>          <b>const_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a> *&gt;(<a class="local col5 ref" href="#1325OpMI" title='OpMI' data-ref="1325OpMI" data-ref-filename="1325OpMI">OpMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()));</td></tr>
<tr><th id="4782">4782</th><td>    <b>else</b> <b>if</b> ((<a class="local col5 ref" href="#1325OpMI" title='OpMI' data-ref="1325OpMI" data-ref-filename="1325OpMI">OpMI</a> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>,</td></tr>
<tr><th id="4783">4783</th><td>                                  <a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1324Idx" title='Idx' data-ref="1324Idx" data-ref-filename="1324Idx">Idx</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#1321MRI" title='MRI' data-ref="1321MRI" data-ref-filename="1321MRI">MRI</a>)))</td></tr>
<tr><th id="4784">4784</th><td>      <a class="local col3 ref" href="#1323Csts" title='Csts' data-ref="1323Csts" data-ref-filename="1323Csts">Csts</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(</td></tr>
<tr><th id="4785">4785</th><td>          <b>const_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a> *&gt;(<a class="local col5 ref" href="#1325OpMI" title='OpMI' data-ref="1325OpMI" data-ref-filename="1325OpMI">OpMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()));</td></tr>
<tr><th id="4786">4786</th><td>    <b>else</b></td></tr>
<tr><th id="4787">4787</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4788">4788</th><td>  }</td></tr>
<tr><th id="4789">4789</th><td>  <a class="type" href="../../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col6 decl" id="1326CV" title='CV' data-type='llvm::Constant *' data-ref="1326CV" data-ref-filename="1326CV">CV</dfn> = <a class="type" href="../../../../include/llvm/IR/Constants.h.html#llvm::ConstantVector" title='llvm::ConstantVector' data-ref="llvm::ConstantVector" data-ref-filename="llvm..ConstantVector">ConstantVector</a>::<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZN4llvm14ConstantVector3getENS_8ArrayRefIPNS_8ConstantEEE" title='llvm::ConstantVector::get' data-ref="_ZN4llvm14ConstantVector3getENS_8ArrayRefIPNS_8ConstantEEE" data-ref-filename="_ZN4llvm14ConstantVector3getENS_8ArrayRefIPNS_8ConstantEEE">get</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#1323Csts" title='Csts' data-ref="1323Csts" data-ref-filename="1323Csts">Csts</a>);</td></tr>
<tr><th id="4790">4790</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col7 decl" id="1327MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="1327MIB" data-ref-filename="1327MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>);</td></tr>
<tr><th id="4791">4791</th><td>  <b>if</b> (<a class="local col6 ref" href="#1326CV" title='CV' data-ref="1326CV" data-ref-filename="1326CV">CV</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv" data-ref-filename="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>()) {</td></tr>
<tr><th id="4792">4792</th><td>    <i>// Until the importer can support immAllZerosV in pattern leaf nodes,</i></td></tr>
<tr><th id="4793">4793</th><td><i>    // select a zero move manually here.</i></td></tr>
<tr><th id="4794">4794</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1328DstReg" title='DstReg' data-type='llvm::Register' data-ref="1328DstReg" data-ref-filename="1328DstReg">DstReg</dfn> = <a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4795">4795</th><td>    <b>if</b> (<a class="local col2 ref" href="#1322DstSize" title='DstSize' data-ref="1322DstSize" data-ref-filename="1322DstSize">DstSize</a> == <var>128</var>) {</td></tr>
<tr><th id="4796">4796</th><td>      <em>auto</em> <dfn class="local col9 decl" id="1329Mov" title='Mov' data-type='llvm::MachineInstrBuilder' data-ref="1329Mov" data-ref-filename="1329Mov">Mov</dfn> = <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col7 ref" href="#1327MIB" title='MIB' data-ref="1327MIB" data-ref-filename="1327MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVIv2d_ns" title='llvm::AArch64::MOVIv2d_ns' data-ref="llvm::AArch64::MOVIv2d_ns" data-ref-filename="llvm..AArch64..MOVIv2d_ns">MOVIv2d_ns</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#1328DstReg" title='DstReg' data-ref="1328DstReg" data-ref-filename="1328DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4797">4797</th><td>      <a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4798">4798</th><td>      <b>return</b> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#1329Mov" title='Mov' data-ref="1329Mov" data-ref-filename="1329Mov">Mov</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4799">4799</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1322DstSize" title='DstSize' data-ref="1322DstSize" data-ref-filename="1322DstSize">DstSize</a> == <var>64</var>) {</td></tr>
<tr><th id="4800">4800</th><td>      <em>auto</em> <dfn class="local col0 decl" id="1330Mov" title='Mov' data-type='llvm::MachineInstrBuilder' data-ref="1330Mov" data-ref-filename="1330Mov">Mov</dfn> =</td></tr>
<tr><th id="4801">4801</th><td>          <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col7 ref" href="#1327MIB" title='MIB' data-ref="1327MIB" data-ref-filename="1327MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVIv2d_ns" title='llvm::AArch64::MOVIv2d_ns' data-ref="llvm::AArch64::MOVIv2d_ns" data-ref-filename="llvm..AArch64..MOVIv2d_ns">MOVIv2d_ns</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="4802">4802</th><td>              .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4803">4803</th><td>      <a class="local col7 ref" href="#1327MIB" title='MIB' data-ref="1327MIB" data-ref-filename="1327MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#1328DstReg" title='DstReg' data-ref="1328DstReg" data-ref-filename="1328DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="4804">4804</th><td>          .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col0 ref" href="#1330Mov" title='Mov' data-ref="1330Mov" data-ref-filename="1330Mov">Mov</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <var>0</var>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>);</td></tr>
<tr><th id="4805">4805</th><td>      <a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4806">4806</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1328DstReg" title='DstReg' data-ref="1328DstReg" data-ref-filename="1328DstReg">DstReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>, <span class='refarg'><a class="local col1 ref" href="#1321MRI" title='MRI' data-ref="1321MRI" data-ref-filename="1321MRI">MRI</a></span>);</td></tr>
<tr><th id="4807">4807</th><td>    }</td></tr>
<tr><th id="4808">4808</th><td>  }</td></tr>
<tr><th id="4809">4809</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="1331CPLoad" title='CPLoad' data-type='llvm::MachineInstr *' data-ref="1331CPLoad" data-ref-filename="1331CPLoad">CPLoad</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPKN4llvm8ConstantERNS1_16MachineIRBuilderE">emitLoadFromConstantPool</a>(<a class="local col6 ref" href="#1326CV" title='CV' data-ref="1326CV" data-ref-filename="1326CV">CV</a>, <span class='refarg'><a class="local col7 ref" href="#1327MIB" title='MIB' data-ref="1327MIB" data-ref-filename="1327MIB">MIB</a></span>);</td></tr>
<tr><th id="4810">4810</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1331CPLoad" title='CPLoad' data-ref="1331CPLoad" data-ref-filename="1331CPLoad">CPLoad</a>) {</td></tr>
<tr><th id="4811">4811</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Could not generate cp load for build_vector"</q>);</td></tr>
<tr><th id="4812">4812</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4813">4813</th><td>  }</td></tr>
<tr><th id="4814">4814</th><td>  <a class="local col7 ref" href="#1327MIB" title='MIB' data-ref="1327MIB" data-ref-filename="1327MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE"></a><a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE"></a><a class="local col1 ref" href="#1331CPLoad" title='CPLoad' data-ref="1331CPLoad" data-ref-filename="1331CPLoad">CPLoad</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4815">4815</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="4816">4816</th><td>                               *<a class="local col1 ref" href="#1321MRI" title='MRI' data-ref="1321MRI" data-ref-filename="1321MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col1 ref" href="#1331CPLoad" title='CPLoad' data-ref="1331CPLoad" data-ref-filename="1331CPLoad">CPLoad</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="4817">4817</th><td>                               <span class='refarg'><a class="local col1 ref" href="#1321MRI" title='MRI' data-ref="1321MRI" data-ref-filename="1321MRI">MRI</a></span>);</td></tr>
<tr><th id="4818">4818</th><td>  <a class="local col9 ref" href="#1319I" title='I' data-ref="1319I" data-ref-filename="1319I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4819">4819</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4820">4820</th><td>}</td></tr>
<tr><th id="4821">4821</th><td></td></tr>
<tr><th id="4822">4822</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectBuildVector' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectBuildVector(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectBuildVector</dfn>(</td></tr>
<tr><th id="4823">4823</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1332I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1332I" data-ref-filename="1332I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1333MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1333MRI" data-ref-filename="1333MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4824">4824</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_BUILD_VECTOR);</td></tr>
<tr><th id="4825">4825</th><td>  <i>// Until we port more of the optimized selections, for now just use a vector</i></td></tr>
<tr><th id="4826">4826</th><td><i>  // insert sequence.</i></td></tr>
<tr><th id="4827">4827</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="1334DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="1334DstTy" data-ref-filename="1334DstTy">DstTy</dfn> = <a class="local col3 ref" href="#1333MRI" title='MRI' data-ref="1333MRI" data-ref-filename="1333MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4828">4828</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="1335EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="1335EltTy" data-ref-filename="1335EltTy">EltTy</dfn> = <a class="local col3 ref" href="#1333MRI" title='MRI' data-ref="1333MRI" data-ref-filename="1333MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4829">4829</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1336EltSize" title='EltSize' data-type='unsigned int' data-ref="1336EltSize" data-ref-filename="1336EltSize">EltSize</dfn> = <a class="local col5 ref" href="#1335EltTy" title='EltTy' data-ref="1335EltTy" data-ref-filename="1335EltTy">EltTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4830">4830</th><td></td></tr>
<tr><th id="4831">4831</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptConstantBuildVec' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE">tryOptConstantBuildVec</a>(<span class='refarg'><a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a></span>, <a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#1334DstTy" title='DstTy' data-ref="1334DstTy" data-ref-filename="1334DstTy">DstTy</a>, <span class='refarg'><a class="local col3 ref" href="#1333MRI" title='MRI' data-ref="1333MRI" data-ref-filename="1333MRI">MRI</a></span>))</td></tr>
<tr><th id="4832">4832</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4833">4833</th><td>  <b>if</b> (<a class="local col6 ref" href="#1336EltSize" title='EltSize' data-ref="1336EltSize" data-ref-filename="1336EltSize">EltSize</a> &lt; <var>16</var> || <a class="local col6 ref" href="#1336EltSize" title='EltSize' data-ref="1336EltSize" data-ref-filename="1336EltSize">EltSize</a> &gt; <var>64</var>)</td></tr>
<tr><th id="4834">4834</th><td>    <b>return</b> <b>false</b>; <i>// Don't support all element types yet.</i></td></tr>
<tr><th id="4835">4835</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="1337RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="1337RB" data-ref-filename="1337RB">RB</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#1333MRI" title='MRI' data-ref="1333MRI" data-ref-filename="1333MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="4836">4836</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="1338MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="1338MIRBuilder" data-ref-filename="1338MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>);</td></tr>
<tr><th id="4837">4837</th><td></td></tr>
<tr><th id="4838">4838</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="1339DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1339DstRC" data-ref-filename="1339DstRC">DstRC</dfn> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="4839">4839</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1340ScalarToVec" title='ScalarToVec' data-type='llvm::MachineInstr *' data-ref="1340ScalarToVec" data-ref-filename="1340ScalarToVec">ScalarToVec</dfn> =</td></tr>
<tr><th id="4840">4840</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassENS1_8RegisterERNS1_16MachineIRBuilderE">emitScalarToVector</a>(<a class="local col4 ref" href="#1334DstTy" title='DstTy' data-ref="1334DstTy" data-ref-filename="1334DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="local col9 ref" href="#1339DstRC" title='DstRC' data-ref="1339DstRC" data-ref-filename="1339DstRC">DstRC</a>,</td></tr>
<tr><th id="4841">4841</th><td>                         <a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col8 ref" href="#1338MIRBuilder" title='MIRBuilder' data-ref="1338MIRBuilder" data-ref-filename="1338MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4842">4842</th><td>  <b>if</b> (!<a class="local col0 ref" href="#1340ScalarToVec" title='ScalarToVec' data-ref="1340ScalarToVec" data-ref-filename="1340ScalarToVec">ScalarToVec</a>)</td></tr>
<tr><th id="4843">4843</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4844">4844</th><td></td></tr>
<tr><th id="4845">4845</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1341DstVec" title='DstVec' data-type='llvm::Register' data-ref="1341DstVec" data-ref-filename="1341DstVec">DstVec</dfn> = <a class="local col0 ref" href="#1340ScalarToVec" title='ScalarToVec' data-ref="1340ScalarToVec" data-ref-filename="1340ScalarToVec">ScalarToVec</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4846">4846</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1342DstSize" title='DstSize' data-type='unsigned int' data-ref="1342DstSize" data-ref-filename="1342DstSize">DstSize</dfn> = <a class="local col4 ref" href="#1334DstTy" title='DstTy' data-ref="1334DstTy" data-ref-filename="1334DstTy">DstTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4847">4847</th><td></td></tr>
<tr><th id="4848">4848</th><td>  <i>// Keep track of the last MI we inserted. Later on, we might be able to save</i></td></tr>
<tr><th id="4849">4849</th><td><i>  // a copy using it.</i></td></tr>
<tr><th id="4850">4850</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1343PrevMI" title='PrevMI' data-type='llvm::MachineInstr *' data-ref="1343PrevMI" data-ref-filename="1343PrevMI">PrevMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4851">4851</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="1344i" title='i' data-type='unsigned int' data-ref="1344i" data-ref-filename="1344i">i</dfn> = <var>2</var>, <dfn class="local col5 decl" id="1345e" title='e' data-type='unsigned int' data-ref="1345e" data-ref-filename="1345e">e</dfn> = <a class="local col2 ref" href="#1342DstSize" title='DstSize' data-ref="1342DstSize" data-ref-filename="1342DstSize">DstSize</a> / <a class="local col6 ref" href="#1336EltSize" title='EltSize' data-ref="1336EltSize" data-ref-filename="1336EltSize">EltSize</a> + <var>1</var>; <a class="local col4 ref" href="#1344i" title='i' data-ref="1344i" data-ref-filename="1344i">i</a> &lt; <a class="local col5 ref" href="#1345e" title='e' data-ref="1345e" data-ref-filename="1345e">e</a>; ++<a class="local col4 ref" href="#1344i" title='i' data-ref="1344i" data-ref-filename="1344i">i</a>) {</td></tr>
<tr><th id="4852">4852</th><td>    <i>// Note that if we don't do a subregister copy, we can end up making an</i></td></tr>
<tr><th id="4853">4853</th><td><i>    // extra register.</i></td></tr>
<tr><th id="4854">4854</th><td>    <a class="local col3 ref" href="#1343PrevMI" title='PrevMI' data-ref="1343PrevMI" data-ref-filename="1343PrevMI">PrevMI</a> = &amp;*<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1341DstVec" title='DstVec' data-ref="1341DstVec" data-ref-filename="1341DstVec">DstVec</a>, <a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1344i" title='i' data-ref="1344i" data-ref-filename="1344i">i</a>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#1344i" title='i' data-ref="1344i" data-ref-filename="1344i">i</a> - <var>1</var>, <a class="local col7 ref" href="#1337RB" title='RB' data-ref="1337RB" data-ref-filename="1337RB">RB</a>,</td></tr>
<tr><th id="4855">4855</th><td>                              <span class='refarg'><a class="local col8 ref" href="#1338MIRBuilder" title='MIRBuilder' data-ref="1338MIRBuilder" data-ref-filename="1338MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="4856">4856</th><td>    <a class="local col1 ref" href="#1341DstVec" title='DstVec' data-ref="1341DstVec" data-ref-filename="1341DstVec">DstVec</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#1343PrevMI" title='PrevMI' data-ref="1343PrevMI" data-ref-filename="1343PrevMI">PrevMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4857">4857</th><td>  }</td></tr>
<tr><th id="4858">4858</th><td></td></tr>
<tr><th id="4859">4859</th><td>  <i>// If DstTy's size in bits is less than 128, then emit a subregister copy</i></td></tr>
<tr><th id="4860">4860</th><td><i>  // from DstVec to the last register we've defined.</i></td></tr>
<tr><th id="4861">4861</th><td>  <b>if</b> (<a class="local col2 ref" href="#1342DstSize" title='DstSize' data-ref="1342DstSize" data-ref-filename="1342DstSize">DstSize</a> &lt; <var>128</var>) {</td></tr>
<tr><th id="4862">4862</th><td>    <i>// Force this to be FPR using the destination vector.</i></td></tr>
<tr><th id="4863">4863</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="1346RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1346RC" data-ref-filename="1346RC">RC</dfn> =</td></tr>
<tr><th id="4864">4864</th><td>        <a class="tu ref fn" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" data-ref-filename="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(*<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1341DstVec" title='DstVec' data-ref="1341DstVec" data-ref-filename="1341DstVec">DstVec</a>, <a class="local col3 ref" href="#1333MRI" title='MRI' data-ref="1333MRI" data-ref-filename="1333MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>), <a class="local col2 ref" href="#1342DstSize" title='DstSize' data-ref="1342DstSize" data-ref-filename="1342DstSize">DstSize</a>);</td></tr>
<tr><th id="4865">4865</th><td>    <b>if</b> (!<a class="local col6 ref" href="#1346RC" title='RC' data-ref="1346RC" data-ref-filename="1346RC">RC</a>)</td></tr>
<tr><th id="4866">4866</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4867">4867</th><td>    <b>if</b> (<a class="local col6 ref" href="#1346RC" title='RC' data-ref="1346RC" data-ref-filename="1346RC">RC</a> != &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a> &amp;&amp; <a class="local col6 ref" href="#1346RC" title='RC' data-ref="1346RC" data-ref-filename="1346RC">RC</a> != &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>) {</td></tr>
<tr><th id="4868">4868</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unsupported register class!\n"</q>);</td></tr>
<tr><th id="4869">4869</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4870">4870</th><td>    }</td></tr>
<tr><th id="4871">4871</th><td></td></tr>
<tr><th id="4872">4872</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="1347SubReg" title='SubReg' data-type='unsigned int' data-ref="1347SubReg" data-ref-filename="1347SubReg">SubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="4873">4873</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" title='getSubRegForClass' data-use='c' data-ref="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" data-ref-filename="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">getSubRegForClass</a>(<a class="local col6 ref" href="#1346RC" title='RC' data-ref="1346RC" data-ref-filename="1346RC">RC</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <span class='refarg'><a class="local col7 ref" href="#1347SubReg" title='SubReg' data-ref="1347SubReg" data-ref-filename="1347SubReg">SubReg</a></span>))</td></tr>
<tr><th id="4874">4874</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4875">4875</th><td>    <b>if</b> (<a class="local col7 ref" href="#1347SubReg" title='SubReg' data-ref="1347SubReg" data-ref-filename="1347SubReg">SubReg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ssub" title='llvm::AArch64::ssub' data-ref="llvm::AArch64::ssub" data-ref-filename="llvm..AArch64..ssub">ssub</a> &amp;&amp; <a class="local col7 ref" href="#1347SubReg" title='SubReg' data-ref="1347SubReg" data-ref-filename="1347SubReg">SubReg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>) {</td></tr>
<tr><th id="4876">4876</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Unsupported destination size! ("</q> &lt;&lt; DstSize</td></tr>
<tr><th id="4877">4877</th><td>                        &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="4878">4878</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4879">4879</th><td>    }</td></tr>
<tr><th id="4880">4880</th><td></td></tr>
<tr><th id="4881">4881</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1348Reg" title='Reg' data-type='llvm::Register' data-ref="1348Reg" data-ref-filename="1348Reg">Reg</dfn> = <a class="local col3 ref" href="#1333MRI" title='MRI' data-ref="1333MRI" data-ref-filename="1333MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#1346RC" title='RC' data-ref="1346RC" data-ref-filename="1346RC">RC</a>);</td></tr>
<tr><th id="4882">4882</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1349DstReg" title='DstReg' data-type='llvm::Register' data-ref="1349DstReg" data-ref-filename="1349DstReg">DstReg</dfn> = <a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4883">4883</th><td></td></tr>
<tr><th id="4884">4884</th><td>    <a class="local col8 ref" href="#1338MIRBuilder" title='MIRBuilder' data-ref="1338MIRBuilder" data-ref-filename="1338MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#1349DstReg" title='DstReg' data-ref="1349DstReg" data-ref-filename="1349DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="4885">4885</th><td>        .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1341DstVec" title='DstVec' data-ref="1341DstVec" data-ref-filename="1341DstVec">DstVec</a>, <var>0</var>, <a class="local col7 ref" href="#1347SubReg" title='SubReg' data-ref="1347SubReg" data-ref-filename="1347SubReg">SubReg</a>);</td></tr>
<tr><th id="4886">4886</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1350RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="1350RegOp" data-ref-filename="1350RegOp">RegOp</dfn> = <a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4887">4887</th><td>    <a class="local col0 ref" href="#1350RegOp" title='RegOp' data-ref="1350RegOp" data-ref-filename="1350RegOp">RegOp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1348Reg" title='Reg' data-ref="1348Reg" data-ref-filename="1348Reg">Reg</a>);</td></tr>
<tr><th id="4888">4888</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1349DstReg" title='DstReg' data-ref="1349DstReg" data-ref-filename="1349DstReg">DstReg</a>, *<a class="local col6 ref" href="#1346RC" title='RC' data-ref="1346RC" data-ref-filename="1346RC">RC</a>, <span class='refarg'><a class="local col3 ref" href="#1333MRI" title='MRI' data-ref="1333MRI" data-ref-filename="1333MRI">MRI</a></span>);</td></tr>
<tr><th id="4889">4889</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4890">4890</th><td>    <i>// We don't need a subregister copy. Save a copy by re-using the</i></td></tr>
<tr><th id="4891">4891</th><td><i>    // destination register on the final insert.</i></td></tr>
<tr><th id="4892">4892</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PrevMI &amp;&amp; <q>"PrevMI was null?"</q>);</td></tr>
<tr><th id="4893">4893</th><td>    <a class="local col3 ref" href="#1343PrevMI" title='PrevMI' data-ref="1343PrevMI" data-ref-filename="1343PrevMI">PrevMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4894">4894</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col3 ref" href="#1343PrevMI" title='PrevMI' data-ref="1343PrevMI" data-ref-filename="1343PrevMI">PrevMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4895">4895</th><td>  }</td></tr>
<tr><th id="4896">4896</th><td></td></tr>
<tr><th id="4897">4897</th><td>  <a class="local col2 ref" href="#1332I" title='I' data-ref="1332I" data-ref-filename="1332I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4898">4898</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4899">4899</th><td>}</td></tr>
<tr><th id="4900">4900</th><td></td></tr>
<tr><th id="4901">4901</th><td><i class="doc" data-doc="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">/// Helper function to find an intrinsic ID on an a MachineInstr. Returns the</i></td></tr>
<tr><th id="4902">4902</th><td><i class="doc" data-doc="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">/// ID if it exists, and 0 otherwise.</i></td></tr>
<tr><th id="4903">4903</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL15findIntrinsicIDRN4llvm12MachineInstrE" title='findIntrinsicID' data-type='unsigned int findIntrinsicID(llvm::MachineInstr &amp; I)' data-ref="_ZL15findIntrinsicIDRN4llvm12MachineInstrE" data-ref-filename="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">findIntrinsicID</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1351I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1351I" data-ref-filename="1351I">I</dfn>) {</td></tr>
<tr><th id="4904">4904</th><td>  <em>auto</em> <dfn class="local col2 decl" id="1352IntrinOp" title='IntrinOp' data-type='llvm::MachineOperand *' data-ref="1352IntrinOp" data-ref-filename="1352IntrinOp">IntrinOp</dfn> = <a class="tu ref fn" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-use='c' data-ref="_ZN4llvm7find_ifEOT_T0_" data-ref-filename="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<a class="local col1 ref" href="#1351I" title='I' data-ref="1351I" data-ref-filename="1351I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>(), [&amp;](<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1353Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="1353Op" data-ref-filename="1353Op">Op</dfn>) {</td></tr>
<tr><th id="4905">4905</th><td>    <b>return</b> <a class="local col3 ref" href="#1353Op" title='Op' data-ref="1353Op" data-ref-filename="1353Op">Op</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIntrinsicIDEv" title='llvm::MachineOperand::isIntrinsicID' data-ref="_ZNK4llvm14MachineOperand13isIntrinsicIDEv" data-ref-filename="_ZNK4llvm14MachineOperand13isIntrinsicIDEv">isIntrinsicID</a>();</td></tr>
<tr><th id="4906">4906</th><td>  });</td></tr>
<tr><th id="4907">4907</th><td>  <b>if</b> (<a class="local col2 ref" href="#1352IntrinOp" title='IntrinOp' data-ref="1352IntrinOp" data-ref-filename="1352IntrinOp">IntrinOp</a> == <a class="local col1 ref" href="#1351I" title='I' data-ref="1351I" data-ref-filename="1351I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv" data-ref-filename="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>())</td></tr>
<tr><th id="4908">4908</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4909">4909</th><td>  <b>return</b> <a class="local col2 ref" href="#1352IntrinOp" title='IntrinOp' data-ref="1352IntrinOp" data-ref-filename="1352IntrinOp">IntrinOp</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getIntrinsicIDEv" title='llvm::MachineOperand::getIntrinsicID' data-ref="_ZNK4llvm14MachineOperand14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm14MachineOperand14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="4910">4910</th><td>}</td></tr>
<tr><th id="4911">4911</th><td></td></tr>
<tr><th id="4912">4912</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicWithSideEffects</dfn>(</td></tr>
<tr><th id="4913">4913</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1354I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1354I" data-ref-filename="1354I">I</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1355MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1355MRI" data-ref-filename="1355MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4914">4914</th><td>  <i>// Find the intrinsic ID.</i></td></tr>
<tr><th id="4915">4915</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1356IntrinID" title='IntrinID' data-type='unsigned int' data-ref="1356IntrinID" data-ref-filename="1356IntrinID">IntrinID</dfn> = <a class="tu ref fn" href="#_ZL15findIntrinsicIDRN4llvm12MachineInstrE" title='findIntrinsicID' data-use='c' data-ref="_ZL15findIntrinsicIDRN4llvm12MachineInstrE" data-ref-filename="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">findIntrinsicID</a>(<span class='refarg'><a class="local col4 ref" href="#1354I" title='I' data-ref="1354I" data-ref-filename="1354I">I</a></span>);</td></tr>
<tr><th id="4916">4916</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1356IntrinID" title='IntrinID' data-ref="1356IntrinID" data-ref-filename="1356IntrinID">IntrinID</a>)</td></tr>
<tr><th id="4917">4917</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4918">4918</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col7 decl" id="1357MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="1357MIRBuilder" data-ref-filename="1357MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col4 ref" href="#1354I" title='I' data-ref="1354I" data-ref-filename="1354I">I</a>);</td></tr>
<tr><th id="4919">4919</th><td></td></tr>
<tr><th id="4920">4920</th><td>  <i>// Select the instruction.</i></td></tr>
<tr><th id="4921">4921</th><td>  <b>switch</b> (<a class="local col6 ref" href="#1356IntrinID" title='IntrinID' data-ref="1356IntrinID" data-ref-filename="1356IntrinID">IntrinID</a>) {</td></tr>
<tr><th id="4922">4922</th><td>  <b>default</b>:</td></tr>
<tr><th id="4923">4923</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4924">4924</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::trap" title='llvm::Intrinsic::trap' data-ref="llvm::Intrinsic::trap" data-ref-filename="llvm..Intrinsic..trap">trap</a>:</td></tr>
<tr><th id="4925">4925</th><td>    <a class="local col7 ref" href="#1357MIRBuilder" title='MIRBuilder' data-ref="1357MIRBuilder" data-ref-filename="1357MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRK" title='llvm::AArch64::BRK' data-ref="llvm::AArch64::BRK" data-ref-filename="llvm..AArch64..BRK">BRK</a>, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="4926">4926</th><td>    <b>break</b>;</td></tr>
<tr><th id="4927">4927</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::debugtrap" title='llvm::Intrinsic::debugtrap' data-ref="llvm::Intrinsic::debugtrap" data-ref-filename="llvm..Intrinsic..debugtrap">debugtrap</a>:</td></tr>
<tr><th id="4928">4928</th><td>    <a class="local col7 ref" href="#1357MIRBuilder" title='MIRBuilder' data-ref="1357MIRBuilder" data-ref-filename="1357MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRK" title='llvm::AArch64::BRK' data-ref="llvm::AArch64::BRK" data-ref-filename="llvm..AArch64..BRK">BRK</a>, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xF000</var>);</td></tr>
<tr><th id="4929">4929</th><td>    <b>break</b>;</td></tr>
<tr><th id="4930">4930</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::ubsantrap" title='llvm::Intrinsic::ubsantrap' data-ref="llvm::Intrinsic::ubsantrap" data-ref-filename="llvm..Intrinsic..ubsantrap">ubsantrap</a>:</td></tr>
<tr><th id="4931">4931</th><td>    <a class="local col7 ref" href="#1357MIRBuilder" title='MIRBuilder' data-ref="1357MIRBuilder" data-ref-filename="1357MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRK" title='llvm::AArch64::BRK' data-ref="llvm::AArch64::BRK" data-ref-filename="llvm..AArch64..BRK">BRK</a>, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="4932">4932</th><td>        .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#1354I" title='I' data-ref="1354I" data-ref-filename="1354I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() | (<kbd>'U'</kbd> &lt;&lt; <var>8</var>));</td></tr>
<tr><th id="4933">4933</th><td>    <b>break</b>;</td></tr>
<tr><th id="4934">4934</th><td>  }</td></tr>
<tr><th id="4935">4935</th><td></td></tr>
<tr><th id="4936">4936</th><td>  <a class="local col4 ref" href="#1354I" title='I' data-ref="1354I" data-ref-filename="1354I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4937">4937</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4938">4938</th><td>}</td></tr>
<tr><th id="4939">4939</th><td></td></tr>
<tr><th id="4940">4940</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsic' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsic(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsic</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1358I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1358I" data-ref-filename="1358I">I</dfn>,</td></tr>
<tr><th id="4941">4941</th><td>                                                 <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1359MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</dfn>) {</td></tr>
<tr><th id="4942">4942</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1360IntrinID" title='IntrinID' data-type='unsigned int' data-ref="1360IntrinID" data-ref-filename="1360IntrinID">IntrinID</dfn> = <a class="tu ref fn" href="#_ZL15findIntrinsicIDRN4llvm12MachineInstrE" title='findIntrinsicID' data-use='c' data-ref="_ZL15findIntrinsicIDRN4llvm12MachineInstrE" data-ref-filename="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">findIntrinsicID</a>(<span class='refarg'><a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a></span>);</td></tr>
<tr><th id="4943">4943</th><td>  <b>if</b> (!<a class="local col0 ref" href="#1360IntrinID" title='IntrinID' data-ref="1360IntrinID" data-ref-filename="1360IntrinID">IntrinID</a>)</td></tr>
<tr><th id="4944">4944</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4945">4945</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col1 decl" id="1361MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>);</td></tr>
<tr><th id="4946">4946</th><td></td></tr>
<tr><th id="4947">4947</th><td>  <b>switch</b> (<a class="local col0 ref" href="#1360IntrinID" title='IntrinID' data-ref="1360IntrinID" data-ref-filename="1360IntrinID">IntrinID</a>) {</td></tr>
<tr><th id="4948">4948</th><td>  <b>default</b>:</td></tr>
<tr><th id="4949">4949</th><td>    <b>break</b>;</td></tr>
<tr><th id="4950">4950</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../../build/include/llvm/IR/IntrinsicsAArch64.h.html#llvm::Intrinsic::aarch64_crypto_sha1h" title='llvm::Intrinsic::aarch64_crypto_sha1h' data-ref="llvm::Intrinsic::aarch64_crypto_sha1h" data-ref-filename="llvm..Intrinsic..aarch64_crypto_sha1h">aarch64_crypto_sha1h</a>: {</td></tr>
<tr><th id="4951">4951</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1362DstReg" title='DstReg' data-type='llvm::Register' data-ref="1362DstReg" data-ref-filename="1362DstReg">DstReg</dfn> = <a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4952">4952</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1363SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1363SrcReg" data-ref-filename="1363SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4953">4953</th><td></td></tr>
<tr><th id="4954">4954</th><td>    <i>// FIXME: Should this be an assert?</i></td></tr>
<tr><th id="4955">4955</th><td>    <b>if</b> (<a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1362DstReg" title='DstReg' data-ref="1362DstReg" data-ref-filename="1362DstReg">DstReg</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var> ||</td></tr>
<tr><th id="4956">4956</th><td>        <a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1363SrcReg" title='SrcReg' data-ref="1363SrcReg" data-ref-filename="1363SrcReg">SrcReg</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var>)</td></tr>
<tr><th id="4957">4957</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4958">4958</th><td></td></tr>
<tr><th id="4959">4959</th><td>    <i>// The operation has to happen on FPRs. Set up some new FPR registers for</i></td></tr>
<tr><th id="4960">4960</th><td><i>    // the source and destination if they are on GPRs.</i></td></tr>
<tr><th id="4961">4961</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1363SrcReg" title='SrcReg' data-ref="1363SrcReg" data-ref-filename="1363SrcReg">SrcReg</a>, <a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="4962">4962</th><td>      <a class="local col3 ref" href="#1363SrcReg" title='SrcReg' data-ref="1363SrcReg" data-ref-filename="1363SrcReg">SrcReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>);</td></tr>
<tr><th id="4963">4963</th><td>      <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1363SrcReg" title='SrcReg' data-ref="1363SrcReg" data-ref-filename="1363SrcReg">SrcReg</a>}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE">{</a><a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)});</td></tr>
<tr><th id="4964">4964</th><td></td></tr>
<tr><th id="4965">4965</th><td>      <i>// Make sure the copy ends up getting constrained properly.</i></td></tr>
<tr><th id="4966">4966</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="4967">4967</th><td>                                   <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <span class='refarg'><a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a></span>);</td></tr>
<tr><th id="4968">4968</th><td>    }</td></tr>
<tr><th id="4969">4969</th><td></td></tr>
<tr><th id="4970">4970</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1362DstReg" title='DstReg' data-ref="1362DstReg" data-ref-filename="1362DstReg">DstReg</a>, <a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::FPRRegBankID" title='llvm::AArch64::FPRRegBankID' data-ref="llvm::AArch64::FPRRegBankID" data-ref-filename="llvm..AArch64..FPRRegBankID">FPRRegBankID</a>)</td></tr>
<tr><th id="4971">4971</th><td>      <a class="local col2 ref" href="#1362DstReg" title='DstReg' data-ref="1362DstReg" data-ref-filename="1362DstReg">DstReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>);</td></tr>
<tr><th id="4972">4972</th><td></td></tr>
<tr><th id="4973">4973</th><td>    <i>// Actually insert the instruction.</i></td></tr>
<tr><th id="4974">4974</th><td>    <em>auto</em> <dfn class="local col4 decl" id="1364SHA1Inst" title='SHA1Inst' data-type='llvm::MachineInstrBuilder' data-ref="1364SHA1Inst" data-ref-filename="1364SHA1Inst">SHA1Inst</dfn> = <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SHA1Hrr" title='llvm::AArch64::SHA1Hrr' data-ref="llvm::AArch64::SHA1Hrr" data-ref-filename="llvm..AArch64..SHA1Hrr">SHA1Hrr</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#1362DstReg" title='DstReg' data-ref="1362DstReg" data-ref-filename="1362DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#1363SrcReg" title='SrcReg' data-ref="1363SrcReg" data-ref-filename="1363SrcReg">SrcReg</a>});</td></tr>
<tr><th id="4975">4975</th><td>    <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#1364SHA1Inst" title='SHA1Inst' data-ref="1364SHA1Inst" data-ref-filename="1364SHA1Inst">SHA1Inst</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="4976">4976</th><td></td></tr>
<tr><th id="4977">4977</th><td>    <i>// Did we create a new register for the destination?</i></td></tr>
<tr><th id="4978">4978</th><td>    <b>if</b> (<a class="local col2 ref" href="#1362DstReg" title='DstReg' data-ref="1362DstReg" data-ref-filename="1362DstReg">DstReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="4979">4979</th><td>      <i>// Yep. Copy the result of the instruction back into the original</i></td></tr>
<tr><th id="4980">4980</th><td><i>      // destination.</i></td></tr>
<tr><th id="4981">4981</th><td>      <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE">{</a><a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1362DstReg" title='DstReg' data-ref="1362DstReg" data-ref-filename="1362DstReg">DstReg</a>});</td></tr>
<tr><th id="4982">4982</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="4983">4983</th><td>                                   <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <span class='refarg'><a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a></span>);</td></tr>
<tr><th id="4984">4984</th><td>    }</td></tr>
<tr><th id="4985">4985</th><td></td></tr>
<tr><th id="4986">4986</th><td>    <a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4987">4987</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4988">4988</th><td>  }</td></tr>
<tr><th id="4989">4989</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::frameaddress" title='llvm::Intrinsic::frameaddress' data-ref="llvm::Intrinsic::frameaddress" data-ref-filename="llvm..Intrinsic..frameaddress">frameaddress</a>:</td></tr>
<tr><th id="4990">4990</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::returnaddress" title='llvm::Intrinsic::returnaddress' data-ref="llvm::Intrinsic::returnaddress" data-ref-filename="llvm..Intrinsic..returnaddress">returnaddress</a>: {</td></tr>
<tr><th id="4991">4991</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1365MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1365MF" data-ref-filename="1365MF">MF</dfn> = *<a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4992">4992</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="1366MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="1366MFI" data-ref-filename="1366MFI">MFI</dfn> = <a class="local col5 ref" href="#1365MF" title='MF' data-ref="1365MF" data-ref-filename="1365MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="4993">4993</th><td></td></tr>
<tr><th id="4994">4994</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="1367Depth" title='Depth' data-type='unsigned int' data-ref="1367Depth" data-ref-filename="1367Depth">Depth</dfn> = <a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4995">4995</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1368DstReg" title='DstReg' data-type='llvm::Register' data-ref="1368DstReg" data-ref-filename="1368DstReg">DstReg</dfn> = <a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4996">4996</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1368DstReg" title='DstReg' data-ref="1368DstReg" data-ref-filename="1368DstReg">DstReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>, <span class='refarg'><a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a></span>);</td></tr>
<tr><th id="4997">4997</th><td></td></tr>
<tr><th id="4998">4998</th><td>    <b>if</b> (<a class="local col7 ref" href="#1367Depth" title='Depth' data-ref="1367Depth" data-ref-filename="1367Depth">Depth</a> == <var>0</var> &amp;&amp; <a class="local col0 ref" href="#1360IntrinID" title='IntrinID' data-ref="1360IntrinID" data-ref-filename="1360IntrinID">IntrinID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::returnaddress" title='llvm::Intrinsic::returnaddress' data-ref="llvm::Intrinsic::returnaddress" data-ref-filename="llvm..Intrinsic..returnaddress">returnaddress</a>) {</td></tr>
<tr><th id="4999">4999</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" title='(anonymous namespace)::AArch64InstructionSelector::MFReturnAddr' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..MFReturnAddr">MFReturnAddr</a>) {</td></tr>
<tr><th id="5000">5000</th><td>        <i>// Insert the copy from LR/X30 into the entry block, before it can be</i></td></tr>
<tr><th id="5001">5001</th><td><i>        // clobbered by anything.</i></td></tr>
<tr><th id="5002">5002</th><td>        <a class="local col6 ref" href="#1366MFI" title='MFI' data-ref="1366MFI" data-ref-filename="1366MFI">MFI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb" title='llvm::MachineFrameInfo::setReturnAddressIsTaken' data-ref="_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb" data-ref-filename="_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb">setReturnAddressIsTaken</a>(<b>true</b>);</td></tr>
<tr><th id="5003">5003</th><td>        <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" title='(anonymous namespace)::AArch64InstructionSelector::MFReturnAddr' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..MFReturnAddr">MFReturnAddr</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE" title='llvm::getFunctionLiveInPhysReg' data-ref="_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE">getFunctionLiveInPhysReg</a>(<span class='refarg'><a class="local col5 ref" href="#1365MF" title='MF' data-ref="1365MF" data-ref-filename="1365MF">MF</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>,</td></tr>
<tr><th id="5004">5004</th><td>                                                <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="5005">5005</th><td>      }</td></tr>
<tr><th id="5006">5006</th><td></td></tr>
<tr><th id="5007">5007</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..STI">STI</a>.<a class="ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget8hasPAuthEv" title='llvm::AArch64Subtarget::hasPAuth' data-ref="_ZNK4llvm16AArch64Subtarget8hasPAuthEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget8hasPAuthEv">hasPAuth</a>()) {</td></tr>
<tr><th id="5008">5008</th><td>        <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::XPACI" title='llvm::AArch64::XPACI' data-ref="llvm::AArch64::XPACI" data-ref-filename="llvm..AArch64..XPACI">XPACI</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#1368DstReg" title='DstReg' data-ref="1368DstReg" data-ref-filename="1368DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" title='(anonymous namespace)::AArch64InstructionSelector::MFReturnAddr' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..MFReturnAddr">MFReturnAddr</a>});</td></tr>
<tr><th id="5009">5009</th><td>      } <b>else</b> {</td></tr>
<tr><th id="5010">5010</th><td>        <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE">{</a><a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>)}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" title='(anonymous namespace)::AArch64InstructionSelector::MFReturnAddr' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::MFReturnAddr" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..MFReturnAddr">MFReturnAddr</a>});</td></tr>
<tr><th id="5011">5011</th><td>        <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::XPACLRI" title='llvm::AArch64::XPACLRI' data-ref="llvm::AArch64::XPACLRI" data-ref-filename="llvm..AArch64..XPACLRI">XPACLRI</a>);</td></tr>
<tr><th id="5012">5012</th><td>        <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1368DstReg" title='DstReg' data-ref="1368DstReg" data-ref-filename="1368DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">{</a><a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>)});</td></tr>
<tr><th id="5013">5013</th><td>      }</td></tr>
<tr><th id="5014">5014</th><td></td></tr>
<tr><th id="5015">5015</th><td>      <a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5016">5016</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5017">5017</th><td>    }</td></tr>
<tr><th id="5018">5018</th><td></td></tr>
<tr><th id="5019">5019</th><td>    <a class="local col6 ref" href="#1366MFI" title='MFI' data-ref="1366MFI" data-ref-filename="1366MFI">MFI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo22setFrameAddressIsTakenEb" title='llvm::MachineFrameInfo::setFrameAddressIsTaken' data-ref="_ZN4llvm16MachineFrameInfo22setFrameAddressIsTakenEb" data-ref-filename="_ZN4llvm16MachineFrameInfo22setFrameAddressIsTakenEb">setFrameAddressIsTaken</a>(<b>true</b>);</td></tr>
<tr><th id="5020">5020</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1369FrameAddr" title='FrameAddr' data-type='llvm::Register' data-ref="1369FrameAddr" data-ref-filename="1369FrameAddr">FrameAddr</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FP" title='llvm::AArch64::FP' data-ref="llvm::AArch64::FP" data-ref-filename="llvm..AArch64..FP">FP</a>);</td></tr>
<tr><th id="5021">5021</th><td>    <b>while</b> (<a class="local col7 ref" href="#1367Depth" title='Depth' data-ref="1367Depth" data-ref-filename="1367Depth">Depth</a>--) {</td></tr>
<tr><th id="5022">5022</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1370NextFrame" title='NextFrame' data-type='llvm::Register' data-ref="1370NextFrame" data-ref-filename="1370NextFrame">NextFrame</dfn> = <a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="5023">5023</th><td>      <em>auto</em> <dfn class="local col1 decl" id="1371Ldr" title='Ldr' data-type='llvm::MachineInstrBuilder' data-ref="1371Ldr" data-ref-filename="1371Ldr">Ldr</dfn> =</td></tr>
<tr><th id="5024">5024</th><td>          <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#1370NextFrame" title='NextFrame' data-ref="1370NextFrame" data-ref-filename="1370NextFrame">NextFrame</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#1369FrameAddr" title='FrameAddr' data-ref="1369FrameAddr" data-ref-filename="1369FrameAddr">FrameAddr</a>})</td></tr>
<tr><th id="5025">5025</th><td>              .<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5026">5026</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#1371Ldr" title='Ldr' data-ref="1371Ldr" data-ref-filename="1371Ldr">Ldr</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="5027">5027</th><td>      <a class="local col9 ref" href="#1369FrameAddr" title='FrameAddr' data-ref="1369FrameAddr" data-ref-filename="1369FrameAddr">FrameAddr</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col0 ref" href="#1370NextFrame" title='NextFrame' data-ref="1370NextFrame" data-ref-filename="1370NextFrame">NextFrame</a>;</td></tr>
<tr><th id="5028">5028</th><td>    }</td></tr>
<tr><th id="5029">5029</th><td></td></tr>
<tr><th id="5030">5030</th><td>    <b>if</b> (<a class="local col0 ref" href="#1360IntrinID" title='IntrinID' data-ref="1360IntrinID" data-ref-filename="1360IntrinID">IntrinID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::frameaddress" title='llvm::Intrinsic::frameaddress' data-ref="llvm::Intrinsic::frameaddress" data-ref-filename="llvm..Intrinsic..frameaddress">frameaddress</a>)</td></tr>
<tr><th id="5031">5031</th><td>      <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1368DstReg" title='DstReg' data-ref="1368DstReg" data-ref-filename="1368DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1369FrameAddr" title='FrameAddr' data-ref="1369FrameAddr" data-ref-filename="1369FrameAddr">FrameAddr</a>});</td></tr>
<tr><th id="5032">5032</th><td>    <b>else</b> {</td></tr>
<tr><th id="5033">5033</th><td>      <a class="local col6 ref" href="#1366MFI" title='MFI' data-ref="1366MFI" data-ref-filename="1366MFI">MFI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb" title='llvm::MachineFrameInfo::setReturnAddressIsTaken' data-ref="_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb" data-ref-filename="_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb">setReturnAddressIsTaken</a>(<b>true</b>);</td></tr>
<tr><th id="5034">5034</th><td></td></tr>
<tr><th id="5035">5035</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..STI">STI</a>.<a class="ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget8hasPAuthEv" title='llvm::AArch64Subtarget::hasPAuth' data-ref="_ZNK4llvm16AArch64Subtarget8hasPAuthEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget8hasPAuthEv">hasPAuth</a>()) {</td></tr>
<tr><th id="5036">5036</th><td>        <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1372TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="1372TmpReg" data-ref-filename="1372TmpReg">TmpReg</dfn> = <a class="local col9 ref" href="#1359MRI" title='MRI' data-ref="1359MRI" data-ref-filename="1359MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="5037">5037</th><td>        <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#1372TmpReg" title='TmpReg' data-ref="1372TmpReg" data-ref-filename="1372TmpReg">TmpReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#1369FrameAddr" title='FrameAddr' data-ref="1369FrameAddr" data-ref-filename="1369FrameAddr">FrameAddr</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="5038">5038</th><td>        <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::XPACI" title='llvm::AArch64::XPACI' data-ref="llvm::AArch64::XPACI" data-ref-filename="llvm..AArch64..XPACI">XPACI</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#1368DstReg" title='DstReg' data-ref="1368DstReg" data-ref-filename="1368DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#1372TmpReg" title='TmpReg' data-ref="1372TmpReg" data-ref-filename="1372TmpReg">TmpReg</a>});</td></tr>
<tr><th id="5039">5039</th><td>      } <b>else</b> {</td></tr>
<tr><th id="5040">5040</th><td>        <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>)}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#1369FrameAddr" title='FrameAddr' data-ref="1369FrameAddr" data-ref-filename="1369FrameAddr">FrameAddr</a>}).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="5041">5041</th><td>        <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::XPACLRI" title='llvm::AArch64::XPACLRI' data-ref="llvm::AArch64::XPACLRI" data-ref-filename="llvm..AArch64..XPACLRI">XPACLRI</a>);</td></tr>
<tr><th id="5042">5042</th><td>        <a class="local col1 ref" href="#1361MIRBuilder" title='MIRBuilder' data-ref="1361MIRBuilder" data-ref-filename="1361MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1368DstReg" title='DstReg' data-ref="1368DstReg" data-ref-filename="1368DstReg">DstReg</a>}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">{</a><a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>)});</td></tr>
<tr><th id="5043">5043</th><td>      }</td></tr>
<tr><th id="5044">5044</th><td>    }</td></tr>
<tr><th id="5045">5045</th><td></td></tr>
<tr><th id="5046">5046</th><td>    <a class="local col8 ref" href="#1358I" title='I' data-ref="1358I" data-ref-filename="1358I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5047">5047</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5048">5048</th><td>  }</td></tr>
<tr><th id="5049">5049</th><td>  }</td></tr>
<tr><th id="5050">5050</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5051">5051</th><td>}</td></tr>
<tr><th id="5052">5052</th><td></td></tr>
<tr><th id="5053">5053</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5054">5054</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftA_32' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftA_32(const llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_32ERKN4llvm14MachineOperandE">selectShiftA_32</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1373Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="1373Root" data-ref-filename="1373Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="5055">5055</th><td>  <em>auto</em> <dfn class="local col4 decl" id="1374MaybeImmed" title='MaybeImmed' data-type='llvm::Optional&lt;unsigned long&gt;' data-ref="1374MaybeImmed" data-ref-filename="1374MaybeImmed">MaybeImmed</dfn> = <a class="tu ref fn" href="#_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-use='c' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</a>(<a class="local col3 ref" href="#1373Root" title='Root' data-ref="1373Root" data-ref-filename="1373Root">Root</a>);</td></tr>
<tr><th id="5056">5056</th><td>  <b>if</b> (<a class="local col4 ref" href="#1374MaybeImmed" title='MaybeImmed' data-ref="1374MaybeImmed" data-ref-filename="1374MaybeImmed">MaybeImmed</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" data-ref-filename="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE">==</a> <a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a> || <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#1374MaybeImmed" title='MaybeImmed' data-ref="1374MaybeImmed" data-ref-filename="1374MaybeImmed">MaybeImmed</a> &gt; <var>31</var>)</td></tr>
<tr><th id="5057">5057</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5058">5058</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1375Enc" title='Enc' data-type='uint64_t' data-ref="1375Enc" data-ref-filename="1375Enc">Enc</dfn> = (<var>32</var> - <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#1374MaybeImmed" title='MaybeImmed' data-ref="1374MaybeImmed" data-ref-filename="1374MaybeImmed">MaybeImmed</a>) &amp; <var>0x1f</var>;</td></tr>
<tr><th id="5059">5059</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="1376MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1376MIB" data-ref-filename="1376MIB">MIB</dfn>) { <a class="local col6 ref" href="#1376MIB" title='MIB' data-ref="1376MIB" data-ref-filename="1376MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#1375Enc" title='Enc' data-ref="1375Enc" data-ref-filename="1375Enc">Enc</a>); }}};</td></tr>
<tr><th id="5060">5060</th><td>}</td></tr>
<tr><th id="5061">5061</th><td></td></tr>
<tr><th id="5062">5062</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5063">5063</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_32ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftB_32' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftB_32(const llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_32ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_32ERKN4llvm14MachineOperandE">selectShiftB_32</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1377Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="1377Root" data-ref-filename="1377Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="5064">5064</th><td>  <em>auto</em> <dfn class="local col8 decl" id="1378MaybeImmed" title='MaybeImmed' data-type='llvm::Optional&lt;unsigned long&gt;' data-ref="1378MaybeImmed" data-ref-filename="1378MaybeImmed">MaybeImmed</dfn> = <a class="tu ref fn" href="#_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-use='c' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</a>(<a class="local col7 ref" href="#1377Root" title='Root' data-ref="1377Root" data-ref-filename="1377Root">Root</a>);</td></tr>
<tr><th id="5065">5065</th><td>  <b>if</b> (<a class="local col8 ref" href="#1378MaybeImmed" title='MaybeImmed' data-ref="1378MaybeImmed" data-ref-filename="1378MaybeImmed">MaybeImmed</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" data-ref-filename="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE">==</a> <a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a> || <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#1378MaybeImmed" title='MaybeImmed' data-ref="1378MaybeImmed" data-ref-filename="1378MaybeImmed">MaybeImmed</a> &gt; <var>31</var>)</td></tr>
<tr><th id="5066">5066</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5067">5067</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="1379Enc" title='Enc' data-type='uint64_t' data-ref="1379Enc" data-ref-filename="1379Enc">Enc</dfn> = <var>31</var> - <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#1378MaybeImmed" title='MaybeImmed' data-ref="1378MaybeImmed" data-ref-filename="1378MaybeImmed">MaybeImmed</a>;</td></tr>
<tr><th id="5068">5068</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1380MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1380MIB" data-ref-filename="1380MIB">MIB</dfn>) { <a class="local col0 ref" href="#1380MIB" title='MIB' data-ref="1380MIB" data-ref-filename="1380MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#1379Enc" title='Enc' data-ref="1379Enc" data-ref-filename="1379Enc">Enc</a>); }}};</td></tr>
<tr><th id="5069">5069</th><td>}</td></tr>
<tr><th id="5070">5070</th><td></td></tr>
<tr><th id="5071">5071</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5072">5072</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_64ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftA_64' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftA_64(const llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_64ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftA_64ERKN4llvm14MachineOperandE">selectShiftA_64</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1381Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="1381Root" data-ref-filename="1381Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="5073">5073</th><td>  <em>auto</em> <dfn class="local col2 decl" id="1382MaybeImmed" title='MaybeImmed' data-type='llvm::Optional&lt;unsigned long&gt;' data-ref="1382MaybeImmed" data-ref-filename="1382MaybeImmed">MaybeImmed</dfn> = <a class="tu ref fn" href="#_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-use='c' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</a>(<a class="local col1 ref" href="#1381Root" title='Root' data-ref="1381Root" data-ref-filename="1381Root">Root</a>);</td></tr>
<tr><th id="5074">5074</th><td>  <b>if</b> (<a class="local col2 ref" href="#1382MaybeImmed" title='MaybeImmed' data-ref="1382MaybeImmed" data-ref-filename="1382MaybeImmed">MaybeImmed</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" data-ref-filename="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE">==</a> <a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a> || <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col2 ref" href="#1382MaybeImmed" title='MaybeImmed' data-ref="1382MaybeImmed" data-ref-filename="1382MaybeImmed">MaybeImmed</a> &gt; <var>63</var>)</td></tr>
<tr><th id="5075">5075</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5076">5076</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="1383Enc" title='Enc' data-type='uint64_t' data-ref="1383Enc" data-ref-filename="1383Enc">Enc</dfn> = (<var>64</var> - <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col2 ref" href="#1382MaybeImmed" title='MaybeImmed' data-ref="1382MaybeImmed" data-ref-filename="1382MaybeImmed">MaybeImmed</a>) &amp; <var>0x3f</var>;</td></tr>
<tr><th id="5077">5077</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1384MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1384MIB" data-ref-filename="1384MIB">MIB</dfn>) { <a class="local col4 ref" href="#1384MIB" title='MIB' data-ref="1384MIB" data-ref-filename="1384MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#1383Enc" title='Enc' data-ref="1383Enc" data-ref-filename="1383Enc">Enc</a>); }}};</td></tr>
<tr><th id="5078">5078</th><td>}</td></tr>
<tr><th id="5079">5079</th><td></td></tr>
<tr><th id="5080">5080</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5081">5081</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_64ERKN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftB_64' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftB_64(const llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_64ERKN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectShiftB_64ERKN4llvm14MachineOperandE">selectShiftB_64</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1385Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="1385Root" data-ref-filename="1385Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="5082">5082</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1386MaybeImmed" title='MaybeImmed' data-type='llvm::Optional&lt;unsigned long&gt;' data-ref="1386MaybeImmed" data-ref-filename="1386MaybeImmed">MaybeImmed</dfn> = <a class="tu ref fn" href="#_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-use='c' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</a>(<a class="local col5 ref" href="#1385Root" title='Root' data-ref="1385Root" data-ref-filename="1385Root">Root</a>);</td></tr>
<tr><th id="5083">5083</th><td>  <b>if</b> (<a class="local col6 ref" href="#1386MaybeImmed" title='MaybeImmed' data-ref="1386MaybeImmed" data-ref-filename="1386MaybeImmed">MaybeImmed</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" data-ref-filename="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE">==</a> <a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a> || <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col6 ref" href="#1386MaybeImmed" title='MaybeImmed' data-ref="1386MaybeImmed" data-ref-filename="1386MaybeImmed">MaybeImmed</a> &gt; <var>63</var>)</td></tr>
<tr><th id="5084">5084</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5085">5085</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="1387Enc" title='Enc' data-type='uint64_t' data-ref="1387Enc" data-ref-filename="1387Enc">Enc</dfn> = <var>63</var> - <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col6 ref" href="#1386MaybeImmed" title='MaybeImmed' data-ref="1386MaybeImmed" data-ref-filename="1386MaybeImmed">MaybeImmed</a>;</td></tr>
<tr><th id="5086">5086</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1388MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1388MIB" data-ref-filename="1388MIB">MIB</dfn>) { <a class="local col8 ref" href="#1388MIB" title='MIB' data-ref="1388MIB" data-ref-filename="1388MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#1387Enc" title='Enc' data-ref="1387Enc" data-ref-filename="1387Enc">Enc</a>); }}};</td></tr>
<tr><th id="5087">5087</th><td>}</td></tr>
<tr><th id="5088">5088</th><td></td></tr>
<tr><th id="5089">5089</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm">/// Helper to select an immediate value that can be represented as a 12-bit</i></td></tr>
<tr><th id="5090">5090</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm">/// value shifted left by either 0 or 12. If it is possible to do so, return</i></td></tr>
<tr><th id="5091">5091</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm">/// the immediate and shift value. If not, return None.</i></td></tr>
<tr><th id="5092">5092</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm">///</i></td></tr>
<tr><th id="5093">5093</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm">/// Used by selectArithImmed and selectNegArithImmed.</i></td></tr>
<tr><th id="5094">5094</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5095">5095</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm" title='(anonymous namespace)::AArch64InstructionSelector::select12BitValueWithLeftShift' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::select12BitValueWithLeftShift(uint64_t Immed) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm">select12BitValueWithLeftShift</dfn>(</td></tr>
<tr><th id="5096">5096</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="1389Immed" title='Immed' data-type='uint64_t' data-ref="1389Immed" data-ref-filename="1389Immed">Immed</dfn>) <em>const</em> {</td></tr>
<tr><th id="5097">5097</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1390ShiftAmt" title='ShiftAmt' data-type='unsigned int' data-ref="1390ShiftAmt" data-ref-filename="1390ShiftAmt">ShiftAmt</dfn>;</td></tr>
<tr><th id="5098">5098</th><td>  <b>if</b> (<a class="local col9 ref" href="#1389Immed" title='Immed' data-ref="1389Immed" data-ref-filename="1389Immed">Immed</a> &gt;&gt; <var>12</var> == <var>0</var>) {</td></tr>
<tr><th id="5099">5099</th><td>    <a class="local col0 ref" href="#1390ShiftAmt" title='ShiftAmt' data-ref="1390ShiftAmt" data-ref-filename="1390ShiftAmt">ShiftAmt</a> = <var>0</var>;</td></tr>
<tr><th id="5100">5100</th><td>  } <b>else</b> <b>if</b> ((<a class="local col9 ref" href="#1389Immed" title='Immed' data-ref="1389Immed" data-ref-filename="1389Immed">Immed</a> &amp; <var>0xfff</var>) == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#1389Immed" title='Immed' data-ref="1389Immed" data-ref-filename="1389Immed">Immed</a> &gt;&gt; <var>24</var> == <var>0</var>) {</td></tr>
<tr><th id="5101">5101</th><td>    <a class="local col0 ref" href="#1390ShiftAmt" title='ShiftAmt' data-ref="1390ShiftAmt" data-ref-filename="1390ShiftAmt">ShiftAmt</a> = <var>12</var>;</td></tr>
<tr><th id="5102">5102</th><td>    <a class="local col9 ref" href="#1389Immed" title='Immed' data-ref="1389Immed" data-ref-filename="1389Immed">Immed</a> = <a class="local col9 ref" href="#1389Immed" title='Immed' data-ref="1389Immed" data-ref-filename="1389Immed">Immed</a> &gt;&gt; <var>12</var>;</td></tr>
<tr><th id="5103">5103</th><td>  } <b>else</b></td></tr>
<tr><th id="5104">5104</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5105">5105</th><td></td></tr>
<tr><th id="5106">5106</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1391ShVal" title='ShVal' data-type='unsigned int' data-ref="1391ShVal" data-ref-filename="1391ShVal">ShVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <a class="local col0 ref" href="#1390ShiftAmt" title='ShiftAmt' data-ref="1390ShiftAmt" data-ref-filename="1390ShiftAmt">ShiftAmt</a>);</td></tr>
<tr><th id="5107">5107</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="5108">5108</th><td>      [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1392MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1392MIB" data-ref-filename="1392MIB">MIB</dfn>) { <a class="local col2 ref" href="#1392MIB" title='MIB' data-ref="1392MIB" data-ref-filename="1392MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#1389Immed" title='Immed' data-ref="1389Immed" data-ref-filename="1389Immed">Immed</a>); },</td></tr>
<tr><th id="5109">5109</th><td>      [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1393MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1393MIB" data-ref-filename="1393MIB">MIB</dfn>) { <a class="local col3 ref" href="#1393MIB" title='MIB' data-ref="1393MIB" data-ref-filename="1393MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1391ShVal" title='ShVal' data-ref="1391ShVal" data-ref-filename="1391ShVal">ShVal</a>); },</td></tr>
<tr><th id="5110">5110</th><td>  }};</td></tr>
<tr><th id="5111">5111</th><td>}</td></tr>
<tr><th id="5112">5112</th><td></td></tr>
<tr><th id="5113">5113</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">/// SelectArithImmed - Select an immediate value that can be represented as</i></td></tr>
<tr><th id="5114">5114</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">/// a 12-bit value shifted left by either 0 or 12.  If so, return true with</i></td></tr>
<tr><th id="5115">5115</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">/// Val set to the 12-bit value and Shift set to the shifter operand.</i></td></tr>
<tr><th id="5116">5116</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5117">5117</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithImmed' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectArithImmed(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">selectArithImmed</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1394Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1394Root" data-ref-filename="1394Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="5118">5118</th><td>  <i>// This function is called from the addsub_shifted_imm ComplexPattern,</i></td></tr>
<tr><th id="5119">5119</th><td><i>  // which lists [imm] as the list of opcode it's interested in, however</i></td></tr>
<tr><th id="5120">5120</th><td><i>  // we still need to check whether the operand is actually an immediate</i></td></tr>
<tr><th id="5121">5121</th><td><i>  // here because the ComplexPattern opcode list is only used in</i></td></tr>
<tr><th id="5122">5122</th><td><i>  // root-level opcode matching.</i></td></tr>
<tr><th id="5123">5123</th><td>  <em>auto</em> <dfn class="local col5 decl" id="1395MaybeImmed" title='MaybeImmed' data-type='llvm::Optional&lt;unsigned long&gt;' data-ref="1395MaybeImmed" data-ref-filename="1395MaybeImmed">MaybeImmed</dfn> = <a class="tu ref fn" href="#_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-use='c' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</a>(<a class="local col4 ref" href="#1394Root" title='Root' data-ref="1394Root" data-ref-filename="1394Root">Root</a>);</td></tr>
<tr><th id="5124">5124</th><td>  <b>if</b> (<a class="local col5 ref" href="#1395MaybeImmed" title='MaybeImmed' data-ref="1395MaybeImmed" data-ref-filename="1395MaybeImmed">MaybeImmed</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" data-ref-filename="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE">==</a> <a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>)</td></tr>
<tr><th id="5125">5125</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5126">5126</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm" title='(anonymous namespace)::AArch64InstructionSelector::select12BitValueWithLeftShift' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm">select12BitValueWithLeftShift</a>(<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#1395MaybeImmed" title='MaybeImmed' data-ref="1395MaybeImmed" data-ref-filename="1395MaybeImmed">MaybeImmed</a>);</td></tr>
<tr><th id="5127">5127</th><td>}</td></tr>
<tr><th id="5128">5128</th><td></td></tr>
<tr><th id="5129">5129</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE">/// SelectNegArithImmed - As above, but negates the value before trying to</i></td></tr>
<tr><th id="5130">5130</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE">/// select it.</i></td></tr>
<tr><th id="5131">5131</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5132">5132</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectNegArithImmed' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectNegArithImmed(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectNegArithImmedERN4llvm14MachineOperandE">selectNegArithImmed</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1396Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1396Root" data-ref-filename="1396Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="5133">5133</th><td>  <i>// We need a register here, because we need to know if we have a 64 or 32</i></td></tr>
<tr><th id="5134">5134</th><td><i>  // bit immediate.</i></td></tr>
<tr><th id="5135">5135</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1396Root" title='Root' data-ref="1396Root" data-ref-filename="1396Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5136">5136</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5137">5137</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1397MaybeImmed" title='MaybeImmed' data-type='llvm::Optional&lt;unsigned long&gt;' data-ref="1397MaybeImmed" data-ref-filename="1397MaybeImmed">MaybeImmed</dfn> = <a class="tu ref fn" href="#_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-use='c' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</a>(<a class="local col6 ref" href="#1396Root" title='Root' data-ref="1396Root" data-ref-filename="1396Root">Root</a>);</td></tr>
<tr><th id="5138">5138</th><td>  <b>if</b> (<a class="local col7 ref" href="#1397MaybeImmed" title='MaybeImmed' data-ref="1397MaybeImmed" data-ref-filename="1397MaybeImmed">MaybeImmed</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE" data-ref-filename="_ZN4llvmeqERKNS_8OptionalIT_EENS_8NoneTypeE">==</a> <a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>)</td></tr>
<tr><th id="5139">5139</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5140">5140</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="1398Immed" title='Immed' data-type='uint64_t' data-ref="1398Immed" data-ref-filename="1398Immed">Immed</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col7 ref" href="#1397MaybeImmed" title='MaybeImmed' data-ref="1397MaybeImmed" data-ref-filename="1397MaybeImmed">MaybeImmed</a>;</td></tr>
<tr><th id="5141">5141</th><td></td></tr>
<tr><th id="5142">5142</th><td>  <i>// This negation is almost always valid, but "cmp wN, #0" and "cmn wN, #0"</i></td></tr>
<tr><th id="5143">5143</th><td><i>  // have the opposite effect on the C flag, so this pattern mustn't match under</i></td></tr>
<tr><th id="5144">5144</th><td><i>  // those circumstances.</i></td></tr>
<tr><th id="5145">5145</th><td>  <b>if</b> (<a class="local col8 ref" href="#1398Immed" title='Immed' data-ref="1398Immed" data-ref-filename="1398Immed">Immed</a> == <var>0</var>)</td></tr>
<tr><th id="5146">5146</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5147">5147</th><td></td></tr>
<tr><th id="5148">5148</th><td>  <i>// Check if we're dealing with a 32-bit type on the root or a 64-bit type on</i></td></tr>
<tr><th id="5149">5149</th><td><i>  // the root.</i></td></tr>
<tr><th id="5150">5150</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1399MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1399MRI" data-ref-filename="1399MRI">MRI</dfn> = <a class="local col6 ref" href="#1396Root" title='Root' data-ref="1396Root" data-ref-filename="1396Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5151">5151</th><td>  <b>if</b> (<a class="local col9 ref" href="#1399MRI" title='MRI' data-ref="1399MRI" data-ref-filename="1399MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col6 ref" href="#1396Root" title='Root' data-ref="1396Root" data-ref-filename="1396Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>)</td></tr>
<tr><th id="5152">5152</th><td>    <a class="local col8 ref" href="#1398Immed" title='Immed' data-ref="1398Immed" data-ref-filename="1398Immed">Immed</a> = ~((<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col8 ref" href="#1398Immed" title='Immed' data-ref="1398Immed" data-ref-filename="1398Immed">Immed</a>) + <var>1</var>;</td></tr>
<tr><th id="5153">5153</th><td>  <b>else</b></td></tr>
<tr><th id="5154">5154</th><td>    <a class="local col8 ref" href="#1398Immed" title='Immed' data-ref="1398Immed" data-ref-filename="1398Immed">Immed</a> = ~<a class="local col8 ref" href="#1398Immed" title='Immed' data-ref="1398Immed" data-ref-filename="1398Immed">Immed</a> + <var>1ULL</var>;</td></tr>
<tr><th id="5155">5155</th><td></td></tr>
<tr><th id="5156">5156</th><td>  <b>if</b> (<a class="local col8 ref" href="#1398Immed" title='Immed' data-ref="1398Immed" data-ref-filename="1398Immed">Immed</a> &amp; <var>0xFFFFFFFFFF000000ULL</var>)</td></tr>
<tr><th id="5157">5157</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5158">5158</th><td></td></tr>
<tr><th id="5159">5159</th><td>  <a class="local col8 ref" href="#1398Immed" title='Immed' data-ref="1398Immed" data-ref-filename="1398Immed">Immed</a> &amp;= <var>0xFFFFFFULL</var>;</td></tr>
<tr><th id="5160">5160</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm" title='(anonymous namespace)::AArch64InstructionSelector::select12BitValueWithLeftShift' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29select12BitValueWithLeftShiftEm">select12BitValueWithLeftShift</a>(<a class="local col8 ref" href="#1398Immed" title='Immed' data-ref="1398Immed" data-ref-filename="1398Immed">Immed</a>);</td></tr>
<tr><th id="5161">5161</th><td>}</td></tr>
<tr><th id="5162">5162</th><td></td></tr>
<tr><th id="5163">5163</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">/// Return true if it is worth folding MI into an extended register. That is,</i></td></tr>
<tr><th id="5164">5164</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">/// if it's safe to pull it into the addressing mode of a load or store as a</i></td></tr>
<tr><th id="5165">5165</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">/// shift.</i></td></tr>
<tr><th id="5166">5166</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg' data-type='bool (anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg(llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">isWorthFoldingIntoExtendedReg</dfn>(</td></tr>
<tr><th id="5167">5167</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1400MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1400MI" data-ref-filename="1400MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1401MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1401MRI" data-ref-filename="1401MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5168">5168</th><td>  <i>// Always fold if there is one use, or if we're optimizing for size.</i></td></tr>
<tr><th id="5169">5169</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1402DefReg" title='DefReg' data-type='llvm::Register' data-ref="1402DefReg" data-ref-filename="1402DefReg">DefReg</dfn> = <a class="local col0 ref" href="#1400MI" title='MI' data-ref="1400MI" data-ref-filename="1400MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5170">5170</th><td>  <b>if</b> (<a class="local col1 ref" href="#1401MRI" title='MRI' data-ref="1401MRI" data-ref-filename="1401MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1402DefReg" title='DefReg' data-ref="1402DefReg" data-ref-filename="1402DefReg">DefReg</a>) ||</td></tr>
<tr><th id="5171">5171</th><td>      <a class="local col0 ref" href="#1400MI" title='MI' data-ref="1400MI" data-ref-filename="1400MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv" data-ref-filename="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>())</td></tr>
<tr><th id="5172">5172</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5173">5173</th><td></td></tr>
<tr><th id="5174">5174</th><td>  <i>// It's better to avoid folding and recomputing shifts when we don't have a</i></td></tr>
<tr><th id="5175">5175</th><td><i>  // fastpath.</i></td></tr>
<tr><th id="5176">5176</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..STI">STI</a>.<a class="ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget10hasLSLFastEv" title='llvm::AArch64Subtarget::hasLSLFast' data-ref="_ZNK4llvm16AArch64Subtarget10hasLSLFastEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget10hasLSLFastEv">hasLSLFast</a>())</td></tr>
<tr><th id="5177">5177</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5178">5178</th><td></td></tr>
<tr><th id="5179">5179</th><td>  <i>// We have a fastpath, so folding a shift in and potentially computing it</i></td></tr>
<tr><th id="5180">5180</th><td><i>  // many times may be beneficial. Check if this is only used in memory ops.</i></td></tr>
<tr><th id="5181">5181</th><td><i>  // If it is, then we should fold.</i></td></tr>
<tr><th id="5182">5182</th><td>  <b>return</b> <a class="tu ref fn" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-use='c' data-ref="_ZN4llvm6all_ofEOT_T0_" data-ref-filename="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<a class="local col1 ref" href="#1401MRI" title='MRI' data-ref="1401MRI" data-ref-filename="1401MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE">use_nodbg_instructions</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1402DefReg" title='DefReg' data-ref="1402DefReg" data-ref-filename="1402DefReg">DefReg</a>),</td></tr>
<tr><th id="5183">5183</th><td>                [](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1403Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="1403Use" data-ref-filename="1403Use">Use</dfn>) { <b>return</b> <a class="local col3 ref" href="#1403Use" title='Use' data-ref="1403Use" data-ref-filename="1403Use">Use</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>(); });</td></tr>
<tr><th id="5184">5184</th><td>}</td></tr>
<tr><th id="5185">5185</th><td></td></tr>
<tr><th id="5186">5186</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21isSignExtendShiftTypeN4llvm10AArch64_AM15ShiftExtendTypeE" title='isSignExtendShiftType' data-type='bool isSignExtendShiftType(AArch64_AM::ShiftExtendType Type)' data-ref="_ZL21isSignExtendShiftTypeN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZL21isSignExtendShiftTypeN4llvm10AArch64_AM15ShiftExtendTypeE">isSignExtendShiftType</dfn>(<span class="namespace">AArch64_AM::</span><a class="type" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col4 decl" id="1404Type" title='Type' data-type='AArch64_AM::ShiftExtendType' data-ref="1404Type" data-ref-filename="1404Type">Type</dfn>) {</td></tr>
<tr><th id="5187">5187</th><td>  <b>switch</b> (<a class="local col4 ref" href="#1404Type" title='Type' data-ref="1404Type" data-ref-filename="1404Type">Type</a>) {</td></tr>
<tr><th id="5188">5188</th><td>  <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTB" title='llvm::AArch64_AM::SXTB' data-ref="llvm::AArch64_AM::SXTB" data-ref-filename="llvm..AArch64_AM..SXTB">SXTB</a>:</td></tr>
<tr><th id="5189">5189</th><td>  <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTH" title='llvm::AArch64_AM::SXTH' data-ref="llvm::AArch64_AM::SXTH" data-ref-filename="llvm..AArch64_AM..SXTH">SXTH</a>:</td></tr>
<tr><th id="5190">5190</th><td>  <b>case</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>:</td></tr>
<tr><th id="5191">5191</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5192">5192</th><td>  <b>default</b>:</td></tr>
<tr><th id="5193">5193</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5194">5194</th><td>  }</td></tr>
<tr><th id="5195">5195</th><td>}</td></tr>
<tr><th id="5196">5196</th><td></td></tr>
<tr><th id="5197">5197</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5198">5198</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb" title='(anonymous namespace)::AArch64InstructionSelector::selectExtendedSHL' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectExtendedSHL(llvm::MachineOperand &amp; Root, llvm::MachineOperand &amp; Base, llvm::MachineOperand &amp; Offset, unsigned int SizeInBytes, bool WantsExt) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb">selectExtendedSHL</dfn>(</td></tr>
<tr><th id="5199">5199</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1405Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1405Root" data-ref-filename="1405Root">Root</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1406Base" title='Base' data-type='llvm::MachineOperand &amp;' data-ref="1406Base" data-ref-filename="1406Base">Base</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1407Offset" title='Offset' data-type='llvm::MachineOperand &amp;' data-ref="1407Offset" data-ref-filename="1407Offset">Offset</dfn>,</td></tr>
<tr><th id="5200">5200</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1408SizeInBytes" title='SizeInBytes' data-type='unsigned int' data-ref="1408SizeInBytes" data-ref-filename="1408SizeInBytes">SizeInBytes</dfn>, <em>bool</em> <dfn class="local col9 decl" id="1409WantsExt" title='WantsExt' data-type='bool' data-ref="1409WantsExt" data-ref-filename="1409WantsExt">WantsExt</dfn>) <em>const</em> {</td></tr>
<tr><th id="5201">5201</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Base.isReg() &amp;&amp; <q>"Expected base to be a register operand"</q>);</td></tr>
<tr><th id="5202">5202</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset.isReg() &amp;&amp; <q>"Expected offset to be a register operand"</q>);</td></tr>
<tr><th id="5203">5203</th><td></td></tr>
<tr><th id="5204">5204</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1410MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1410MRI" data-ref-filename="1410MRI">MRI</dfn> = <a class="local col5 ref" href="#1405Root" title='Root' data-ref="1405Root" data-ref-filename="1405Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5205">5205</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1411OffsetInst" title='OffsetInst' data-type='llvm::MachineInstr *' data-ref="1411OffsetInst" data-ref-filename="1411OffsetInst">OffsetInst</dfn> = <a class="local col0 ref" href="#1410MRI" title='MRI' data-ref="1410MRI" data-ref-filename="1410MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col7 ref" href="#1407Offset" title='Offset' data-ref="1407Offset" data-ref-filename="1407Offset">Offset</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5206">5206</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1411OffsetInst" title='OffsetInst' data-ref="1411OffsetInst" data-ref-filename="1411OffsetInst">OffsetInst</a>)</td></tr>
<tr><th id="5207">5207</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5208">5208</th><td></td></tr>
<tr><th id="5209">5209</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1412OffsetOpc" title='OffsetOpc' data-type='unsigned int' data-ref="1412OffsetOpc" data-ref-filename="1412OffsetOpc">OffsetOpc</dfn> = <a class="local col1 ref" href="#1411OffsetInst" title='OffsetInst' data-ref="1411OffsetInst" data-ref-filename="1411OffsetInst">OffsetInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5210">5210</th><td>  <em>bool</em> <dfn class="local col3 decl" id="1413LookedThroughZExt" title='LookedThroughZExt' data-type='bool' data-ref="1413LookedThroughZExt" data-ref-filename="1413LookedThroughZExt">LookedThroughZExt</dfn> = <b>false</b>;</td></tr>
<tr><th id="5211">5211</th><td>  <b>if</b> (<a class="local col2 ref" href="#1412OffsetOpc" title='OffsetOpc' data-ref="1412OffsetOpc" data-ref-filename="1412OffsetOpc">OffsetOpc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a> &amp;&amp; <a class="local col2 ref" href="#1412OffsetOpc" title='OffsetOpc' data-ref="1412OffsetOpc" data-ref-filename="1412OffsetOpc">OffsetOpc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>) {</td></tr>
<tr><th id="5212">5212</th><td>    <i>// Try to look through a ZEXT.</i></td></tr>
<tr><th id="5213">5213</th><td>    <b>if</b> (<a class="local col2 ref" href="#1412OffsetOpc" title='OffsetOpc' data-ref="1412OffsetOpc" data-ref-filename="1412OffsetOpc">OffsetOpc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a> || !<a class="local col9 ref" href="#1409WantsExt" title='WantsExt' data-ref="1409WantsExt" data-ref-filename="1409WantsExt">WantsExt</a>)</td></tr>
<tr><th id="5214">5214</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5215">5215</th><td></td></tr>
<tr><th id="5216">5216</th><td>    <a class="local col1 ref" href="#1411OffsetInst" title='OffsetInst' data-ref="1411OffsetInst" data-ref-filename="1411OffsetInst">OffsetInst</a> = <a class="local col0 ref" href="#1410MRI" title='MRI' data-ref="1410MRI" data-ref-filename="1410MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col1 ref" href="#1411OffsetInst" title='OffsetInst' data-ref="1411OffsetInst" data-ref-filename="1411OffsetInst">OffsetInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5217">5217</th><td>    <a class="local col2 ref" href="#1412OffsetOpc" title='OffsetOpc' data-ref="1412OffsetOpc" data-ref-filename="1412OffsetOpc">OffsetOpc</a> = <a class="local col1 ref" href="#1411OffsetInst" title='OffsetInst' data-ref="1411OffsetInst" data-ref-filename="1411OffsetInst">OffsetInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5218">5218</th><td>    <a class="local col3 ref" href="#1413LookedThroughZExt" title='LookedThroughZExt' data-ref="1413LookedThroughZExt" data-ref-filename="1413LookedThroughZExt">LookedThroughZExt</a> = <b>true</b>;</td></tr>
<tr><th id="5219">5219</th><td></td></tr>
<tr><th id="5220">5220</th><td>    <b>if</b> (<a class="local col2 ref" href="#1412OffsetOpc" title='OffsetOpc' data-ref="1412OffsetOpc" data-ref-filename="1412OffsetOpc">OffsetOpc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a> &amp;&amp; <a class="local col2 ref" href="#1412OffsetOpc" title='OffsetOpc' data-ref="1412OffsetOpc" data-ref-filename="1412OffsetOpc">OffsetOpc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>)</td></tr>
<tr><th id="5221">5221</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5222">5222</th><td>  }</td></tr>
<tr><th id="5223">5223</th><td>  <i>// Make sure that the memory op is a valid size.</i></td></tr>
<tr><th id="5224">5224</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1414LegalShiftVal" title='LegalShiftVal' data-type='int64_t' data-ref="1414LegalShiftVal" data-ref-filename="1414LegalShiftVal">LegalShiftVal</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col8 ref" href="#1408SizeInBytes" title='SizeInBytes' data-ref="1408SizeInBytes" data-ref-filename="1408SizeInBytes">SizeInBytes</a>);</td></tr>
<tr><th id="5225">5225</th><td>  <b>if</b> (<a class="local col4 ref" href="#1414LegalShiftVal" title='LegalShiftVal' data-ref="1414LegalShiftVal" data-ref-filename="1414LegalShiftVal">LegalShiftVal</a> == <var>0</var>)</td></tr>
<tr><th id="5226">5226</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5227">5227</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">isWorthFoldingIntoExtendedReg</a>(<span class='refarg'>*<a class="local col1 ref" href="#1411OffsetInst" title='OffsetInst' data-ref="1411OffsetInst" data-ref-filename="1411OffsetInst">OffsetInst</a></span>, <a class="local col0 ref" href="#1410MRI" title='MRI' data-ref="1410MRI" data-ref-filename="1410MRI">MRI</a>))</td></tr>
<tr><th id="5228">5228</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5229">5229</th><td></td></tr>
<tr><th id="5230">5230</th><td>  <i>// Now, try to find the specific G_CONSTANT. Start by assuming that the</i></td></tr>
<tr><th id="5231">5231</th><td><i>  // register we will offset is the LHS, and the register containing the</i></td></tr>
<tr><th id="5232">5232</th><td><i>  // constant is the RHS.</i></td></tr>
<tr><th id="5233">5233</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1415OffsetReg" title='OffsetReg' data-type='llvm::Register' data-ref="1415OffsetReg" data-ref-filename="1415OffsetReg">OffsetReg</dfn> = <a class="local col1 ref" href="#1411OffsetInst" title='OffsetInst' data-ref="1411OffsetInst" data-ref-filename="1411OffsetInst">OffsetInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5234">5234</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1416ConstantReg" title='ConstantReg' data-type='llvm::Register' data-ref="1416ConstantReg" data-ref-filename="1416ConstantReg">ConstantReg</dfn> = <a class="local col1 ref" href="#1411OffsetInst" title='OffsetInst' data-ref="1411OffsetInst" data-ref-filename="1411OffsetInst">OffsetInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5235">5235</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1417ValAndVReg" title='ValAndVReg' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="1417ValAndVReg" data-ref-filename="1417ValAndVReg">ValAndVReg</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1416ConstantReg" title='ConstantReg' data-ref="1416ConstantReg" data-ref-filename="1416ConstantReg">ConstantReg</a>, <a class="local col0 ref" href="#1410MRI" title='MRI' data-ref="1410MRI" data-ref-filename="1410MRI">MRI</a>);</td></tr>
<tr><th id="5236">5236</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#1417ValAndVReg" title='ValAndVReg' data-ref="1417ValAndVReg" data-ref-filename="1417ValAndVReg">ValAndVReg</a>) {</td></tr>
<tr><th id="5237">5237</th><td>    <i>// We didn't get a constant on the RHS. If the opcode is a shift, then</i></td></tr>
<tr><th id="5238">5238</th><td><i>    // we're done.</i></td></tr>
<tr><th id="5239">5239</th><td>    <b>if</b> (<a class="local col2 ref" href="#1412OffsetOpc" title='OffsetOpc' data-ref="1412OffsetOpc" data-ref-filename="1412OffsetOpc">OffsetOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>)</td></tr>
<tr><th id="5240">5240</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5241">5241</th><td></td></tr>
<tr><th id="5242">5242</th><td>    <i>// If we have a G_MUL, we can use either register. Try looking at the RHS.</i></td></tr>
<tr><th id="5243">5243</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col5 ref" href="#1415OffsetReg" title='OffsetReg' data-ref="1415OffsetReg" data-ref-filename="1415OffsetReg">OffsetReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#1416ConstantReg" title='ConstantReg' data-ref="1416ConstantReg" data-ref-filename="1416ConstantReg">ConstantReg</a></span>);</td></tr>
<tr><th id="5244">5244</th><td>    <a class="local col7 ref" href="#1417ValAndVReg" title='ValAndVReg' data-ref="1417ValAndVReg" data-ref-filename="1417ValAndVReg">ValAndVReg</a> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEONS_8OptionalIT_EE" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEONS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalaSEONS_8OptionalIT_EE">=</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1416ConstantReg" title='ConstantReg' data-ref="1416ConstantReg" data-ref-filename="1416ConstantReg">ConstantReg</a>, <a class="local col0 ref" href="#1410MRI" title='MRI' data-ref="1410MRI" data-ref-filename="1410MRI">MRI</a>);</td></tr>
<tr><th id="5245">5245</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#1417ValAndVReg" title='ValAndVReg' data-ref="1417ValAndVReg" data-ref-filename="1417ValAndVReg">ValAndVReg</a>)</td></tr>
<tr><th id="5246">5246</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5247">5247</th><td>  }</td></tr>
<tr><th id="5248">5248</th><td></td></tr>
<tr><th id="5249">5249</th><td>  <i>// The value must fit into 3 bits, and must be positive. Make sure that is</i></td></tr>
<tr><th id="5250">5250</th><td><i>  // true.</i></td></tr>
<tr><th id="5251">5251</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1418ImmVal" title='ImmVal' data-type='int64_t' data-ref="1418ImmVal" data-ref-filename="1418ImmVal">ImmVal</dfn> = <a class="local col7 ref" href="#1417ValAndVReg" title='ValAndVReg' data-ref="1417ValAndVReg" data-ref-filename="1417ValAndVReg">ValAndVReg</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="5252">5252</th><td></td></tr>
<tr><th id="5253">5253</th><td>  <i>// Since we're going to pull this into a shift, the constant value must be</i></td></tr>
<tr><th id="5254">5254</th><td><i>  // a power of 2. If we got a multiply, then we need to check this.</i></td></tr>
<tr><th id="5255">5255</th><td>  <b>if</b> (<a class="local col2 ref" href="#1412OffsetOpc" title='OffsetOpc' data-ref="1412OffsetOpc" data-ref-filename="1412OffsetOpc">OffsetOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>) {</td></tr>
<tr><th id="5256">5256</th><td>    <b>if</b> (!<a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col8 ref" href="#1418ImmVal" title='ImmVal' data-ref="1418ImmVal" data-ref-filename="1418ImmVal">ImmVal</a>))</td></tr>
<tr><th id="5257">5257</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5258">5258</th><td></td></tr>
<tr><th id="5259">5259</th><td>    <i>// Got a power of 2. So, the amount we'll shift is the log base-2 of that.</i></td></tr>
<tr><th id="5260">5260</th><td>    <a class="local col8 ref" href="#1418ImmVal" title='ImmVal' data-ref="1418ImmVal" data-ref-filename="1418ImmVal">ImmVal</a> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col8 ref" href="#1418ImmVal" title='ImmVal' data-ref="1418ImmVal" data-ref-filename="1418ImmVal">ImmVal</a>);</td></tr>
<tr><th id="5261">5261</th><td>  }</td></tr>
<tr><th id="5262">5262</th><td></td></tr>
<tr><th id="5263">5263</th><td>  <b>if</b> ((<a class="local col8 ref" href="#1418ImmVal" title='ImmVal' data-ref="1418ImmVal" data-ref-filename="1418ImmVal">ImmVal</a> &amp; <var>0x7</var>) != <a class="local col8 ref" href="#1418ImmVal" title='ImmVal' data-ref="1418ImmVal" data-ref-filename="1418ImmVal">ImmVal</a>)</td></tr>
<tr><th id="5264">5264</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5265">5265</th><td></td></tr>
<tr><th id="5266">5266</th><td>  <i>// We are only allowed to shift by LegalShiftVal. This shift value is built</i></td></tr>
<tr><th id="5267">5267</th><td><i>  // into the instruction, so we can't just use whatever we want.</i></td></tr>
<tr><th id="5268">5268</th><td>  <b>if</b> (<a class="local col8 ref" href="#1418ImmVal" title='ImmVal' data-ref="1418ImmVal" data-ref-filename="1418ImmVal">ImmVal</a> != <a class="local col4 ref" href="#1414LegalShiftVal" title='LegalShiftVal' data-ref="1414LegalShiftVal" data-ref-filename="1414LegalShiftVal">LegalShiftVal</a>)</td></tr>
<tr><th id="5269">5269</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5270">5270</th><td></td></tr>
<tr><th id="5271">5271</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1419SignExtend" title='SignExtend' data-type='unsigned int' data-ref="1419SignExtend" data-ref-filename="1419SignExtend">SignExtend</dfn> = <var>0</var>;</td></tr>
<tr><th id="5272">5272</th><td>  <b>if</b> (<a class="local col9 ref" href="#1409WantsExt" title='WantsExt' data-ref="1409WantsExt" data-ref-filename="1409WantsExt">WantsExt</a>) {</td></tr>
<tr><th id="5273">5273</th><td>    <i>// Check if the offset is defined by an extend, unless we looked through a</i></td></tr>
<tr><th id="5274">5274</th><td><i>    // G_ZEXT earlier.</i></td></tr>
<tr><th id="5275">5275</th><td>    <b>if</b> (!<a class="local col3 ref" href="#1413LookedThroughZExt" title='LookedThroughZExt' data-ref="1413LookedThroughZExt" data-ref-filename="1413LookedThroughZExt">LookedThroughZExt</a>) {</td></tr>
<tr><th id="5276">5276</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1420ExtInst" title='ExtInst' data-type='llvm::MachineInstr *' data-ref="1420ExtInst" data-ref-filename="1420ExtInst">ExtInst</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1415OffsetReg" title='OffsetReg' data-ref="1415OffsetReg" data-ref-filename="1415OffsetReg">OffsetReg</a>, <a class="local col0 ref" href="#1410MRI" title='MRI' data-ref="1410MRI" data-ref-filename="1410MRI">MRI</a>);</td></tr>
<tr><th id="5277">5277</th><td>      <em>auto</em> <dfn class="local col1 decl" id="1421Ext" title='Ext' data-type='llvm::AArch64_AM::ShiftExtendType' data-ref="1421Ext" data-ref-filename="1421Ext">Ext</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" title='(anonymous namespace)::AArch64InstructionSelector::getExtendTypeForInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">getExtendTypeForInst</a>(<span class='refarg'>*<a class="local col0 ref" href="#1420ExtInst" title='ExtInst' data-ref="1420ExtInst" data-ref-filename="1420ExtInst">ExtInst</a></span>, <span class='refarg'><a class="local col0 ref" href="#1410MRI" title='MRI' data-ref="1410MRI" data-ref-filename="1410MRI">MRI</a></span>, <b>true</b>);</td></tr>
<tr><th id="5278">5278</th><td>      <b>if</b> (<a class="local col1 ref" href="#1421Ext" title='Ext' data-ref="1421Ext" data-ref-filename="1421Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>)</td></tr>
<tr><th id="5279">5279</th><td>        <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5280">5280</th><td></td></tr>
<tr><th id="5281">5281</th><td>      <a class="local col9 ref" href="#1419SignExtend" title='SignExtend' data-ref="1419SignExtend" data-ref-filename="1419SignExtend">SignExtend</a> = <a class="tu ref fn" href="#_ZL21isSignExtendShiftTypeN4llvm10AArch64_AM15ShiftExtendTypeE" title='isSignExtendShiftType' data-use='c' data-ref="_ZL21isSignExtendShiftTypeN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZL21isSignExtendShiftTypeN4llvm10AArch64_AM15ShiftExtendTypeE">isSignExtendShiftType</a>(<a class="local col1 ref" href="#1421Ext" title='Ext' data-ref="1421Ext" data-ref-filename="1421Ext">Ext</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="5282">5282</th><td>      <i>// We only support SXTW for signed extension here.</i></td></tr>
<tr><th id="5283">5283</th><td>      <b>if</b> (<a class="local col9 ref" href="#1419SignExtend" title='SignExtend' data-ref="1419SignExtend" data-ref-filename="1419SignExtend">SignExtend</a> &amp;&amp; <a class="local col1 ref" href="#1421Ext" title='Ext' data-ref="1421Ext" data-ref-filename="1421Ext">Ext</a> != <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>)</td></tr>
<tr><th id="5284">5284</th><td>        <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5285">5285</th><td>      <a class="local col5 ref" href="#1415OffsetReg" title='OffsetReg' data-ref="1415OffsetReg" data-ref-filename="1415OffsetReg">OffsetReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#1420ExtInst" title='ExtInst' data-ref="1420ExtInst" data-ref-filename="1420ExtInst">ExtInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5286">5286</th><td>    }</td></tr>
<tr><th id="5287">5287</th><td></td></tr>
<tr><th id="5288">5288</th><td>    <i>// Need a 32-bit wide register here.</i></td></tr>
<tr><th id="5289">5289</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="1422MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="1422MIB" data-ref-filename="1422MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a>*<a class="local col0 ref" href="#1410MRI" title='MRI' data-ref="1410MRI" data-ref-filename="1410MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col5 ref" href="#1405Root" title='Root' data-ref="1405Root" data-ref-filename="1405Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="5290">5290</th><td>    <a class="local col5 ref" href="#1415OffsetReg" title='OffsetReg' data-ref="1415OffsetReg" data-ref-filename="1415OffsetReg">OffsetReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::moveScalarRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">moveScalarRegClass</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1415OffsetReg" title='OffsetReg' data-ref="1415OffsetReg" data-ref-filename="1415OffsetReg">OffsetReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <span class='refarg'><a class="local col2 ref" href="#1422MIB" title='MIB' data-ref="1422MIB" data-ref-filename="1422MIB">MIB</a></span>);</td></tr>
<tr><th id="5291">5291</th><td>  }</td></tr>
<tr><th id="5292">5292</th><td></td></tr>
<tr><th id="5293">5293</th><td>  <i>// We can use the LHS of the GEP as the base, and the LHS of the shift as an</i></td></tr>
<tr><th id="5294">5294</th><td><i>  // offset. Signify that we are shifting by setting the shift flag to 1.</i></td></tr>
<tr><th id="5295">5295</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1423MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1423MIB" data-ref-filename="1423MIB">MIB</dfn>) { <a class="local col3 ref" href="#1423MIB" title='MIB' data-ref="1423MIB" data-ref-filename="1423MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col6 ref" href="#1406Base" title='Base' data-ref="1406Base" data-ref-filename="1406Base">Base</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()); },</td></tr>
<tr><th id="5296">5296</th><td>           [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1424MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1424MIB" data-ref-filename="1424MIB">MIB</dfn>) { <a class="local col4 ref" href="#1424MIB" title='MIB' data-ref="1424MIB" data-ref-filename="1424MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1415OffsetReg" title='OffsetReg' data-ref="1415OffsetReg" data-ref-filename="1415OffsetReg">OffsetReg</a>); },</td></tr>
<tr><th id="5297">5297</th><td>           [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1425MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1425MIB" data-ref-filename="1425MIB">MIB</dfn>) {</td></tr>
<tr><th id="5298">5298</th><td>             <i>// Need to add both immediates here to make sure that they are both</i></td></tr>
<tr><th id="5299">5299</th><td><i>             // added to the instruction.</i></td></tr>
<tr><th id="5300">5300</th><td>             <a class="local col5 ref" href="#1425MIB" title='MIB' data-ref="1425MIB" data-ref-filename="1425MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#1419SignExtend" title='SignExtend' data-ref="1419SignExtend" data-ref-filename="1419SignExtend">SignExtend</a>);</td></tr>
<tr><th id="5301">5301</th><td>             <a class="local col5 ref" href="#1425MIB" title='MIB' data-ref="1425MIB" data-ref-filename="1425MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="5302">5302</th><td>           }}};</td></tr>
<tr><th id="5303">5303</th><td>}</td></tr>
<tr><th id="5304">5304</th><td></td></tr>
<tr><th id="5305">5305</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">/// This is used for computing addresses like this:</i></td></tr>
<tr><th id="5306">5306</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">///</i></td></tr>
<tr><th id="5307">5307</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">/// ldr x1, [x2, x3, lsl #3]</i></td></tr>
<tr><th id="5308">5308</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">///</i></td></tr>
<tr><th id="5309">5309</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">/// Where x2 is the base register, and x3 is an offset register. The shift-left</i></td></tr>
<tr><th id="5310">5310</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">/// is a constant value specific to this load instruction. That is, we'll never</i></td></tr>
<tr><th id="5311">5311</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">/// see anything other than a 3 here (which corresponds to the size of the</i></td></tr>
<tr><th id="5312">5312</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">/// element being loaded.)</i></td></tr>
<tr><th id="5313">5313</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5314">5314</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeShiftedExtendXReg' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeShiftedExtendXReg(llvm::MachineOperand &amp; Root, unsigned int SizeInBytes) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">selectAddrModeShiftedExtendXReg</dfn>(</td></tr>
<tr><th id="5315">5315</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1426Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1426Root" data-ref-filename="1426Root">Root</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1427SizeInBytes" title='SizeInBytes' data-type='unsigned int' data-ref="1427SizeInBytes" data-ref-filename="1427SizeInBytes">SizeInBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="5316">5316</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1426Root" title='Root' data-ref="1426Root" data-ref-filename="1426Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5317">5317</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5318">5318</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="1428MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1428MRI" data-ref-filename="1428MRI">MRI</dfn> = <a class="local col6 ref" href="#1426Root" title='Root' data-ref="1426Root" data-ref-filename="1426Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5319">5319</th><td></td></tr>
<tr><th id="5320">5320</th><td>  <i>// We want to find something like this:</i></td></tr>
<tr><th id="5321">5321</th><td><i>  //</i></td></tr>
<tr><th id="5322">5322</th><td><i>  // val = G_CONSTANT LegalShiftVal</i></td></tr>
<tr><th id="5323">5323</th><td><i>  // shift = G_SHL off_reg val</i></td></tr>
<tr><th id="5324">5324</th><td><i>  // ptr = G_PTR_ADD base_reg shift</i></td></tr>
<tr><th id="5325">5325</th><td><i>  // x = G_LOAD ptr</i></td></tr>
<tr><th id="5326">5326</th><td><i>  //</i></td></tr>
<tr><th id="5327">5327</th><td><i>  // And fold it into this addressing mode:</i></td></tr>
<tr><th id="5328">5328</th><td><i>  //</i></td></tr>
<tr><th id="5329">5329</th><td><i>  // ldr x, [base_reg, off_reg, lsl #LegalShiftVal]</i></td></tr>
<tr><th id="5330">5330</th><td><i></i></td></tr>
<tr><th id="5331">5331</th><td><i>  // Check if we can find the G_PTR_ADD.</i></td></tr>
<tr><th id="5332">5332</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1429PtrAdd" title='PtrAdd' data-type='llvm::MachineInstr *' data-ref="1429PtrAdd" data-ref-filename="1429PtrAdd">PtrAdd</dfn> =</td></tr>
<tr><th id="5333">5333</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>, <a class="local col6 ref" href="#1426Root" title='Root' data-ref="1426Root" data-ref-filename="1426Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#1428MRI" title='MRI' data-ref="1428MRI" data-ref-filename="1428MRI">MRI</a>);</td></tr>
<tr><th id="5334">5334</th><td>  <b>if</b> (!<a class="local col9 ref" href="#1429PtrAdd" title='PtrAdd' data-ref="1429PtrAdd" data-ref-filename="1429PtrAdd">PtrAdd</a> || !<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">isWorthFoldingIntoExtendedReg</a>(<span class='refarg'>*<a class="local col9 ref" href="#1429PtrAdd" title='PtrAdd' data-ref="1429PtrAdd" data-ref-filename="1429PtrAdd">PtrAdd</a></span>, <a class="local col8 ref" href="#1428MRI" title='MRI' data-ref="1428MRI" data-ref-filename="1428MRI">MRI</a>))</td></tr>
<tr><th id="5335">5335</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5336">5336</th><td></td></tr>
<tr><th id="5337">5337</th><td>  <i>// Now, try to match an opcode which will match our specific offset.</i></td></tr>
<tr><th id="5338">5338</th><td><i>  // We want a G_SHL or a G_MUL.</i></td></tr>
<tr><th id="5339">5339</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1430OffsetInst" title='OffsetInst' data-type='llvm::MachineInstr *' data-ref="1430OffsetInst" data-ref-filename="1430OffsetInst">OffsetInst</dfn> =</td></tr>
<tr><th id="5340">5340</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="local col9 ref" href="#1429PtrAdd" title='PtrAdd' data-ref="1429PtrAdd" data-ref-filename="1429PtrAdd">PtrAdd</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#1428MRI" title='MRI' data-ref="1428MRI" data-ref-filename="1428MRI">MRI</a>);</td></tr>
<tr><th id="5341">5341</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb" title='(anonymous namespace)::AArch64InstructionSelector::selectExtendedSHL' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb">selectExtendedSHL</a>(<span class='refarg'><a class="local col6 ref" href="#1426Root" title='Root' data-ref="1426Root" data-ref-filename="1426Root">Root</a></span>, <span class='refarg'><a class="local col9 ref" href="#1429PtrAdd" title='PtrAdd' data-ref="1429PtrAdd" data-ref-filename="1429PtrAdd">PtrAdd</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>,</td></tr>
<tr><th id="5342">5342</th><td>                           <span class='refarg'><a class="local col0 ref" href="#1430OffsetInst" title='OffsetInst' data-ref="1430OffsetInst" data-ref-filename="1430OffsetInst">OffsetInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)</span>, <a class="local col7 ref" href="#1427SizeInBytes" title='SizeInBytes' data-ref="1427SizeInBytes" data-ref-filename="1427SizeInBytes">SizeInBytes</a>,</td></tr>
<tr><th id="5343">5343</th><td>                           <i>/*WantsExt=*/</i><b>false</b>);</td></tr>
<tr><th id="5344">5344</th><td>}</td></tr>
<tr><th id="5345">5345</th><td></td></tr>
<tr><th id="5346">5346</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">/// This is used for computing addresses like this:</i></td></tr>
<tr><th id="5347">5347</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">///</i></td></tr>
<tr><th id="5348">5348</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">/// ldr x1, [x2, x3]</i></td></tr>
<tr><th id="5349">5349</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">///</i></td></tr>
<tr><th id="5350">5350</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">/// Where x2 is the base register, and x3 is an offset register.</i></td></tr>
<tr><th id="5351">5351</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">///</i></td></tr>
<tr><th id="5352">5352</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">/// When possible (or profitable) to fold a G_PTR_ADD into the address calculation,</i></td></tr>
<tr><th id="5353">5353</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">/// this will do so. Otherwise, it will return None.</i></td></tr>
<tr><th id="5354">5354</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5355">5355</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeRegisterOffset' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeRegisterOffset(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">selectAddrModeRegisterOffset</dfn>(</td></tr>
<tr><th id="5356">5356</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1431Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1431Root" data-ref-filename="1431Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="5357">5357</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="1432MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1432MRI" data-ref-filename="1432MRI">MRI</dfn> = <a class="local col1 ref" href="#1431Root" title='Root' data-ref="1431Root" data-ref-filename="1431Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5358">5358</th><td></td></tr>
<tr><th id="5359">5359</th><td>  <i>// We need a GEP.</i></td></tr>
<tr><th id="5360">5360</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1433Gep" title='Gep' data-type='llvm::MachineInstr *' data-ref="1433Gep" data-ref-filename="1433Gep">Gep</dfn> = <a class="local col2 ref" href="#1432MRI" title='MRI' data-ref="1432MRI" data-ref-filename="1432MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col1 ref" href="#1431Root" title='Root' data-ref="1431Root" data-ref-filename="1431Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5361">5361</th><td>  <b>if</b> (!<a class="local col3 ref" href="#1433Gep" title='Gep' data-ref="1433Gep" data-ref-filename="1433Gep">Gep</a> || <a class="local col3 ref" href="#1433Gep" title='Gep' data-ref="1433Gep" data-ref-filename="1433Gep">Gep</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>)</td></tr>
<tr><th id="5362">5362</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5363">5363</th><td></td></tr>
<tr><th id="5364">5364</th><td>  <i>// If this is used more than once, let's not bother folding.</i></td></tr>
<tr><th id="5365">5365</th><td><i>  // TODO: Check if they are memory ops. If they are, then we can still fold</i></td></tr>
<tr><th id="5366">5366</th><td><i>  // without having to recompute anything.</i></td></tr>
<tr><th id="5367">5367</th><td>  <b>if</b> (!<a class="local col2 ref" href="#1432MRI" title='MRI' data-ref="1432MRI" data-ref-filename="1432MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col3 ref" href="#1433Gep" title='Gep' data-ref="1433Gep" data-ref-filename="1433Gep">Gep</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="5368">5368</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5369">5369</th><td></td></tr>
<tr><th id="5370">5370</th><td>  <i>// Base is the GEP's LHS, offset is its RHS.</i></td></tr>
<tr><th id="5371">5371</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1434MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1434MIB" data-ref-filename="1434MIB">MIB</dfn>) {</td></tr>
<tr><th id="5372">5372</th><td>             <a class="local col4 ref" href="#1434MIB" title='MIB' data-ref="1434MIB" data-ref-filename="1434MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col3 ref" href="#1433Gep" title='Gep' data-ref="1433Gep" data-ref-filename="1433Gep">Gep</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5373">5373</th><td>           },</td></tr>
<tr><th id="5374">5374</th><td>           [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1435MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1435MIB" data-ref-filename="1435MIB">MIB</dfn>) {</td></tr>
<tr><th id="5375">5375</th><td>             <a class="local col5 ref" href="#1435MIB" title='MIB' data-ref="1435MIB" data-ref-filename="1435MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col3 ref" href="#1433Gep" title='Gep' data-ref="1433Gep" data-ref-filename="1433Gep">Gep</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5376">5376</th><td>           },</td></tr>
<tr><th id="5377">5377</th><td>           [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="1436MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1436MIB" data-ref-filename="1436MIB">MIB</dfn>) {</td></tr>
<tr><th id="5378">5378</th><td>             <i>// Need to add both immediates here to make sure that they are both</i></td></tr>
<tr><th id="5379">5379</th><td><i>             // added to the instruction.</i></td></tr>
<tr><th id="5380">5380</th><td>             <a class="local col6 ref" href="#1436MIB" title='MIB' data-ref="1436MIB" data-ref-filename="1436MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5381">5381</th><td>             <a class="local col6 ref" href="#1436MIB" title='MIB' data-ref="1436MIB" data-ref-filename="1436MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5382">5382</th><td>           }}};</td></tr>
<tr><th id="5383">5383</th><td>}</td></tr>
<tr><th id="5384">5384</th><td></td></tr>
<tr><th id="5385">5385</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj">/// This is intended to be equivalent to selectAddrModeXRO in</i></td></tr>
<tr><th id="5386">5386</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj">/// AArch64ISelDAGtoDAG. It's used for selecting X register offset loads.</i></td></tr>
<tr><th id="5387">5387</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5388">5388</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeXRO' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeXRO(llvm::MachineOperand &amp; Root, unsigned int SizeInBytes) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj">selectAddrModeXRO</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1437Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1437Root" data-ref-filename="1437Root">Root</dfn>,</td></tr>
<tr><th id="5389">5389</th><td>                                              <em>unsigned</em> <dfn class="local col8 decl" id="1438SizeInBytes" title='SizeInBytes' data-type='unsigned int' data-ref="1438SizeInBytes" data-ref-filename="1438SizeInBytes">SizeInBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="5390">5390</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1439MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1439MRI" data-ref-filename="1439MRI">MRI</dfn> = <a class="local col7 ref" href="#1437Root" title='Root' data-ref="1437Root" data-ref-filename="1437Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5391">5391</th><td>  <b>if</b> (!<a class="local col7 ref" href="#1437Root" title='Root' data-ref="1437Root" data-ref-filename="1437Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5392">5392</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5393">5393</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1440PtrAdd" title='PtrAdd' data-type='llvm::MachineInstr *' data-ref="1440PtrAdd" data-ref-filename="1440PtrAdd">PtrAdd</dfn> =</td></tr>
<tr><th id="5394">5394</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>, <a class="local col7 ref" href="#1437Root" title='Root' data-ref="1437Root" data-ref-filename="1437Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#1439MRI" title='MRI' data-ref="1439MRI" data-ref-filename="1439MRI">MRI</a>);</td></tr>
<tr><th id="5395">5395</th><td>  <b>if</b> (!<a class="local col0 ref" href="#1440PtrAdd" title='PtrAdd' data-ref="1440PtrAdd" data-ref-filename="1440PtrAdd">PtrAdd</a>)</td></tr>
<tr><th id="5396">5396</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5397">5397</th><td></td></tr>
<tr><th id="5398">5398</th><td>  <i>// Check for an immediates which cannot be encoded in the [base + imm]</i></td></tr>
<tr><th id="5399">5399</th><td><i>  // addressing mode, and can't be encoded in an add/sub. If this happens, we'll</i></td></tr>
<tr><th id="5400">5400</th><td><i>  // end up with code like:</i></td></tr>
<tr><th id="5401">5401</th><td><i>  //</i></td></tr>
<tr><th id="5402">5402</th><td><i>  // mov x0, wide</i></td></tr>
<tr><th id="5403">5403</th><td><i>  // add x1 base, x0</i></td></tr>
<tr><th id="5404">5404</th><td><i>  // ldr x2, [x1, x0]</i></td></tr>
<tr><th id="5405">5405</th><td><i>  //</i></td></tr>
<tr><th id="5406">5406</th><td><i>  // In this situation, we can use the [base, xreg] addressing mode to save an</i></td></tr>
<tr><th id="5407">5407</th><td><i>  // add/sub:</i></td></tr>
<tr><th id="5408">5408</th><td><i>  //</i></td></tr>
<tr><th id="5409">5409</th><td><i>  // mov x0, wide</i></td></tr>
<tr><th id="5410">5410</th><td><i>  // ldr x2, [base, x0]</i></td></tr>
<tr><th id="5411">5411</th><td>  <em>auto</em> <dfn class="local col1 decl" id="1441ValAndVReg" title='ValAndVReg' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="1441ValAndVReg" data-ref-filename="1441ValAndVReg">ValAndVReg</dfn> =</td></tr>
<tr><th id="5412">5412</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col0 ref" href="#1440PtrAdd" title='PtrAdd' data-ref="1440PtrAdd" data-ref-filename="1440PtrAdd">PtrAdd</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#1439MRI" title='MRI' data-ref="1439MRI" data-ref-filename="1439MRI">MRI</a>);</td></tr>
<tr><th id="5413">5413</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col1 ref" href="#1441ValAndVReg" title='ValAndVReg' data-ref="1441ValAndVReg" data-ref-filename="1441ValAndVReg">ValAndVReg</a>) {</td></tr>
<tr><th id="5414">5414</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="1442Scale" title='Scale' data-type='unsigned int' data-ref="1442Scale" data-ref-filename="1442Scale">Scale</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col8 ref" href="#1438SizeInBytes" title='SizeInBytes' data-ref="1438SizeInBytes" data-ref-filename="1438SizeInBytes">SizeInBytes</a>);</td></tr>
<tr><th id="5415">5415</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="1443ImmOff" title='ImmOff' data-type='int64_t' data-ref="1443ImmOff" data-ref-filename="1443ImmOff">ImmOff</dfn> = <a class="local col1 ref" href="#1441ValAndVReg" title='ValAndVReg' data-ref="1441ValAndVReg" data-ref-filename="1441ValAndVReg">ValAndVReg</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="5416">5416</th><td></td></tr>
<tr><th id="5417">5417</th><td>    <i>// Skip immediates that can be selected in the load/store addresing</i></td></tr>
<tr><th id="5418">5418</th><td><i>    // mode.</i></td></tr>
<tr><th id="5419">5419</th><td>    <b>if</b> (<a class="local col3 ref" href="#1443ImmOff" title='ImmOff' data-ref="1443ImmOff" data-ref-filename="1443ImmOff">ImmOff</a> % <a class="local col8 ref" href="#1438SizeInBytes" title='SizeInBytes' data-ref="1438SizeInBytes" data-ref-filename="1438SizeInBytes">SizeInBytes</a> == <var>0</var> &amp;&amp; <a class="local col3 ref" href="#1443ImmOff" title='ImmOff' data-ref="1443ImmOff" data-ref-filename="1443ImmOff">ImmOff</a> &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="5420">5420</th><td>        <a class="local col3 ref" href="#1443ImmOff" title='ImmOff' data-ref="1443ImmOff" data-ref-filename="1443ImmOff">ImmOff</a> &lt; (<var>0x1000</var> &lt;&lt; <a class="local col2 ref" href="#1442Scale" title='Scale' data-ref="1442Scale" data-ref-filename="1442Scale">Scale</a>))</td></tr>
<tr><th id="5421">5421</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5422">5422</th><td></td></tr>
<tr><th id="5423">5423</th><td>    <i>// Helper lambda to decide whether or not it is preferable to emit an add.</i></td></tr>
<tr><th id="5424">5424</th><td>    <em>auto</em> <dfn class="local col4 decl" id="1444isPreferredADD" title='isPreferredADD' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp:5424:27)' data-ref="1444isPreferredADD" data-ref-filename="1444isPreferredADD">isPreferredADD</dfn> = [](<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="1445ImmOff" title='ImmOff' data-type='int64_t' data-ref="1445ImmOff" data-ref-filename="1445ImmOff">ImmOff</dfn>) {</td></tr>
<tr><th id="5425">5425</th><td>      <i>// Constants in [0x0, 0xfff] can be encoded in an add.</i></td></tr>
<tr><th id="5426">5426</th><td>      <b>if</b> ((<a class="local col5 ref" href="#1445ImmOff" title='ImmOff' data-ref="1445ImmOff" data-ref-filename="1445ImmOff">ImmOff</a> &amp; <var>0xfffffffffffff000LL</var>) == <var>0x0LL</var>)</td></tr>
<tr><th id="5427">5427</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5428">5428</th><td></td></tr>
<tr><th id="5429">5429</th><td>      <i>// Can it be encoded in an add lsl #12?</i></td></tr>
<tr><th id="5430">5430</th><td>      <b>if</b> ((<a class="local col5 ref" href="#1445ImmOff" title='ImmOff' data-ref="1445ImmOff" data-ref-filename="1445ImmOff">ImmOff</a> &amp; <var>0xffffffffff000fffLL</var>) != <var>0x0LL</var>)</td></tr>
<tr><th id="5431">5431</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5432">5432</th><td></td></tr>
<tr><th id="5433">5433</th><td>      <i>// It can be encoded in an add lsl #12, but we may not want to. If it is</i></td></tr>
<tr><th id="5434">5434</th><td><i>      // possible to select this as a single movz, then prefer that. A single</i></td></tr>
<tr><th id="5435">5435</th><td><i>      // movz is faster than an add with a shift.</i></td></tr>
<tr><th id="5436">5436</th><td>      <b>return</b> (<a class="local col5 ref" href="#1445ImmOff" title='ImmOff' data-ref="1445ImmOff" data-ref-filename="1445ImmOff">ImmOff</a> &amp; <var>0xffffffffff00ffffLL</var>) != <var>0x0LL</var> &amp;&amp;</td></tr>
<tr><th id="5437">5437</th><td>             (<a class="local col5 ref" href="#1445ImmOff" title='ImmOff' data-ref="1445ImmOff" data-ref-filename="1445ImmOff">ImmOff</a> &amp; <var>0xffffffffffff0fffLL</var>) != <var>0x0LL</var>;</td></tr>
<tr><th id="5438">5438</th><td>    };</td></tr>
<tr><th id="5439">5439</th><td></td></tr>
<tr><th id="5440">5440</th><td>    <i>// If the immediate can be encoded in a single add/sub, then bail out.</i></td></tr>
<tr><th id="5441">5441</th><td>    <b>if</b> (<a class="local col4 ref" href="#1444isPreferredADD" title='isPreferredADD' data-ref="1444isPreferredADD" data-ref-filename="1444isPreferredADD">isPreferredADD</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEjENK3$_9clEl" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeXRO(llvm::MachineOperand &amp;, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEjENK3$_9clEl" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEjENK3$_9clEl">(<a class="local col3 ref" href="#1443ImmOff" title='ImmOff' data-ref="1443ImmOff" data-ref-filename="1443ImmOff">ImmOff</a>)</a> || <a class="local col4 ref" href="#1444isPreferredADD" title='isPreferredADD' data-ref="1444isPreferredADD" data-ref-filename="1444isPreferredADD">isPreferredADD</a><a class="tu ref fn" href="#_ZZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEjENK3$_9clEl" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeXRO(llvm::MachineOperand &amp;, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEjENK3$_9clEl" data-ref-filename="_ZZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEjENK3$_9clEl">(-<a class="local col3 ref" href="#1443ImmOff" title='ImmOff' data-ref="1443ImmOff" data-ref-filename="1443ImmOff">ImmOff</a>)</a>)</td></tr>
<tr><th id="5442">5442</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5443">5443</th><td>  }</td></tr>
<tr><th id="5444">5444</th><td></td></tr>
<tr><th id="5445">5445</th><td>  <i>// Try to fold shifts into the addressing mode.</i></td></tr>
<tr><th id="5446">5446</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1446AddrModeFns" title='AddrModeFns' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="1446AddrModeFns" data-ref-filename="1446AddrModeFns">AddrModeFns</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeShiftedExtendXReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj">selectAddrModeShiftedExtendXReg</a>(<span class='refarg'><a class="local col7 ref" href="#1437Root" title='Root' data-ref="1437Root" data-ref-filename="1437Root">Root</a></span>, <a class="local col8 ref" href="#1438SizeInBytes" title='SizeInBytes' data-ref="1438SizeInBytes" data-ref-filename="1438SizeInBytes">SizeInBytes</a>);</td></tr>
<tr><th id="5447">5447</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#1446AddrModeFns" title='AddrModeFns' data-ref="1446AddrModeFns" data-ref-filename="1446AddrModeFns">AddrModeFns</a>)</td></tr>
<tr><th id="5448">5448</th><td>    <b>return</b> <a class="local col6 ref" href="#1446AddrModeFns" title='AddrModeFns' data-ref="1446AddrModeFns" data-ref-filename="1446AddrModeFns">AddrModeFns</a>;</td></tr>
<tr><th id="5449">5449</th><td></td></tr>
<tr><th id="5450">5450</th><td>  <i>// If that doesn't work, see if it's possible to fold in registers from</i></td></tr>
<tr><th id="5451">5451</th><td><i>  // a GEP.</i></td></tr>
<tr><th id="5452">5452</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeRegisterOffset' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE">selectAddrModeRegisterOffset</a>(<span class='refarg'><a class="local col7 ref" href="#1437Root" title='Root' data-ref="1437Root" data-ref-filename="1437Root">Root</a></span>);</td></tr>
<tr><th id="5453">5453</th><td>}</td></tr>
<tr><th id="5454">5454</th><td></td></tr>
<tr><th id="5455">5455</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj">/// This is used for computing addresses like this:</i></td></tr>
<tr><th id="5456">5456</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj">///</i></td></tr>
<tr><th id="5457">5457</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj">/// ldr x0, [xBase, wOffset, sxtw #LegalShiftVal]</i></td></tr>
<tr><th id="5458">5458</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj">///</i></td></tr>
<tr><th id="5459">5459</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj">/// Where we have a 64-bit base register, a 32-bit offset register, and an</i></td></tr>
<tr><th id="5460">5460</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj">/// extend (which may or may not be signed).</i></td></tr>
<tr><th id="5461">5461</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5462">5462</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeWRO' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeWRO(llvm::MachineOperand &amp; Root, unsigned int SizeInBytes) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj">selectAddrModeWRO</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1447Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1447Root" data-ref-filename="1447Root">Root</dfn>,</td></tr>
<tr><th id="5463">5463</th><td>                                              <em>unsigned</em> <dfn class="local col8 decl" id="1448SizeInBytes" title='SizeInBytes' data-type='unsigned int' data-ref="1448SizeInBytes" data-ref-filename="1448SizeInBytes">SizeInBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="5464">5464</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1449MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1449MRI" data-ref-filename="1449MRI">MRI</dfn> = <a class="local col7 ref" href="#1447Root" title='Root' data-ref="1447Root" data-ref-filename="1447Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5465">5465</th><td></td></tr>
<tr><th id="5466">5466</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1450PtrAdd" title='PtrAdd' data-type='llvm::MachineInstr *' data-ref="1450PtrAdd" data-ref-filename="1450PtrAdd">PtrAdd</dfn> =</td></tr>
<tr><th id="5467">5467</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>, <a class="local col7 ref" href="#1447Root" title='Root' data-ref="1447Root" data-ref-filename="1447Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#1449MRI" title='MRI' data-ref="1449MRI" data-ref-filename="1449MRI">MRI</a>);</td></tr>
<tr><th id="5468">5468</th><td>  <b>if</b> (!<a class="local col0 ref" href="#1450PtrAdd" title='PtrAdd' data-ref="1450PtrAdd" data-ref-filename="1450PtrAdd">PtrAdd</a> || !<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">isWorthFoldingIntoExtendedReg</a>(<span class='refarg'>*<a class="local col0 ref" href="#1450PtrAdd" title='PtrAdd' data-ref="1450PtrAdd" data-ref-filename="1450PtrAdd">PtrAdd</a></span>, <a class="local col9 ref" href="#1449MRI" title='MRI' data-ref="1449MRI" data-ref-filename="1449MRI">MRI</a>))</td></tr>
<tr><th id="5469">5469</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5470">5470</th><td></td></tr>
<tr><th id="5471">5471</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1451LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1451LHS" data-ref-filename="1451LHS">LHS</dfn> = <a class="local col0 ref" href="#1450PtrAdd" title='PtrAdd' data-ref="1450PtrAdd" data-ref-filename="1450PtrAdd">PtrAdd</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5472">5472</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1452RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1452RHS" data-ref-filename="1452RHS">RHS</dfn> = <a class="local col0 ref" href="#1450PtrAdd" title='PtrAdd' data-ref="1450PtrAdd" data-ref-filename="1450PtrAdd">PtrAdd</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5473">5473</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1453OffsetInst" title='OffsetInst' data-type='llvm::MachineInstr *' data-ref="1453OffsetInst" data-ref-filename="1453OffsetInst">OffsetInst</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="local col2 ref" href="#1452RHS" title='RHS' data-ref="1452RHS" data-ref-filename="1452RHS">RHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#1449MRI" title='MRI' data-ref="1449MRI" data-ref-filename="1449MRI">MRI</a>);</td></tr>
<tr><th id="5474">5474</th><td></td></tr>
<tr><th id="5475">5475</th><td>  <i>// The first case is the same as selectAddrModeXRO, except we need an extend.</i></td></tr>
<tr><th id="5476">5476</th><td><i>  // In this case, we try to find a shift and extend, and fold them into the</i></td></tr>
<tr><th id="5477">5477</th><td><i>  // addressing mode.</i></td></tr>
<tr><th id="5478">5478</th><td><i>  //</i></td></tr>
<tr><th id="5479">5479</th><td><i>  // E.g.</i></td></tr>
<tr><th id="5480">5480</th><td><i>  //</i></td></tr>
<tr><th id="5481">5481</th><td><i>  // off_reg = G_Z/S/ANYEXT ext_reg</i></td></tr>
<tr><th id="5482">5482</th><td><i>  // val = G_CONSTANT LegalShiftVal</i></td></tr>
<tr><th id="5483">5483</th><td><i>  // shift = G_SHL off_reg val</i></td></tr>
<tr><th id="5484">5484</th><td><i>  // ptr = G_PTR_ADD base_reg shift</i></td></tr>
<tr><th id="5485">5485</th><td><i>  // x = G_LOAD ptr</i></td></tr>
<tr><th id="5486">5486</th><td><i>  //</i></td></tr>
<tr><th id="5487">5487</th><td><i>  // In this case we can get a load like this:</i></td></tr>
<tr><th id="5488">5488</th><td><i>  //</i></td></tr>
<tr><th id="5489">5489</th><td><i>  // ldr x0, [base_reg, ext_reg, sxtw #LegalShiftVal]</i></td></tr>
<tr><th id="5490">5490</th><td>  <em>auto</em> <dfn class="local col4 decl" id="1454ExtendedShl" title='ExtendedShl' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="1454ExtendedShl" data-ref-filename="1454ExtendedShl">ExtendedShl</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb" title='(anonymous namespace)::AArch64InstructionSelector::selectExtendedSHL' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb">selectExtendedSHL</a>(<span class='refarg'><a class="local col7 ref" href="#1447Root" title='Root' data-ref="1447Root" data-ref-filename="1447Root">Root</a></span>, <span class='refarg'><a class="local col1 ref" href="#1451LHS" title='LHS' data-ref="1451LHS" data-ref-filename="1451LHS">LHS</a></span>, <span class='refarg'><a class="local col3 ref" href="#1453OffsetInst" title='OffsetInst' data-ref="1453OffsetInst" data-ref-filename="1453OffsetInst">OffsetInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)</span>,</td></tr>
<tr><th id="5491">5491</th><td>                                       <a class="local col8 ref" href="#1448SizeInBytes" title='SizeInBytes' data-ref="1448SizeInBytes" data-ref-filename="1448SizeInBytes">SizeInBytes</a>, <i>/*WantsExt=*/</i><b>true</b>);</td></tr>
<tr><th id="5492">5492</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#1454ExtendedShl" title='ExtendedShl' data-ref="1454ExtendedShl" data-ref-filename="1454ExtendedShl">ExtendedShl</a>)</td></tr>
<tr><th id="5493">5493</th><td>    <b>return</b> <a class="local col4 ref" href="#1454ExtendedShl" title='ExtendedShl' data-ref="1454ExtendedShl" data-ref-filename="1454ExtendedShl">ExtendedShl</a>;</td></tr>
<tr><th id="5494">5494</th><td></td></tr>
<tr><th id="5495">5495</th><td>  <i>// There was no shift. We can try and fold a G_Z/S/ANYEXT in alone though.</i></td></tr>
<tr><th id="5496">5496</th><td><i>  //</i></td></tr>
<tr><th id="5497">5497</th><td><i>  // e.g.</i></td></tr>
<tr><th id="5498">5498</th><td><i>  // ldr something, [base_reg, ext_reg, sxtw]</i></td></tr>
<tr><th id="5499">5499</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">isWorthFoldingIntoExtendedReg</a>(<span class='refarg'>*<a class="local col3 ref" href="#1453OffsetInst" title='OffsetInst' data-ref="1453OffsetInst" data-ref-filename="1453OffsetInst">OffsetInst</a></span>, <a class="local col9 ref" href="#1449MRI" title='MRI' data-ref="1449MRI" data-ref-filename="1449MRI">MRI</a>))</td></tr>
<tr><th id="5500">5500</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5501">5501</th><td></td></tr>
<tr><th id="5502">5502</th><td>  <i>// Check if this is an extend. We'll get an extend type if it is.</i></td></tr>
<tr><th id="5503">5503</th><td>  <span class="namespace">AArch64_AM::</span><a class="type" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col5 decl" id="1455Ext" title='Ext' data-type='AArch64_AM::ShiftExtendType' data-ref="1455Ext" data-ref-filename="1455Ext">Ext</dfn> =</td></tr>
<tr><th id="5504">5504</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" title='(anonymous namespace)::AArch64InstructionSelector::getExtendTypeForInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">getExtendTypeForInst</a>(<span class='refarg'>*<a class="local col3 ref" href="#1453OffsetInst" title='OffsetInst' data-ref="1453OffsetInst" data-ref-filename="1453OffsetInst">OffsetInst</a></span>, <span class='refarg'><a class="local col9 ref" href="#1449MRI" title='MRI' data-ref="1449MRI" data-ref-filename="1449MRI">MRI</a></span>, <i>/*IsLoadStore=*/</i><b>true</b>);</td></tr>
<tr><th id="5505">5505</th><td>  <b>if</b> (<a class="local col5 ref" href="#1455Ext" title='Ext' data-ref="1455Ext" data-ref-filename="1455Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>)</td></tr>
<tr><th id="5506">5506</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5507">5507</th><td></td></tr>
<tr><th id="5508">5508</th><td>  <i>// Need a 32-bit wide register.</i></td></tr>
<tr><th id="5509">5509</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="1456MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="1456MIB" data-ref-filename="1456MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a>*<a class="local col0 ref" href="#1450PtrAdd" title='PtrAdd' data-ref="1450PtrAdd" data-ref-filename="1450PtrAdd">PtrAdd</a>);</td></tr>
<tr><th id="5510">5510</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1457ExtReg" title='ExtReg' data-type='llvm::Register' data-ref="1457ExtReg" data-ref-filename="1457ExtReg">ExtReg</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::moveScalarRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">moveScalarRegClass</a>(<a class="local col3 ref" href="#1453OffsetInst" title='OffsetInst' data-ref="1453OffsetInst" data-ref-filename="1453OffsetInst">OffsetInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="5511">5511</th><td>                                       <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <span class='refarg'><a class="local col6 ref" href="#1456MIB" title='MIB' data-ref="1456MIB" data-ref-filename="1456MIB">MIB</a></span>);</td></tr>
<tr><th id="5512">5512</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1458SignExtend" title='SignExtend' data-type='unsigned int' data-ref="1458SignExtend" data-ref-filename="1458SignExtend">SignExtend</dfn> = <a class="local col5 ref" href="#1455Ext" title='Ext' data-ref="1455Ext" data-ref-filename="1455Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>;</td></tr>
<tr><th id="5513">5513</th><td></td></tr>
<tr><th id="5514">5514</th><td>  <i>// Base is LHS, offset is ExtReg.</i></td></tr>
<tr><th id="5515">5515</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1459MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1459MIB" data-ref-filename="1459MIB">MIB</dfn>) { <a class="local col9 ref" href="#1459MIB" title='MIB' data-ref="1459MIB" data-ref-filename="1459MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col1 ref" href="#1451LHS" title='LHS' data-ref="1451LHS" data-ref-filename="1451LHS">LHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()); },</td></tr>
<tr><th id="5516">5516</th><td>           [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1460MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1460MIB" data-ref-filename="1460MIB">MIB</dfn>) { <a class="local col0 ref" href="#1460MIB" title='MIB' data-ref="1460MIB" data-ref-filename="1460MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1457ExtReg" title='ExtReg' data-ref="1457ExtReg" data-ref-filename="1457ExtReg">ExtReg</a>); },</td></tr>
<tr><th id="5517">5517</th><td>           [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1461MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1461MIB" data-ref-filename="1461MIB">MIB</dfn>) {</td></tr>
<tr><th id="5518">5518</th><td>             <a class="local col1 ref" href="#1461MIB" title='MIB' data-ref="1461MIB" data-ref-filename="1461MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1458SignExtend" title='SignExtend' data-ref="1458SignExtend" data-ref-filename="1458SignExtend">SignExtend</a>);</td></tr>
<tr><th id="5519">5519</th><td>             <a class="local col1 ref" href="#1461MIB" title='MIB' data-ref="1461MIB" data-ref-filename="1461MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5520">5520</th><td>           }}};</td></tr>
<tr><th id="5521">5521</th><td>}</td></tr>
<tr><th id="5522">5522</th><td></td></tr>
<tr><th id="5523">5523</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// Select a "register plus unscaled signed 9-bit immediate" address.  This</i></td></tr>
<tr><th id="5524">5524</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// should only match when there is an offset that is not valid for a scaled</i></td></tr>
<tr><th id="5525">5525</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// immediate addressing mode.  The "Size" argument is the size in bytes of the</i></td></tr>
<tr><th id="5526">5526</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// memory reference, which is needed here to know what is valid for a scaled</i></td></tr>
<tr><th id="5527">5527</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// immediate.</i></td></tr>
<tr><th id="5528">5528</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5529">5529</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled(llvm::MachineOperand &amp; Root, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1462Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1462Root" data-ref-filename="1462Root">Root</dfn>,</td></tr>
<tr><th id="5530">5530</th><td>                                                   <em>unsigned</em> <dfn class="local col3 decl" id="1463Size" title='Size' data-type='unsigned int' data-ref="1463Size" data-ref-filename="1463Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="5531">5531</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1464MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1464MRI" data-ref-filename="1464MRI">MRI</dfn> =</td></tr>
<tr><th id="5532">5532</th><td>      <a class="local col2 ref" href="#1462Root" title='Root' data-ref="1462Root" data-ref-filename="1462Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5533">5533</th><td></td></tr>
<tr><th id="5534">5534</th><td>  <b>if</b> (!<a class="local col2 ref" href="#1462Root" title='Root' data-ref="1462Root" data-ref-filename="1462Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5535">5535</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5536">5536</th><td></td></tr>
<tr><th id="5537">5537</th><td>  <b>if</b> (!<a class="member fn" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::InstructionSelector::isBaseWithConstantOffset' data-ref="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">isBaseWithConstantOffset</a>(<a class="local col2 ref" href="#1462Root" title='Root' data-ref="1462Root" data-ref-filename="1462Root">Root</a>, <a class="local col4 ref" href="#1464MRI" title='MRI' data-ref="1464MRI" data-ref-filename="1464MRI">MRI</a>))</td></tr>
<tr><th id="5538">5538</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5539">5539</th><td></td></tr>
<tr><th id="5540">5540</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1465RootDef" title='RootDef' data-type='llvm::MachineInstr *' data-ref="1465RootDef" data-ref-filename="1465RootDef">RootDef</dfn> = <a class="local col4 ref" href="#1464MRI" title='MRI' data-ref="1464MRI" data-ref-filename="1464MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col2 ref" href="#1462Root" title='Root' data-ref="1462Root" data-ref-filename="1462Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5541">5541</th><td>  <b>if</b> (!<a class="local col5 ref" href="#1465RootDef" title='RootDef' data-ref="1465RootDef" data-ref-filename="1465RootDef">RootDef</a>)</td></tr>
<tr><th id="5542">5542</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5543">5543</th><td></td></tr>
<tr><th id="5544">5544</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1466OffImm" title='OffImm' data-type='llvm::MachineOperand &amp;' data-ref="1466OffImm" data-ref-filename="1466OffImm">OffImm</dfn> = <a class="local col5 ref" href="#1465RootDef" title='RootDef' data-ref="1465RootDef" data-ref-filename="1465RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5545">5545</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1466OffImm" title='OffImm' data-ref="1466OffImm" data-ref-filename="1466OffImm">OffImm</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5546">5546</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5547">5547</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1467RHS" title='RHS' data-type='llvm::MachineInstr *' data-ref="1467RHS" data-ref-filename="1467RHS">RHS</dfn> = <a class="local col4 ref" href="#1464MRI" title='MRI' data-ref="1464MRI" data-ref-filename="1464MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col6 ref" href="#1466OffImm" title='OffImm' data-ref="1466OffImm" data-ref-filename="1466OffImm">OffImm</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5548">5548</th><td>  <b>if</b> (!<a class="local col7 ref" href="#1467RHS" title='RHS' data-ref="1467RHS" data-ref-filename="1467RHS">RHS</a> || <a class="local col7 ref" href="#1467RHS" title='RHS' data-ref="1467RHS" data-ref-filename="1467RHS">RHS</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>)</td></tr>
<tr><th id="5549">5549</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5550">5550</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1468RHSC" title='RHSC' data-type='int64_t' data-ref="1468RHSC" data-ref-filename="1468RHSC">RHSC</dfn>;</td></tr>
<tr><th id="5551">5551</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1469RHSOp1" title='RHSOp1' data-type='llvm::MachineOperand &amp;' data-ref="1469RHSOp1" data-ref-filename="1469RHSOp1">RHSOp1</dfn> = <a class="local col7 ref" href="#1467RHS" title='RHS' data-ref="1467RHS" data-ref-filename="1467RHS">RHS</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5552">5552</th><td>  <b>if</b> (!<a class="local col9 ref" href="#1469RHSOp1" title='RHSOp1' data-ref="1469RHSOp1" data-ref-filename="1469RHSOp1">RHSOp1</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>() || <a class="local col9 ref" href="#1469RHSOp1" title='RHSOp1' data-ref="1469RHSOp1" data-ref-filename="1469RHSOp1">RHSOp1</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt11getBitWidthEv" title='llvm::ConstantInt::getBitWidth' data-ref="_ZNK4llvm11ConstantInt11getBitWidthEv" data-ref-filename="_ZNK4llvm11ConstantInt11getBitWidthEv">getBitWidth</a>() &gt; <var>64</var>)</td></tr>
<tr><th id="5553">5553</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5554">5554</th><td>  <a class="local col8 ref" href="#1468RHSC" title='RHSC' data-ref="1468RHSC" data-ref-filename="1468RHSC">RHSC</a> = <a class="local col9 ref" href="#1469RHSOp1" title='RHSOp1' data-ref="1469RHSOp1" data-ref-filename="1469RHSOp1">RHSOp1</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="5555">5555</th><td></td></tr>
<tr><th id="5556">5556</th><td>  <i>// If the offset is valid as a scaled immediate, don't match here.</i></td></tr>
<tr><th id="5557">5557</th><td>  <b>if</b> ((<a class="local col8 ref" href="#1468RHSC" title='RHSC' data-ref="1468RHSC" data-ref-filename="1468RHSC">RHSC</a> &amp; (<a class="local col3 ref" href="#1463Size" title='Size' data-ref="1463Size" data-ref-filename="1463Size">Size</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#1468RHSC" title='RHSC' data-ref="1468RHSC" data-ref-filename="1468RHSC">RHSC</a> &gt;= <var>0</var> &amp;&amp; <a class="local col8 ref" href="#1468RHSC" title='RHSC' data-ref="1468RHSC" data-ref-filename="1468RHSC">RHSC</a> &lt; (<var>0x1000</var> &lt;&lt; <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col3 ref" href="#1463Size" title='Size' data-ref="1463Size" data-ref-filename="1463Size">Size</a>)))</td></tr>
<tr><th id="5558">5558</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5559">5559</th><td>  <b>if</b> (<a class="local col8 ref" href="#1468RHSC" title='RHSC' data-ref="1468RHSC" data-ref-filename="1468RHSC">RHSC</a> &gt;= -<var>256</var> &amp;&amp; <a class="local col8 ref" href="#1468RHSC" title='RHSC' data-ref="1468RHSC" data-ref-filename="1468RHSC">RHSC</a> &lt; <var>256</var>) {</td></tr>
<tr><th id="5560">5560</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1470Base" title='Base' data-type='llvm::MachineOperand &amp;' data-ref="1470Base" data-ref-filename="1470Base">Base</dfn> = <a class="local col5 ref" href="#1465RootDef" title='RootDef' data-ref="1465RootDef" data-ref-filename="1465RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5561">5561</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="5562">5562</th><td>        [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1471MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1471MIB" data-ref-filename="1471MIB">MIB</dfn>) { <a class="local col1 ref" href="#1471MIB" title='MIB' data-ref="1471MIB" data-ref-filename="1471MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1470Base" title='Base' data-ref="1470Base" data-ref-filename="1470Base">Base</a>); },</td></tr>
<tr><th id="5563">5563</th><td>        [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1472MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1472MIB" data-ref-filename="1472MIB">MIB</dfn>) { <a class="local col2 ref" href="#1472MIB" title='MIB' data-ref="1472MIB" data-ref-filename="1472MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1468RHSC" title='RHSC' data-ref="1468RHSC" data-ref-filename="1468RHSC">RHSC</a>); },</td></tr>
<tr><th id="5564">5564</th><td>    }};</td></tr>
<tr><th id="5565">5565</th><td>  }</td></tr>
<tr><th id="5566">5566</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5567">5567</th><td>}</td></tr>
<tr><th id="5568">5568</th><td></td></tr>
<tr><th id="5569">5569</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5570">5570</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::tryFoldAddLowIntoImm' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::tryFoldAddLowIntoImm(llvm::MachineInstr &amp; RootDef, unsigned int Size, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE">tryFoldAddLowIntoImm</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1473RootDef" title='RootDef' data-type='llvm::MachineInstr &amp;' data-ref="1473RootDef" data-ref-filename="1473RootDef">RootDef</dfn>,</td></tr>
<tr><th id="5571">5571</th><td>                                                 <em>unsigned</em> <dfn class="local col4 decl" id="1474Size" title='Size' data-type='unsigned int' data-ref="1474Size" data-ref-filename="1474Size">Size</dfn>,</td></tr>
<tr><th id="5572">5572</th><td>                                                 <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1475MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1475MRI" data-ref-filename="1475MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5573">5573</th><td>  <b>if</b> (<a class="local col3 ref" href="#1473RootDef" title='RootDef' data-ref="1473RootDef" data-ref-filename="1473RootDef">RootDef</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_ADD_LOW" title='llvm::AArch64::G_ADD_LOW' data-ref="llvm::AArch64::G_ADD_LOW" data-ref-filename="llvm..AArch64..G_ADD_LOW">G_ADD_LOW</a>)</td></tr>
<tr><th id="5574">5574</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5575">5575</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1476Adrp" title='Adrp' data-type='llvm::MachineInstr &amp;' data-ref="1476Adrp" data-ref-filename="1476Adrp">Adrp</dfn> = *<a class="local col5 ref" href="#1475MRI" title='MRI' data-ref="1475MRI" data-ref-filename="1475MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col3 ref" href="#1473RootDef" title='RootDef' data-ref="1473RootDef" data-ref-filename="1473RootDef">RootDef</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5576">5576</th><td>  <b>if</b> (<a class="local col6 ref" href="#1476Adrp" title='Adrp' data-ref="1476Adrp" data-ref-filename="1476Adrp">Adrp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>)</td></tr>
<tr><th id="5577">5577</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5578">5578</th><td></td></tr>
<tr><th id="5579">5579</th><td>  <i>// TODO: add heuristics like isWorthFoldingADDlow() from SelectionDAG.</i></td></tr>
<tr><th id="5580">5580</th><td><i>  // TODO: Need to check GV's offset % size if doing offset folding into globals.</i></td></tr>
<tr><th id="5581">5581</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Adrp.getOperand(<var>1</var>).getOffset() == <var>0</var> &amp;&amp; <q>"Unexpected offset in global"</q>);</td></tr>
<tr><th id="5582">5582</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1477GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1477GV" data-ref-filename="1477GV">GV</dfn> = <a class="local col6 ref" href="#1476Adrp" title='Adrp' data-ref="1476Adrp" data-ref-filename="1476Adrp">Adrp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="5583">5583</th><td>  <b>if</b> (<a class="local col7 ref" href="#1477GV" title='GV' data-ref="1477GV" data-ref-filename="1477GV">GV</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv" data-ref-filename="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>())</td></tr>
<tr><th id="5584">5584</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5585">5585</th><td></td></tr>
<tr><th id="5586">5586</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="1478MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1478MF" data-ref-filename="1478MF">MF</dfn> = *<a class="local col3 ref" href="#1473RootDef" title='RootDef' data-ref="1473RootDef" data-ref-filename="1473RootDef">RootDef</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5587">5587</th><td>  <b>if</b> (<a class="local col7 ref" href="#1477GV" title='GV' data-ref="1477GV" data-ref-filename="1477GV">GV</a>-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value19getPointerAlignmentERKNS_10DataLayoutE" title='llvm::Value::getPointerAlignment' data-ref="_ZNK4llvm5Value19getPointerAlignmentERKNS_10DataLayoutE" data-ref-filename="_ZNK4llvm5Value19getPointerAlignmentERKNS_10DataLayoutE">getPointerAlignment</a>(<a class="local col8 ref" href="#1478MF" title='MF' data-ref="1478MF" data-ref-filename="1478MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv" data-ref-filename="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>()) <a class="ref fn" href="../../../../include/llvm/Support/Alignment.h.html#_ZN4llvmltENS_5AlignEm" title='llvm::operator&lt;' data-ref="_ZN4llvmltENS_5AlignEm" data-ref-filename="_ZN4llvmltENS_5AlignEm">&lt;</a> <a class="local col4 ref" href="#1474Size" title='Size' data-ref="1474Size" data-ref-filename="1474Size">Size</a>)</td></tr>
<tr><th id="5588">5588</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5589">5589</th><td></td></tr>
<tr><th id="5590">5590</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1479OpFlags" title='OpFlags' data-type='unsigned int' data-ref="1479OpFlags" data-ref-filename="1479OpFlags">OpFlags</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..STI">STI</a>.<a class="ref fn" href="../AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::ClassifyGlobalReference' data-ref="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" data-ref-filename="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">ClassifyGlobalReference</a>(<a class="local col7 ref" href="#1477GV" title='GV' data-ref="1477GV" data-ref-filename="1477GV">GV</a>, <a class="local col8 ref" href="#1478MF" title='MF' data-ref="1478MF" data-ref-filename="1478MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>());</td></tr>
<tr><th id="5591">5591</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="1480MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="1480MIRBuilder" data-ref-filename="1480MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col3 ref" href="#1473RootDef" title='RootDef' data-ref="1473RootDef" data-ref-filename="1473RootDef">RootDef</a>);</td></tr>
<tr><th id="5592">5592</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1481AdrpReg" title='AdrpReg' data-type='llvm::Register' data-ref="1481AdrpReg" data-ref-filename="1481AdrpReg">AdrpReg</dfn> = <a class="local col6 ref" href="#1476Adrp" title='Adrp' data-ref="1476Adrp" data-ref-filename="1476Adrp">Adrp</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5593">5593</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1482MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1482MIB" data-ref-filename="1482MIB">MIB</dfn>) { <a class="local col2 ref" href="#1482MIB" title='MIB' data-ref="1482MIB" data-ref-filename="1482MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1481AdrpReg" title='AdrpReg' data-ref="1481AdrpReg" data-ref-filename="1481AdrpReg">AdrpReg</a>); },</td></tr>
<tr><th id="5594">5594</th><td>           [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1483MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1483MIB" data-ref-filename="1483MIB">MIB</dfn>) {</td></tr>
<tr><th id="5595">5595</th><td>             <a class="local col3 ref" href="#1483MIB" title='MIB' data-ref="1483MIB" data-ref-filename="1483MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#1477GV" title='GV' data-ref="1477GV" data-ref-filename="1477GV">GV</a>, <i>/* Offset */</i> <var>0</var>,</td></tr>
<tr><th id="5596">5596</th><td>                                  <a class="local col9 ref" href="#1479OpFlags" title='OpFlags' data-ref="1479OpFlags" data-ref-filename="1479OpFlags">OpFlags</a> | <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a> |</td></tr>
<tr><th id="5597">5597</th><td>                                      <span class="namespace">AArch64II::</span><a class="enum" href="../Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>);</td></tr>
<tr><th id="5598">5598</th><td>           }}};</td></tr>
<tr><th id="5599">5599</th><td>}</td></tr>
<tr><th id="5600">5600</th><td></td></tr>
<tr><th id="5601">5601</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">/// Select a "register plus scaled unsigned 12-bit immediate" address.  The</i></td></tr>
<tr><th id="5602">5602</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">/// "Size" argument is the size in bytes of the memory reference, which</i></td></tr>
<tr><th id="5603">5603</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">/// determines the scale.</i></td></tr>
<tr><th id="5604">5604</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5605">5605</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed(llvm::MachineOperand &amp; Root, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">selectAddrModeIndexed</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1484Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1484Root" data-ref-filename="1484Root">Root</dfn>,</td></tr>
<tr><th id="5606">5606</th><td>                                                  <em>unsigned</em> <dfn class="local col5 decl" id="1485Size" title='Size' data-type='unsigned int' data-ref="1485Size" data-ref-filename="1485Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="5607">5607</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="1486MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1486MF" data-ref-filename="1486MF">MF</dfn> = *<a class="local col4 ref" href="#1484Root" title='Root' data-ref="1484Root" data-ref-filename="1484Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5608">5608</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1487MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1487MRI" data-ref-filename="1487MRI">MRI</dfn> = <a class="local col6 ref" href="#1486MF" title='MF' data-ref="1486MF" data-ref-filename="1486MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5609">5609</th><td></td></tr>
<tr><th id="5610">5610</th><td>  <b>if</b> (!<a class="local col4 ref" href="#1484Root" title='Root' data-ref="1484Root" data-ref-filename="1484Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5611">5611</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5612">5612</th><td></td></tr>
<tr><th id="5613">5613</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1488RootDef" title='RootDef' data-type='llvm::MachineInstr *' data-ref="1488RootDef" data-ref-filename="1488RootDef">RootDef</dfn> = <a class="local col7 ref" href="#1487MRI" title='MRI' data-ref="1487MRI" data-ref-filename="1487MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col4 ref" href="#1484Root" title='Root' data-ref="1484Root" data-ref-filename="1484Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5614">5614</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1488RootDef" title='RootDef' data-ref="1488RootDef" data-ref-filename="1488RootDef">RootDef</a>)</td></tr>
<tr><th id="5615">5615</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5616">5616</th><td></td></tr>
<tr><th id="5617">5617</th><td>  <b>if</b> (<a class="local col8 ref" href="#1488RootDef" title='RootDef' data-ref="1488RootDef" data-ref-filename="1488RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX" data-ref-filename="llvm..TargetOpcode..G_FRAME_INDEX">G_FRAME_INDEX</a>) {</td></tr>
<tr><th id="5618">5618</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="5619">5619</th><td>        [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1489MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1489MIB" data-ref-filename="1489MIB">MIB</dfn>) { <a class="local col9 ref" href="#1489MIB" title='MIB' data-ref="1489MIB" data-ref-filename="1489MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#1488RootDef" title='RootDef' data-ref="1488RootDef" data-ref-filename="1488RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)); },</td></tr>
<tr><th id="5620">5620</th><td>        [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1490MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1490MIB" data-ref-filename="1490MIB">MIB</dfn>) { <a class="local col0 ref" href="#1490MIB" title='MIB' data-ref="1490MIB" data-ref-filename="1490MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); },</td></tr>
<tr><th id="5621">5621</th><td>    }};</td></tr>
<tr><th id="5622">5622</th><td>  }</td></tr>
<tr><th id="5623">5623</th><td></td></tr>
<tr><th id="5624">5624</th><td>  <span class="namespace">CodeModel::</span><a class="type" href="../../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model" data-ref-filename="llvm..CodeModel..Model">Model</a> <dfn class="local col1 decl" id="1491CM" title='CM' data-type='CodeModel::Model' data-ref="1491CM" data-ref-filename="1491CM">CM</dfn> = <a class="local col6 ref" href="#1486MF" title='MF' data-ref="1486MF" data-ref-filename="1486MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>();</td></tr>
<tr><th id="5625">5625</th><td>  <i>// Check if we can fold in the ADD of small code model ADRP + ADD address.</i></td></tr>
<tr><th id="5626">5626</th><td>  <b>if</b> (<a class="local col1 ref" href="#1491CM" title='CM' data-ref="1491CM" data-ref-filename="1491CM">CM</a> == <span class="namespace">CodeModel::</span><a class="enum" href="../../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Small" title='llvm::CodeModel::Small' data-ref="llvm::CodeModel::Small" data-ref-filename="llvm..CodeModel..Small">Small</a>) {</td></tr>
<tr><th id="5627">5627</th><td>    <em>auto</em> <dfn class="local col2 decl" id="1492OpFns" title='OpFns' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="1492OpFns" data-ref-filename="1492OpFns">OpFns</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::tryFoldAddLowIntoImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE">tryFoldAddLowIntoImm</a>(<span class='refarg'>*<a class="local col8 ref" href="#1488RootDef" title='RootDef' data-ref="1488RootDef" data-ref-filename="1488RootDef">RootDef</a></span>, <a class="local col5 ref" href="#1485Size" title='Size' data-ref="1485Size" data-ref-filename="1485Size">Size</a>, <span class='refarg'><a class="local col7 ref" href="#1487MRI" title='MRI' data-ref="1487MRI" data-ref-filename="1487MRI">MRI</a></span>);</td></tr>
<tr><th id="5628">5628</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col2 ref" href="#1492OpFns" title='OpFns' data-ref="1492OpFns" data-ref-filename="1492OpFns">OpFns</a>)</td></tr>
<tr><th id="5629">5629</th><td>      <b>return</b> <a class="local col2 ref" href="#1492OpFns" title='OpFns' data-ref="1492OpFns" data-ref-filename="1492OpFns">OpFns</a>;</td></tr>
<tr><th id="5630">5630</th><td>  }</td></tr>
<tr><th id="5631">5631</th><td></td></tr>
<tr><th id="5632">5632</th><td>  <b>if</b> (<a class="member fn" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::InstructionSelector::isBaseWithConstantOffset' data-ref="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">isBaseWithConstantOffset</a>(<a class="local col4 ref" href="#1484Root" title='Root' data-ref="1484Root" data-ref-filename="1484Root">Root</a>, <a class="local col7 ref" href="#1487MRI" title='MRI' data-ref="1487MRI" data-ref-filename="1487MRI">MRI</a>)) {</td></tr>
<tr><th id="5633">5633</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1493LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1493LHS" data-ref-filename="1493LHS">LHS</dfn> = <a class="local col8 ref" href="#1488RootDef" title='RootDef' data-ref="1488RootDef" data-ref-filename="1488RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5634">5634</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1494RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1494RHS" data-ref-filename="1494RHS">RHS</dfn> = <a class="local col8 ref" href="#1488RootDef" title='RootDef' data-ref="1488RootDef" data-ref-filename="1488RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5635">5635</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1495LHSDef" title='LHSDef' data-type='llvm::MachineInstr *' data-ref="1495LHSDef" data-ref-filename="1495LHSDef">LHSDef</dfn> = <a class="local col7 ref" href="#1487MRI" title='MRI' data-ref="1487MRI" data-ref-filename="1487MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col3 ref" href="#1493LHS" title='LHS' data-ref="1493LHS" data-ref-filename="1493LHS">LHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5636">5636</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1496RHSDef" title='RHSDef' data-type='llvm::MachineInstr *' data-ref="1496RHSDef" data-ref-filename="1496RHSDef">RHSDef</dfn> = <a class="local col7 ref" href="#1487MRI" title='MRI' data-ref="1487MRI" data-ref-filename="1487MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col4 ref" href="#1494RHS" title='RHS' data-ref="1494RHS" data-ref-filename="1494RHS">RHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5637">5637</th><td>    <b>if</b> (<a class="local col5 ref" href="#1495LHSDef" title='LHSDef' data-ref="1495LHSDef" data-ref-filename="1495LHSDef">LHSDef</a> &amp;&amp; <a class="local col6 ref" href="#1496RHSDef" title='RHSDef' data-ref="1496RHSDef" data-ref-filename="1496RHSDef">RHSDef</a>) {</td></tr>
<tr><th id="5638">5638</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="1497RHSC" title='RHSC' data-type='int64_t' data-ref="1497RHSC" data-ref-filename="1497RHSC">RHSC</dfn> = (<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>)<a class="local col6 ref" href="#1496RHSDef" title='RHSDef' data-ref="1496RHSDef" data-ref-filename="1496RHSDef">RHSDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="5639">5639</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="1498Scale" title='Scale' data-type='unsigned int' data-ref="1498Scale" data-ref-filename="1498Scale">Scale</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col5 ref" href="#1485Size" title='Size' data-ref="1485Size" data-ref-filename="1485Size">Size</a>);</td></tr>
<tr><th id="5640">5640</th><td>      <b>if</b> ((<a class="local col7 ref" href="#1497RHSC" title='RHSC' data-ref="1497RHSC" data-ref-filename="1497RHSC">RHSC</a> &amp; (<a class="local col5 ref" href="#1485Size" title='Size' data-ref="1485Size" data-ref-filename="1485Size">Size</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <a class="local col7 ref" href="#1497RHSC" title='RHSC' data-ref="1497RHSC" data-ref-filename="1497RHSC">RHSC</a> &gt;= <var>0</var> &amp;&amp; <a class="local col7 ref" href="#1497RHSC" title='RHSC' data-ref="1497RHSC" data-ref-filename="1497RHSC">RHSC</a> &lt; (<var>0x1000</var> &lt;&lt; <a class="local col8 ref" href="#1498Scale" title='Scale' data-ref="1498Scale" data-ref-filename="1498Scale">Scale</a>)) {</td></tr>
<tr><th id="5641">5641</th><td>        <b>if</b> (<a class="local col5 ref" href="#1495LHSDef" title='LHSDef' data-ref="1495LHSDef" data-ref-filename="1495LHSDef">LHSDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX" data-ref-filename="llvm..TargetOpcode..G_FRAME_INDEX">G_FRAME_INDEX</a>)</td></tr>
<tr><th id="5642">5642</th><td>          <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="5643">5643</th><td>              [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1499MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1499MIB" data-ref-filename="1499MIB">MIB</dfn>) { <a class="local col9 ref" href="#1499MIB" title='MIB' data-ref="1499MIB" data-ref-filename="1499MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#1495LHSDef" title='LHSDef' data-ref="1495LHSDef" data-ref-filename="1495LHSDef">LHSDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)); },</td></tr>
<tr><th id="5644">5644</th><td>              [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1500MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1500MIB" data-ref-filename="1500MIB">MIB</dfn>) { <a class="local col0 ref" href="#1500MIB" title='MIB' data-ref="1500MIB" data-ref-filename="1500MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#1497RHSC" title='RHSC' data-ref="1497RHSC" data-ref-filename="1497RHSC">RHSC</a> &gt;&gt; <a class="local col8 ref" href="#1498Scale" title='Scale' data-ref="1498Scale" data-ref-filename="1498Scale">Scale</a>); },</td></tr>
<tr><th id="5645">5645</th><td>          }};</td></tr>
<tr><th id="5646">5646</th><td></td></tr>
<tr><th id="5647">5647</th><td>        <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="5648">5648</th><td>            [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1501MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1501MIB" data-ref-filename="1501MIB">MIB</dfn>) { <a class="local col1 ref" href="#1501MIB" title='MIB' data-ref="1501MIB" data-ref-filename="1501MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#1493LHS" title='LHS' data-ref="1493LHS" data-ref-filename="1493LHS">LHS</a>); },</td></tr>
<tr><th id="5649">5649</th><td>            [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1502MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1502MIB" data-ref-filename="1502MIB">MIB</dfn>) { <a class="local col2 ref" href="#1502MIB" title='MIB' data-ref="1502MIB" data-ref-filename="1502MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#1497RHSC" title='RHSC' data-ref="1497RHSC" data-ref-filename="1497RHSC">RHSC</a> &gt;&gt; <a class="local col8 ref" href="#1498Scale" title='Scale' data-ref="1498Scale" data-ref-filename="1498Scale">Scale</a>); },</td></tr>
<tr><th id="5650">5650</th><td>        }};</td></tr>
<tr><th id="5651">5651</th><td>      }</td></tr>
<tr><th id="5652">5652</th><td>    }</td></tr>
<tr><th id="5653">5653</th><td>  }</td></tr>
<tr><th id="5654">5654</th><td></td></tr>
<tr><th id="5655">5655</th><td>  <i>// Before falling back to our general case, check if the unscaled</i></td></tr>
<tr><th id="5656">5656</th><td><i>  // instructions can handle this. If so, that's preferable.</i></td></tr>
<tr><th id="5657">5657</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col4 ref" href="#1484Root" title='Root' data-ref="1484Root" data-ref-filename="1484Root">Root</a></span>, <a class="local col5 ref" href="#1485Size" title='Size' data-ref="1485Size" data-ref-filename="1485Size">Size</a>).<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv" data-ref-filename="_ZNK4llvm8Optional8hasValueEv">hasValue</a>())</td></tr>
<tr><th id="5658">5658</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5659">5659</th><td></td></tr>
<tr><th id="5660">5660</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="5661">5661</th><td>      [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1503MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1503MIB" data-ref-filename="1503MIB">MIB</dfn>) { <a class="local col3 ref" href="#1503MIB" title='MIB' data-ref="1503MIB" data-ref-filename="1503MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#1484Root" title='Root' data-ref="1484Root" data-ref-filename="1484Root">Root</a>); },</td></tr>
<tr><th id="5662">5662</th><td>      [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1504MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1504MIB" data-ref-filename="1504MIB">MIB</dfn>) { <a class="local col4 ref" href="#1504MIB" title='MIB' data-ref="1504MIB" data-ref-filename="1504MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); },</td></tr>
<tr><th id="5663">5663</th><td>  }};</td></tr>
<tr><th id="5664">5664</th><td>}</td></tr>
<tr><th id="5665">5665</th><td></td></tr>
<tr><th id="5666">5666</th><td><i class="doc" data-doc="_ZL19getShiftTypeForInstRN4llvm12MachineInstrE">/// Given a shift instruction, return the correct shift type for that</i></td></tr>
<tr><th id="5667">5667</th><td><i class="doc" data-doc="_ZL19getShiftTypeForInstRN4llvm12MachineInstrE">/// instruction.</i></td></tr>
<tr><th id="5668">5668</th><td><em>static</em> <span class="namespace">AArch64_AM::</span><a class="type" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="tu decl def fn" id="_ZL19getShiftTypeForInstRN4llvm12MachineInstrE" title='getShiftTypeForInst' data-type='AArch64_AM::ShiftExtendType getShiftTypeForInst(llvm::MachineInstr &amp; MI)' data-ref="_ZL19getShiftTypeForInstRN4llvm12MachineInstrE" data-ref-filename="_ZL19getShiftTypeForInstRN4llvm12MachineInstrE">getShiftTypeForInst</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1505MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1505MI" data-ref-filename="1505MI">MI</dfn>) {</td></tr>
<tr><th id="5669">5669</th><td>  <i>// TODO: Handle AArch64_AM::ROR</i></td></tr>
<tr><th id="5670">5670</th><td>  <b>switch</b> (<a class="local col5 ref" href="#1505MI" title='MI' data-ref="1505MI" data-ref-filename="1505MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5671">5671</th><td>  <b>default</b>:</td></tr>
<tr><th id="5672">5672</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="5673">5673</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="5674">5674</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>;</td></tr>
<tr><th id="5675">5675</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="5676">5676</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSR" title='llvm::AArch64_AM::LSR' data-ref="llvm::AArch64_AM::LSR" data-ref-filename="llvm..AArch64_AM..LSR">LSR</a>;</td></tr>
<tr><th id="5677">5677</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="5678">5678</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ASR" title='llvm::AArch64_AM::ASR' data-ref="llvm::AArch64_AM::ASR" data-ref-filename="llvm..AArch64_AM..ASR">ASR</a>;</td></tr>
<tr><th id="5679">5679</th><td>  }</td></tr>
<tr><th id="5680">5680</th><td>}</td></tr>
<tr><th id="5681">5681</th><td></td></tr>
<tr><th id="5682">5682</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE">/// Select a "shifted register" operand. If the value is not shifted, set the</i></td></tr>
<tr><th id="5683">5683</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE">/// shift operand to a default value of "lsl 0".</i></td></tr>
<tr><th id="5684">5684</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE">///</i></td></tr>
<tr><th id="5685">5685</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE">/// TODO: Allow shifted register to be rotated in logical instructions.</i></td></tr>
<tr><th id="5686">5686</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5687">5687</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectShiftedRegister' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectShiftedRegister(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE">selectShiftedRegister</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1506Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1506Root" data-ref-filename="1506Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="5688">5688</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1506Root" title='Root' data-ref="1506Root" data-ref-filename="1506Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5689">5689</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5690">5690</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1507MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1507MRI" data-ref-filename="1507MRI">MRI</dfn> =</td></tr>
<tr><th id="5691">5691</th><td>      <a class="local col6 ref" href="#1506Root" title='Root' data-ref="1506Root" data-ref-filename="1506Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5692">5692</th><td></td></tr>
<tr><th id="5693">5693</th><td>  <i>// Check if the operand is defined by an instruction which corresponds to</i></td></tr>
<tr><th id="5694">5694</th><td><i>  // a ShiftExtendType. E.g. a G_SHL, G_LSHR, etc.</i></td></tr>
<tr><th id="5695">5695</th><td><i>  //</i></td></tr>
<tr><th id="5696">5696</th><td><i>  // TODO: Handle AArch64_AM::ROR for logical instructions.</i></td></tr>
<tr><th id="5697">5697</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1508ShiftInst" title='ShiftInst' data-type='llvm::MachineInstr *' data-ref="1508ShiftInst" data-ref-filename="1508ShiftInst">ShiftInst</dfn> = <a class="local col7 ref" href="#1507MRI" title='MRI' data-ref="1507MRI" data-ref-filename="1507MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col6 ref" href="#1506Root" title='Root' data-ref="1506Root" data-ref-filename="1506Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5698">5698</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1508ShiftInst" title='ShiftInst' data-ref="1508ShiftInst" data-ref-filename="1508ShiftInst">ShiftInst</a>)</td></tr>
<tr><th id="5699">5699</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5700">5700</th><td>  <span class="namespace">AArch64_AM::</span><a class="type" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col9 decl" id="1509ShType" title='ShType' data-type='AArch64_AM::ShiftExtendType' data-ref="1509ShType" data-ref-filename="1509ShType">ShType</dfn> = <a class="tu ref fn" href="#_ZL19getShiftTypeForInstRN4llvm12MachineInstrE" title='getShiftTypeForInst' data-use='c' data-ref="_ZL19getShiftTypeForInstRN4llvm12MachineInstrE" data-ref-filename="_ZL19getShiftTypeForInstRN4llvm12MachineInstrE">getShiftTypeForInst</a>(<span class='refarg'>*<a class="local col8 ref" href="#1508ShiftInst" title='ShiftInst' data-ref="1508ShiftInst" data-ref-filename="1508ShiftInst">ShiftInst</a></span>);</td></tr>
<tr><th id="5701">5701</th><td>  <b>if</b> (<a class="local col9 ref" href="#1509ShType" title='ShType' data-ref="1509ShType" data-ref-filename="1509ShType">ShType</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>)</td></tr>
<tr><th id="5702">5702</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5703">5703</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">isWorthFoldingIntoExtendedReg</a>(<span class='refarg'>*<a class="local col8 ref" href="#1508ShiftInst" title='ShiftInst' data-ref="1508ShiftInst" data-ref-filename="1508ShiftInst">ShiftInst</a></span>, <a class="local col7 ref" href="#1507MRI" title='MRI' data-ref="1507MRI" data-ref-filename="1507MRI">MRI</a>))</td></tr>
<tr><th id="5704">5704</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5705">5705</th><td></td></tr>
<tr><th id="5706">5706</th><td>  <i>// Need an immediate on the RHS.</i></td></tr>
<tr><th id="5707">5707</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1510ShiftRHS" title='ShiftRHS' data-type='llvm::MachineOperand &amp;' data-ref="1510ShiftRHS" data-ref-filename="1510ShiftRHS">ShiftRHS</dfn> = <a class="local col8 ref" href="#1508ShiftInst" title='ShiftInst' data-ref="1508ShiftInst" data-ref-filename="1508ShiftInst">ShiftInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5708">5708</th><td>  <em>auto</em> <dfn class="local col1 decl" id="1511Immed" title='Immed' data-type='llvm::Optional&lt;unsigned long&gt;' data-ref="1511Immed" data-ref-filename="1511Immed">Immed</dfn> = <a class="tu ref fn" href="#_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-use='c' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</a>(<a class="local col0 ref" href="#1510ShiftRHS" title='ShiftRHS' data-ref="1510ShiftRHS" data-ref-filename="1510ShiftRHS">ShiftRHS</a>);</td></tr>
<tr><th id="5709">5709</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col1 ref" href="#1511Immed" title='Immed' data-ref="1511Immed" data-ref-filename="1511Immed">Immed</a>)</td></tr>
<tr><th id="5710">5710</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5711">5711</th><td></td></tr>
<tr><th id="5712">5712</th><td>  <i>// We have something that we can fold. Fold in the shift's LHS and RHS into</i></td></tr>
<tr><th id="5713">5713</th><td><i>  // the instruction.</i></td></tr>
<tr><th id="5714">5714</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1512ShiftLHS" title='ShiftLHS' data-type='llvm::MachineOperand &amp;' data-ref="1512ShiftLHS" data-ref-filename="1512ShiftLHS">ShiftLHS</dfn> = <a class="local col8 ref" href="#1508ShiftInst" title='ShiftInst' data-ref="1508ShiftInst" data-ref-filename="1508ShiftInst">ShiftInst</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5715">5715</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1513ShiftReg" title='ShiftReg' data-type='llvm::Register' data-ref="1513ShiftReg" data-ref-filename="1513ShiftReg">ShiftReg</dfn> = <a class="local col2 ref" href="#1512ShiftLHS" title='ShiftLHS' data-ref="1512ShiftLHS" data-ref-filename="1512ShiftLHS">ShiftLHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5716">5716</th><td></td></tr>
<tr><th id="5717">5717</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1514NumBits" title='NumBits' data-type='unsigned int' data-ref="1514NumBits" data-ref-filename="1514NumBits">NumBits</dfn> = <a class="local col7 ref" href="#1507MRI" title='MRI' data-ref="1507MRI" data-ref-filename="1507MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1513ShiftReg" title='ShiftReg' data-ref="1513ShiftReg" data-ref-filename="1513ShiftReg">ShiftReg</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="5718">5718</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1515Val" title='Val' data-type='unsigned int' data-ref="1515Val" data-ref-filename="1515Val">Val</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col1 ref" href="#1511Immed" title='Immed' data-ref="1511Immed" data-ref-filename="1511Immed">Immed</a> &amp; (<a class="local col4 ref" href="#1514NumBits" title='NumBits' data-ref="1514NumBits" data-ref-filename="1514NumBits">NumBits</a> - <var>1</var>);</td></tr>
<tr><th id="5719">5719</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1516ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="1516ShiftVal" data-ref-filename="1516ShiftVal">ShiftVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<a class="local col9 ref" href="#1509ShType" title='ShType' data-ref="1509ShType" data-ref-filename="1509ShType">ShType</a>, <a class="local col5 ref" href="#1515Val" title='Val' data-ref="1515Val" data-ref-filename="1515Val">Val</a>);</td></tr>
<tr><th id="5720">5720</th><td></td></tr>
<tr><th id="5721">5721</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1517MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1517MIB" data-ref-filename="1517MIB">MIB</dfn>) { <a class="local col7 ref" href="#1517MIB" title='MIB' data-ref="1517MIB" data-ref-filename="1517MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1513ShiftReg" title='ShiftReg' data-ref="1513ShiftReg" data-ref-filename="1513ShiftReg">ShiftReg</a>); },</td></tr>
<tr><th id="5722">5722</th><td>           [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1518MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1518MIB" data-ref-filename="1518MIB">MIB</dfn>) { <a class="local col8 ref" href="#1518MIB" title='MIB' data-ref="1518MIB" data-ref-filename="1518MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1516ShiftVal" title='ShiftVal' data-ref="1516ShiftVal" data-ref-filename="1516ShiftVal">ShiftVal</a>); }}};</td></tr>
<tr><th id="5723">5723</th><td>}</td></tr>
<tr><th id="5724">5724</th><td></td></tr>
<tr><th id="5725">5725</th><td><span class="namespace">AArch64_AM::</span><a class="type" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" title='(anonymous namespace)::AArch64InstructionSelector::getExtendTypeForInst' data-type='AArch64_AM::ShiftExtendType (anonymous namespace)::AArch64InstructionSelector::getExtendTypeForInst(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, bool IsLoadStore = false) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">getExtendTypeForInst</dfn>(</td></tr>
<tr><th id="5726">5726</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1519MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1519MI" data-ref-filename="1519MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1520MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1520MRI" data-ref-filename="1520MRI">MRI</dfn>, <em>bool</em> <dfn class="local col1 decl" id="1521IsLoadStore" title='IsLoadStore' data-type='bool' data-ref="1521IsLoadStore" data-ref-filename="1521IsLoadStore">IsLoadStore</dfn>) <em>const</em> {</td></tr>
<tr><th id="5727">5727</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1522Opc" title='Opc' data-type='unsigned int' data-ref="1522Opc" data-ref-filename="1522Opc">Opc</dfn> = <a class="local col9 ref" href="#1519MI" title='MI' data-ref="1519MI" data-ref-filename="1519MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5728">5728</th><td></td></tr>
<tr><th id="5729">5729</th><td>  <i>// Handle explicit extend instructions first.</i></td></tr>
<tr><th id="5730">5730</th><td>  <b>if</b> (<a class="local col2 ref" href="#1522Opc" title='Opc' data-ref="1522Opc" data-ref-filename="1522Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a> || <a class="local col2 ref" href="#1522Opc" title='Opc' data-ref="1522Opc" data-ref-filename="1522Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#396" title='llvm::TargetOpcode::G_SEXT_INREG' data-ref="llvm::TargetOpcode::G_SEXT_INREG" data-ref-filename="llvm..TargetOpcode..G_SEXT_INREG">G_SEXT_INREG</a>) {</td></tr>
<tr><th id="5731">5731</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1523Size" title='Size' data-type='unsigned int' data-ref="1523Size" data-ref-filename="1523Size">Size</dfn>;</td></tr>
<tr><th id="5732">5732</th><td>    <b>if</b> (<a class="local col2 ref" href="#1522Opc" title='Opc' data-ref="1522Opc" data-ref-filename="1522Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a>)</td></tr>
<tr><th id="5733">5733</th><td>      <a class="local col3 ref" href="#1523Size" title='Size' data-ref="1523Size" data-ref-filename="1523Size">Size</a> = <a class="local col0 ref" href="#1520MRI" title='MRI' data-ref="1520MRI" data-ref-filename="1520MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col9 ref" href="#1519MI" title='MI' data-ref="1519MI" data-ref-filename="1519MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="5734">5734</th><td>    <b>else</b></td></tr>
<tr><th id="5735">5735</th><td>      <a class="local col3 ref" href="#1523Size" title='Size' data-ref="1523Size" data-ref-filename="1523Size">Size</a> = <a class="local col9 ref" href="#1519MI" title='MI' data-ref="1519MI" data-ref-filename="1519MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5736">5736</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Size != <var>64</var> &amp;&amp; <q>"Extend from 64 bits?"</q>);</td></tr>
<tr><th id="5737">5737</th><td>    <b>switch</b> (<a class="local col3 ref" href="#1523Size" title='Size' data-ref="1523Size" data-ref-filename="1523Size">Size</a>) {</td></tr>
<tr><th id="5738">5738</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="5739">5739</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTB" title='llvm::AArch64_AM::SXTB' data-ref="llvm::AArch64_AM::SXTB" data-ref-filename="llvm..AArch64_AM..SXTB">SXTB</a>;</td></tr>
<tr><th id="5740">5740</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="5741">5741</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTH" title='llvm::AArch64_AM::SXTH' data-ref="llvm::AArch64_AM::SXTH" data-ref-filename="llvm..AArch64_AM..SXTH">SXTH</a>;</td></tr>
<tr><th id="5742">5742</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="5743">5743</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>;</td></tr>
<tr><th id="5744">5744</th><td>    <b>default</b>:</td></tr>
<tr><th id="5745">5745</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="5746">5746</th><td>    }</td></tr>
<tr><th id="5747">5747</th><td>  }</td></tr>
<tr><th id="5748">5748</th><td></td></tr>
<tr><th id="5749">5749</th><td>  <b>if</b> (<a class="local col2 ref" href="#1522Opc" title='Opc' data-ref="1522Opc" data-ref-filename="1522Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a> || <a class="local col2 ref" href="#1522Opc" title='Opc' data-ref="1522Opc" data-ref-filename="1522Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT" data-ref-filename="llvm..TargetOpcode..G_ANYEXT">G_ANYEXT</a>) {</td></tr>
<tr><th id="5750">5750</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="1524Size" title='Size' data-type='unsigned int' data-ref="1524Size" data-ref-filename="1524Size">Size</dfn> = <a class="local col0 ref" href="#1520MRI" title='MRI' data-ref="1520MRI" data-ref-filename="1520MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col9 ref" href="#1519MI" title='MI' data-ref="1519MI" data-ref-filename="1519MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="5751">5751</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Size != <var>64</var> &amp;&amp; <q>"Extend from 64 bits?"</q>);</td></tr>
<tr><th id="5752">5752</th><td>    <b>switch</b> (<a class="local col4 ref" href="#1524Size" title='Size' data-ref="1524Size" data-ref-filename="1524Size">Size</a>) {</td></tr>
<tr><th id="5753">5753</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="5754">5754</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTB" title='llvm::AArch64_AM::UXTB' data-ref="llvm::AArch64_AM::UXTB" data-ref-filename="llvm..AArch64_AM..UXTB">UXTB</a>;</td></tr>
<tr><th id="5755">5755</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="5756">5756</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTH" title='llvm::AArch64_AM::UXTH' data-ref="llvm::AArch64_AM::UXTH" data-ref-filename="llvm..AArch64_AM..UXTH">UXTH</a>;</td></tr>
<tr><th id="5757">5757</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="5758">5758</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>;</td></tr>
<tr><th id="5759">5759</th><td>    <b>default</b>:</td></tr>
<tr><th id="5760">5760</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="5761">5761</th><td>    }</td></tr>
<tr><th id="5762">5762</th><td>  }</td></tr>
<tr><th id="5763">5763</th><td></td></tr>
<tr><th id="5764">5764</th><td>  <i>// Don't have an explicit extend. Try to handle a G_AND with a constant mask</i></td></tr>
<tr><th id="5765">5765</th><td><i>  // on the RHS.</i></td></tr>
<tr><th id="5766">5766</th><td>  <b>if</b> (<a class="local col2 ref" href="#1522Opc" title='Opc' data-ref="1522Opc" data-ref-filename="1522Opc">Opc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>)</td></tr>
<tr><th id="5767">5767</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="5768">5768</th><td></td></tr>
<tr><th id="5769">5769</th><td>  <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <dfn class="local col5 decl" id="1525MaybeAndMask" title='MaybeAndMask' data-type='Optional&lt;uint64_t&gt;' data-ref="1525MaybeAndMask" data-ref-filename="1525MaybeAndMask">MaybeAndMask</dfn> = <a class="tu ref fn" href="#_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-use='c' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</a>(<a class="local col9 ref" href="#1519MI" title='MI' data-ref="1519MI" data-ref-filename="1519MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="5770">5770</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#1525MaybeAndMask" title='MaybeAndMask' data-ref="1525MaybeAndMask" data-ref-filename="1525MaybeAndMask">MaybeAndMask</a>)</td></tr>
<tr><th id="5771">5771</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="5772">5772</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="1526AndMask" title='AndMask' data-type='uint64_t' data-ref="1526AndMask" data-ref-filename="1526AndMask">AndMask</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#1525MaybeAndMask" title='MaybeAndMask' data-ref="1525MaybeAndMask" data-ref-filename="1525MaybeAndMask">MaybeAndMask</a>;</td></tr>
<tr><th id="5773">5773</th><td>  <b>switch</b> (<a class="local col6 ref" href="#1526AndMask" title='AndMask' data-ref="1526AndMask" data-ref-filename="1526AndMask">AndMask</a>) {</td></tr>
<tr><th id="5774">5774</th><td>  <b>default</b>:</td></tr>
<tr><th id="5775">5775</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="5776">5776</th><td>  <b>case</b> <var>0xFF</var>:</td></tr>
<tr><th id="5777">5777</th><td>    <b>return</b> !<a class="local col1 ref" href="#1521IsLoadStore" title='IsLoadStore' data-ref="1521IsLoadStore" data-ref-filename="1521IsLoadStore">IsLoadStore</a> ? <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTB" title='llvm::AArch64_AM::UXTB' data-ref="llvm::AArch64_AM::UXTB" data-ref-filename="llvm..AArch64_AM..UXTB">UXTB</a> : <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="5778">5778</th><td>  <b>case</b> <var>0xFFFF</var>:</td></tr>
<tr><th id="5779">5779</th><td>    <b>return</b> !<a class="local col1 ref" href="#1521IsLoadStore" title='IsLoadStore' data-ref="1521IsLoadStore" data-ref-filename="1521IsLoadStore">IsLoadStore</a> ? <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTH" title='llvm::AArch64_AM::UXTH' data-ref="llvm::AArch64_AM::UXTH" data-ref-filename="llvm..AArch64_AM..UXTH">UXTH</a> : <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="5780">5780</th><td>  <b>case</b> <var>0xFFFFFFFF</var>:</td></tr>
<tr><th id="5781">5781</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>;</td></tr>
<tr><th id="5782">5782</th><td>  }</td></tr>
<tr><th id="5783">5783</th><td>}</td></tr>
<tr><th id="5784">5784</th><td></td></tr>
<tr><th id="5785">5785</th><td><a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::moveScalarRegClass' data-type='llvm::Register (anonymous namespace)::AArch64InstructionSelector::moveScalarRegClass(llvm::Register Reg, const llvm::TargetRegisterClass &amp; RC, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">moveScalarRegClass</dfn>(</td></tr>
<tr><th id="5786">5786</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1527Reg" title='Reg' data-type='llvm::Register' data-ref="1527Reg" data-ref-filename="1527Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="1528RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="1528RC" data-ref-filename="1528RC">RC</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="1529MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="1529MIB" data-ref-filename="1529MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="5787">5787</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1530MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1530MRI" data-ref-filename="1530MRI">MRI</dfn> = *<a class="local col9 ref" href="#1529MIB" title='MIB' data-ref="1529MIB" data-ref-filename="1529MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="5788">5788</th><td>  <em>auto</em> <dfn class="local col1 decl" id="1531Ty" title='Ty' data-type='llvm::LLT' data-ref="1531Ty" data-ref-filename="1531Ty">Ty</dfn> = <a class="local col0 ref" href="#1530MRI" title='MRI' data-ref="1530MRI" data-ref-filename="1530MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1527Reg" title='Reg' data-ref="1527Reg" data-ref-filename="1527Reg">Reg</a>);</td></tr>
<tr><th id="5789">5789</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Ty.isVector() &amp;&amp; <q>"Expected scalars only!"</q>);</td></tr>
<tr><th id="5790">5790</th><td>  <b>if</b> (<a class="local col1 ref" href="#1531Ty" title='Ty' data-ref="1531Ty" data-ref-filename="1531Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<a class="local col8 ref" href="#1528RC" title='RC' data-ref="1528RC" data-ref-filename="1528RC">RC</a>))</td></tr>
<tr><th id="5791">5791</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col7 ref" href="#1527Reg" title='Reg' data-ref="1527Reg" data-ref-filename="1527Reg">Reg</a>;</td></tr>
<tr><th id="5792">5792</th><td></td></tr>
<tr><th id="5793">5793</th><td>  <i>// Create a copy and immediately select it.</i></td></tr>
<tr><th id="5794">5794</th><td><i>  // FIXME: We should have an emitCopy function?</i></td></tr>
<tr><th id="5795">5795</th><td>  <em>auto</em> <dfn class="local col2 decl" id="1532Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="1532Copy" data-ref-filename="1532Copy">Copy</dfn> = <a class="local col9 ref" href="#1529MIB" title='MIB' data-ref="1529MIB" data-ref-filename="1529MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE">{</a>&amp;<a class="local col8 ref" href="#1528RC" title='RC' data-ref="1528RC" data-ref-filename="1528RC">RC</a>}, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE">{</a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1527Reg" title='Reg' data-ref="1527Reg" data-ref-filename="1527Reg">Reg</a>});</td></tr>
<tr><th id="5796">5796</th><td>  <a class="tu ref fn" href="#_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-use='c' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#1532Copy" title='Copy' data-ref="1532Copy" data-ref-filename="1532Copy">Copy</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TII">TII</a>, <span class='refarg'><a class="local col0 ref" href="#1530MRI" title='MRI' data-ref="1530MRI" data-ref-filename="1530MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="5797">5797</th><td>  <b>return</b> <a class="local col2 ref" href="#1532Copy" title='Copy' data-ref="1532Copy" data-ref-filename="1532Copy">Copy</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="5798">5798</th><td>}</td></tr>
<tr><th id="5799">5799</th><td></td></tr>
<tr><th id="5800">5800</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE">/// Select an "extended register" operand. This operand folds in an extend</i></td></tr>
<tr><th id="5801">5801</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE">/// followed by an optional left shift.</i></td></tr>
<tr><th id="5802">5802</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="5803">5803</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithExtendedRegister' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectArithExtendedRegister(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE">selectArithExtendedRegister</dfn>(</td></tr>
<tr><th id="5804">5804</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1533Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1533Root" data-ref-filename="1533Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="5805">5805</th><td>  <b>if</b> (!<a class="local col3 ref" href="#1533Root" title='Root' data-ref="1533Root" data-ref-filename="1533Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5806">5806</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5807">5807</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1534MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1534MRI" data-ref-filename="1534MRI">MRI</dfn> =</td></tr>
<tr><th id="5808">5808</th><td>      <a class="local col3 ref" href="#1533Root" title='Root' data-ref="1533Root" data-ref-filename="1533Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5809">5809</th><td></td></tr>
<tr><th id="5810">5810</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1535ShiftVal" title='ShiftVal' data-type='uint64_t' data-ref="1535ShiftVal" data-ref-filename="1535ShiftVal">ShiftVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="5811">5811</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="1536ExtReg" title='ExtReg' data-type='llvm::Register' data-ref="1536ExtReg" data-ref-filename="1536ExtReg">ExtReg</dfn>;</td></tr>
<tr><th id="5812">5812</th><td>  <span class="namespace">AArch64_AM::</span><a class="type" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col7 decl" id="1537Ext" title='Ext' data-type='AArch64_AM::ShiftExtendType' data-ref="1537Ext" data-ref-filename="1537Ext">Ext</dfn>;</td></tr>
<tr><th id="5813">5813</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1538RootDef" title='RootDef' data-type='llvm::MachineInstr *' data-ref="1538RootDef" data-ref-filename="1538RootDef">RootDef</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="local col3 ref" href="#1533Root" title='Root' data-ref="1533Root" data-ref-filename="1533Root">Root</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#1534MRI" title='MRI' data-ref="1534MRI" data-ref-filename="1534MRI">MRI</a>);</td></tr>
<tr><th id="5814">5814</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1538RootDef" title='RootDef' data-ref="1538RootDef" data-ref-filename="1538RootDef">RootDef</a>)</td></tr>
<tr><th id="5815">5815</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5816">5816</th><td></td></tr>
<tr><th id="5817">5817</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::isWorthFoldingIntoExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector29isWorthFoldingIntoExtendedRegERN4llvm12MachineInstrERKNS1_19MachineRegisterInfoE">isWorthFoldingIntoExtendedReg</a>(<span class='refarg'>*<a class="local col8 ref" href="#1538RootDef" title='RootDef' data-ref="1538RootDef" data-ref-filename="1538RootDef">RootDef</a></span>, <a class="local col4 ref" href="#1534MRI" title='MRI' data-ref="1534MRI" data-ref-filename="1534MRI">MRI</a>))</td></tr>
<tr><th id="5818">5818</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5819">5819</th><td></td></tr>
<tr><th id="5820">5820</th><td>  <i>// Check if we can fold a shift and an extend.</i></td></tr>
<tr><th id="5821">5821</th><td>  <b>if</b> (<a class="local col8 ref" href="#1538RootDef" title='RootDef' data-ref="1538RootDef" data-ref-filename="1538RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>) {</td></tr>
<tr><th id="5822">5822</th><td>    <i>// Look for a constant on the RHS of the shift.</i></td></tr>
<tr><th id="5823">5823</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1539RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1539RHS" data-ref-filename="1539RHS">RHS</dfn> = <a class="local col8 ref" href="#1538RootDef" title='RootDef' data-ref="1538RootDef" data-ref-filename="1538RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5824">5824</th><td>    <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <dfn class="local col0 decl" id="1540MaybeShiftVal" title='MaybeShiftVal' data-type='Optional&lt;uint64_t&gt;' data-ref="1540MaybeShiftVal" data-ref-filename="1540MaybeShiftVal">MaybeShiftVal</dfn> = <a class="tu ref fn" href="#_ZL14getImmedFromMORKN4llvm14MachineOperandE" title='getImmedFromMO' data-use='c' data-ref="_ZL14getImmedFromMORKN4llvm14MachineOperandE" data-ref-filename="_ZL14getImmedFromMORKN4llvm14MachineOperandE">getImmedFromMO</a>(<a class="local col9 ref" href="#1539RHS" title='RHS' data-ref="1539RHS" data-ref-filename="1539RHS">RHS</a>);</td></tr>
<tr><th id="5825">5825</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col0 ref" href="#1540MaybeShiftVal" title='MaybeShiftVal' data-ref="1540MaybeShiftVal" data-ref-filename="1540MaybeShiftVal">MaybeShiftVal</a>)</td></tr>
<tr><th id="5826">5826</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5827">5827</th><td>    <a class="local col5 ref" href="#1535ShiftVal" title='ShiftVal' data-ref="1535ShiftVal" data-ref-filename="1535ShiftVal">ShiftVal</a> = <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col0 ref" href="#1540MaybeShiftVal" title='MaybeShiftVal' data-ref="1540MaybeShiftVal" data-ref-filename="1540MaybeShiftVal">MaybeShiftVal</a>;</td></tr>
<tr><th id="5828">5828</th><td>    <b>if</b> (<a class="local col5 ref" href="#1535ShiftVal" title='ShiftVal' data-ref="1535ShiftVal" data-ref-filename="1535ShiftVal">ShiftVal</a> &gt; <var>4</var>)</td></tr>
<tr><th id="5829">5829</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5830">5830</th><td>    <i>// Look for a valid extend instruction on the LHS of the shift.</i></td></tr>
<tr><th id="5831">5831</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1541LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="1541LHS" data-ref-filename="1541LHS">LHS</dfn> = <a class="local col8 ref" href="#1538RootDef" title='RootDef' data-ref="1538RootDef" data-ref-filename="1538RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5832">5832</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1542ExtDef" title='ExtDef' data-type='llvm::MachineInstr *' data-ref="1542ExtDef" data-ref-filename="1542ExtDef">ExtDef</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="local col1 ref" href="#1541LHS" title='LHS' data-ref="1541LHS" data-ref-filename="1541LHS">LHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#1534MRI" title='MRI' data-ref="1534MRI" data-ref-filename="1534MRI">MRI</a>);</td></tr>
<tr><th id="5833">5833</th><td>    <b>if</b> (!<a class="local col2 ref" href="#1542ExtDef" title='ExtDef' data-ref="1542ExtDef" data-ref-filename="1542ExtDef">ExtDef</a>)</td></tr>
<tr><th id="5834">5834</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5835">5835</th><td>    <a class="local col7 ref" href="#1537Ext" title='Ext' data-ref="1537Ext" data-ref-filename="1537Ext">Ext</a> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" title='(anonymous namespace)::AArch64InstructionSelector::getExtendTypeForInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">getExtendTypeForInst</a>(<span class='refarg'>*<a class="local col2 ref" href="#1542ExtDef" title='ExtDef' data-ref="1542ExtDef" data-ref-filename="1542ExtDef">ExtDef</a></span>, <span class='refarg'><a class="local col4 ref" href="#1534MRI" title='MRI' data-ref="1534MRI" data-ref-filename="1534MRI">MRI</a></span>);</td></tr>
<tr><th id="5836">5836</th><td>    <b>if</b> (<a class="local col7 ref" href="#1537Ext" title='Ext' data-ref="1537Ext" data-ref-filename="1537Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>)</td></tr>
<tr><th id="5837">5837</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5838">5838</th><td>    <a class="local col6 ref" href="#1536ExtReg" title='ExtReg' data-ref="1536ExtReg" data-ref-filename="1536ExtReg">ExtReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#1542ExtDef" title='ExtDef' data-ref="1542ExtDef" data-ref-filename="1542ExtDef">ExtDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5839">5839</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5840">5840</th><td>    <i>// Didn't get a shift. Try just folding an extend.</i></td></tr>
<tr><th id="5841">5841</th><td>    <a class="local col7 ref" href="#1537Ext" title='Ext' data-ref="1537Ext" data-ref-filename="1537Ext">Ext</a> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" title='(anonymous namespace)::AArch64InstructionSelector::getExtendTypeForInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20getExtendTypeForInstERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEb">getExtendTypeForInst</a>(<span class='refarg'>*<a class="local col8 ref" href="#1538RootDef" title='RootDef' data-ref="1538RootDef" data-ref-filename="1538RootDef">RootDef</a></span>, <span class='refarg'><a class="local col4 ref" href="#1534MRI" title='MRI' data-ref="1534MRI" data-ref-filename="1534MRI">MRI</a></span>);</td></tr>
<tr><th id="5842">5842</th><td>    <b>if</b> (<a class="local col7 ref" href="#1537Ext" title='Ext' data-ref="1537Ext" data-ref-filename="1537Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>)</td></tr>
<tr><th id="5843">5843</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5844">5844</th><td>    <a class="local col6 ref" href="#1536ExtReg" title='ExtReg' data-ref="1536ExtReg" data-ref-filename="1536ExtReg">ExtReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#1538RootDef" title='RootDef' data-ref="1538RootDef" data-ref-filename="1538RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5845">5845</th><td></td></tr>
<tr><th id="5846">5846</th><td>    <i>// If we have a 32 bit instruction which zeroes out the high half of a</i></td></tr>
<tr><th id="5847">5847</th><td><i>    // register, we get an implicit zero extend for free. Check if we have one.</i></td></tr>
<tr><th id="5848">5848</th><td><i>    // FIXME: We actually emit the extend right now even though we don't have</i></td></tr>
<tr><th id="5849">5849</th><td><i>    // to.</i></td></tr>
<tr><th id="5850">5850</th><td>    <b>if</b> (<a class="local col7 ref" href="#1537Ext" title='Ext' data-ref="1537Ext" data-ref-filename="1537Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="../MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a> &amp;&amp; <a class="local col4 ref" href="#1534MRI" title='MRI' data-ref="1534MRI" data-ref-filename="1534MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1536ExtReg" title='ExtReg' data-ref="1536ExtReg" data-ref-filename="1536ExtReg">ExtReg</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>) {</td></tr>
<tr><th id="5851">5851</th><td>      <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1543ExtInst" title='ExtInst' data-type='llvm::MachineInstr *' data-ref="1543ExtInst" data-ref-filename="1543ExtInst">ExtInst</dfn> = <a class="local col4 ref" href="#1534MRI" title='MRI' data-ref="1534MRI" data-ref-filename="1534MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1536ExtReg" title='ExtReg' data-ref="1536ExtReg" data-ref-filename="1536ExtReg">ExtReg</a>);</td></tr>
<tr><th id="5852">5852</th><td>      <b>if</b> (<a class="local col3 ref" href="#1543ExtInst" title='ExtInst' data-ref="1543ExtInst" data-ref-filename="1543ExtInst">ExtInst</a> &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::isDef32' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE">isDef32</a>(*<a class="local col3 ref" href="#1543ExtInst" title='ExtInst' data-ref="1543ExtInst" data-ref-filename="1543ExtInst">ExtInst</a>))</td></tr>
<tr><th id="5853">5853</th><td>        <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5854">5854</th><td>    }</td></tr>
<tr><th id="5855">5855</th><td>  }</td></tr>
<tr><th id="5856">5856</th><td></td></tr>
<tr><th id="5857">5857</th><td>  <i>// We require a GPR32 here. Narrow the ExtReg if needed using a subregister</i></td></tr>
<tr><th id="5858">5858</th><td><i>  // copy.</i></td></tr>
<tr><th id="5859">5859</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="1544MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="1544MIB" data-ref-filename="1544MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a>*<a class="local col8 ref" href="#1538RootDef" title='RootDef' data-ref="1538RootDef" data-ref-filename="1538RootDef">RootDef</a>);</td></tr>
<tr><th id="5860">5860</th><td>  <a class="local col6 ref" href="#1536ExtReg" title='ExtReg' data-ref="1536ExtReg" data-ref-filename="1536ExtReg">ExtReg</a> <a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::moveScalarRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE">moveScalarRegClass</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1536ExtReg" title='ExtReg' data-ref="1536ExtReg" data-ref-filename="1536ExtReg">ExtReg</a>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <span class='refarg'><a class="local col4 ref" href="#1544MIB" title='MIB' data-ref="1544MIB" data-ref-filename="1544MIB">MIB</a></span>);</td></tr>
<tr><th id="5861">5861</th><td></td></tr>
<tr><th id="5862">5862</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1545MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1545MIB" data-ref-filename="1545MIB">MIB</dfn>) { <a class="local col5 ref" href="#1545MIB" title='MIB' data-ref="1545MIB" data-ref-filename="1545MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1536ExtReg" title='ExtReg' data-ref="1536ExtReg" data-ref-filename="1536ExtReg">ExtReg</a>); },</td></tr>
<tr><th id="5863">5863</th><td>           [=](<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="1546MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1546MIB" data-ref-filename="1546MIB">MIB</dfn>) {</td></tr>
<tr><th id="5864">5864</th><td>             <a class="local col6 ref" href="#1546MIB" title='MIB' data-ref="1546MIB" data-ref-filename="1546MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML17getArithExtendImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getArithExtendImm' data-ref="_ZN4llvm10AArch64_AML17getArithExtendImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML17getArithExtendImmENS0_15ShiftExtendTypeEj">getArithExtendImm</a>(<a class="local col7 ref" href="#1537Ext" title='Ext' data-ref="1537Ext" data-ref-filename="1537Ext">Ext</a>, <a class="local col5 ref" href="#1535ShiftVal" title='ShiftVal' data-ref="1535ShiftVal" data-ref-filename="1535ShiftVal">ShiftVal</a>));</td></tr>
<tr><th id="5865">5865</th><td>           }}};</td></tr>
<tr><th id="5866">5866</th><td>}</td></tr>
<tr><th id="5867">5867</th><td></td></tr>
<tr><th id="5868">5868</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" title='(anonymous namespace)::AArch64InstructionSelector::renderTruncImm' data-type='void (anonymous namespace)::AArch64InstructionSelector::renderTruncImm(llvm::MachineInstrBuilder &amp; MIB, const llvm::MachineInstr &amp; MI, int OpIdx = -1) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi">renderTruncImm</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1547MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1547MIB" data-ref-filename="1547MIB">MIB</dfn>,</td></tr>
<tr><th id="5869">5869</th><td>                                                <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1548MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1548MI" data-ref-filename="1548MI">MI</dfn>,</td></tr>
<tr><th id="5870">5870</th><td>                                                <em>int</em> <dfn class="local col9 decl" id="1549OpIdx" title='OpIdx' data-type='int' data-ref="1549OpIdx" data-ref-filename="1549OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="5871">5871</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1550MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1550MRI" data-ref-filename="1550MRI">MRI</dfn> = <a class="local col8 ref" href="#1548MI" title='MI' data-ref="1548MI" data-ref-filename="1548MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5872">5872</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="5873">5873</th><td>         <q>"Expected G_CONSTANT"</q>);</td></tr>
<tr><th id="5874">5874</th><td>  <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="local col1 decl" id="1551CstVal" title='CstVal' data-type='Optional&lt;int64_t&gt;' data-ref="1551CstVal" data-ref-filename="1551CstVal">CstVal</dfn> =</td></tr>
<tr><th id="5875">5875</th><td>      <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegSExtVal' data-ref="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantVRegSExtVal</a>(<a class="local col8 ref" href="#1548MI" title='MI' data-ref="1548MI" data-ref-filename="1548MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#1550MRI" title='MRI' data-ref="1550MRI" data-ref-filename="1550MRI">MRI</a>);</td></tr>
<tr><th id="5876">5876</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CstVal &amp;&amp; <q>"Expected constant value"</q>);</td></tr>
<tr><th id="5877">5877</th><td>  <a class="local col7 ref" href="#1547MIB" title='MIB' data-ref="1547MIB" data-ref-filename="1547MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1551CstVal" title='CstVal' data-ref="1551CstVal" data-ref-filename="1551CstVal">CstVal</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv" data-ref-filename="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="5878">5878</th><td>}</td></tr>
<tr><th id="5879">5879</th><td></td></tr>
<tr><th id="5880">5880</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm32ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" title='(anonymous namespace)::AArch64InstructionSelector::renderLogicalImm32' data-type='void (anonymous namespace)::AArch64InstructionSelector::renderLogicalImm32(llvm::MachineInstrBuilder &amp; MIB, const llvm::MachineInstr &amp; I, int OpIdx = -1) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm32ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm32ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi">renderLogicalImm32</dfn>(</td></tr>
<tr><th id="5881">5881</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1552MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1552MIB" data-ref-filename="1552MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1553I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="1553I" data-ref-filename="1553I">I</dfn>, <em>int</em> <dfn class="local col4 decl" id="1554OpIdx" title='OpIdx' data-type='int' data-ref="1554OpIdx" data-ref-filename="1554OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="5882">5882</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="5883">5883</th><td>         <q>"Expected G_CONSTANT"</q>);</td></tr>
<tr><th id="5884">5884</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1555CstVal" title='CstVal' data-type='uint64_t' data-ref="1555CstVal" data-ref-filename="1555CstVal">CstVal</dfn> = <a class="local col3 ref" href="#1553I" title='I' data-ref="1553I" data-ref-filename="1553I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="5885">5885</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="1556Enc" title='Enc' data-type='uint64_t' data-ref="1556Enc" data-ref-filename="1556Enc">Enc</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<a class="local col5 ref" href="#1555CstVal" title='CstVal' data-ref="1555CstVal" data-ref-filename="1555CstVal">CstVal</a>, <var>32</var>);</td></tr>
<tr><th id="5886">5886</th><td>  <a class="local col2 ref" href="#1552MIB" title='MIB' data-ref="1552MIB" data-ref-filename="1552MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1556Enc" title='Enc' data-ref="1556Enc" data-ref-filename="1556Enc">Enc</a>);</td></tr>
<tr><th id="5887">5887</th><td>}</td></tr>
<tr><th id="5888">5888</th><td></td></tr>
<tr><th id="5889">5889</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm64ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" title='(anonymous namespace)::AArch64InstructionSelector::renderLogicalImm64' data-type='void (anonymous namespace)::AArch64InstructionSelector::renderLogicalImm64(llvm::MachineInstrBuilder &amp; MIB, const llvm::MachineInstr &amp; I, int OpIdx = -1) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm64ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18renderLogicalImm64ERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi">renderLogicalImm64</dfn>(</td></tr>
<tr><th id="5890">5890</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1557MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1557MIB" data-ref-filename="1557MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1558I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="1558I" data-ref-filename="1558I">I</dfn>, <em>int</em> <dfn class="local col9 decl" id="1559OpIdx" title='OpIdx' data-type='int' data-ref="1559OpIdx" data-ref-filename="1559OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="5891">5891</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="5892">5892</th><td>         <q>"Expected G_CONSTANT"</q>);</td></tr>
<tr><th id="5893">5893</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="1560CstVal" title='CstVal' data-type='uint64_t' data-ref="1560CstVal" data-ref-filename="1560CstVal">CstVal</dfn> = <a class="local col8 ref" href="#1558I" title='I' data-ref="1558I" data-ref-filename="1558I">I</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="5894">5894</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="1561Enc" title='Enc' data-type='uint64_t' data-ref="1561Enc" data-ref-filename="1561Enc">Enc</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<a class="local col0 ref" href="#1560CstVal" title='CstVal' data-ref="1560CstVal" data-ref-filename="1560CstVal">CstVal</a>, <var>64</var>);</td></tr>
<tr><th id="5895">5895</th><td>  <a class="local col7 ref" href="#1557MIB" title='MIB' data-ref="1557MIB" data-ref-filename="1557MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1561Enc" title='Enc' data-ref="1561Enc" data-ref-filename="1561Enc">Enc</a>);</td></tr>
<tr><th id="5896">5896</th><td>}</td></tr>
<tr><th id="5897">5897</th><td></td></tr>
<tr><th id="5898">5898</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21isLoadStoreOfNumBytesERKN4llvm12MachineInstrEj" title='(anonymous namespace)::AArch64InstructionSelector::isLoadStoreOfNumBytes' data-type='bool (anonymous namespace)::AArch64InstructionSelector::isLoadStoreOfNumBytes(const llvm::MachineInstr &amp; MI, unsigned int NumBytes) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21isLoadStoreOfNumBytesERKN4llvm12MachineInstrEj" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21isLoadStoreOfNumBytesERKN4llvm12MachineInstrEj">isLoadStoreOfNumBytes</dfn>(</td></tr>
<tr><th id="5899">5899</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1562MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1562MI" data-ref-filename="1562MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1563NumBytes" title='NumBytes' data-type='unsigned int' data-ref="1563NumBytes" data-ref-filename="1563NumBytes">NumBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="5900">5900</th><td>  <b>if</b> (!<a class="local col2 ref" href="#1562MI" title='MI' data-ref="1562MI" data-ref-filename="1562MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="5901">5901</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5902">5902</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.hasOneMemOperand() &amp;&amp;</td></tr>
<tr><th id="5903">5903</th><td>         <q>"Expected load/store to have only one mem op!"</q>);</td></tr>
<tr><th id="5904">5904</th><td>  <b>return</b> (*<a class="local col2 ref" href="#1562MI" title='MI' data-ref="1562MI" data-ref-filename="1562MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>() == <a class="local col3 ref" href="#1563NumBytes" title='NumBytes' data-ref="1563NumBytes" data-ref-filename="1563NumBytes">NumBytes</a>;</td></tr>
<tr><th id="5905">5905</th><td>}</td></tr>
<tr><th id="5906">5906</th><td></td></tr>
<tr><th id="5907">5907</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::isDef32' data-type='bool (anonymous namespace)::AArch64InstructionSelector::isDef32(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_126AArch64InstructionSelector7isDef32ERKN4llvm12MachineInstrE">isDef32</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1564MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1564MI" data-ref-filename="1564MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5908">5908</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1565MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1565MRI" data-ref-filename="1565MRI">MRI</dfn> = <a class="local col4 ref" href="#1564MI" title='MI' data-ref="1564MI" data-ref-filename="1564MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5909">5909</th><td>  <b>if</b> (<a class="local col5 ref" href="#1565MRI" title='MRI' data-ref="1565MRI" data-ref-filename="1565MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#1564MI" title='MI' data-ref="1564MI" data-ref-filename="1564MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var>)</td></tr>
<tr><th id="5910">5910</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5911">5911</th><td></td></tr>
<tr><th id="5912">5912</th><td>  <i>// Only return true if we know the operation will zero-out the high half of</i></td></tr>
<tr><th id="5913">5913</th><td><i>  // the 64-bit register. Truncates can be subregister copies, which don't</i></td></tr>
<tr><th id="5914">5914</th><td><i>  // zero out the high bits. Copies and other copy-like instructions can be</i></td></tr>
<tr><th id="5915">5915</th><td><i>  // fed by truncates, or could be lowered as subregister copies.</i></td></tr>
<tr><th id="5916">5916</th><td>  <b>switch</b> (<a class="local col4 ref" href="#1564MI" title='MI' data-ref="1564MI" data-ref-filename="1564MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5917">5917</th><td>  <b>default</b>:</td></tr>
<tr><th id="5918">5918</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5919">5919</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>:</td></tr>
<tr><th id="5920">5920</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#293" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST" data-ref-filename="llvm..TargetOpcode..G_BITCAST">G_BITCAST</a>:</td></tr>
<tr><th id="5921">5921</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="5922">5922</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>:</td></tr>
<tr><th id="5923">5923</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5924">5924</th><td>  }</td></tr>
<tr><th id="5925">5925</th><td>}</td></tr>
<tr><th id="5926">5926</th><td></td></tr>
<tr><th id="5927">5927</th><td></td></tr>
<tr><th id="5928">5928</th><td><i  data-doc="_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE">// Perform fixups on the given PHI instruction's operands to force them all</i></td></tr>
<tr><th id="5929">5929</th><td><i  data-doc="_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE">// to be the same as the destination regbank.</i></td></tr>
<tr><th id="5930">5930</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE" title='fixupPHIOpBanks' data-type='void fixupPHIOpBanks(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, const llvm::AArch64RegisterBankInfo &amp; RBI)' data-ref="_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE" data-ref-filename="_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE">fixupPHIOpBanks</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1566MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1566MI" data-ref-filename="1566MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1567MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1567MRI" data-ref-filename="1567MRI">MRI</dfn>,</td></tr>
<tr><th id="5931">5931</th><td>                            <em>const</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo" data-ref-filename="llvm..AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="local col8 decl" id="1568RBI" title='RBI' data-type='const llvm::AArch64RegisterBankInfo &amp;' data-ref="1568RBI" data-ref-filename="1568RBI">RBI</dfn>) {</td></tr>
<tr><th id="5932">5932</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_PHI &amp;&amp; <q>"Expected a G_PHI"</q>);</td></tr>
<tr><th id="5933">5933</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1569DstReg" title='DstReg' data-type='llvm::Register' data-ref="1569DstReg" data-ref-filename="1569DstReg">DstReg</dfn> = <a class="local col6 ref" href="#1566MI" title='MI' data-ref="1566MI" data-ref-filename="1566MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5934">5934</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="1570DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="1570DstRB" data-ref-filename="1570DstRB">DstRB</dfn> = <a class="local col7 ref" href="#1567MRI" title='MRI' data-ref="1567MRI" data-ref-filename="1567MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE">getRegBankOrNull</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1569DstReg" title='DstReg' data-ref="1569DstReg" data-ref-filename="1569DstReg">DstReg</a>);</td></tr>
<tr><th id="5935">5935</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstRB &amp;&amp; <q>"Expected PHI dst to have regbank assigned"</q>);</td></tr>
<tr><th id="5936">5936</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col1 decl" id="1571MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="1571MIB" data-ref-filename="1571MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#1566MI" title='MI' data-ref="1566MI" data-ref-filename="1566MI">MI</a>);</td></tr>
<tr><th id="5937">5937</th><td></td></tr>
<tr><th id="5938">5938</th><td>  <i>// Go through each operand and ensure it has the same regbank.</i></td></tr>
<tr><th id="5939">5939</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="1572OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1572OpIdx" data-ref-filename="1572OpIdx">OpIdx</dfn> = <var>1</var>; <a class="local col2 ref" href="#1572OpIdx" title='OpIdx' data-ref="1572OpIdx" data-ref-filename="1572OpIdx">OpIdx</a> &lt; <a class="local col6 ref" href="#1566MI" title='MI' data-ref="1566MI" data-ref-filename="1566MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col2 ref" href="#1572OpIdx" title='OpIdx' data-ref="1572OpIdx" data-ref-filename="1572OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="5940">5940</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1573MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="1573MO" data-ref-filename="1573MO">MO</dfn> = <a class="local col6 ref" href="#1566MI" title='MI' data-ref="1566MI" data-ref-filename="1566MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#1572OpIdx" title='OpIdx' data-ref="1572OpIdx" data-ref-filename="1572OpIdx">OpIdx</a>);</td></tr>
<tr><th id="5941">5941</th><td>    <b>if</b> (!<a class="local col3 ref" href="#1573MO" title='MO' data-ref="1573MO" data-ref-filename="1573MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5942">5942</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5943">5943</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1574OpReg" title='OpReg' data-type='llvm::Register' data-ref="1574OpReg" data-ref-filename="1574OpReg">OpReg</dfn> = <a class="local col3 ref" href="#1573MO" title='MO' data-ref="1573MO" data-ref-filename="1573MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5944">5944</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="1575RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="1575RB" data-ref-filename="1575RB">RB</dfn> = <a class="local col7 ref" href="#1567MRI" title='MRI' data-ref="1567MRI" data-ref-filename="1567MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE">getRegBankOrNull</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1574OpReg" title='OpReg' data-ref="1574OpReg" data-ref-filename="1574OpReg">OpReg</a>);</td></tr>
<tr><th id="5945">5945</th><td>    <b>if</b> (<a class="local col5 ref" href="#1575RB" title='RB' data-ref="1575RB" data-ref-filename="1575RB">RB</a> != <a class="local col0 ref" href="#1570DstRB" title='DstRB' data-ref="1570DstRB" data-ref-filename="1570DstRB">DstRB</a>) {</td></tr>
<tr><th id="5946">5946</th><td>      <i>// Insert a cross-bank copy.</i></td></tr>
<tr><th id="5947">5947</th><td>      <em>auto</em> *<dfn class="local col6 decl" id="1576OpDef" title='OpDef' data-type='llvm::MachineInstr *' data-ref="1576OpDef" data-ref-filename="1576OpDef">OpDef</dfn> = <a class="local col7 ref" href="#1567MRI" title='MRI' data-ref="1567MRI" data-ref-filename="1567MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1574OpReg" title='OpReg' data-ref="1574OpReg" data-ref-filename="1574OpReg">OpReg</a>);</td></tr>
<tr><th id="5948">5948</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> &amp;<dfn class="local col7 decl" id="1577Ty" title='Ty' data-type='const llvm::LLT &amp;' data-ref="1577Ty" data-ref-filename="1577Ty">Ty</dfn> = <a class="local col7 ref" href="#1567MRI" title='MRI' data-ref="1567MRI" data-ref-filename="1567MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1574OpReg" title='OpReg' data-ref="1574OpReg" data-ref-filename="1574OpReg">OpReg</a>);</td></tr>
<tr><th id="5949">5949</th><td>      <a class="local col1 ref" href="#1571MIB" title='MIB' data-ref="1571MIB" data-ref-filename="1571MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col6 ref" href="#1576OpDef" title='OpDef' data-ref="1576OpDef" data-ref-filename="1576OpDef">OpDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col6 ref" href="#1576OpDef" title='OpDef' data-ref="1576OpDef" data-ref-filename="1576OpDef">OpDef</a>-&gt;<a class="ref fn" href="../../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="5950">5950</th><td>      <em>auto</em> <dfn class="local col8 decl" id="1578Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="1578Copy" data-ref-filename="1578Copy">Copy</dfn> = <a class="local col1 ref" href="#1571MIB" title='MIB' data-ref="1571MIB" data-ref-filename="1571MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#1577Ty" title='Ty' data-ref="1577Ty" data-ref-filename="1577Ty">Ty</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#1574OpReg" title='OpReg' data-ref="1574OpReg" data-ref-filename="1574OpReg">OpReg</a>);</td></tr>
<tr><th id="5951">5951</th><td>      <a class="local col7 ref" href="#1567MRI" title='MRI' data-ref="1567MRI" data-ref-filename="1567MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col8 ref" href="#1578Copy" title='Copy' data-ref="1578Copy" data-ref-filename="1578Copy">Copy</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col0 ref" href="#1570DstRB" title='DstRB' data-ref="1570DstRB" data-ref-filename="1570DstRB">DstRB</a>);</td></tr>
<tr><th id="5952">5952</th><td>      <a class="local col3 ref" href="#1573MO" title='MO' data-ref="1573MO" data-ref-filename="1573MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col8 ref" href="#1578Copy" title='Copy' data-ref="1578Copy" data-ref-filename="1578Copy">Copy</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="5953">5953</th><td>    }</td></tr>
<tr><th id="5954">5954</th><td>  }</td></tr>
<tr><th id="5955">5955</th><td>}</td></tr>
<tr><th id="5956">5956</th><td></td></tr>
<tr><th id="5957">5957</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64InstructionSelector::processPHIs' data-type='void (anonymous namespace)::AArch64InstructionSelector::processPHIs(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE">processPHIs</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="1579MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1579MF" data-ref-filename="1579MF">MF</dfn>) {</td></tr>
<tr><th id="5958">5958</th><td>  <i>// We're looking for PHIs, build a list so we don't invalidate iterators.</i></td></tr>
<tr><th id="5959">5959</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1580MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1580MRI" data-ref-filename="1580MRI">MRI</dfn> = <a class="local col9 ref" href="#1579MF" title='MF' data-ref="1579MF" data-ref-filename="1579MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5960">5960</th><td>  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>32</var>&gt; <a class="ref fn fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="1581Phis" title='Phis' data-type='SmallVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="1581Phis" data-ref-filename="1581Phis">Phis</dfn>;</td></tr>
<tr><th id="5961">5961</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="1582BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1582BB" data-ref-filename="1582BB">BB</dfn> : <a class="local col9 ref" href="#1579MF" title='MF' data-ref="1579MF" data-ref-filename="1579MF">MF</a>) {</td></tr>
<tr><th id="5962">5962</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="1583MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1583MI" data-ref-filename="1583MI">MI</dfn> : <a class="local col2 ref" href="#1582BB" title='BB' data-ref="1582BB" data-ref-filename="1582BB">BB</a>) {</td></tr>
<tr><th id="5963">5963</th><td>      <b>if</b> (<a class="local col3 ref" href="#1583MI" title='MI' data-ref="1583MI" data-ref-filename="1583MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>)</td></tr>
<tr><th id="5964">5964</th><td>        <a class="local col1 ref" href="#1581Phis" title='Phis' data-ref="1581Phis" data-ref-filename="1581Phis">Phis</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(&amp;<a class="local col3 ref" href="#1583MI" title='MI' data-ref="1583MI" data-ref-filename="1583MI">MI</a>);</td></tr>
<tr><th id="5965">5965</th><td>    }</td></tr>
<tr><th id="5966">5966</th><td>  }</td></tr>
<tr><th id="5967">5967</th><td></td></tr>
<tr><th id="5968">5968</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col4 decl" id="1584MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1584MI" data-ref-filename="1584MI">MI</dfn> : <a class="local col1 ref" href="#1581Phis" title='Phis' data-ref="1581Phis" data-ref-filename="1581Phis">Phis</a>) {</td></tr>
<tr><th id="5969">5969</th><td>    <i>// We need to do some work here if the operand types are &lt; 16 bit and they</i></td></tr>
<tr><th id="5970">5970</th><td><i>    // are split across fpr/gpr banks. Since all types &lt;32b on gpr</i></td></tr>
<tr><th id="5971">5971</th><td><i>    // end up being assigned gpr32 regclasses, we can end up with PHIs here</i></td></tr>
<tr><th id="5972">5972</th><td><i>    // which try to select between a gpr32 and an fpr16. Ideally RBS shouldn't</i></td></tr>
<tr><th id="5973">5973</th><td><i>    // be selecting heterogenous regbanks for operands if possible, but we</i></td></tr>
<tr><th id="5974">5974</th><td><i>    // still need to be able to deal with it here.</i></td></tr>
<tr><th id="5975">5975</th><td><i>    //</i></td></tr>
<tr><th id="5976">5976</th><td><i>    // To fix this, if we have a gpr-bank operand &lt; 32b in size and at least</i></td></tr>
<tr><th id="5977">5977</th><td><i>    // one other operand is on the fpr bank, then we add cross-bank copies</i></td></tr>
<tr><th id="5978">5978</th><td><i>    // to homogenize the operand banks. For simplicity the bank that we choose</i></td></tr>
<tr><th id="5979">5979</th><td><i>    // to settle on is whatever bank the def operand has. For example:</i></td></tr>
<tr><th id="5980">5980</th><td><i>    //</i></td></tr>
<tr><th id="5981">5981</th><td><i>    // %endbb:</i></td></tr>
<tr><th id="5982">5982</th><td><i>    //   %dst:gpr(s16) = G_PHI %in1:gpr(s16), %bb1, %in2:fpr(s16), %bb2</i></td></tr>
<tr><th id="5983">5983</th><td><i>    //  =&gt;</i></td></tr>
<tr><th id="5984">5984</th><td><i>    // %bb2:</i></td></tr>
<tr><th id="5985">5985</th><td><i>    //   ...</i></td></tr>
<tr><th id="5986">5986</th><td><i>    //   %in2_copy:gpr(s16) = COPY %in2:fpr(s16)</i></td></tr>
<tr><th id="5987">5987</th><td><i>    //   ...</i></td></tr>
<tr><th id="5988">5988</th><td><i>    // %endbb:</i></td></tr>
<tr><th id="5989">5989</th><td><i>    //   %dst:gpr(s16) = G_PHI %in1:gpr(s16), %bb1, %in2_copy:gpr(s16), %bb2</i></td></tr>
<tr><th id="5990">5990</th><td>    <em>bool</em> <dfn class="local col5 decl" id="1585HasGPROp" title='HasGPROp' data-type='bool' data-ref="1585HasGPROp" data-ref-filename="1585HasGPROp">HasGPROp</dfn> = <b>false</b>, <dfn class="local col6 decl" id="1586HasFPROp" title='HasFPROp' data-type='bool' data-ref="1586HasFPROp" data-ref-filename="1586HasFPROp">HasFPROp</dfn> = <b>false</b>;</td></tr>
<tr><th id="5991">5991</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="1587OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1587OpIdx" data-ref-filename="1587OpIdx">OpIdx</dfn> = <var>1</var>; <a class="local col7 ref" href="#1587OpIdx" title='OpIdx' data-ref="1587OpIdx" data-ref-filename="1587OpIdx">OpIdx</a> &lt; <a class="local col4 ref" href="#1584MI" title='MI' data-ref="1584MI" data-ref-filename="1584MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col7 ref" href="#1587OpIdx" title='OpIdx' data-ref="1587OpIdx" data-ref-filename="1587OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="5992">5992</th><td>      <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="1588MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1588MO" data-ref-filename="1588MO">MO</dfn> = <a class="local col4 ref" href="#1584MI" title='MI' data-ref="1584MI" data-ref-filename="1584MI">MI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#1587OpIdx" title='OpIdx' data-ref="1587OpIdx" data-ref-filename="1587OpIdx">OpIdx</a>);</td></tr>
<tr><th id="5993">5993</th><td>      <b>if</b> (!<a class="local col8 ref" href="#1588MO" title='MO' data-ref="1588MO" data-ref-filename="1588MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5994">5994</th><td>        <b>continue</b>;</td></tr>
<tr><th id="5995">5995</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> &amp;<dfn class="local col9 decl" id="1589Ty" title='Ty' data-type='const llvm::LLT &amp;' data-ref="1589Ty" data-ref-filename="1589Ty">Ty</dfn> = <a class="local col0 ref" href="#1580MRI" title='MRI' data-ref="1580MRI" data-ref-filename="1580MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col8 ref" href="#1588MO" title='MO' data-ref="1588MO" data-ref-filename="1588MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5996">5996</th><td>      <b>if</b> (!<a class="local col9 ref" href="#1589Ty" title='Ty' data-ref="1589Ty" data-ref-filename="1589Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv" data-ref-filename="_ZNK4llvm3LLT7isValidEv">isValid</a>() || !<a class="local col9 ref" href="#1589Ty" title='Ty' data-ref="1589Ty" data-ref-filename="1589Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>())</td></tr>
<tr><th id="5997">5997</th><td>        <b>break</b>;</td></tr>
<tr><th id="5998">5998</th><td>      <b>if</b> (<a class="local col9 ref" href="#1589Ty" title='Ty' data-ref="1589Ty" data-ref-filename="1589Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <var>32</var>)</td></tr>
<tr><th id="5999">5999</th><td>        <b>break</b>;</td></tr>
<tr><th id="6000">6000</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="1590RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="1590RB" data-ref-filename="1590RB">RB</dfn> = <a class="local col0 ref" href="#1580MRI" title='MRI' data-ref="1580MRI" data-ref-filename="1580MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE">getRegBankOrNull</a>(<a class="local col8 ref" href="#1588MO" title='MO' data-ref="1588MO" data-ref-filename="1588MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="6001">6001</th><td>      <i>// If for some reason we don't have a regbank yet. Don't try anything.</i></td></tr>
<tr><th id="6002">6002</th><td>      <b>if</b> (!<a class="local col0 ref" href="#1590RB" title='RB' data-ref="1590RB" data-ref-filename="1590RB">RB</a>)</td></tr>
<tr><th id="6003">6003</th><td>        <b>break</b>;</td></tr>
<tr><th id="6004">6004</th><td></td></tr>
<tr><th id="6005">6005</th><td>      <b>if</b> (<a class="local col0 ref" href="#1590RB" title='RB' data-ref="1590RB" data-ref-filename="1590RB">RB</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterBank.inc.html#llvm::AArch64::GPRRegBankID" title='llvm::AArch64::GPRRegBankID' data-ref="llvm::AArch64::GPRRegBankID" data-ref-filename="llvm..AArch64..GPRRegBankID">GPRRegBankID</a>)</td></tr>
<tr><th id="6006">6006</th><td>        <a class="local col5 ref" href="#1585HasGPROp" title='HasGPROp' data-ref="1585HasGPROp" data-ref-filename="1585HasGPROp">HasGPROp</a> = <b>true</b>;</td></tr>
<tr><th id="6007">6007</th><td>      <b>else</b></td></tr>
<tr><th id="6008">6008</th><td>        <a class="local col6 ref" href="#1586HasFPROp" title='HasFPROp' data-ref="1586HasFPROp" data-ref-filename="1586HasFPROp">HasFPROp</a> = <b>true</b>;</td></tr>
<tr><th id="6009">6009</th><td>    }</td></tr>
<tr><th id="6010">6010</th><td>    <i>// We have heterogenous regbanks, need to fixup.</i></td></tr>
<tr><th id="6011">6011</th><td>    <b>if</b> (<a class="local col5 ref" href="#1585HasGPROp" title='HasGPROp' data-ref="1585HasGPROp" data-ref-filename="1585HasGPROp">HasGPROp</a> &amp;&amp; <a class="local col6 ref" href="#1586HasFPROp" title='HasFPROp' data-ref="1586HasFPROp" data-ref-filename="1586HasFPROp">HasFPROp</a>)</td></tr>
<tr><th id="6012">6012</th><td>      <a class="tu ref fn" href="#_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE" title='fixupPHIOpBanks' data-use='c' data-ref="_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE" data-ref-filename="_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE">fixupPHIOpBanks</a>(<span class='refarg'>*<a class="local col4 ref" href="#1584MI" title='MI' data-ref="1584MI" data-ref-filename="1584MI">MI</a></span>, <span class='refarg'><a class="local col0 ref" href="#1580MRI" title='MRI' data-ref="1580MRI" data-ref-filename="1580MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="6013">6013</th><td>  }</td></tr>
<tr><th id="6014">6014</th><td>}</td></tr>
<tr><th id="6015">6015</th><td></td></tr>
<tr><th id="6016">6016</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="6017">6017</th><td><a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a> *</td></tr>
<tr><th id="6018">6018</th><td><dfn class="decl def fn" id="_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE" title='llvm::createAArch64InstructionSelector' data-ref="_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE" data-ref-filename="_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE">createAArch64InstructionSelector</dfn>(<em>const</em> <a class="type" href="../AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine" data-ref-filename="llvm..AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="local col1 decl" id="1591TM" title='TM' data-type='const llvm::AArch64TargetMachine &amp;' data-ref="1591TM" data-ref-filename="1591TM">TM</dfn>,</td></tr>
<tr><th id="6019">6019</th><td>                                 <a class="type" href="../AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col2 decl" id="1592Subtarget" title='Subtarget' data-type='llvm::AArch64Subtarget &amp;' data-ref="1592Subtarget" data-ref-filename="1592Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="6020">6020</th><td>                                 <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo" data-ref-filename="llvm..AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="local col3 decl" id="1593RBI" title='RBI' data-type='llvm::AArch64RegisterBankInfo &amp;' data-ref="1593RBI" data-ref-filename="1593RBI">RBI</dfn>) {</td></tr>
<tr><th id="6021">6021</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector" data-ref-filename="(anonymousnamespace)..AArch64InstructionSelector">AArch64InstructionSelector</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE" title='(anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE" data-ref-filename="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE">(</a><a class="local col1 ref" href="#1591TM" title='TM' data-ref="1591TM" data-ref-filename="1591TM">TM</a>, <a class="local col2 ref" href="#1592Subtarget" title='Subtarget' data-ref="1592Subtarget" data-ref-filename="1592Subtarget">Subtarget</a>, <a class="local col3 ref" href="#1593RBI" title='RBI' data-ref="1593RBI" data-ref-filename="1593RBI">RBI</a>);</td></tr>
<tr><th id="6022">6022</th><td>}</td></tr>
<tr><th id="6023">6023</th><td>}</td></tr>
<tr><th id="6024">6024</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>