`timescale 1ns / 1ps

// AXI-facing wrapper around mlp_top, instantiated in the block design as a module reference. The
// accelerator runs on the AXI clock; start comes from the active-low push button and is inverted
// here. The port list comes from the course skeleton.
module mlp_axi_wrapper (
    input   wire            i_PROC_RESET_n,
    input   wire            i_PROC_START_n,
    output  wire            o_PROC_DONE,

    // AXI4-Lite slave
    input   wire            S_AXI_ACLK,
    input   wire            S_AXI_ARESETN,
    input   wire    [31:0]  S_AXI_AWADDR,
    input   wire            S_AXI_AWVALID,
    output  wire            S_AXI_AWREADY,
    input   wire    [31:0]  S_AXI_WDATA,
    input   wire    [3:0]   S_AXI_WSTRB,
    input   wire            S_AXI_WVALID,
    output  wire            S_AXI_WREADY,
    output  wire    [1:0]   S_AXI_BRESP,
    output  wire            S_AXI_BVALID,
    input   wire            S_AXI_BREADY,
    input   wire    [31:0]  S_AXI_ARADDR,
    input   wire            S_AXI_ARVALID,
    output  wire            S_AXI_ARREADY,
    output  wire    [31:0]  S_AXI_RDATA,
    output  wire    [1:0]   S_AXI_RRESP,
    output  wire            S_AXI_RVALID,
    input   wire            S_AXI_RREADY
);

    mlp_top u_mlp_top (
        .i_CLK          (S_AXI_ACLK     ),
        .i_RST_n        (i_PROC_RESET_n ),

        .i_PROC_START   (~i_PROC_START_n),
        .o_PROC_DONE    (o_PROC_DONE    ),

        .S_AXI_ARESETN  (S_AXI_ARESETN  ),
        .S_AXI_AWADDR   (S_AXI_AWADDR   ),
        .S_AXI_AWVALID  (S_AXI_AWVALID  ),
        .S_AXI_AWREADY  (S_AXI_AWREADY  ),
        .S_AXI_WDATA    (S_AXI_WDATA    ),
        .S_AXI_WSTRB    (S_AXI_WSTRB    ),
        .S_AXI_WVALID   (S_AXI_WVALID   ),
        .S_AXI_WREADY   (S_AXI_WREADY   ),
        .S_AXI_BRESP    (S_AXI_BRESP    ),
        .S_AXI_BVALID   (S_AXI_BVALID   ),
        .S_AXI_BREADY   (S_AXI_BREADY   ),
        .S_AXI_ARADDR   (S_AXI_ARADDR   ),
        .S_AXI_ARVALID  (S_AXI_ARVALID  ),
        .S_AXI_ARREADY  (S_AXI_ARREADY  ),
        .S_AXI_RDATA    (S_AXI_RDATA    ),
        .S_AXI_RRESP    (S_AXI_RRESP    ),
        .S_AXI_RVALID   (S_AXI_RVALID   ),
        .S_AXI_RREADY   (S_AXI_RREADY   )
    );

endmodule
