// Seed: 1724330163
module module_0 (
    output wire id_0,
    output uwire id_1,
    output supply0 id_2,
    input wor id_3,
    output wire id_4,
    output uwire id_5
);
  wire id_7;
  tri0 id_8, id_9 = 1;
  wire id_10;
  assign module_1.id_3 = 0;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1
);
  id_3 :
  assert property (@(posedge -1 - (id_0)) id_3) id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  tri id_4, id_5 = id_3, id_6, id_7, id_8, id_9, id_10;
endmodule
