# AMBA_specs
AXI Specification and Docs

References

<a href="https://support.xilinx.com/s/topic/0TO2E000000YNxCWAW/axi-basics-series?language=en_US&tabset-50c42=2">Xilinx AXI Basics Series</a>

<a href="https://developer.arm.com/documentation/ihi0022/e/AMBA-AXI3-and-AXI4-Protocol-Specification?_ga=2.67820049.1631882347.1556009271-151447318.1544783517">ARM References</a>

<a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug906-vivado-design-analysis.pdf">Vivado UG 2021_2</a>

<a href="https://www.xilinx.com/video/hardware/packaging-custom-ip-integrator.html">Custom_IP_Integrator</a>

<a href="https://www.xilinx.com/video/software/jtag-to-axi-master-core.html">JTAG_to_AXI</a>

<a href="https://support.xilinx.com/s/article/1173821?language=en_US">Xilinx Vivado Methology Report Adoption</a>

<a href="https://github.com/srimanthtenneti/SOC-Design-ARM-M0">YUV AHB APB Ref</a>

<a href="https://www.bilibili.com/video/BV1bp4y187wf/">link1</a>

<a href="https://www.bilibili.com/video/BV1RJ411T7zt?p=1">link2</a>

<a href="https://www.vlsiguru.com/sv-course-overview/">SystemVerilog</a>

<a href="https://www.inskill.in">SystemVerilog2</a>

<a href="https://www.xilinx.com/support/university.html">Xilinx University</a>



