
*** Running vivado
    with args -log system_axi_i2s_adi_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_i2s_adi_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_axi_i2s_adi_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top system_axi_i2s_adi_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 978813
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2455.047 ; gain = 0.000 ; free physical = 3673 ; free virtual = 19710
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_i2s_adi_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:105]
	Parameter SLOT_WIDTH bound to: 24 - type: integer 
	Parameter LRCLK_POL bound to: 0 - type: integer 
	Parameter BCLK_POL bound to: 0 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNEL bound to: 1 - type: integer 
	Parameter HAS_TX bound to: 1 - type: integer 
	Parameter HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_i2s_adi' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/axi_i2s_adi.vhd:53' bound to instance 'U0' of component 'axi_i2s_adi' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/axi_i2s_adi.vhd:146]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (1#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (2#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized0' (2#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/i2s_controller.vhd:80]
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/fifo_synchronizer.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (3#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/fifo_synchronizer.vhd:59]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/i2s_clkgen.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (4#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/i2s_clkgen.vhd:58]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/i2s_tx.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (5#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/i2s_tx.vhd:60]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/i2s_rx.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (6#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/i2s_rx.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (7#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/i2s_controller.vhd:80]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (8#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi' (9#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/44a5/axi_i2s_adi.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'system_axi_i2s_adi_0' (10#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:105]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2455.047 ; gain = 0.000 ; free physical = 2811 ; free virtual = 18849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2455.047 ; gain = 0.000 ; free physical = 2927 ; free virtual = 18966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2455.047 ; gain = 0.000 ; free physical = 2927 ; free virtual = 18966
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2455.047 ; gain = 0.000 ; free physical = 2998 ; free virtual = 19036
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_i2s_adi_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_i2s_adi_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports s_axi_aclk]'. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc:1]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc:1]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports data_clk_i]'. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc:2]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_i2s_adi_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_i2s_adi_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.008 ; gain = 0.000 ; free physical = 3839 ; free virtual = 19869
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2519.008 ; gain = 0.000 ; free physical = 3839 ; free virtual = 19869
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.008 ; gain = 63.961 ; free physical = 3903 ; free virtual = 19933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.008 ; gain = 63.961 ; free physical = 3903 ; free virtual = 19933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_i2s_adi_0_synth_1/dont_touch.xdc, line 9).
Applied set_property ASYNC_REG = true for U0/ctrl/cdc_sync_stage1_tick_reg. (constraint file  /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage1_tick_reg. (constraint file  /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/tx_sync/cdc_sync_stage1_tick_reg. (constraint file  /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/cdc_sync_stage2_tick_reg. (constraint file  /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage2_tick_reg. (constraint file  /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg. (constraint file  /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.008 ; gain = 63.961 ; free physical = 3903 ; free virtual = 19933
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_ctrlif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
                    resp |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_ctrlif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     ack |                              010 |                               10
                    resp |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'axi_ctrlif'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2519.008 ; gain = 63.961 ; free physical = 3930 ; free virtual = 19961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---RAMs : 
	               20 Bit	(4 X 5 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2519.008 ; gain = 63.961 ; free physical = 4695 ; free virtual = 20730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                  | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------------------------+-----------+----------------------+-------------+
|U0          | pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
|U0          | ctrl/tx_sync/fifo_reg                       | Implied   | 4 x 5                | RAM32M x 1  | 
|U0          | ctrl/rx_gen.rx_sync/fifo_reg                | Implied   | 4 x 5                | RAM32M x 1  | 
|U0          | pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
+------------+---------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 3 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 09:52:47 2024...
