/****************************************************************************

	NEC V30MZ(V20/V30/V33) emulator

	Small changes made by toshi (Cycle count macros changed  , "THROUGH" macro added)	

	Small changes made by dox@space.pl (Corrected bug in NEG instruction , different AUX flag handling in some opcodes)	

	(Re)Written June-September 2000 by Bryan McPhail (mish@tendril.co.uk) based
	on code by Oliver Bergmann (Raul_Bloodworth@hotmail.com) who based code
	on the i286 emulator by Fabrice Frances which had initial work based on
	David Hedley's pcemu(!).

	This new core features 99% accurate cycle counts for each processor,
	there are still some complex situations where cycle counts are wrong,
	typically where a few instructions have differing counts for odd/even
	source and odd/even destination memory operands.

	Flag settings are also correct for the NEC processors rather than the
	I86 versions.

	Nb:  This emulation should be faster than previous NEC cores, but
	because the old cycle count values were far too high in many cases
	the processor has to do more 'work' than before, so the overall effect
	may	be a slower core.

****************************************************************************/

/* GNW VENDORED COPY of external/oswan-go/main/emu/cpu/nec.c (gitlink pinned at
 * beabf6ea; do not bump). Compiled from Core/Src/porting/wswan/ so its quote-
 * include of "necinstr.h" resolves to the vendored copy in the same directory
 * (searched before any -I path); the other oswan headers (nec.h, necintrf.h,
 * necea.h, necmodrm.h) still resolve to the submodule via -I$(CORE_WSWAN)/emu/cpu.
 *
 * Changes vs the submodule original:
 *  - vendored necinstr.h fills the three formerly-NULL slots in nec_instruction[]
 *    -- 0x0F (V30 extended-instruction prefix), 0x64 (REPNC), 0x65 (REPC) --
 *    which faulted at PC=0 via (*NULL)() when a savestate resume executed them.
 *    On-device diagnostics proved One Piece (WSC) really executes 0x0F and 0x65.
 *  - i_pre_nec / i_repnc / i_repc (defined below) implement those, ported from
 *    MAME 0.139's NEC core (this file's lineage) and reusing the BCD/bit helper
 *    macros already present in nec.h. EXT/INS/BRKEM sub-ops are stubbed (as in
 *    MAME); WS games don't use them. */

#include <stdio.h>
#include <stdint.h>
#include <stdlib.h>
#include <string.h>

#include "nec.h"
#include "necintrf.h"

typedef union
{					/* eight general registers */
	uint16_t w[8];	/* viewed as 16 bits registers */
	uint8_t  b[16];	/* or as 8 bit registers */
} necbasicregs;

typedef struct
{
	necbasicregs regs;
	
	uint8_t	TF, IF, DF, MF; 	/* 0 or 1 valued flags */	/* OB[19.07.99] added Mode Flag V30 */
	
 	uint16_t	sregs[4];
	uint16_t	ip;

	uint32_t	AuxVal, OverVal, ZeroVal, CarryVal, ParityVal; /* 0 or non-0 valued flags */
	uint32_t	int_vector;
	uint32_t	pending_irq;
	uint32_t	nmi_state;
	uint32_t	irq_state;
	int32_t 	(*irq_callback)(int32_t irqline);
	int32_t	SignVal;
	
} nec_Regs;

/***************************************************************************/
/* cpu state															   */
/***************************************************************************/

int32_t nec_ICount;
/* Cached (CS<<4). CS only changes at the END of an instruction (far jmp/call/
 * ret/int set it after their operand fetches), so refreshing this once per
 * dispatch iteration keeps every FETCH within the instruction correct while
 * saving the per-fetch segment load+shift. */
uint32_t cs_base;

static nec_Regs I;

static uint32_t prefix_base;	/* base address of the latest prefix segment */
char seg_prefix;		/* prefix segment indicator */


/* The interrupt number of a pending external interrupt pending NMI is 2.	*/
/* For INTR interrupts, the level is caught on the bus during an INTA cycle */


#include "necinstr.h"
#include "necea.h"
#include "necmodrm.h"

/* Non-static so savestates can capture it. It is a STICKY flag — set to 1 by
 * POP SS / MOV SS / LOCK and cleared only by nec_reset — so after any run it is
 * 1, but a cold-booted resume starts it at 0. It gates the idle cycle-skip at
 * the bottom of nec_execute (nec_ICount%=12 only when no_interrupt==0), so a
 * mismatched value shifts cycle accounting and interrupt timing on resume and
 * sends the CPU off the rails (One Piece Grand Battle cold-resume hang). */
uint32_t no_interrupt;
static uint8_t parity_table[256];

/***************************************************************************/

void nec_reset (void *param)
{
	uint16_t i,j,c;
	BREGS reg_name[8]={ AL, CL, DL, BL, AH, CH, DH, BH };
	
	memset( &I, 0, sizeof(I) );

	no_interrupt=0;
	{	/* idle-skip state must not survive a reset (or the savestate load
		 * that follows one): a stale pattern could replay code from a bank
		 * that is no longer mapped. */
		extern void nec_idle_reset(void);
		nec_idle_reset();
	}
	I.sregs[CS] = 0xffff;


	for (i = 0; i < 256; i++)
	{
		for (j = i, c = 0; j > 0; j >>= 1)
			if (j & 1) c++;
		parity_table[i] = !(c & 1);
	}

	I.ZeroVal = I.ParityVal = 1;

	for (i = 0; i < 256; i++)
	{
		Mod_RM.reg.b[i] = reg_name[(i & 0x38) >> 3];
		Mod_RM.reg.w[i] = (WREGS) ( (i & 0x38) >> 3) ;
	}

	for (i = 0xc0; i < 0x100; i++)
	{
		Mod_RM.RM.w[i] = (WREGS)( i & 7 );
		Mod_RM.RM.b[i] = (BREGS)reg_name[i & 7];
	}
	
	prefix_base = 0;
	seg_prefix = 0;
}

void nec_int(uint32_t wektor)
{
	uint32_t dest_seg, dest_off;

	{	/* idle-skip: a delivered interrupt mid-recording would log ISR
		 * instructions into the loop pattern — abort the recording. (The
		 * ISR's stack pushes also dirty the loop, so this is a second net.) */
		extern void nec_idle_rec_abort(void);
		nec_idle_rec_abort();
	}

	if(I.IF)
	{
		i_pushf();
		I.TF = I.IF = 0;
		dest_off = ReadWord(wektor);
		dest_seg = ReadWord(wektor+2);
		PUSH(I.sregs[CS]);
		PUSH(I.ip);
		I.ip = (uint16_t)dest_off;
		I.sregs[CS] = (uint16_t)dest_seg;
	}
}

void nec_interrupt(uint32_t int_num)
{
	uint32_t dest_seg, dest_off;

	if (int_num == -1)
		return;

	dest_off = ReadWord((int_num)*4);
	dest_seg = ReadWord((int_num)*4+2);

	/* A NULL vector means no handler is installed (the WS BIOS, which the
	 * emulator skips, would set some of these). Jumping to 0000:0000 just runs
	 * the zeroed IVT as code and hangs. Treat a null-vector software INT as a
	 * no-op so the game continues -- One Piece does `INT 1; RETF` and IVT[1]=0
	 * on resume, which otherwise crashes into low IRAM. */
	if (dest_seg == 0 && dest_off == 0)
		return;

	i_pushf();
	I.TF = I.IF = 0;

	PUSH(I.sregs[CS]);
	PUSH(I.ip);
	I.ip = (uint16_t)dest_off;
	I.sregs[CS] = (uint16_t)dest_seg;
}


/****************************************************************************/
/*							   OPCODES										*/
/****************************************************************************/

#define OP(num,func_name) static void func_name(void)


OP( 0x00, i_add_br8  ) { DEF_br8;	ADDB;	PutbackRMByte(ModRM,dst);	CLKM(3,1);	 	}
OP( 0x01, i_add_wr16 ) { DEF_wr16;	ADDW;	PutbackRMWord(ModRM,dst);	CLKM(3,1);	}
OP( 0x02, i_add_r8b  ) { DEF_r8b;	ADDB;	RegByte(ModRM)=dst;			CLKM(2,1);		}
OP( 0x03, i_add_r16w ) { DEF_r16w;	ADDW;	RegWord(ModRM)=dst;			CLKM(2,1);	}
OP( 0x04, i_add_ald8 ) { DEF_ald8;	ADDB;	I.regs.b[AL]=dst;			CLK(1);				}
OP( 0x05, i_add_axd16) { DEF_axd16;	ADDW;	I.regs.w[AW]=dst;			CLK(1);				}
OP( 0x06, i_push_es  ) { PUSH(I.sregs[ES]);	CLK(2); 	}
OP( 0x07, i_pop_es	 ) { POP(I.sregs[ES]);	CLK(3);	}

OP( 0x08, i_or_br8	 ) { DEF_br8;	ORB;	PutbackRMByte(ModRM,dst);	CLKM(3,1);		}
OP( 0x09, i_or_wr16  ) { DEF_wr16;	ORW;	PutbackRMWord(ModRM,dst);	CLKM(3,1);	}
OP( 0x0a, i_or_r8b	 ) { DEF_r8b;	ORB;	RegByte(ModRM)=dst;			CLKM(2,1);		}
OP( 0x0b, i_or_r16w  ) { DEF_r16w;	ORW;	RegWord(ModRM)=dst;			CLKM(2,1);	}
OP( 0x0c, i_or_ald8  ) { DEF_ald8;	ORB;	I.regs.b[AL]=dst;			CLK(1);				}
OP( 0x0d, i_or_axd16 ) { DEF_axd16;	ORW;	I.regs.w[AW]=dst;			CLK(1);				}
OP( 0x0e, i_push_cs  ) { PUSH(I.sregs[CS]);	CLK(2);	}

OP( 0x10, i_adc_br8  ) { DEF_br8;	src+=CF;	ADDB;	PutbackRMByte(ModRM,dst);	CLKM(3,1); 		}
OP( 0x11, i_adc_wr16 ) { DEF_wr16;	src+=CF;	ADDW;	PutbackRMWord(ModRM,dst);	CLKM(3,1);	}
OP( 0x12, i_adc_r8b  ) { DEF_r8b;	src+=CF;	ADDB;	RegByte(ModRM)=dst;			CLKM(2,1); 		}
OP( 0x13, i_adc_r16w ) { DEF_r16w;	src+=CF;	ADDW;	RegWord(ModRM)=dst;			CLKM(2,1);	}
OP( 0x14, i_adc_ald8 ) { DEF_ald8;	src+=CF;	ADDB;	I.regs.b[AL]=dst;			CLK(1);				}
OP( 0x15, i_adc_axd16) { DEF_axd16;	src+=CF;	ADDW;	I.regs.w[AW]=dst;			CLK(1);				}
OP( 0x16, i_push_ss  ) { PUSH(I.sregs[SS]);		CLK(2);	}
OP( 0x17, i_pop_ss	 ) { POP(I.sregs[SS]);		CLK(3);	no_interrupt=1; }

OP( 0x18, i_sbb_br8  ) { DEF_br8;	src+=CF;	SUBB;	PutbackRMByte(ModRM,dst);	CLKM(3,1); 		}
OP( 0x19, i_sbb_wr16 ) { DEF_wr16;	src+=CF;	SUBW;	PutbackRMWord(ModRM,dst);	CLKM(3,1);	}
OP( 0x1a, i_sbb_r8b  ) { DEF_r8b;	src+=CF;	SUBB;	RegByte(ModRM)=dst;			CLKM(2,1); 		}
OP( 0x1b, i_sbb_r16w ) { DEF_r16w;	src+=CF;	SUBW;	RegWord(ModRM)=dst;			CLKM(2,1);	}
OP( 0x1c, i_sbb_ald8 ) { DEF_ald8;	src+=CF;	SUBB;	I.regs.b[AL]=dst;			CLK(1); 				}
OP( 0x1d, i_sbb_axd16) { DEF_axd16;	src+=CF;	SUBW;	I.regs.w[AW]=dst;			CLK(1);	}
OP( 0x1e, i_push_ds  ) { PUSH(I.sregs[DS]);		CLK(2);	}
OP( 0x1f, i_pop_ds	 ) { POP(I.sregs[DS]);		CLK(3);	}

OP( 0x20, i_and_br8  ) { DEF_br8;	ANDB;	PutbackRMByte(ModRM,dst);	CLKM(3,1); 		}
OP( 0x21, i_and_wr16 ) { DEF_wr16;	ANDW;	PutbackRMWord(ModRM,dst);	CLKM(3,1);	}
OP( 0x22, i_and_r8b  ) { DEF_r8b;	ANDB;	RegByte(ModRM)=dst;			CLKM(2,1);		}
OP( 0x23, i_and_r16w ) { DEF_r16w;	ANDW;	RegWord(ModRM)=dst;			CLKM(2,1);	}
OP( 0x24, i_and_ald8 ) { DEF_ald8;	ANDB;	I.regs.b[AL]=dst;			CLK(1);				}
OP( 0x25, i_and_axd16) { DEF_axd16;	ANDW;	I.regs.w[AW]=dst;			CLK(1);	}
OP( 0x26, i_es		 ) { seg_prefix=TRUE;	prefix_base=I.sregs[ES]<<4;	CLK(1);		nec_instruction[FETCHOP]();	seg_prefix=FALSE; }
OP( 0x27, i_daa 	 ) { ADJ4(6,0x60);									CLK(10);	}

OP( 0x28, i_sub_br8  ) { DEF_br8;	SUBB;	PutbackRMByte(ModRM,dst);	CLKM(3,1); 		}
OP( 0x29, i_sub_wr16 ) { DEF_wr16;	SUBW;	PutbackRMWord(ModRM,dst);	CLKM(3,1);	}
OP( 0x2a, i_sub_r8b  ) { DEF_r8b;	SUBB;	RegByte(ModRM)=dst;			CLKM(2,1); 		}
OP( 0x2b, i_sub_r16w ) { DEF_r16w;	SUBW;	RegWord(ModRM)=dst;			CLKM(2,1);	}
OP( 0x2c, i_sub_ald8 ) { DEF_ald8;	SUBB;	I.regs.b[AL]=dst;			CLK(1); 				}
OP( 0x2d, i_sub_axd16) { DEF_axd16;	SUBW;	I.regs.w[AW]=dst;			CLK(1);	}
OP( 0x2e, i_cs		 ) { seg_prefix=TRUE;	prefix_base=I.sregs[CS]<<4;	CLK(1);		nec_instruction[FETCHOP]();	seg_prefix=FALSE; }
OP( 0x2f, i_das 	 ) { ADJ4(-6,-0x60);								CLK(10);	}

OP( 0x30, i_xor_br8  ) { DEF_br8;	XORB;	PutbackRMByte(ModRM,dst);	CLKM(3,1);		}
OP( 0x31, i_xor_wr16 ) { DEF_wr16;	XORW;	PutbackRMWord(ModRM,dst);	CLKM(3,1);	}
OP( 0x32, i_xor_r8b  ) { DEF_r8b;	XORB;	RegByte(ModRM)=dst;			CLKM(2,1); 		}
OP( 0x33, i_xor_r16w ) { DEF_r16w;	XORW;	RegWord(ModRM)=dst;			CLKM(2,1);	}
OP( 0x34, i_xor_ald8 ) { DEF_ald8;	XORB;	I.regs.b[AL]=dst;			CLK(1); 				}
OP( 0x35, i_xor_axd16) { DEF_axd16;	XORW;	I.regs.w[AW]=dst;			CLK(1);	}
OP( 0x36, i_ss		 ) { seg_prefix=TRUE;	prefix_base=I.sregs[SS]<<4;	CLK(1);		nec_instruction[FETCHOP]();	seg_prefix=FALSE; }
OP( 0x37, i_aaa 	 ) { ADJB(6,1);										CLK(9); 	}

OP( 0x38, i_cmp_br8  ) { DEF_br8;	SUBB;					CLKM(2,1); }
OP( 0x39, i_cmp_wr16 ) { DEF_wr16;	SUBW;					CLKM(2,1);	}
OP( 0x3a, i_cmp_r8b  ) { DEF_r8b;	SUBB;					CLKM(2,1); }
OP( 0x3b, i_cmp_r16w ) { DEF_r16w;	SUBW;					CLKM(2,1);	}
OP( 0x3c, i_cmp_ald8 ) { DEF_ald8;	SUBB;					CLK(1); }
OP( 0x3d, i_cmp_axd16) { DEF_axd16;	SUBW;					CLK(1);	}
OP( 0x3e, i_ds		 ) { seg_prefix=TRUE;	prefix_base=I.sregs[DS]<<4;	CLK(1);		nec_instruction[FETCHOP]();	seg_prefix=FALSE; }
OP( 0x3f, i_aas 	 ) { ADJB(-6,-1);						CLK(9);	}

OP( 0x40, i_inc_ax	) { IncWordReg(AW);						CLK(1);	}
OP( 0x41, i_inc_cx	) { IncWordReg(CW);						CLK(1);	}
OP( 0x42, i_inc_dx	) { IncWordReg(DW);						CLK(1);	}
OP( 0x43, i_inc_bx	) { IncWordReg(BW);						CLK(1);	}
OP( 0x44, i_inc_sp	) { IncWordReg(SP);						CLK(1);	}
OP( 0x45, i_inc_bp	) { IncWordReg(BP);						CLK(1);	}
OP( 0x46, i_inc_si	) { IncWordReg(IX);						CLK(1);	}
OP( 0x47, i_inc_di	) { IncWordReg(IY);						CLK(1);	}

OP( 0x48, i_dec_ax	) { DecWordReg(AW);						CLK(1);	}
OP( 0x49, i_dec_cx	) { DecWordReg(CW);						CLK(1);	}
OP( 0x4a, i_dec_dx	) { DecWordReg(DW);						CLK(1);	}
OP( 0x4b, i_dec_bx	) { DecWordReg(BW);						CLK(1);	}
OP( 0x4c, i_dec_sp	) { DecWordReg(SP);						CLK(1);	}
OP( 0x4d, i_dec_bp	) { DecWordReg(BP);						CLK(1);	}
OP( 0x4e, i_dec_si	) { DecWordReg(IX);						CLK(1);	}
OP( 0x4f, i_dec_di	) { DecWordReg(IY);						CLK(1);	}

OP( 0x50, i_push_ax ) { PUSH(I.regs.w[AW]);					CLK(1); }
OP( 0x51, i_push_cx ) { PUSH(I.regs.w[CW]);					CLK(1); }
OP( 0x52, i_push_dx ) { PUSH(I.regs.w[DW]);					CLK(1); }
OP( 0x53, i_push_bx ) { PUSH(I.regs.w[BW]);					CLK(1); }
OP( 0x54, i_push_sp ) { PUSH(I.regs.w[SP]);					CLK(1); }
OP( 0x55, i_push_bp ) { PUSH(I.regs.w[BP]);					CLK(1); }
OP( 0x56, i_push_si ) { PUSH(I.regs.w[IX]);					CLK(1); }
OP( 0x57, i_push_di ) { PUSH(I.regs.w[IY]);					CLK(1); }

OP( 0x58, i_pop_ax	) { POP(I.regs.w[AW]);					CLK(1); }
OP( 0x59, i_pop_cx	) { POP(I.regs.w[CW]);					CLK(1); }
OP( 0x5a, i_pop_dx	) { POP(I.regs.w[DW]);					CLK(1); }
OP( 0x5b, i_pop_bx	) { POP(I.regs.w[BW]);					CLK(1); }
OP( 0x5c, i_pop_sp	) { POP(I.regs.w[SP]);					CLK(1); }
OP( 0x5d, i_pop_bp	) { POP(I.regs.w[BP]);					CLK(1); }
OP( 0x5e, i_pop_si	) { POP(I.regs.w[IX]);					CLK(1); }
OP( 0x5f, i_pop_di	) { POP(I.regs.w[IY]);					CLK(1); }

OP( 0x60, i_pusha  ) {
	/*uint32_t tmp=I.regs.w[SP];*/
	PUSH(I.regs.w[AW]);
	PUSH(I.regs.w[CW]);
	PUSH(I.regs.w[DW]);
	PUSH(I.regs.w[BW]);
	PUSH(I.regs.w[SP]);
	PUSH(I.regs.w[BP]);
	PUSH(I.regs.w[IX]);
	PUSH(I.regs.w[IY]);
	CLK(9);
}
OP( 0x61, i_popa  ) {
	/*uint32_t tmp;*/
	POP(I.regs.w[IY]);
	POP(I.regs.w[IX]);
	POP(I.regs.w[BP]);
	
	POP(I.regs.w[SP]);
	/*POP(tmp);*/
	POP(I.regs.w[BW]);
	POP(I.regs.w[DW]);
	POP(I.regs.w[CW]);
	POP(I.regs.w[AW]);
	CLK(8);
}
OP( 0x62, i_chkind	) {
	uint32_t low,high,tmp;
	GetModRM;
	low = GetRMWord(ModRM);
	high= GetnextRMWord;
	tmp= RegWord(ModRM);
	if (tmp<low || tmp>high) {
		nec_interrupt(5);
		CLK(7);
	}
 	CLK(13);
}

OP( 0x68, i_push_d16 ) { uint32_t tmp;	FETCHuint16_t(tmp); PUSH(tmp);	CLK(1);	}
OP( 0x69, i_imul_d16 ) { uint32_t tmp;	DEF_r16w; 	FETCHuint16_t(tmp); dst = (int32_t)((int16_t)src)*(int32_t)((int16_t)tmp); I.CarryVal = I.OverVal = (((int32_t)dst) >> 15 != 0) && (((int32_t)dst) >> 15 != -1);	  RegWord(ModRM)=(uint16_t)dst; 	CLKM(4,3);}
OP( 0x6a, i_push_d8  ) { uint32_t tmp = (uint16_t)((int16_t)((int8_t)FETCH)); 	PUSH(tmp);	CLK(1);	}
OP( 0x6b, i_imul_d8  ) { uint32_t src2; DEF_r16w; src2= (uint16_t)((int16_t)((int8_t)FETCH)); dst = (int32_t)((int16_t)src)*(int32_t)((int16_t)src2); I.CarryVal = I.OverVal = (((int32_t)dst) >> 15 != 0) && (((int32_t)dst) >> 15 != -1); RegWord(ModRM)=(uint16_t)dst; CLKM(4,3); }
OP( 0x6c, i_insb	 ) { PutMemB(ES,I.regs.w[IY],read_port(I.regs.w[DW])); I.regs.w[IY]+= -2 * I.DF + 1; CLK(6); }
OP( 0x6d, i_insw	 ) { PutMemB(ES,I.regs.w[IY],read_port(I.regs.w[DW])); PutMemB(ES,(I.regs.w[IY]+1)&0xffff,read_port((I.regs.w[DW]+1)&0xffff)); I.regs.w[IY]+= -4 * I.DF + 2; CLK(6); }
OP( 0x6e, i_outsb	 ) { write_port(I.regs.w[DW],GetMemB(DS,I.regs.w[IX])); I.regs.w[IX]+= -2 * I.DF + 1; CLK(7); }
OP( 0x6f, i_outsw	 ) { write_port(I.regs.w[DW],GetMemB(DS,I.regs.w[IX])); write_port((I.regs.w[DW]+1)&0xffff,GetMemB(DS,(I.regs.w[IX]+1)&0xffff)); I.regs.w[IX]+= -4 * I.DF + 2; CLK(7); }

OP( 0x70, i_jo		) { JMP( OF);				CLK(1); }
OP( 0x71, i_jno 	) { JMP(!OF);				CLK(1); }
OP( 0x72, i_jc		) { JMP( CF);				CLK(1); }
OP( 0x73, i_jnc 	) { JMP(!CF);				CLK(1); }
OP( 0x74, i_jz		) { JMP( ZF);				CLK(1); }
OP( 0x75, i_jnz 	) { JMP(!ZF);				CLK(1); }
OP( 0x76, i_jce 	) { JMP(CF || ZF);			CLK(1); }
OP( 0x77, i_jnce	) { JMP(!(CF || ZF));		CLK(1); }
OP( 0x78, i_js		) { JMP( SF);				CLK(1); }
OP( 0x79, i_jns 	) { JMP(!SF);				CLK(1); }
OP( 0x7a, i_jp		) { JMP( PF);				CLK(1); }
OP( 0x7b, i_jnp 	) { JMP(!PF);				CLK(1); }
OP( 0x7c, i_jl		) { JMP((SF!=OF)&&(!ZF));	CLK(1); }
OP( 0x7d, i_jnl 	) { JMP((ZF)||(SF==OF));	CLK(1); }
OP( 0x7e, i_jle 	) { JMP((ZF)||(SF!=OF)); 	CLK(1); }
OP( 0x7f, i_jnle	) { JMP((SF==OF)&&(!ZF));	CLK(1); }

OP( 0x80, i_80pre	) { uint32_t dst, src; GetModRM; dst = GetRMByte(ModRM); src = FETCH;
	CLKM(3,1)
	switch (ModRM & 0x38) {
		case 0x00: ADDB;			PutbackRMByte(ModRM,dst);	break;
		case 0x08: ORB;				PutbackRMByte(ModRM,dst);	break;
		case 0x10: src+=CF;	ADDB;	PutbackRMByte(ModRM,dst);	break;
		case 0x18: src+=CF;	SUBB;	PutbackRMByte(ModRM,dst);	break;
		case 0x20: ANDB;			PutbackRMByte(ModRM,dst);	break;
		case 0x28: SUBB;			PutbackRMByte(ModRM,dst);	break;
		case 0x30: XORB;			PutbackRMByte(ModRM,dst);	break;
		case 0x38: SUBB;			break;	/* CMP */
	}
}

OP( 0x81, i_81pre	) { uint32_t dst, src; GetModRM; dst = GetRMWord(ModRM); src = FETCH; src+= (FETCH << 8);
	CLKM(3,1)
	switch (ModRM & 0x38) {
		case 0x00: ADDW;			PutbackRMWord(ModRM,dst);	break;
		case 0x08: ORW;				PutbackRMWord(ModRM,dst);	break;
		case 0x10: src+=CF;	ADDW;	PutbackRMWord(ModRM,dst);	break;
		case 0x18: src+=CF;	SUBW;	PutbackRMWord(ModRM,dst);	break;
		case 0x20: ANDW;			PutbackRMWord(ModRM,dst);	break;
		case 0x28: SUBW;			PutbackRMWord(ModRM,dst);	break;
		case 0x30: XORW;			PutbackRMWord(ModRM,dst);	break;
		case 0x38: SUBW;			break;	/* CMP */
	}
}

OP( 0x82, i_82pre	) { uint32_t dst, src; GetModRM; dst = GetRMByte(ModRM); src = (uint8_t)((int8_t)FETCH);
	CLKM(3,1)
	switch (ModRM & 0x38) {
		case 0x00: ADDB;			PutbackRMByte(ModRM,dst);	break;
		case 0x08: ORB;				PutbackRMByte(ModRM,dst);	break;
		case 0x10: src+=CF;	ADDB;	PutbackRMByte(ModRM,dst);	break;
		case 0x18: src+=CF;	SUBB;	PutbackRMByte(ModRM,dst);	break;
		case 0x20: ANDB;			PutbackRMByte(ModRM,dst);	break;
		case 0x28: SUBB;			PutbackRMByte(ModRM,dst);	break;
		case 0x30: XORB;			PutbackRMByte(ModRM,dst);	break;
		case 0x38: SUBB;			break;	/* CMP */
	}
}

OP( 0x83, i_83pre	) { uint32_t dst, src; GetModRM; dst = GetRMWord(ModRM); src = (uint16_t)((int16_t)((int8_t)FETCH));
	CLKM(3,1)
	switch (ModRM & 0x38) {
		case 0x00: ADDW;			PutbackRMWord(ModRM,dst);	break;
		case 0x08: ORW;				PutbackRMWord(ModRM,dst);	break;
		case 0x10: src+=CF;	ADDW;	PutbackRMWord(ModRM,dst);	break;
		case 0x18: src+=CF;	SUBW;	PutbackRMWord(ModRM,dst);	break;
		case 0x20: ANDW;			PutbackRMWord(ModRM,dst);	break;
		case 0x28: SUBW;			PutbackRMWord(ModRM,dst);	break;
		case 0x30: XORW;			PutbackRMWord(ModRM,dst);	break;
		case 0x38: SUBW;			break;	/* CMP */
	}
}

OP( 0x84, i_test_br8  ) { DEF_br8;	ANDB;	CLKM(2,1);		}
OP( 0x85, i_test_wr16 ) { DEF_wr16;	ANDW;	CLKM(2,1);	}
OP( 0x86, i_xchg_br8  ) { DEF_br8;	RegByte(ModRM)=dst; PutbackRMByte(ModRM,src); CLKM(5,3); }
OP( 0x87, i_xchg_wr16 ) { DEF_wr16;	RegWord(ModRM)=dst; PutbackRMWord(ModRM,src); CLKM(5,3); }

OP( 0x88, i_mov_br8   ) { uint8_t  src; GetModRM; src = RegByte(ModRM); 	PutRMByte(ModRM,src); 	CLKM(1,1); 			}
OP( 0x89, i_mov_wr16  ) { uint16_t src; GetModRM; src = RegWord(ModRM); 	PutRMWord(ModRM,src);	CLKM(1,1); 	}
OP( 0x8a, i_mov_r8b   ) { uint8_t  src; GetModRM; src = GetRMByte(ModRM);	RegByte(ModRM)=src;		CLKM(1,1); 		}
OP( 0x8b, i_mov_r16w  ) { uint16_t src; GetModRM; src = GetRMWord(ModRM);	RegWord(ModRM)=src; 	CLKM(1,1); 	}
OP( 0x8c, i_mov_wsreg ) { GetModRM; PutRMWord(ModRM,I.sregs[(ModRM & 0x38) >> 3]);				CLKM(1,1); }
OP( 0x8d, i_lea 	  ) { uint16_t ModRM = FETCH; (void)(*GetEA[ModRM])(); RegWord(ModRM)=EO; 	CLK(1); }
OP( 0x8e, i_mov_sregw ) { uint16_t src; GetModRM; src = GetRMWord(ModRM); CLKM(3,2);
	switch (ModRM & 0x38) {
		case 0x00: I.sregs[ES] = src; break; /* mov es,ew */
		case 0x08: I.sregs[CS] = src; break; /* mov cs,ew */
		case 0x10: I.sregs[SS] = src; break; /* mov ss,ew */
		case 0x18: I.sregs[DS] = src; break; /* mov ds,ew */
		default:  ;
	}
	no_interrupt=1;
}
OP( 0x8f, i_popw ) { uint16_t tmp; GetModRM; POP(tmp); PutRMWord(ModRM,tmp); CLKM(3,1); }
OP( 0x90, i_nop  ) { 
	CLK(3);
	/*CLK(1);*/
	/* Cycle skip for idle loops (0: NOP  1:  JMP 0) */
	/*if (no_interrupt==0 && nec_ICount>0 && (PEEKOP((I.sregs[CS]<<4)+I.ip))==0xeb && (PEEK((I.sregs[CS]<<4)+I.ip+1))==0xfd)
		nec_ICount%=15;*/
}
OP( 0x91, i_xchg_axcx ) { XchgAWReg(CW); CLK(3); }
OP( 0x92, i_xchg_axdx ) { XchgAWReg(DW); CLK(3); }
OP( 0x93, i_xchg_axbx ) { XchgAWReg(BW); CLK(3); }
OP( 0x94, i_xchg_axsp ) { XchgAWReg(SP); CLK(3); }
OP( 0x95, i_xchg_axbp ) { XchgAWReg(BP); CLK(3); }
OP( 0x96, i_xchg_axsi ) { XchgAWReg(IX); CLK(3); }
OP( 0x97, i_xchg_axdi ) { XchgAWReg(IY); CLK(3); }

OP( 0x98, i_cbw 	  ) { I.regs.b[AH] = (I.regs.b[AL] & 0x80) ? 0xff : 0;	CLK(1);	}
OP( 0x99, i_cwd 	  ) { I.regs.w[DW] = (I.regs.b[AH] & 0x80) ? 0xffff : 0;	CLK(1);	}
OP( 0x9a, i_call_far  ) { uint32_t tmp, tmp2;	FETCHuint16_t(tmp); FETCHuint16_t(tmp2); PUSH(I.sregs[CS]); PUSH(I.ip); I.ip = (uint16_t)tmp; I.sregs[CS] = (uint16_t)tmp2; CLK(10); }
OP( 0x9b, i_wait	  ) { ; }
OP( 0x9c, i_pushf	  ) { PUSH( CompressFlags() ); CLK(2); }
OP( 0x9d, i_popf	  ) { uint32_t tmp; POP(tmp); ExpandFlags(tmp); CLK(3);}
OP( 0x9e, i_sahf	  ) { uint32_t tmp = (CompressFlags() & 0xff00) | (I.regs.b[AH] & 0xd5); ExpandFlags(tmp); CLK(4); }
OP( 0x9f, i_lahf	  ) { I.regs.b[AH] = CompressFlags() & 0xff; CLK(2); }

OP( 0xa0, i_mov_aldisp ) { uint32_t addr; FETCHuint16_t(addr); I.regs.b[AL] = GetMemB(DS, addr); CLK(1); }
OP( 0xa1, i_mov_axdisp ) { uint32_t addr; FETCHuint16_t(addr); I.regs.b[AL] = GetMemB(DS, addr); I.regs.b[AH] = GetMemB(DS, (addr+1)&0xffff); CLK(1); }
OP( 0xa2, i_mov_dispal ) { uint32_t addr; FETCHuint16_t(addr); PutMemB(DS, addr, I.regs.b[AL]);  CLK(1); }
OP( 0xa3, i_mov_dispax ) { uint32_t addr; FETCHuint16_t(addr); PutMemB(DS, addr, I.regs.b[AL]);  PutMemB(DS, (addr+1)&0xffff, I.regs.b[AH]); CLK(1); }
OP( 0xa4, i_movsb	   ) { uint32_t tmp = GetMemB(DS,I.regs.w[IX]); PutMemB(ES,I.regs.w[IY], tmp); I.regs.w[IY] += -2 * I.DF + 1; I.regs.w[IX] += -2 * I.DF + 1; CLK(5); }
OP( 0xa5, i_movsw	   ) { uint32_t tmp = GetMemW(DS,I.regs.w[IX]); PutMemW(ES,I.regs.w[IY], tmp); I.regs.w[IY] += -4 * I.DF + 2; I.regs.w[IX] += -4 * I.DF + 2; CLK(5); }
OP( 0xa6, i_cmpsb	   ) { uint32_t src = GetMemB(ES, I.regs.w[IY]); uint32_t dst = GetMemB(DS, I.regs.w[IX]); SUBB; I.regs.w[IY] += -2 * I.DF + 1; I.regs.w[IX] += -2 * I.DF + 1; CLK(6); }
OP( 0xa7, i_cmpsw	   ) { uint32_t src = GetMemW(ES, I.regs.w[IY]); uint32_t dst = GetMemW(DS, I.regs.w[IX]); SUBW; I.regs.w[IY] += -4 * I.DF + 2; I.regs.w[IX] += -4 * I.DF + 2; CLK(6); }

OP( 0xa8, i_test_ald8  ) { DEF_ald8;  ANDB; CLK(1); }
OP( 0xa9, i_test_axd16 ) { DEF_axd16; ANDW; CLK(1); }
OP( 0xaa, i_stosb	   ) { PutMemB(ES,I.regs.w[IY],I.regs.b[AL]); 	I.regs.w[IY] += -2 * I.DF + 1; CLK(3);	}
OP( 0xab, i_stosw	   ) { PutMemW(ES,I.regs.w[IY],I.regs.w[AW]); 	I.regs.w[IY] += -4 * I.DF + 2; CLK(3);	}
OP( 0xac, i_lodsb	   ) { I.regs.b[AL] = GetMemB(DS,I.regs.w[IX]); I.regs.w[IX] += -2 * I.DF + 1; CLK(3);	}
OP( 0xad, i_lodsw	   ) { I.regs.w[AW] = GetMemW(DS,I.regs.w[IX]); I.regs.w[IX] += -4 * I.DF + 2; CLK(3); }
OP( 0xae, i_scasb	   ) { uint32_t src = GetMemB(ES, I.regs.w[IY]); 	uint32_t dst = I.regs.b[AL]; SUBB; I.regs.w[IY] += -2 * I.DF + 1; CLK(4);  }
OP( 0xaf, i_scasw	   ) { uint32_t src = GetMemW(ES, I.regs.w[IY]); 	uint32_t dst = I.regs.w[AW]; SUBW; I.regs.w[IY] += -4 * I.DF + 2; CLK(4); }

OP( 0xb0, i_mov_ald8  ) { I.regs.b[AL] = FETCH;	CLK(1); }
OP( 0xb1, i_mov_cld8  ) { I.regs.b[CL] = FETCH; CLK(1); }
OP( 0xb2, i_mov_dld8  ) { I.regs.b[DL] = FETCH; CLK(1); }
OP( 0xb3, i_mov_bld8  ) { I.regs.b[BL] = FETCH; CLK(1); }
OP( 0xb4, i_mov_ahd8  ) { I.regs.b[AH] = FETCH; CLK(1); }
OP( 0xb5, i_mov_chd8  ) { I.regs.b[CH] = FETCH; CLK(1); }
OP( 0xb6, i_mov_dhd8  ) { I.regs.b[DH] = FETCH; CLK(1); }
OP( 0xb7, i_mov_bhd8  ) { I.regs.b[BH] = FETCH;	CLK(1); }

OP( 0xb8, i_mov_axd16 ) { I.regs.b[AL] = FETCH;	 I.regs.b[AH] = FETCH;	CLK(1); }
OP( 0xb9, i_mov_cxd16 ) { I.regs.b[CL] = FETCH;	 I.regs.b[CH] = FETCH;	CLK(1); }
OP( 0xba, i_mov_dxd16 ) { I.regs.b[DL] = FETCH;	 I.regs.b[DH] = FETCH;	CLK(1); }
OP( 0xbb, i_mov_bxd16 ) { I.regs.b[BL] = FETCH;	 I.regs.b[BH] = FETCH;	CLK(1); }
OP( 0xbc, i_mov_spd16 ) { I.regs.b[SPL] = FETCH; I.regs.b[SPH] = FETCH;	CLK(1); }
OP( 0xbd, i_mov_bpd16 ) { I.regs.b[BPL] = FETCH; I.regs.b[BPH] = FETCH; CLK(1); }
OP( 0xbe, i_mov_sid16 ) { I.regs.b[IXL] = FETCH; I.regs.b[IXH] = FETCH;	CLK(1); }
OP( 0xbf, i_mov_did16 ) { I.regs.b[IYL] = FETCH; I.regs.b[IYH] = FETCH;	CLK(1); }

OP( 0xc0, i_rotshft_bd8 ) {
	uint32_t src, dst; uint8_t c;
	GetModRM; src = (uint32_t)GetRMByte(ModRM); dst=src;
	c=FETCH;
	c&=0x1f;
	CLKM(5,3);
	if (c) switch (ModRM & 0x38) {
		case 0x00: do { ROL_uint8_t;  c--; } while (c>0); PutbackRMByte(ModRM,(uint8_t)dst); break;
		case 0x08: do { ROR_uint8_t;  c--; } while (c>0); PutbackRMByte(ModRM,(uint8_t)dst); break;
		case 0x10: do { ROLC_uint8_t; c--; } while (c>0); PutbackRMByte(ModRM,(uint8_t)dst); break;
		case 0x18: do { RORC_uint8_t; c--; } while (c>0); PutbackRMByte(ModRM,(uint8_t)dst); break;
		case 0x20: SHL_uint8_t(c);	I.AuxVal = 1; break;
		case 0x28: SHR_uint8_t(c);	I.AuxVal = 1; break;
		case 0x30:	break;
		case 0x38: SHRA_uint8_t(c); break;
	}
}

OP( 0xc1, i_rotshft_wd8 ) {
	uint32_t src, dst;  uint8_t c;
	GetModRM; src = (uint32_t)GetRMWord(ModRM); dst=src;
	c=FETCH;
	c&=0x1f;
	CLKM(5,3);
	if (c) switch (ModRM & 0x38) {
		case 0x00: do { ROL_uint16_t;  c--; } while (c>0); PutbackRMWord(ModRM,(uint16_t)dst); break;
		case 0x08: do { ROR_uint16_t;  c--; } while (c>0); PutbackRMWord(ModRM,(uint16_t)dst); break;
		case 0x10: do { ROLC_uint16_t; c--; } while (c>0); PutbackRMWord(ModRM,(uint16_t)dst); break;
		case 0x18: do { RORC_uint16_t; c--; } while (c>0); PutbackRMWord(ModRM,(uint16_t)dst); break;
		case 0x20: SHL_uint16_t(c);	I.AuxVal = 1; break;
		case 0x28: SHR_uint16_t(c);	I.AuxVal = 1; break;
		case 0x30:	break;
		case 0x38: SHRA_uint16_t(c); break;
	}
}

OP( 0xc2, i_ret_d16  ) { uint32_t count = FETCH; count += FETCH << 8; POP(I.ip); I.regs.w[SP]+=count; CLK(6); }
OP( 0xc3, i_ret 	 ) { POP(I.ip); CLK(6); }
OP( 0xc4, i_les_dw	 ) { GetModRM; uint16_t tmp = GetRMWord(ModRM); RegWord(ModRM)=tmp; I.sregs[ES] = GetnextRMWord; CLK(6); }
OP( 0xc5, i_lds_dw	 ) { GetModRM; uint16_t tmp = GetRMWord(ModRM); RegWord(ModRM)=tmp; I.sregs[DS] = GetnextRMWord; CLK(6); }
OP( 0xc6, i_mov_bd8  ) { GetModRM; PutImmRMByte(ModRM); CLK(1); }
OP( 0xc7, i_mov_wd16 ) { GetModRM; PutImmRMWord(ModRM); CLK(1); }

OP( 0xc8, i_enter ) {
	uint32_t nb = FETCH;
	uint32_t i,level;

	CLK(19);
	nb += FETCH << 8;
	level = FETCH;
	PUSH(I.regs.w[BP]);
	I.regs.w[BP]=I.regs.w[SP];
	I.regs.w[SP] -= nb;
	for (i=1;i<level;i++) {
	PUSH(GetMemW(SS,I.regs.w[BP]-i*2));
	CLK(4);
	}
	if (level) PUSH(I.regs.w[BP]);
}
OP( 0xc9, i_leave ) {
	I.regs.w[SP]=I.regs.w[BP];
	POP(I.regs.w[BP]);
	CLK(2);
}
OP( 0xca, i_retf_d16  ) { uint32_t count = FETCH; count += FETCH << 8; POP(I.ip); POP(I.sregs[CS]); I.regs.w[SP]+=count; CLK(9); }
OP( 0xcb, i_retf	  ) { POP(I.ip); POP(I.sregs[CS]); CLK(8); }
OP( 0xcc, i_int3	  ) { nec_interrupt(3); CLK(9); }
OP( 0xcd, i_int 	  ) { nec_interrupt(FETCH); CLK(10); }
OP( 0xce, i_into	  ) { if (OF) { nec_interrupt(4); CLK(13); } else CLK(6); }
OP( 0xcf, i_iret	  ) { POP(I.ip); POP(I.sregs[CS]); i_popf(); CLK(10); }

OP( 0xd0, i_rotshft_b ) {
	uint32_t src, dst; GetModRM; src = (uint32_t)GetRMByte(ModRM); dst=src;
	CLKM(3,1);
	switch (ModRM & 0x38) {
		case 0x00: ROL_uint8_t;  PutbackRMByte(ModRM,(uint8_t)dst); I.OverVal = (src^dst)&0x80; break;
		case 0x08: ROR_uint8_t;  PutbackRMByte(ModRM,(uint8_t)dst); I.OverVal = (src^dst)&0x80; break;
		case 0x10: ROLC_uint8_t; PutbackRMByte(ModRM,(uint8_t)dst); I.OverVal = (src^dst)&0x80; break;
		case 0x18: RORC_uint8_t; PutbackRMByte(ModRM,(uint8_t)dst); I.OverVal = (src^dst)&0x80; break;
		case 0x20: SHL_uint8_t(1); I.OverVal = (src^dst)&0x80;I.AuxVal = 1; break;
		case 0x28: SHR_uint8_t(1); I.OverVal = (src^dst)&0x80;I.AuxVal = 1; break;
		case 0x30:	break;
		case 0x38: SHRA_uint8_t(1); I.OverVal = 0; break;
	}
}

OP( 0xd1, i_rotshft_w ) {
	uint32_t src, dst; GetModRM; src = (uint32_t)GetRMWord(ModRM); dst=src;
	CLKM(3,1);
	switch (ModRM & 0x38) {
		case 0x00: ROL_uint16_t;  PutbackRMWord(ModRM,(uint16_t)dst); I.OverVal = (src^dst)&0x8000; break;
		case 0x08: ROR_uint16_t;  PutbackRMWord(ModRM,(uint16_t)dst); I.OverVal = (src^dst)&0x8000; break;
		case 0x10: ROLC_uint16_t; PutbackRMWord(ModRM,(uint16_t)dst); I.OverVal = (src^dst)&0x8000; break;
		case 0x18: RORC_uint16_t; PutbackRMWord(ModRM,(uint16_t)dst); I.OverVal = (src^dst)&0x8000; break;
		case 0x20: SHL_uint16_t(1); I.AuxVal = 1;I.OverVal = (src^dst)&0x8000;	break;
		case 0x28: SHR_uint16_t(1); I.AuxVal = 1;I.OverVal = (src^dst)&0x8000;	break;
		case 0x30: break;
		case 0x38: SHRA_uint16_t(1); I.AuxVal = 1;I.OverVal = 0; break;
	}
}

OP( 0xd2, i_rotshft_bcl ) {
	uint32_t src, dst; uint8_t c; GetModRM; src = (uint32_t)GetRMByte(ModRM); dst=src;
	c=I.regs.b[CL];
	CLKM(5,3);
	c&=0x1f;
	if (c) switch (ModRM & 0x38) {
		case 0x00: do { ROL_uint8_t;  c--; CLK(1); } while (c>0); PutbackRMByte(ModRM,(uint8_t)dst); break;
		case 0x08: do { ROR_uint8_t;  c--; CLK(1); } while (c>0); PutbackRMByte(ModRM,(uint8_t)dst); break;
		case 0x10: do { ROLC_uint8_t; c--; CLK(1); } while (c>0); PutbackRMByte(ModRM,(uint8_t)dst); break;
		case 0x18: do { RORC_uint8_t; c--; CLK(1); } while (c>0); PutbackRMByte(ModRM,(uint8_t)dst); break;
		case 0x20: SHL_uint8_t(c);	I.AuxVal = 1; break;
		case 0x28: SHR_uint8_t(c); I.AuxVal = 1;break;
		case 0x30: break;
		case 0x38: SHRA_uint8_t(c); break;
	}
}

OP( 0xd3, i_rotshft_wcl ) {
	uint32_t src, dst; uint8_t c; GetModRM; src = (uint32_t)GetRMWord(ModRM); dst=src;
	c=I.regs.b[CL];
	c&=0x1f;
	CLKM(5,3);
	if (c) switch (ModRM & 0x38) {
		case 0x00: do { ROL_uint16_t;  c--; CLK(1); } while (c>0); PutbackRMWord(ModRM,(uint16_t)dst); break;
		case 0x08: do { ROR_uint16_t;  c--; CLK(1); } while (c>0); PutbackRMWord(ModRM,(uint16_t)dst); break;
		case 0x10: do { ROLC_uint16_t; c--; CLK(1); } while (c>0); PutbackRMWord(ModRM,(uint16_t)dst); break;
		case 0x18: do { RORC_uint16_t; c--; CLK(1); } while (c>0); PutbackRMWord(ModRM,(uint16_t)dst); break;
		case 0x20: SHL_uint16_t(c);	I.AuxVal = 1; break;
		case 0x28: SHR_uint16_t(c);	I.AuxVal = 1; break;
		case 0x30: break;
		case 0x38: SHRA_uint16_t(c); break;
	}
}

OP( 0xd4, i_aam    ) { FETCH; I.regs.b[AH] = I.regs.b[AL] / 10; I.regs.b[AL] %= 10; SetSZPF_Word(I.regs.w[AW]); CLK(17); }
OP( 0xd5, i_aad    ) { FETCH; I.regs.b[AL] = I.regs.b[AH] * 10 + I.regs.b[AL]; I.regs.b[AH] = 0; SetSZPF_Byte(I.regs.b[AL]); CLK(6); }
OP( 0xd6, i_setalc ) { I.regs.b[AL] = (CF)?0xff:0x00; CLK(3);  } /* nop at V30MZ? */
OP( 0xd7, i_trans  ) { uint32_t dest = (I.regs.w[BW]+I.regs.b[AL])&0xffff; I.regs.b[AL] = GetMemB(DS, dest); CLK(5); }
OP( 0xd8, i_fpo    ) { /*GetModRM; Apparently unused according to clang*/ CLK(3);	 } 

OP( 0xe0, i_loopne ) { int8_t disp = (int8_t)FETCH; I.regs.w[CW]--; if (!ZF && I.regs.w[CW]) { I.ip = (uint16_t)(I.ip+disp);  CLK(6); } else CLK(3); }
OP( 0xe1, i_loope  ) { int8_t disp = (int8_t)FETCH; I.regs.w[CW]--; if ( ZF && I.regs.w[CW]) { I.ip = (uint16_t)(I.ip+disp);  CLK(6); } else CLK(3); }
OP( 0xe2, i_loop   ) { int8_t disp = (int8_t)FETCH; I.regs.w[CW]--; if (I.regs.w[CW]) { I.ip = (uint16_t)(I.ip+disp);  CLK(5); } else CLK(2); }
OP( 0xe3, i_jcxz   ) { int8_t disp = (int8_t)FETCH; if (I.regs.w[CW] == 0) { I.ip = (uint16_t)(I.ip+disp);	CLK(4); } else CLK(1); }
OP( 0xe4, i_inal   ) { uint8_t port = FETCH; I.regs.b[AL] = read_port(port); CLK(6);	}
OP( 0xe5, i_inax   ) { uint8_t port = FETCH; I.regs.b[AL] = read_port(port); I.regs.b[AH] = read_port(port+1); CLK(6); }
OP( 0xe6, i_outal  ) { uint8_t port = FETCH; write_port(port, I.regs.b[AL]); CLK(6);	}
OP( 0xe7, i_outax  ) { uint8_t port = FETCH; write_port(port, I.regs.b[AL]); write_port(port+1, I.regs.b[AH]); CLK(6);	}

OP( 0xe8, i_call_d16 ) { uint32_t tmp; FETCHuint16_t(tmp); PUSH(I.ip); I.ip = (uint16_t)(I.ip+(int16_t)tmp); CLK(5); }
OP( 0xe9, i_jmp_d16  ) { uint32_t tmp; FETCHuint16_t(tmp); I.ip = (uint16_t)(I.ip+(int16_t)tmp); CLK(4); }
OP( 0xea, i_jmp_far  ) { uint32_t tmp,tmp1; FETCHuint16_t(tmp); FETCHuint16_t(tmp1); I.sregs[CS] = (uint16_t)tmp1; 	I.ip = (uint16_t)tmp; CLK(7);	}
OP( 0xeb, i_jmp_d8	 ) { 
	int32_t tmp = (int)((int8_t)FETCH); CLK(4);
	if (tmp==-2 && no_interrupt==0 && nec_ICount>0) nec_ICount%=12; /* cycle skip */
	I.ip = (uint16_t)(I.ip+tmp);
}
OP( 0xec, i_inaldx	 ) { I.regs.b[AL] = read_port(I.regs.w[DW]); CLK(6);}
OP( 0xed, i_inaxdx	 ) { uint32_t port = I.regs.w[DW];	I.regs.b[AL] = read_port(port);	I.regs.b[AH] = read_port(port+1); CLK(6); }
OP( 0xee, i_outdxal  ) { write_port(I.regs.w[DW], I.regs.b[AL]); CLK(6);	}
OP( 0xef, i_outdxax  ) { uint32_t port = I.regs.w[DW];	write_port(port, I.regs.b[AL]);	write_port(port+1, I.regs.b[AH]); CLK(6); }

OP( 0xf0, i_lock	 ) {  no_interrupt=1; CLK(1); }

#define THROUGH 				\
	if(nec_ICount<0){			\
		if(seg_prefix)			\
			I.ip-=(uint16_t)3;	\
		else					\
			I.ip-=(uint16_t)2;	\
		break;}

OP( 0xf2, i_repne	 ) { 
	uint32_t next = FETCHOP; uint16_t c = I.regs.w[CW];
	switch(next) { /* Segments */
		case 0x26:	seg_prefix=TRUE;	prefix_base=I.sregs[ES]<<4;	next = FETCHOP;	CLK(2); break;
		case 0x2e:	seg_prefix=TRUE;	prefix_base=I.sregs[CS]<<4;	next = FETCHOP;	CLK(2); break;
		case 0x36:	seg_prefix=TRUE;	prefix_base=I.sregs[SS]<<4;	next = FETCHOP;	CLK(2); break;
		case 0x3e:	seg_prefix=TRUE;	prefix_base=I.sregs[DS]<<4;	next = FETCHOP;	CLK(2); break;
	}

	switch(next) {
		case 0x6c:	CLK(2); if (c) do { i_insb();  c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0x6d:	CLK(2); if (c) do { i_insw();  c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0x6e:	CLK(2); if (c) do { i_outsb(); c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0x6f:	CLK(2); if (c) do { i_outsw(); c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xa4:	CLK(2); if (c) do { i_movsb(); c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xa5:	CLK(2); if (c) do { i_movsw(); c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xa6:	CLK(5); if (c) do { THROUGH; i_cmpsb(); c--; CLK(3); } while (c>0 && ZF==0);	I.regs.w[CW]=c; break;
		case 0xa7:	CLK(5); if (c) do { THROUGH; i_cmpsw(); c--; CLK(3); } while (c>0 && ZF==0);	I.regs.w[CW]=c; break;
		case 0xaa:	CLK(2); if (c) do { i_stosb(); c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xab:	CLK(2); if (c) do { i_stosw(); c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xac:	CLK(2); if (c) do { i_lodsb(); c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xad:	CLK(2); if (c) do { i_lodsw(); c--; } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xae:	CLK(5); if (c) do { THROUGH; i_scasb(); c--; CLK(5); } while (c>0 && ZF==0);	I.regs.w[CW]=c; break;
		case 0xaf:	CLK(5); if (c) do { THROUGH; i_scasw(); c--; CLK(5); } while (c>0 && ZF==0);	I.regs.w[CW]=c; break;
		default:		nec_instruction[next]();
	}
	seg_prefix=FALSE;
}
OP( 0xf3, i_repe	 ) { uint32_t next = FETCHOP; uint16_t c = I.regs.w[CW];
	switch(next) { /* Segments */
		case 0x26:	seg_prefix=TRUE;	prefix_base=I.sregs[ES]<<4;	next = FETCHOP;	CLK(2); break;
		case 0x2e:	seg_prefix=TRUE;	prefix_base=I.sregs[CS]<<4;	next = FETCHOP;	CLK(2); break;
		case 0x36:	seg_prefix=TRUE;	prefix_base=I.sregs[SS]<<4;	next = FETCHOP;	CLK(2); break;
		case 0x3e:	seg_prefix=TRUE;	prefix_base=I.sregs[DS]<<4;	next = FETCHOP;	CLK(2); break;
	}

	switch(next) {
		case 0x6c:	CLK(5); if (c) do { THROUGH; i_insb();	c--; CLK( 0); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0x6d:	CLK(5); if (c) do { THROUGH; i_insw();	c--; CLK( 0); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0x6e:	CLK(5); if (c) do { THROUGH; i_outsb(); c--; CLK(-1); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0x6f:	CLK(5); if (c) do { THROUGH; i_outsw(); c--; CLK(-1); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xa4:	CLK(5); if (c) do { THROUGH; i_movsb(); c--; CLK( 2); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xa5:	CLK(5); if (c) do { THROUGH; i_movsw(); c--; CLK( 2); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xa6:	CLK(5); if (c) do { THROUGH; i_cmpsb(); c--; CLK( 4); } while (c>0 && ZF==1);	I.regs.w[CW]=c; break;
		case 0xa7:	CLK(5); if (c) do { THROUGH; i_cmpsw(); c--; CLK( 4); } while (c>0 && ZF==1);	I.regs.w[CW]=c; break;
		case 0xaa:	CLK(5); if (c) do { THROUGH; i_stosb(); c--; CLK( 3); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xab:	CLK(5); if (c) do { THROUGH; i_stosw(); c--; CLK( 3); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xac:	CLK(5); if (c) do { THROUGH; i_lodsb(); c--; CLK( 3); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xad:	CLK(5); if (c) do { THROUGH; i_lodsw(); c--; CLK( 3); } while (c>0);	I.regs.w[CW]=c;	break;
		case 0xae:	CLK(5); if (c) do { THROUGH; i_scasb(); c--; CLK( 4); } while (c>0 && ZF==1);	I.regs.w[CW]=c; break;
		case 0xaf:	CLK(5); if (c) do { THROUGH; i_scasw(); c--; CLK( 4); } while (c>0 && ZF==1);	I.regs.w[CW]=c; break;
		default:	 nec_instruction[next]();
	}
	seg_prefix=FALSE;
}
OP( 0xf4, i_hlt ) { nec_ICount=0; nec_idle_dirty=1; } /* HLT already yields the
	slice; mark it progress so the idle-skip leaves HLT-wait loops to oswan's own
	HLT handling (skipping the HLT itself shifts the loop's interrupt phase). */





OP( 0xf5, i_cmc ) { I.CarryVal = !CF; CLK(4); }
OP( 0xf6, i_f6pre ) { uint32_t tmp; uint32_t uresult,uresult2; int32_t result,result2;
	GetModRM; tmp = GetRMByte(ModRM);
	switch (ModRM & 0x38) {
		case 0x00: tmp &= FETCH; I.CarryVal = I.OverVal = I.AuxVal=0; SetSZPF_Byte(tmp); CLKM(2,1); break; /* TEST */
		case 0x08:	break;
 		case 0x10: PutbackRMByte(ModRM,~tmp); CLKM(3,1); break; /* NOT */
		
		case 0x18: I.CarryVal=(tmp!=0);tmp=(~tmp)+1; SetSZPF_Byte(tmp); PutbackRMByte(ModRM,tmp&0xff); CLKM(3,1); break; /* NEG */
		case 0x20: uresult = I.regs.b[AL]*tmp; I.regs.w[AW]=(uint16_t)uresult; I.CarryVal=I.OverVal=(I.regs.b[AH]!=0); CLKM(4,3); break; /* MULU */
		case 0x28: result = (int16_t)((int8_t)I.regs.b[AL])*(int16_t)((int8_t)tmp); I.regs.w[AW]=(uint16_t)result; I.CarryVal=I.OverVal=(I.regs.b[AH]!=0); CLKM(4,3); break; /* MUL */
		case 0x30: if (tmp) { DIVUB; } else nec_interrupt(0); CLKM(16,15); break;
		case 0x38: if (tmp) { DIVB;  } else nec_interrupt(0); CLKM(18,17); break;
   }
}

OP( 0xf7, i_f7pre	) { uint32_t tmp,tmp2; uint32_t uresult,uresult2; int32_t result,result2;
	GetModRM; tmp = GetRMWord(ModRM);
	switch (ModRM & 0x38) {
		case 0x00: FETCHuint16_t(tmp2); tmp &= tmp2; I.CarryVal = I.OverVal = I.AuxVal=0; SetSZPF_Word(tmp); CLKM(2,1); break; /* TEST */
		case 0x08: break;
 		case 0x10: PutbackRMWord(ModRM,~tmp); CLKM(3,1); break; /* NOT */
		case 0x18: I.CarryVal=(tmp!=0); tmp=(~tmp)+1; SetSZPF_Word(tmp); PutbackRMWord(ModRM,tmp&0xffff); CLKM(3,1); break; /* NEG */
		case 0x20: uresult = I.regs.w[AW]*tmp; I.regs.w[AW]=uresult&0xffff; I.regs.w[DW]=((uint32_t)uresult)>>16; I.CarryVal=I.OverVal=(I.regs.w[DW]!=0); CLKM(4,3); break; /* MULU */
		case 0x28: result = (int32_t)((int16_t)I.regs.w[AW])*(int32_t)((int16_t)tmp); I.regs.w[AW]=result&0xffff; I.regs.w[DW]=result>>16; I.CarryVal=I.OverVal=(I.regs.w[DW]!=0); CLKM(4,3); break; /* MUL */
		case 0x30: if (tmp) { DIVUW; } else nec_interrupt(0); CLKM(24,23); break;
		case 0x38: if (tmp) { DIVW;  } else nec_interrupt(0); CLKM(25,24); break;
 	}
}

OP( 0xf8, i_clc   ) { I.CarryVal = 0;	CLK(4);	}
OP( 0xf9, i_stc   ) { I.CarryVal = 1;	CLK(4);	}
OP( 0xfa, i_di	  ) { SetIF(0);			CLK(4);	}
OP( 0xfb, i_ei	  ) { SetIF(1);			CLK(4);	}
OP( 0xfc, i_cld   ) { SetDF(0);			CLK(4);	}
OP( 0xfd, i_std   ) { SetDF(1);			CLK(4);	}
OP( 0xfe, i_fepre ) { uint32_t tmp, tmp1; GetModRM; tmp=GetRMByte(ModRM);
	switch(ModRM & 0x38) {
		case 0x00: tmp1 = tmp+1; I.OverVal = (tmp==0x7f); SetAF(tmp1,tmp,1); SetSZPF_Byte(tmp1); PutbackRMByte(ModRM,(uint8_t)tmp1); CLKM(3,1); break; /* INC */
		case 0x08: tmp1 = tmp-1; I.OverVal = (tmp==0x80); SetAF(tmp1,tmp,1); SetSZPF_Byte(tmp1); PutbackRMByte(ModRM,(uint8_t)tmp1); CLKM(3,1); break; /* DEC */
	}
}
OP( 0xff, i_ffpre ) { uint32_t tmp, tmp1; GetModRM; tmp=GetRMWord(ModRM);
	switch(ModRM & 0x38) {
		case 0x00: tmp1 = tmp+1; I.OverVal = (tmp==0x7fff); SetAF(tmp1,tmp,1); SetSZPF_Word(tmp1); PutbackRMWord(ModRM,(uint16_t)tmp1); CLKM(3,1); break; /* INC */
		case 0x08: tmp1 = tmp-1; I.OverVal = (tmp==0x8000); SetAF(tmp1,tmp,1); SetSZPF_Word(tmp1); PutbackRMWord(ModRM,(uint16_t)tmp1); CLKM(3,1); break; /* DEC */
		case 0x10: PUSH(I.ip);	I.ip = (uint16_t)tmp; CLKM(6,5); break; /* CALL */
		case 0x18: tmp1 = I.sregs[CS]; I.sregs[CS] = GetnextRMWord; PUSH(tmp1); PUSH(I.ip); I.ip = tmp; CLKM(12,1); break; /* CALL FAR */
		case 0x20: I.ip = tmp;	CLKM(5,4); break; /* JMP */
		case 0x28: I.ip = tmp; I.sregs[CS] = GetnextRMWord; CLKM(10,1); break; /* JMP FAR */
		case 0x30: PUSH(tmp); CLKM(2,1); break;
		default:  ;
	}
}

static void i_invalid(void)
{
	CLK(10);
}

/* GNW: V30 extended-instruction group (0x0F) + REPNC/REPC (0x64/0x65), ported
 * from MAME 0.139 src/emu/cpu/nec/nec.c (i_pre_nec / i_repnc / i_repc) -- the
 * exact lineage this file credits. These three slots were NULL in the stock
 * oswan table; on-device diagnostics proved One Piece (WSC) genuinely executes
 * 0x0F and 0x65, so they are implemented for real (not no-op'd). The BCD/bit
 * helpers (BITOP_uint8_t/16, BIT_NOT, ADD4S/SUB4S/CMP4S) already existed in
 * nec.h, pre-ported to this file's types -- reused verbatim, no hand-rolled
 * BCD math. EXT/INS/BRKEM are stubbed (consume their operand byte, no-op) --
 * MAME stubs them too and WS games don't use them. */
OP( 0x0f, i_pre_nec ) {
	uint32_t ModRM, tmp, tmp2, sub = FETCH;
	switch (sub) {
		/* bit ops, bit index in CL */
		case 0x10: BITOP_uint8_t;  CLK(3); tmp2 = I.regs.b[CL] & 0x7; I.ZeroVal = (tmp & (1<<tmp2)) ? 1 : 0; I.CarryVal = I.OverVal = 0; break; /* TEST1 b,CL */
		case 0x11: BITOP_uint16_t; CLK(3); tmp2 = I.regs.b[CL] & 0xf; I.ZeroVal = (tmp & (1<<tmp2)) ? 1 : 0; I.CarryVal = I.OverVal = 0; break; /* TEST1 w,CL */
		case 0x12: BITOP_uint8_t;  CLK(5); tmp2 = I.regs.b[CL] & 0x7; tmp &= ~(1<<tmp2); PutbackRMByte(ModRM,tmp); break; /* CLR1 b,CL */
		case 0x13: BITOP_uint16_t; CLK(5); tmp2 = I.regs.b[CL] & 0xf; tmp &= ~(1<<tmp2); PutbackRMWord(ModRM,tmp); break; /* CLR1 w,CL */
		case 0x14: BITOP_uint8_t;  CLK(4); tmp2 = I.regs.b[CL] & 0x7; tmp |=  (1<<tmp2); PutbackRMByte(ModRM,tmp); break; /* SET1 b,CL */
		case 0x15: BITOP_uint16_t; CLK(4); tmp2 = I.regs.b[CL] & 0xf; tmp |=  (1<<tmp2); PutbackRMWord(ModRM,tmp); break; /* SET1 w,CL */
		case 0x16: BITOP_uint8_t;  CLK(4); tmp2 = I.regs.b[CL] & 0x7; BIT_NOT;           PutbackRMByte(ModRM,tmp); break; /* NOT1 b,CL */
		case 0x17: BITOP_uint16_t; CLK(4); tmp2 = I.regs.b[CL] & 0xf; BIT_NOT;           PutbackRMWord(ModRM,tmp); break; /* NOT1 w,CL */
		/* bit ops, immediate bit index (fetched after the modrm operand) */
		case 0x18: BITOP_uint8_t;  CLK(4); tmp2 = (FETCH) & 0x7; I.ZeroVal = (tmp & (1<<tmp2)) ? 1 : 0; I.CarryVal = I.OverVal = 0; break; /* TEST1 b,imm */
		case 0x19: BITOP_uint16_t; CLK(4); tmp2 = (FETCH) & 0xf; I.ZeroVal = (tmp & (1<<tmp2)) ? 1 : 0; I.CarryVal = I.OverVal = 0; break; /* TEST1 w,imm */
		case 0x1a: BITOP_uint8_t;  CLK(6); tmp2 = (FETCH) & 0x7; tmp &= ~(1<<tmp2); PutbackRMByte(ModRM,tmp); break; /* CLR1 b,imm */
		case 0x1b: BITOP_uint16_t; CLK(6); tmp2 = (FETCH) & 0xf; tmp &= ~(1<<tmp2); PutbackRMWord(ModRM,tmp); break; /* CLR1 w,imm */
		case 0x1c: BITOP_uint8_t;  CLK(5); tmp2 = (FETCH) & 0x7; tmp |=  (1<<tmp2); PutbackRMByte(ModRM,tmp); break; /* SET1 b,imm */
		case 0x1d: BITOP_uint16_t; CLK(5); tmp2 = (FETCH) & 0xf; tmp |=  (1<<tmp2); PutbackRMWord(ModRM,tmp); break; /* SET1 w,imm */
		case 0x1e: BITOP_uint8_t;  CLK(5); tmp2 = (FETCH) & 0x7; BIT_NOT;           PutbackRMByte(ModRM,tmp); break; /* NOT1 b,imm */
		case 0x1f: BITOP_uint16_t; CLK(5); tmp2 = (FETCH) & 0xf; BIT_NOT;           PutbackRMWord(ModRM,tmp); break; /* NOT1 w,imm */
		/* packed-BCD string ops (DS:IX -> ES:IY, length CL nibbles) */
		case 0x20: ADD4S; CLK(7); break; /* ADD4S */
		case 0x22: SUB4S; CLK(7); break; /* SUB4S */
		case 0x26: CMP4S; CLK(7); break; /* CMP4S */
		/* BCD nibble rotates between AL and r/m byte */
		case 0x28: /* ROL4 r/m8 */
			ModRM = FETCH; tmp = GetRMByte(ModRM); tmp <<= 4; tmp |= I.regs.b[AL] & 0xf;
			I.regs.b[AL] = (I.regs.b[AL] & 0xf0) | ((tmp >> 8) & 0xf);
			tmp &= 0xff; PutbackRMByte(ModRM, tmp); CLK(13); break;
		case 0x2a: /* ROR4 r/m8 */
			ModRM = FETCH; tmp = GetRMByte(ModRM); tmp2 = (I.regs.b[AL] & 0xf) << 4;
			I.regs.b[AL] = (I.regs.b[AL] & 0xf0) | (tmp & 0xf);
			tmp = tmp2 | (tmp >> 4); PutbackRMByte(ModRM, tmp); CLK(17); break;
		/* bit-field INS/EXT + BRKEM: stubbed (consume operand, no-op) */
		case 0x31: ModRM = FETCH; (void)ModRM; CLK(2); break; /* INS r8,r8 */
		case 0x33: ModRM = FETCH; (void)ModRM; CLK(2); break; /* EXT r8,r8 */
		case 0x39: ModRM = FETCH; (void)ModRM; CLK(2); break; /* INS r8,imm4 */
		case 0x3b: ModRM = FETCH; (void)ModRM; CLK(2); break; /* EXT r8,imm4 */
		case 0xff: ModRM = FETCH; (void)ModRM; CLK(2); break; /* BRKEM imm8 (no 8080 mode) */
		default:   CLK(2); break;
	}
}

/* 0x64: REPNC - repeat string primitive while CW!=0 AND CF==0. Modeled on the
 * existing i_repne (0xF2). */
OP( 0x64, i_repnc ) {
	uint32_t next = FETCHOP;
	uint16_t c = I.regs.w[CW];
	switch (next) {
		case 0x26: seg_prefix=TRUE; prefix_base=I.sregs[ES]<<4; next = FETCHOP; CLK(2); break;
		case 0x2e: seg_prefix=TRUE; prefix_base=I.sregs[CS]<<4; next = FETCHOP; CLK(2); break;
		case 0x36: seg_prefix=TRUE; prefix_base=I.sregs[SS]<<4; next = FETCHOP; CLK(2); break;
		case 0x3e: seg_prefix=TRUE; prefix_base=I.sregs[DS]<<4; next = FETCHOP; CLK(2); break;
	}
	switch (next) {
		case 0x6c: CLK(2); if (c) do { i_insb();  c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0x6d: CLK(2); if (c) do { i_insw();  c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0x6e: CLK(2); if (c) do { i_outsb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0x6f: CLK(2); if (c) do { i_outsw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xa4: CLK(2); if (c) do { i_movsb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xa5: CLK(2); if (c) do { i_movsw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xa6: CLK(2); if (c) do { i_cmpsb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xa7: CLK(2); if (c) do { i_cmpsw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xaa: CLK(2); if (c) do { i_stosb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xab: CLK(2); if (c) do { i_stosw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xac: CLK(2); if (c) do { i_lodsb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xad: CLK(2); if (c) do { i_lodsw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xae: CLK(2); if (c) do { i_scasb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		case 0xaf: CLK(2); if (c) do { i_scasw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
		default:   nec_instruction[next]();
	}
	seg_prefix=FALSE;
}

/* 0x65: REPC - repeat string primitive while CW!=0 AND CF==1. Modeled on i_repe (0xF3). */
OP( 0x65, i_repc ) {
	uint32_t next = FETCHOP;
	uint16_t c = I.regs.w[CW];
	switch (next) {
		case 0x26: seg_prefix=TRUE; prefix_base=I.sregs[ES]<<4; next = FETCHOP; CLK(2); break;
		case 0x2e: seg_prefix=TRUE; prefix_base=I.sregs[CS]<<4; next = FETCHOP; CLK(2); break;
		case 0x36: seg_prefix=TRUE; prefix_base=I.sregs[SS]<<4; next = FETCHOP; CLK(2); break;
		case 0x3e: seg_prefix=TRUE; prefix_base=I.sregs[DS]<<4; next = FETCHOP; CLK(2); break;
	}
	switch (next) {
		case 0x6c: CLK(2); if (c) do { i_insb();  c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0x6d: CLK(2); if (c) do { i_insw();  c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0x6e: CLK(2); if (c) do { i_outsb(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0x6f: CLK(2); if (c) do { i_outsw(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xa4: CLK(2); if (c) do { i_movsb(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xa5: CLK(2); if (c) do { i_movsw(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xa6: CLK(2); if (c) do { i_cmpsb(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xa7: CLK(2); if (c) do { i_cmpsw(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xaa: CLK(2); if (c) do { i_stosb(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xab: CLK(2); if (c) do { i_stosw(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xac: CLK(2); if (c) do { i_lodsb(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xad: CLK(2); if (c) do { i_lodsw(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xae: CLK(2); if (c) do { i_scasb(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		case 0xaf: CLK(2); if (c) do { i_scasw(); c--; } while (c>0 && CF); I.regs.w[CW]=c; break;
		default:   nec_instruction[next]();
	}
	seg_prefix=FALSE;
}

/*****************************************************************************/


uint32_t nec_get_reg(uint32_t regnum)
{
	switch( regnum )
	{
		case NEC_IP: return I.ip;
		case NEC_SP: return I.regs.w[SP];
		case NEC_FLAGS: return CompressFlags();
		case NEC_AW: return I.regs.w[AW];
		case NEC_CW: return I.regs.w[CW];
		case NEC_DW: return I.regs.w[DW];
		case NEC_BW: return I.regs.w[BW];
		case NEC_BP: return I.regs.w[BP];
		case NEC_IX: return I.regs.w[IX];
		case NEC_IY: return I.regs.w[IY];
		case NEC_ES: return I.sregs[ES];
		case NEC_CS: return I.sregs[CS];
		case NEC_SS: return I.sregs[SS];
		case NEC_DS: return I.sregs[DS];
		case NEC_VECTOR: return I.int_vector;
		case NEC_PENDING: return I.pending_irq;
		case NEC_NMI_STATE: return I.nmi_state;
		case NEC_IRQ_STATE: return I.irq_state;
	}
	return 0;
}

void nec_set_irq_line(int32_t irqline, int32_t state);

void nec_set_reg(int32_t regnum, uint32_t val)
{
	switch( regnum )
	{
		case NEC_IP: I.ip = val; break;
		case NEC_SP: I.regs.w[SP] = val; break;
		case NEC_FLAGS: ExpandFlags(val); break;
		case NEC_AW: I.regs.w[AW] = val; break;
		case NEC_CW: I.regs.w[CW] = val; break;
		case NEC_DW: I.regs.w[DW] = val; break;
		case NEC_BW: I.regs.w[BW] = val; break;
		case NEC_BP: I.regs.w[BP] = val; break;
		case NEC_IX: I.regs.w[IX] = val; break;
		case NEC_IY: I.regs.w[IY] = val; break;
		case NEC_ES: I.sregs[ES] = val; break;
		case NEC_CS: I.sregs[CS] = val; break;
		case NEC_SS: I.sregs[SS] = val; break;
		case NEC_DS: I.sregs[DS] = val; break;
		case NEC_VECTOR: I.int_vector = val; break;
	}
}


#ifdef WS_PC_HIST
/* Host-only PC histogram: which linear PCs the V30 spends its frame on. A tight
 * range that dominates is a spin/idle-wait loop — an idle-skip candidate. The
 * harness allocates ws_pc_hist[1<<21] and reads the top entries. */
uint32_t *ws_pc_hist = 0;
int ws_pc_hist_on = 0;
#endif

/* Idle-skip. Many WS games burn most of a frame in a tight loop that polls a
 * memory flag an interrupt will set (e.g. One Piece: CMP [3764],0 / JZ back —
 * ~83% of guest instructions). Such a loop makes ZERO progress: an iteration
 * leaves every register, segment and flag unchanged AND writes no memory, so
 * only an interrupt (which the WsRun loop keeps advancing) can ever change the
 * branch. While it spins, WsRun stops running the CPU (cpu_idle) and advances
 * only the hardware; the delivered interrupt un-parks it.
 *
 * CYCLE-exact, not merely state-exact. Parking must reproduce two things the
 * real interpreter would have produced, or mid-frame raster effects shift by a
 * scanline (27 of 93 games showed 1-frame glitches from exactly this):
 *   1. nec_execute's per-slice return value — ws_run_period (the slice budget
 *      carry) must evolve identically while parked.
 *   2. The CPU's position (and thus its live registers and IF) at the slice
 *      boundary where the interrupt lands — nec_int() checks I.IF and pushes
 *      the boundary's CS:IP, so delivery must see the true mid-loop state.
 * So before parking we RECORD one loop iteration's per-instruction cycle
 * pattern; parked slices then replay the interpreter's cycle arithmetic
 * (ic -= cost until ic < 0) without dispatching instructions, and on wake the
 * CPU really executes the (state-invariant) partial iteration from where it
 * physically stopped to where the spin would be — same registers, same stacked
 * PC, same IF, same carry. A loop that changes state (DEC CX, INC [n]) breaks
 * the hash / dirties and is never parked. */
int nec_idle_dirty = 0;               /* memory write since last backward branch (WSHard.h) */
int nec_loop_io    = 0;               /* IO access since last backward branch (nec.h) */
int cpu_idle       = 0;               /* WsRun skips the CPU while set; interrupt clears it */
static uint32_t idle_pc = 0xFFFFFFFFu; /* cs:ip of the last backward-branch target */
static uint32_t idle_hash = 0;         /* regs|segs|flags hash there */

#define IDLE_PAT_MAX 48
static uint16_t idle_pat_ip[IDLE_PAT_MAX];  /* ip of each instruction of one iteration */
static uint8_t  idle_pat_cyc[IDLE_PAT_MAX]; /* its cycle cost (constant: state-invariant loop) */
static int idle_pat_n = 0;                  /* pattern length; 0 = no valid pattern */
static int idle_rec = 0, idle_rec_n = 0;    /* recording pass in progress */
static int idle_sim_k = -1;                 /* pattern index of the next virtual instruction */
static int idle_suspend = 0;                /* wake replay in progress: hooks off */

/* Forget everything. Reset / savestate load / delivered interrupt: a pattern
 * is single-use — reuse across a bank switch could replay stale code. */
void nec_idle_reset(void)
{
	cpu_idle = 0; idle_rec = 0; idle_pat_n = 0; idle_sim_k = -1;
	idle_pc = 0xFFFFFFFFu;
}

void nec_idle_rec_abort(void)
{
	idle_rec = 0;
}

static int idle_locate(uint16_t ip)
{
	for (int j = 0; j < idle_pat_n; j++)
		if (idle_pat_ip[j] == ip) return j;
	return -1;
}

/* One parked slice: what would nec_execute(budget) have returned, and where
 * would the CPU have stopped? Pure arithmetic over the recorded pattern —
 * this is the whole saving. Returns -1 if the CPU's position is not in the
 * pattern (never expected; caller falls back to really executing). */
int32_t nec_idle_sim_slice(int32_t budget)
{
	if (idle_sim_k < 0) {
		idle_sim_k = idle_locate(I.ip);
		if (idle_sim_k < 0) return -1;
	}
	int32_t ic = budget;
	int k = idle_sim_k;
	while (ic >= 0) {
		ic -= idle_pat_cyc[k];
		k = (k + 1 == idle_pat_n) ? 0 : k + 1;
	}
#ifdef WS_IDLE_VERIFY
	/* Self-proving mode (host harness): ALSO run the real interpreter and
	 * demand the prediction match it, every slice, cycle for cycle. */
	{
		idle_suspend = 1;
		int32_t real = nec_execute(budget);
		idle_suspend = 0;
		if (real != budget - ic || I.ip != idle_pat_ip[k]) {
			fprintf(stderr, "WS_IDLE_VERIFY: slice mismatch — sim %d/ip %04x, real %d/ip %04x\n",
			        budget - ic, idle_pat_ip[k], real, I.ip);
			abort();
		}
	}
#endif
	idle_sim_k = k;
	return budget - ic;
}

/* An interrupt is about to be delivered to a parked CPU. Materialize the CPU
 * where the spin would really be: execute the partial iteration from where it
 * physically stopped (idle detection lets the detecting slice finish normally)
 * to the simulated boundary. The loop is state-invariant and side-effect-free,
 * so this replay IS the real execution — registers, flags (incl. IF, which
 * nec_int checks), and the CS:IP the ISR will stack all come out exactly as an
 * unskipped run's. Cycles were already accounted by the simulation; budget
 * S-1 executes exactly m instructions under the while(ICount>=0) rule. */
void nec_idle_wake(void)
{
	if (idle_sim_k >= 0) {
		int k0 = idle_locate(I.ip);
		int m = (k0 < 0) ? 0 : (idle_sim_k - k0 + idle_pat_n) % idle_pat_n;
		if (m > 0) {
			int32_t s = 0;
			for (int j = 0; j < m; j++)
				s += idle_pat_cyc[(k0 + j) % idle_pat_n];
			idle_suspend = 1;
			nec_execute(s - 1);
			idle_suspend = 0;
		}
	}
	nec_idle_reset();
}

int32_t nec_execute(int32_t cycles)
{
	nec_ICount=cycles;

	while(nec_ICount>=0)
	{
		cs_base = I.sregs[CS] << 4;
#ifdef WS_PC_HIST
		if (ws_pc_hist_on && ws_pc_hist)
			ws_pc_hist[((I.sregs[CS] << 4) + I.ip) & 0x1FFFFF]++;
#endif
		uint16_t ip0 = I.ip;
		int32_t ic0 = nec_ICount;
		nec_instruction[FETCHOP]();

		if (idle_rec) {
			/* Recording pass: log this instruction's boundary and cost. */
			int32_t c = ic0 - nec_ICount;
			if (idle_rec_n >= IDLE_PAT_MAX || c < 1 || c > 255) {
				idle_rec = 0;   /* loop too long / cost out of range: never park it */
			} else {
				idle_pat_ip[idle_rec_n] = ip0;
				idle_pat_cyc[idle_rec_n] = (uint8_t)c;
				idle_rec_n++;
			}
		}

		/* taken backward branch to a tight loop? */
		if (!idle_suspend && I.ip < ip0 && (uint16_t)(ip0 - I.ip) < 0x100)
		{
			uint32_t pc = (I.sregs[CS] << 16) | I.ip;
			uint32_t h = 2166136261u;
			for (int r = 0; r < 8; r++) h = (h ^ I.regs.w[r]) * 16777619u;
			for (int r = 0; r < 4; r++) h = (h ^ I.sregs[r]) * 16777619u;
			h = (h ^ CompressFlags()) * 16777619u;
			/* Provably idle: this iteration returned to the same PC with every
			 * register, segment and flag unchanged, wrote no memory (!dirty) and
			 * touched no IO (!loop_io — IO reads can have side effects, and IO
			 * the CPU polls is changed outside it). Its only escape is an
			 * interrupt. Iteration one makes it a candidate; iteration two is
			 * recorded (cycle pattern for the parked-slice arithmetic); park on
			 * the recording coming back still clean. */
			if (pc == idle_pc && h == idle_hash && !nec_idle_dirty && !nec_loop_io && I.IF) {
				/* idle_rec_n >= 2: a 1-instruction loop is JMP $, whose handler
				 * applies oswan's own nonlinear nec_ICount%=12 hack — the sim
				 * cannot replay that, so leave those to the interpreter. */
				if (idle_rec && idle_rec_n >= 2) {
					idle_rec = 0;
					idle_pat_n = idle_rec_n;
					idle_sim_k = -1;
#ifndef WS_IDLE_DISABLE
					cpu_idle = 1;
#endif
#ifdef WS_IDLE_LOG
					extern void ws_idle_log(uint32_t);
					ws_idle_log(pc);
#endif
				} else if (!cpu_idle) {
					idle_rec = 1; idle_rec_n = 0;   /* candidate: record one iteration */
				}
			} else {
				idle_rec = 0;
			}
			idle_pc = pc; idle_hash = h; nec_idle_dirty = 0; nec_loop_io = 0;
		}
	}

	return cycles - nec_ICount;
}

