# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do GPSK_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying /home/visier/altera_lite/24.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl {/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:38:29 on Apr 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl" /home/visier/FPGA_Porject/VisierCustom/13.GFSK/rtl/GFSK.v 
# -- Compiling module GPSK
# 
# Top level modules:
# 	GPSK
# End time: 15:38:29 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim {/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim/FSK_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:38:29 on Apr 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim" /home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim/FSK_tb.v 
# -- Compiling module test_240314_tb
# -- Compiling module test_240314_tb
# ** Warning: /home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim/FSK_tb.v(46): (vlog-2275) Existing module 'test_240314_tb' at line 4 will be overwritten.
# 
# Top level modules:
# 	test_240314_tb
# End time: 15:38:29 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test_240314_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test_240314_tb 
# Start time: 15:38:29 on Apr 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Error: /home/visier/FPGA_Porject/VisierCustom/13.GFSK/par/../sim/FSK_tb.v(53): Module 'test_240314' is not defined.
#  For instance 'uut' at path 'test_240314_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./GPSK_run_msim_rtl_verilog.do PAUSED at line 12
