C:/Development/Verilog/UARTReciever/UARTRec.v {1 {vlog -work work -stats=none C:/Development/Verilog/UARTReciever/UARTRec.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module uartRX

Top level modules:
	uartRX

} {} {}} C:/Development/Verilog/UARTReciever/BaudRateGen.v {1 {vlog -work work -stats=none C:/Development/Verilog/UARTReciever/BaudRateGen.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module BRGen

Top level modules:
	BRGen

} {} {}}
