# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hpcs_fpga_dev.srcs/sources_1/ip/clk_wiz_0" \
"../../../../hpcs_fpga_dev.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../hpcs_fpga_dev.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../hpcs_fpga_dev.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../hpcs_fpga_dev.srcs/sources_1/imports/source/delay_cy.v" \
"../../../../hpcs_fpga_dev.srcs/sources_1/imports/source/get_signal_edge.v" \
"../../../../hpcs_fpga_dev.srcs/sources_1/imports/source/ifc_checksum.v" \
"../../../../hpcs_fpga_dev.srcs/sources_1/imports/source/ifc_top.v" \
"../../../../hpcs_fpga_dev.srcs/sources_1/imports/source/sample_timer.v" \
"../../../../hpcs_fpga_dev.srcs/sources_1/imports/source/top.v" \
"../../../../hpcs_fpga_dev.srcs/sim_1/imports/source/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
