// Seed: 114866622
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  uwire id_3;
  always_latch @(posedge id_3) begin
    assert (1);
  end
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    output tri1 id_4
);
  id_6(
      .id_0((id_0)), .id_1(1'b0), .id_2(id_0), .id_3(1), .id_4(1), .id_5(1), .id_6(1)
  ); module_0(
      id_2, id_2
  );
endmodule
