#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  9 17:29:03 2020
# Process ID: 30236
# Current directory: C:/Users/flap9/MyData/Workspaces/vivado_workspace/skill_test_1/skill_test_1.runs/synth_1
# Command line: vivado.exe -log System.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl
# Log file: C:/Users/flap9/MyData/Workspaces/vivado_workspace/skill_test_1/skill_test_1.runs/synth_1/System.vds
# Journal file: C:/Users/flap9/MyData/Workspaces/vivado_workspace/skill_test_1/skill_test_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4816 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port dp is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.500 ; gain = 109.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'System' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/sources_1/new/System.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDivArray' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v:23]
	Parameter NUMBER bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockDiv' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDiv' (1#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDivArray' (2#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDivArray__parameterized0' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v:23]
	Parameter NUMBER bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivArray__parameterized0' (2#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDivArray__parameterized1' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v:23]
	Parameter NUMBER bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivArray__parameterized1' (2#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (3#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/DFF.v:23]
INFO: [Synth 8-6157] synthesizing module 'FuckCounter' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/FuckCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FuckCounter' (4#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/FuckCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'QuadSevenSeg' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'SegDecoder' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/SegDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SegDecoder' (5#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/SegDecoder.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:64]
INFO: [Synth 8-6155] done synthesizing module 'QuadSevenSeg' (6#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'System' (7#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/sources_1/new/System.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 476.758 ; gain = 142.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 476.758 ; gain = 142.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 476.758 ; gain = 142.691
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/flap9/MyData/Workspaces/vivado_workspace/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/flap9/MyData/Workspaces/vivado_workspace/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/flap9/MyData/Workspaces/vivado_workspace/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.250 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.250 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 816.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dig_reg' in module 'FuckCounter'
INFO: [Synth 8-5544] ROM "nextdig" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                             0000
                 iSTATE1 |                            00010 |                             1000
                 iSTATE2 |                            00100 |                             1100
                 iSTATE3 |                            01000 |                             1110
                 iSTATE4 |                            10000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dig_reg' using encoding 'one-hot' in module 'FuckCounter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 71    
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module System 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ClockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FuckCounter 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module QuadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design System has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    69|
|3     |LUT2 |     6|
|4     |LUT3 |     1|
|5     |LUT6 |     1|
|6     |FDRE |    82|
|7     |FDSE |     1|
|8     |IBUF |     2|
|9     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |   175|
|2     |  clkarr1              |ClockDivArray                 |    51|
|3     |    \genblk1[0].fdiv   |ClockDiv_43                   |     2|
|4     |    \genblk1[10].fdiv  |ClockDiv_44                   |     2|
|5     |    \genblk1[11].fdiv  |ClockDiv_45                   |     2|
|6     |    \genblk1[12].fdiv  |ClockDiv_46                   |     2|
|7     |    \genblk1[13].fdiv  |ClockDiv_47                   |     2|
|8     |    \genblk1[14].fdiv  |ClockDiv_48                   |     2|
|9     |    \genblk1[15].fdiv  |ClockDiv_49                   |     2|
|10    |    \genblk1[16].fdiv  |ClockDiv_50                   |     2|
|11    |    \genblk1[17].fdiv  |ClockDiv_51                   |     2|
|12    |    \genblk1[18].fdiv  |ClockDiv_52                   |     2|
|13    |    \genblk1[19].fdiv  |ClockDiv_53                   |     2|
|14    |    \genblk1[1].fdiv   |ClockDiv_54                   |     2|
|15    |    \genblk1[20].fdiv  |ClockDiv_55                   |     2|
|16    |    \genblk1[21].fdiv  |ClockDiv_56                   |     2|
|17    |    \genblk1[22].fdiv  |ClockDiv_57                   |     2|
|18    |    \genblk1[23].fdiv  |ClockDiv_58                   |     2|
|19    |    \genblk1[24].fdiv  |ClockDiv_59                   |     3|
|20    |    \genblk1[2].fdiv   |ClockDiv_60                   |     2|
|21    |    \genblk1[3].fdiv   |ClockDiv_61                   |     2|
|22    |    \genblk1[4].fdiv   |ClockDiv_62                   |     2|
|23    |    \genblk1[5].fdiv   |ClockDiv_63                   |     2|
|24    |    \genblk1[6].fdiv   |ClockDiv_64                   |     2|
|25    |    \genblk1[7].fdiv   |ClockDiv_65                   |     2|
|26    |    \genblk1[8].fdiv   |ClockDiv_66                   |     2|
|27    |    \genblk1[9].fdiv   |ClockDiv_67                   |     2|
|28    |  clkarr2              |ClockDivArray__parameterized0 |    52|
|29    |    \genblk1[0].fdiv   |ClockDiv_17                   |     2|
|30    |    \genblk1[10].fdiv  |ClockDiv_18                   |     2|
|31    |    \genblk1[11].fdiv  |ClockDiv_19                   |     2|
|32    |    \genblk1[12].fdiv  |ClockDiv_20                   |     2|
|33    |    \genblk1[13].fdiv  |ClockDiv_21                   |     2|
|34    |    \genblk1[14].fdiv  |ClockDiv_22                   |     2|
|35    |    \genblk1[15].fdiv  |ClockDiv_23                   |     2|
|36    |    \genblk1[16].fdiv  |ClockDiv_24                   |     2|
|37    |    \genblk1[17].fdiv  |ClockDiv_25                   |     2|
|38    |    \genblk1[18].fdiv  |ClockDiv_26                   |     2|
|39    |    \genblk1[19].fdiv  |ClockDiv_27                   |     2|
|40    |    \genblk1[1].fdiv   |ClockDiv_28                   |     2|
|41    |    \genblk1[20].fdiv  |ClockDiv_29                   |     2|
|42    |    \genblk1[21].fdiv  |ClockDiv_30                   |     2|
|43    |    \genblk1[22].fdiv  |ClockDiv_31                   |     2|
|44    |    \genblk1[23].fdiv  |ClockDiv_32                   |     2|
|45    |    \genblk1[24].fdiv  |ClockDiv_33                   |     2|
|46    |    \genblk1[25].fdiv  |ClockDiv_34                   |     2|
|47    |    \genblk1[2].fdiv   |ClockDiv_35                   |     2|
|48    |    \genblk1[3].fdiv   |ClockDiv_36                   |     2|
|49    |    \genblk1[4].fdiv   |ClockDiv_37                   |     2|
|50    |    \genblk1[5].fdiv   |ClockDiv_38                   |     2|
|51    |    \genblk1[6].fdiv   |ClockDiv_39                   |     2|
|52    |    \genblk1[7].fdiv   |ClockDiv_40                   |     2|
|53    |    \genblk1[8].fdiv   |ClockDiv_41                   |     2|
|54    |    \genblk1[9].fdiv   |ClockDiv_42                   |     2|
|55    |  clkarrmain           |ClockDivArray__parameterized1 |    34|
|56    |    \genblk1[0].fdiv   |ClockDiv                      |     2|
|57    |    \genblk1[10].fdiv  |ClockDiv_1                    |     2|
|58    |    \genblk1[11].fdiv  |ClockDiv_2                    |     2|
|59    |    \genblk1[12].fdiv  |ClockDiv_3                    |     2|
|60    |    \genblk1[13].fdiv  |ClockDiv_4                    |     2|
|61    |    \genblk1[14].fdiv  |ClockDiv_5                    |     2|
|62    |    \genblk1[15].fdiv  |ClockDiv_6                    |     2|
|63    |    \genblk1[16].fdiv  |ClockDiv_7                    |     2|
|64    |    \genblk1[1].fdiv   |ClockDiv_8                    |     2|
|65    |    \genblk1[2].fdiv   |ClockDiv_9                    |     2|
|66    |    \genblk1[3].fdiv   |ClockDiv_10                   |     2|
|67    |    \genblk1[4].fdiv   |ClockDiv_11                   |     2|
|68    |    \genblk1[5].fdiv   |ClockDiv_12                   |     2|
|69    |    \genblk1[6].fdiv   |ClockDiv_13                   |     2|
|70    |    \genblk1[7].fdiv   |ClockDiv_14                   |     2|
|71    |    \genblk1[8].fdiv   |ClockDiv_15                   |     2|
|72    |    \genblk1[9].fdiv   |ClockDiv_16                   |     2|
|73    |  counter              |FuckCounter                   |    11|
|74    |  dffU1                |DFF                           |     1|
|75    |  dffU2                |DFF_0                         |     1|
|76    |  quadSeg              |QuadSevenSeg                  |     9|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.250 ; gain = 482.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 816.250 ; gain = 142.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 816.250 ; gain = 482.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 823.422 ; gain = 502.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/flap9/MyData/Workspaces/vivado_workspace/skill_test_1/skill_test_1.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 17:29:35 2020...
