Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 5e805ce88e264a0b9d064afe4c103146 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_WiFi_Receiver_mac_behav xil_defaultlib.tb_WiFi_Receiver_mac -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.WiFi_Receiver_mac [wifi_receiver_mac_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_wifi_receiver_mac
Built simulation snapshot tb_WiFi_Receiver_mac_behav
