HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top_level
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal change; possible missing assignment in an if or case statement.||top_level.srr(30);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/30||state_machine.vhd(47);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\hdl\state_machine.vhd'/linenumber/47
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal ns(1 downto 0); possible missing assignment in an if or case statement.||top_level.srr(31);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/31||state_machine.vhd(47);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\hdl\state_machine.vhd'/linenumber/47
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dir; possible missing assignment in an if or case statement.||top_level.srr(32);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/32||state_machine.vhd(47);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\hdl\state_machine.vhd'/linenumber/47
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 9 to 3 of div20Count(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(37);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/37||ClockDivider.vhd(22);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\hdl\ClockDivider.vhd'/linenumber/22
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AddrData_cl_17(0). Make sure that there are no unused intermediate registers.||top_level.srr(40);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/40||RamMem.vhd(60);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\hdl\RamMem.vhd'/linenumber/60
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_level|MClk which controls 68 sequential elements including Inst_RamMem.AddrData_1[1]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level.srr(121);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/121||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'c:\_swork\local_repos\10-9320\fpga\i75-9880\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Inst_RamMem.AddrData_cl_1[7] because it is equivalent to instance Inst_RamMem.AddrData_cl[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(167);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/167||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'c:\_swork\local_repos\10-9320\fpga\i75-9880\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Inst_RamMem.AddrData_cl_6[7] because it is equivalent to instance Inst_RamMem.AddrData_cl_5[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(168);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/168||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'c:\_swork\local_repos\10-9320\fpga\i75-9880\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Inst_RamMem.AddrData_cl_5[7] because it is equivalent to instance Inst_RamMem.AddrData_cl_3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(169);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/169||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'c:\_swork\local_repos\10-9320\fpga\i75-9880\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Inst_RamMem.AddrData_cl_4[7] because it is equivalent to instance Inst_RamMem.AddrData_cl_3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(170);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/170||rammem.vhd(60);liberoaction://cross_probe/hdl/file/'c:\_swork\local_repos\10-9320\fpga\i75-9880\hdl\rammem.vhd'/linenumber/60
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_level|MClk with period 10.00ns. Please declare a user-defined clock on object "p:MClk"||top_level.srr(268);liberoaction://cross_probe/hdl/file/'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\synthesis\top_level.srr'/linenumber/268||null;null
