{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585833695180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585833695183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 02 16:21:32 2020 " "Processing started: Thu Apr 02 16:21:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585833695183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585833695183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arria5_tst1 -c arria5_tst1 " "Command: quartus_sta arria5_tst1 -c arria5_tst1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585833695183 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1585833695750 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857489 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857489 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857489 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857489 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857490 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857490 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857490 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857491 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857495 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857495 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857495 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857496 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857496 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857496 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857496 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857496 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857496 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857496 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857496 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857498 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857498 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857498 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857499 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857499 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857499 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857499 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857499 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857499 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857499 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857499 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857499 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857499 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857500 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857500 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857500 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857500 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857501 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857501 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857501 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857501 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857501 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857502 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857502 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857502 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857502 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857502 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857502 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857502 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857502 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857502 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857503 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857503 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857504 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857504 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857504 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857504 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857504 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857505 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857505 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857505 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857505 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857505 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857505 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1585833857505 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1585833857505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585833859115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833859249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833859249 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_pcs8g " "Entity alt_xcvr_csr_pcs8g" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7hq1 " "Entity dcfifo_7hq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585833865628 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1585833865628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866214 ""}  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866214 ""}
{ "Info" "ISTA_SDC_FOUND" "arria5_tst1.sdc " "Reading SDC File: 'arria5_tst1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585833866215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 142 pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(142): pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 142 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(142): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866787 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 143 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(143): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 143 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(143): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866800 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 197 *delayed_wrptr_g* keeper " "Ignored filter at arria5_tst1.sdc(197): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 197 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(197): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866805 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 198 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\] keeper " "Ignored filter at arria5_tst1.sdc(198): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 198 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(198): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866808 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 199 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\] keeper " "Ignored filter at arria5_tst1.sdc(199): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 199 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(199): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866810 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 201 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\] keeper " "Ignored filter at arria5_tst1.sdc(201): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 201 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(201): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866811 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 202 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\] keeper " "Ignored filter at arria5_tst1.sdc(202): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 202 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(202): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866812 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 203 Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\] keeper " "Ignored filter at arria5_tst1.sdc(203): Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 203 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(203): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866814 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 204 Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\] keeper " "Ignored filter at arria5_tst1.sdc(204): Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 204 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(204): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866815 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 205 Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\] keeper " "Ignored filter at arria5_tst1.sdc(205): Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 205 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(205): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866817 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 206 Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\] keeper " "Ignored filter at arria5_tst1.sdc(206): Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 206 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(206): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866819 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866990 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833866997 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833866997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867004 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867012 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867018 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867027 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867034 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867041 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867049 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867056 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867063 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867070 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867077 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867083 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867091 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867098 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867105 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867113 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867122 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867129 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867134 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867143 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867148 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867160 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867169 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867177 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867182 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867197 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867205 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867213 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867221 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867229 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867233 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867243 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867251 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867261 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867268 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867278 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867289 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867294 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867309 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867317 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867325 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867340 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867351 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867361 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867374 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867385 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867395 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867405 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867413 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867423 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867433 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867440 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867450 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867458 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867466 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867476 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867481 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867494 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867500 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867508 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867512 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867522 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867527 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867536 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867544 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867553 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867560 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867566 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867576 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867582 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867589 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867596 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867604 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867611 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867611 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867625 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867631 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867644 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867644 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867653 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867663 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867673 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867678 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867688 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867695 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867705 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867714 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867723 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867729 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867739 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867745 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867748 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867760 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867766 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867766 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867774 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867779 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867786 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867786 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867792 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867799 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867805 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867813 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867817 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867827 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867833 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867841 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867849 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867859 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867867 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867873 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867881 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867889 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867899 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867899 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867906 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867913 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867921 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867926 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867932 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867941 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867946 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867951 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867959 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867965 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867965 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867965 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867973 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867980 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867980 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867991 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833867997 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833867997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868006 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868014 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868023 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868032 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868040 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868046 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868057 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868066 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868075 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868082 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868089 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868098 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868105 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868112 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868122 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868130 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868139 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868147 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868158 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868167 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868177 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868186 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868195 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868205 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868210 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868222 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868230 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868240 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868249 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868259 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585833868270 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833868270 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDC1.sdc " "Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1585833869961 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585833869963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "av_xcvr_reconfig.sdc 42 *\|basic\|a5\|reg_init\[0\]\|clk pin " "Ignored filter at av_xcvr_reconfig.sdc(42): *\|basic\|a5\|reg_init\[0\]\|clk could not be matched with a pin" {  } { { "C:/Work/FPGA_072/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585833870011 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585833870021 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arria_5_072.sdc " "Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1585833870185 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/av_xcvr_reconfig.sdc " "Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585833870186 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/altera_reset_controller.sdc " "Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585833870192 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_reset_controller.sdc " "Reading SDC File: 'eth1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585833870199 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_pcs_pma_phyip.sdc " "Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585833870209 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_mac.sdc " "Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585833870354 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833870712 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833870712 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833870712 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833870712 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870712 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870716 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870716 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870716 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870716 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870716 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870717 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870717 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870717 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870717 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870718 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870718 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833870718 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833870718 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870718 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870719 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870719 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870719 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833870719 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833870719 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870719 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870719 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870719 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870719 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870721 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870721 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870721 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870721 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870721 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870721 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870721 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870722 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870722 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870722 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870722 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870722 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833870722 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833870722 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870722 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833870722 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833871048 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585833871048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833872098 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833872131 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833872131 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585833872150 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585833872324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585833875843 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585833875843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.188 " "Worst-case setup slack is -3.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833875850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833875850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.188           -2167.807 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -3.188           -2167.807 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833875850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.624              -9.521 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -2.624              -9.521 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833875850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.466              -4.878 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "   -2.466              -4.878 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833875850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416             -15.215 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.416             -15.215 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833875850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.981            -314.335 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.981            -314.335 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833875850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833875850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.114 " "Worst-case hold slack is -0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -0.383 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.114              -0.383 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.222               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    0.239               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.240               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.408               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833876343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.307 " "Worst-case recovery slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307            -108.082 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.307            -108.082 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.015               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.618               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    4.618               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833876499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.439 " "Worst-case removal slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.439               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.545               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.885               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833876651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.451 " "Worst-case minimum pulse width slack is -1.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.451             -19.401 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -1.451             -19.401 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -1.736 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.868              -1.736 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    1.279               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.370               0.000 REF3  " "    1.370               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.184               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.184               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.359               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    3.359               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833876698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833876698 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1048 synchronizer chains. " "Report Metastability: Found 1048 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833878747 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833878747 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585833878768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585833879017 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585833896368 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833899857 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833899857 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833899857 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833899857 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833899857 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833899857 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899857 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833899872 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833899872 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833900093 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585833900093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833900112 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833900130 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833900130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585833900914 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585833900914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.909 " "Worst-case setup slack is -2.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.909           -1808.572 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -2.909           -1808.572 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.308              -8.354 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -2.308              -8.354 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.162              -4.291 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "   -2.162              -4.291 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303             -14.023 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.303             -14.023 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980            -209.134 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.980            -209.134 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833900924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833900924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.249 " "Worst-case hold slack is -0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249              -2.120 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.249              -2.120 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.178               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.185               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    0.222               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.402               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833901266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.159 " "Worst-case recovery slack is -0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159             -26.116 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.159             -26.116 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.128               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.817               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    4.817               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833901347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.345 " "Worst-case removal slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.345               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.486               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.816               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833901471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.451 " "Worst-case minimum pulse width slack is -1.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.451             -19.401 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -1.451             -19.401 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -1.736 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.868              -1.736 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.269               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    1.269               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 REF3  " "    1.378               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.174               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.174               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.338               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    3.338               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833901518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833901518 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1048 synchronizer chains. " "Report Metastability: Found 1048 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833902126 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833902126 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585833902153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585833902726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585833912238 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833914485 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833914485 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914485 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914485 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833914489 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833914489 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833914489 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914489 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914490 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833914491 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833914491 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914491 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914492 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833914493 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833914493 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914493 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833914493 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833914671 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585833914671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833914679 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833914702 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833914702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585833914928 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585833914928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.028 " "Worst-case setup slack is -2.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833914939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833914939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.028             -78.992 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -2.028             -78.992 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833914939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945              -6.816 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.945              -6.816 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833914939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.856              -3.519 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "   -1.856              -3.519 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833914939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.316 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -0.068              -0.316 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833914939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.280               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833914939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833914939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.049               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.112               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.157               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    0.158               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.245               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833915174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.366 " "Worst-case recovery slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.366               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.911               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.559               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    5.559               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833915252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.219 " "Worst-case removal slack is 0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.219               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.314               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.543               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833915342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.418 " "Worst-case minimum pulse width slack is -0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418             -15.048 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.418             -15.048 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.165               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.297               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    1.297               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 REF3  " "    1.357               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.208               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.208               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.384               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    3.384               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833915375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833915375 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1048 synchronizer chains. " "Report Metastability: Found 1048 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1048 " "Number of Synchronizer Chains Found: 1048" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.565 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.565" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.526 ns " "Worst Case Available Settling Time: 1.526 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833915948 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833915948 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585833915994 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833917730 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833917730 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917730 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917730 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917730 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917731 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917731 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917731 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833917731 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833917731 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833917731 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833917731 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833917732 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833917732 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917732 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917733 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917734 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917734 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833917735 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833917735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917735 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833917735 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833917735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917735 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917736 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917737 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917737 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917737 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917737 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917737 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917737 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917737 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917738 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917738 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917738 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917738 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917738 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917738 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917739 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585833917739 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1585833917739 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917739 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1585833917739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585833917952 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585833917952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833917960 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585833917982 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833917982 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1585833918216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1585833918216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.518 " "Worst-case setup slack is -1.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518              -5.314 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.518              -5.314 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517             -37.465 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -1.517             -37.465 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423              -2.682 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "   -1.423              -2.682 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.033               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.412               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833918227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.091 " "Worst-case hold slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.189 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.091              -0.189 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.063               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    0.106               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.120               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.166               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833918469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.530 " "Worst-case recovery slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.530               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.079               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.079               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.880               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    5.880               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833918547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.155 " "Worst-case removal slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.155               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.281               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.489               0.000 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833918629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.418 " "Worst-case minimum pulse width slack is -0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418             -15.048 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "   -0.418             -15.048 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    0.165               0.000 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.416               0.000 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk  " "    0.800               0.000 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.041               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    1.300               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.332               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 REF3  " "    1.357               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.207               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.207               0.000 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.379               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]  " "    3.379               0.000 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    4.000               0.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585833918658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585833918658 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1048 synchronizer chains. " "Report Metastability: Found 1048 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1048 " "Number of Synchronizer Chains Found: 1048" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.565 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.565" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.629 ns " "Worst Case Available Settling Time: 1.629 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585833919265 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585833919265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585833922576 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585833922610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 740 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 740 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5965 " "Peak virtual memory: 5965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585833923475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 02 16:25:23 2020 " "Processing ended: Thu Apr 02 16:25:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585833923475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:51 " "Elapsed time: 00:03:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585833923475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:27 " "Total CPU time (on all processors): 00:04:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585833923475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585833923475 ""}
