#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Sep 30 01:45:01 2024
# Process ID: 1147189
# Current directory: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build
# Command line: vivado -journal logs/bitstream.jou -log logs/bitstream.log -mode batch -source ../bitstream.tcl
# Log file: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/logs/bitstream.log
# Journal file: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/logs/bitstream.jou
# Running On: ratio, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 8, Host memory: 33512 MB
#-----------------------------------------------------------
source ../bitstream.tcl
# open_project synth_00
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3432.562 ; gain = 729.230 ; free physical = 15936 ; free virtual = 26011
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE 1 [get_runs impl_1]
# launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Sep 30 01:47:45 2024] Launched impl_1...
Run output will be captured here: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 3506.500 ; gain = 73.938 ; free physical = 15924 ; free virtual = 25999
# wait_on_run impl_1
[Mon Sep 30 01:47:45 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shell_top_xilinx_u200_u250_mem_eth_dyn.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shell_top_xilinx_u200_u250_mem_eth_dyn.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source shell_top_xilinx_u200_u250_mem_eth_dyn.tcl -notrace
Command: link_design -top shell_top_xilinx_u200_u250_mem_eth_dyn -part xcu250-figd2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3473.043 ; gain = 1.000 ; free physical = 15017 ; free virtual = 24428
INFO: [Netlist 29-17] Analyzing 5797 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_23/bd_3fdd_axi_uartlite_usb_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_23/bd_3fdd_axi_uartlite_usb_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_17/bd_3fdd_axi_gpio_mutex_cmc_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_17/bd_3fdd_axi_gpio_mutex_cmc_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_17/bd_3fdd_axi_gpio_mutex_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_17/bd_3fdd_axi_gpio_mutex_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_18/bd_3fdd_axi_gpio_mutex_host_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_18/bd_3fdd_axi_gpio_mutex_host_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_18/bd_3fdd_axi_gpio_mutex_host_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_18/bd_3fdd_axi_gpio_mutex_host_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_19/bd_3fdd_axi_intc_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_19/bd_3fdd_axi_intc_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_20/bd_3fdd_axi_intc_host_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_20/bd_3fdd_axi_intc_host_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_21/bd_3fdd_axi_timebase_wdt_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_timebase_wdt/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_21/bd_3fdd_axi_timebase_wdt_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_timebase_wdt/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_22/bd_3fdd_axi_uartlite_satellite_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_22/bd_3fdd_axi_uartlite_satellite_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_22/bd_3fdd_axi_uartlite_satellite_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_22/bd_3fdd_axi_uartlite_satellite_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_16/bd_3fdd_axi_gpio_mb_intr_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_16/bd_3fdd_axi_gpio_mb_intr_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_23/bd_3fdd_axi_uartlite_usb_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_23/bd_3fdd_axi_uartlite_usb_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_33/bd_3fdd_microblaze_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_33/bd_3fdd_microblaze_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_37/bd_3fdd_psreset_cmc_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_37/bd_3fdd_psreset_cmc_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_37/bd_3fdd_psreset_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_37/bd_3fdd_psreset_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_47/bd_3fdd_axi_gpio_qsfp_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_47/bd_3fdd_axi_gpio_qsfp_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_47/bd_3fdd_axi_gpio_qsfp_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_47/bd_3fdd_axi_gpio_qsfp_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/ip_0/synth/xilinx_pcie_gen3_x8_gt.xdc] for cell 'inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/ip_0/synth/xilinx_pcie_gen3_x8_gt.xdc] for cell 'inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_impl_x0y1.xdc] for cell 'inst_pcie_gen3_x8/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_impl_x0y1.xdc] for cell 'inst_pcie_gen3_x8/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'inst_pcie_gen3_x8/inst'
INFO: [Power 33-23] Power model is not available for b_flash.inst_startupe3_flash_prim [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc:230]
INFO: [Power 33-23] Power model is not available for b_fpga_serial_id.dna_porte2_inst [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc:230]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc:230]
set_switching_activity: Time (s): cpu = 00:02:21 ; elapsed = 00:01:01 . Memory (MB): peak = 5964.418 ; gain = 2079.840 ; free physical = 12925 ; free virtual = 22336
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'inst_pcie_gen3_x8/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_2/bd_3fdd_axi_gpio_timebase_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_2/bd_3fdd_axi_gpio_timebase_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_xl_gig_eth_pma'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_xl_gig_eth_pma/synth/xilinx_xl_gig_eth_pma.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_xxv_gig_eth_pma_pcs_gt'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_xxv_gig_eth_pma_pcs/ip_0/synth/xilinx_xxv_gig_eth_pma_pcs_gt.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_xxv_gig_eth_pma_pcs'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_xxv_gig_eth_pma_pcs/synth/xilinx_xxv_gig_eth_pma_pcs_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_xxv_gig_eth_pma_pcs'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_xxv_gig_eth_pma_pcs/synth/xilinx_xxv_gig_eth_pma_pcs.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_one_gig_eth_pma'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_one_gig_eth_pma/synth/xilinx_one_gig_eth_pma.xdc will not be read for any cell of this module.
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_temp_sensor/xilinx_temp_sensor_board.xdc] for cell 'b_temp.inst_temp_sensor/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_temp_sensor/xilinx_temp_sensor_board.xdc] for cell 'b_temp.inst_temp_sensor/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_temp_sensor/xilinx_temp_sensor.xdc] for cell 'b_temp.inst_temp_sensor/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_temp_sensor/xilinx_temp_sensor.xdc] for cell 'b_temp.inst_temp_sensor/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_2/bd_3fdd_axi_gpio_timebase_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_2/bd_3fdd_axi_gpio_timebase_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *g_25G.g_pcs_xilinx.inst_xxv_gig_eth_pma_pcs/*gen_channel_container[1].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:1]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter { name =~ */i_RX_WD_ALIGN/align_status_reg[*]*}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:3]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier -filter { name =~ */i_RX_WD_ALIGN/align_status_reg[*]*}] -filter { name =~ *C }'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter { name =~ */s_out_d2_cdc_to_reg*}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:3]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier -filter { name =~ */s_out_d2_cdc_to_reg*}] -filter { name =~ *D }'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter { name =~ *g_25G.g_pcs_xilinx.inst_xcvr_rst/reset_rx_out_reg*}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:6]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier -filter { name =~ *g_25G.g_pcs_xilinx.inst_xcvr_rst/reset_rx_out_reg*}] -filter { name =~ *C }'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter { name =~ *g_25G.g_pcs_xilinx.inst_xcvr_rst/reset_tx_out_reg*}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier -filter { name =~ *g_25G.g_pcs_xilinx.inst_xcvr_rst/reset_tx_out_reg*}] -filter { name =~ *C }'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:7]
Finished Parsing XDC File [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc]
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_3/bd_3fdd_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_3/bd_3fdd_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_3/bd_3fdd_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_3/bd_3fdd_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_4/bd_3fdd_axi_gpio_hbm_temp_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_4/bd_3fdd_axi_gpio_hbm_temp_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_4/bd_3fdd_axi_gpio_hbm_temp_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_4/bd_3fdd_axi_gpio_hbm_temp_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_5/bd_3fdd_axi_gpio_cms_features_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cms_features/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_5/bd_3fdd_axi_gpio_cms_features_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cms_features/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_5/bd_3fdd_axi_gpio_cms_features_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cms_features/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_5/bd_3fdd_axi_gpio_cms_features_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cms_features/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_15/bd_3fdd_axi_gpio_wdt_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_15/bd_3fdd_axi_gpio_wdt_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_15/bd_3fdd_axi_gpio_wdt_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_15/bd_3fdd_axi_gpio_wdt_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_16/bd_3fdd_axi_gpio_mb_intr_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_16/bd_3fdd_axi_gpio_mb_intr_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:264]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 5964.418 ; gain = 0.000 ; free physical = 13013 ; free virtual = 22424
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:264]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:265]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:268]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:269]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/USRCCLKO' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:271]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-515] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DI[3]' to be timing startpoint. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:273]
Resolution: Use valid startpoint to avoid path segmentation such as the clock pin of a register.
INFO: [Constraints 18-515] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DI[2]' to be timing startpoint. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:273]
Resolution: Use valid startpoint to avoid path segmentation such as the clock pin of a register.
INFO: [Constraints 18-515] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DI[1]' to be timing startpoint. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:273]
Resolution: Use valid startpoint to avoid path segmentation such as the clock pin of a register.
INFO: [Constraints 18-515] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DI[0]' to be timing startpoint. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:273]
Resolution: Use valid startpoint to avoid path segmentation such as the clock pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DO[3]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:275]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DO[2]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:275]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DO[1]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:275]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DO[0]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:275]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DTS[3]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:277]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DTS[2]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:277]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DTS[1]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:277]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DTS[0]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:277]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/FCSBO' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:279]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc]
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/constraints_target.xdc]
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/constraints_target.xdc]
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_19/bd_3fdd_axi_intc_cmc_0_clocks.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_19/bd_3fdd_axi_intc_cmc_0_clocks.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_20/bd_3fdd_axi_intc_host_0_clocks.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_20/bd_3fdd_axi_intc_host_0_clocks.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/xilinx_pcie_gen3_x8_board.xdc] for cell 'inst_pcie_gen3_x8/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/xilinx_pcie_gen3_x8_board.xdc] for cell 'inst_pcie_gen3_x8/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/synth/xilinx_pcie_gen3_x8_late.xdc] for cell 'inst_pcie_gen3_x8/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/synth/xilinx_pcie_gen3_x8_late.xdc] for cell 'inst_pcie_gen3_x8/inst'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_tcp_ull_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reset_sync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reset_sync_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.g_mem_reset_diff_sys_clk.inst_reset_sync_mem'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reset_sync_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.g_mem_reset_diff_sys_clk.inst_reset_sync_mem'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_ull_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_ull_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_ull_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_tcp_std_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_tcp_std_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_tcp_std_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_std_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_std_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_std_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_in[0].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_in[0].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_in[1].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_in[1].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_sys_rst_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_sys_rst_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_generated_custom_clk.inst_pll_generic/g_out[0].inst_reset_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_generated_custom_clk.inst_pll_generic/g_out[0].inst_reset_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_clk.inst_pll_generic/g_out[0].inst_reset_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_clk.inst_pll_generic/g_out[0].inst_reset_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[8].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[8].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_in[0].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_in[0].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[0].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[0].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[3].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[3].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[4].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[4].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[9].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[9].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_global_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_global_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_flash.inst_resync_pcie_reset'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_flash.inst_resync_pcie_reset'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[1].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[1].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[2].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[2].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[5].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[5].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[6].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[6].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[7].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[7].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_in[1].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_in[1].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_sys_rstn_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_sys_rstn_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_global_rstn'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_global_rstn'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_clk.inst_pll_generic/g_xilinx.inst_reset_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_clk.inst_pll_generic/g_xilinx.inst_reset_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_reset_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_reset_sync'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'inst_reg_mac/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'inst_reg_mac/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'inst_reg_mac_valid/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'inst_reg_mac_valid/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/g_netif_in[0].inst_reg_data_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/g_netif_in[0].inst_reg_data_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/g_netif_in[1].inst_reg_data_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/g_netif_in[1].inst_reg_data_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'b_flash.inst_flash_mng/inst_reg_reboot_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'b_flash.inst_flash_mng/inst_reg_reboot_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_tcp_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_tcp_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_1_out/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_1_out/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_1_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_1_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_0_out/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_0_out/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_0_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_0_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_1_out/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_1_out/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_1_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_1_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_0_out/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_0_out/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_0_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_0_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_tcp_emi_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_tcp_emi_in/reg_count_non_null.gen_dual.async_reg'
INFO: [Designutils 20-1281] Could not find module 'pulse_resync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_pulse_resync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_pulse_resync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_hw_top_rst_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_pulse_resync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_hw_top_rst_sync'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
INFO: [Designutils 20-1281] Could not find module 'pulse_resync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_1g_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_1g_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_1g_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_40g_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_40g_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_40g_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'pulse_resync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_pulse_resync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_40g_pulse_resync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_pulse_resync_gen2.tcl will not be read for this module.
INFO: [Project 1-1714] 232 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'shell_top_xilinx_u200_u250_mem_eth_dyn'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/fw/cms.elf /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/fw/cms.elf /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/fw/cms.elf 
INFO: [Project 1-1687] 11 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5964.418 ; gain = 0.000 ; free physical = 13312 ; free virtual = 22723
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1252 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 305 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 133 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 617 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 24 instances

76 Infos, 9 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:03:57 ; elapsed = 00:02:18 . Memory (MB): peak = 5964.418 ; gain = 3237.148 ; free physical = 13312 ; free virtual = 22723
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5964.418 ; gain = 0.000 ; free physical = 13300 ; free virtual = 22712

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_ic_cmc_local/xbar/m_ready_d[2]_i_2 into driver instance b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_ic_cmc_local/xbar/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0/ip2bus_wrack_int_d1_i_1 into driver instance b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0/ip2bus_wrack_int_d1_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 into driver instance b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reset_gen/and_gate/Res[0]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_flash.inst_flash_controller/inst_fifo_generic_custom/out_empty_INST_0 into driver instance b_flash.inst_flash_controller/inst_fifo_generic_custom/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_flash.inst_flash_mng/inst_fifo_generic_read/out_empty_INST_0 into driver instance b_flash.inst_flash_mng/inst_fifo_generic_read/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_flash.inst_flash_mng/inst_fifo_generic_write/in_full_INST_0 into driver instance b_flash.inst_flash_mng/inst_fifo_generic_write/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/g_i2c_interfaces[0].inst_i2c_master_top/byte_ctrl/bit_ctrl/clk_en_i_1 into driver instance b_i2c.inst_i2c_mm_bridge/g_i2c_interfaces[0].inst_i2c_master_top/byte_ctrl/bit_ctrl/cnt[15]_i_3, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.inst_avl_st_from_fifo/out_valid_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/out_empty_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_fifo_generic/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_fifo_generic/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.inst_avl_st_from_fifo/out_valid_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[8]_i_1 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/count_write[9]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_dont_gen_count_logic.packet_size_fifo/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_dont_gen_count_logic.packet_size_fifo/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_dont_gen_count_logic.packet_size_fifo/out_empty_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_dont_gen_count_logic.packet_size_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/int_reg[2]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/int_reg[2]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[32]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[32]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[33]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[33]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[34]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[34]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[35]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[35]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[56]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[56]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[58]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[58]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/mm_in_master_out[mm_readdatavalid]_INST_0 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input_i_34, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/int_reg[0]_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/int_reg[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[56]_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[56]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[58]_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data[58]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/mm_in_master_out[mm_readdatavalid]_INST_0 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input_i_34, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/mm_in_master_out[mm_readdatavalid]_INST_0 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input_i_34, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/hdr_fifo/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/hdr_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_mem_to_st_fifo_resize_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_fifo_cmd_from_mem/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_mem_to_st_fifo_resize_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_fifo_cmd_from_mem/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.inst_avl_st_from_fifo/pipe.pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.inst_avl_st_from_fifo/pipe.pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_mux_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_mux_i_4 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/r_mm_wr_data_cur_rd_hdr_addr[31]_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_avl_mm_splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_mem_to_st_fifo_resize_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_fifo_cmd_from_mem/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_mem_to_st_fifo_resize_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_fifo_cmd_from_mem/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.inst_avl_st_from_fifo/out_valid_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[8]_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/count_write[9]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.inst_avl_st_from_fifo/pipe.pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.inst_avl_st_from_fifo/out_valid_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[8]_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/count_write[9]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.inst_avl_st_from_fifo/pipe.pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 217 inverter(s) to 3971 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 28813b17c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 6046.801 ; gain = 82.383 ; free physical = 13055 ; free virtual = 22468
INFO: [Opt 31-389] Phase Retarget created 196 cells and removed 820 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 44 load pin(s).
Phase 2 Constant propagation | Checksum: 2dda12eb6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 6046.801 ; gain = 82.383 ; free physical = 13055 ; free virtual = 22467
INFO: [Opt 31-389] Phase Constant propagation created 98 cells and removed 293 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 295ef431e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 6046.801 ; gain = 82.383 ; free physical = 12900 ; free virtual = 22312
INFO: [Opt 31-389] Phase Sweep created 21 cells and removed 6448 cells
INFO: [Opt 31-1021] In phase Sweep, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 295ef431e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 6046.801 ; gain = 82.383 ; free physical = 12918 ; free virtual = 22330
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 295ef431e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:44 . Memory (MB): peak = 6046.801 ; gain = 82.383 ; free physical = 12918 ; free virtual = 22330
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Remap
Phase 6 Remap | Checksum: 23e5fa67e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:51 . Memory (MB): peak = 6259.395 ; gain = 294.977 ; free physical = 12323 ; free virtual = 21760
INFO: [Opt 31-389] Phase Remap created 7402 cells and removed 8210 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1fd76b572

Time (s): cpu = 00:02:20 ; elapsed = 00:01:52 . Memory (MB): peak = 6259.395 ; gain = 294.977 ; free physical = 12367 ; free virtual = 21803
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             196  |             820  |                                             31  |
|  Constant propagation         |              98  |             293  |                                              1  |
|  Sweep                        |              21  |            6448  |                                              4  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |            7402  |            8210  |                                              1  |
|  Post Processing Netlist      |               0  |               1  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 6259.395 ; gain = 0.000 ; free physical = 12369 ; free virtual = 21805
Ending Logic Optimization Task | Checksum: 17fdc6fe4

Time (s): cpu = 00:02:25 ; elapsed = 00:01:57 . Memory (MB): peak = 6259.395 ; gain = 294.977 ; free physical = 12369 ; free virtual = 21805

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6259.395 ; gain = 0.000 ; free physical = 12369 ; free virtual = 21805
Ending Netlist Obfuscation Task | Checksum: 17fdc6fe4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6259.395 ; gain = 0.000 ; free physical = 12369 ; free virtual = 21805
INFO: [Common 17-83] Releasing license: Implementation
202 Infos, 9 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:34 ; elapsed = 00:02:03 . Memory (MB): peak = 6259.395 ; gain = 294.977 ; free physical = 12385 ; free virtual = 21821
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6420.086 ; gain = 29.688 ; free physical = 12115 ; free virtual = 21558
INFO: [Common 17-1381] The checkpoint '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:16 ; elapsed = 00:00:43 . Memory (MB): peak = 6420.086 ; gain = 160.691 ; free physical = 12043 ; free virtual = 21535
INFO: [runtcl-4] Executing : report_drc -file shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpx
Command: report_drc -file shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:33 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.344 ; gain = 206.258 ; free physical = 11839 ; free virtual = 21331
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6626.344 ; gain = 0.000 ; free physical = 11837 ; free virtual = 21330
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 108be865d

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 6626.344 ; gain = 0.000 ; free physical = 11837 ; free virtual = 21330
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6626.344 ; gain = 0.000 ; free physical = 11837 ; free virtual = 21330

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1684aa49c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 6626.344 ; gain = 0.000 ; free physical = 11840 ; free virtual = 21332

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 175048ebd

Time (s): cpu = 00:02:38 ; elapsed = 00:01:20 . Memory (MB): peak = 7575.684 ; gain = 949.340 ; free physical = 11295 ; free virtual = 20788

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 175048ebd

Time (s): cpu = 00:02:39 ; elapsed = 00:01:21 . Memory (MB): peak = 7575.684 ; gain = 949.340 ; free physical = 11302 ; free virtual = 20795
Phase 1 Placer Initialization | Checksum: 175048ebd

Time (s): cpu = 00:02:40 ; elapsed = 00:01:22 . Memory (MB): peak = 7575.684 ; gain = 949.340 ; free physical = 11256 ; free virtual = 20749

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e987ecae

Time (s): cpu = 00:09:10 ; elapsed = 00:04:07 . Memory (MB): peak = 7912.891 ; gain = 1286.547 ; free physical = 10980 ; free virtual = 20476

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 13bd28148

Time (s): cpu = 00:09:34 ; elapsed = 00:04:32 . Memory (MB): peak = 7912.891 ; gain = 1286.547 ; free physical = 10935 ; free virtual = 20431

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 12aa34268

Time (s): cpu = 00:09:35 ; elapsed = 00:04:33 . Memory (MB): peak = 7912.891 ; gain = 1286.547 ; free physical = 10929 ; free virtual = 20425

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 12aa34268

Time (s): cpu = 00:09:56 ; elapsed = 00:04:49 . Memory (MB): peak = 8726.273 ; gain = 2099.930 ; free physical = 10567 ; free virtual = 20063

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 166f1e9ca

Time (s): cpu = 00:10:00 ; elapsed = 00:04:53 . Memory (MB): peak = 8726.273 ; gain = 2099.930 ; free physical = 10545 ; free virtual = 20041

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 10cab1553

Time (s): cpu = 00:10:25 ; elapsed = 00:05:03 . Memory (MB): peak = 8726.273 ; gain = 2099.930 ; free physical = 10506 ; free virtual = 20002

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 10cab1553

Time (s): cpu = 00:10:27 ; elapsed = 00:05:05 . Memory (MB): peak = 8726.273 ; gain = 2099.930 ; free physical = 10481 ; free virtual = 19977
Phase 2.1.1 Partition Driven Placement | Checksum: 10cab1553

Time (s): cpu = 00:10:28 ; elapsed = 00:05:05 . Memory (MB): peak = 8726.273 ; gain = 2099.930 ; free physical = 10605 ; free virtual = 20101
Phase 2.1 Floorplanning | Checksum: 10cab1553

Time (s): cpu = 00:10:28 ; elapsed = 00:05:06 . Memory (MB): peak = 8726.273 ; gain = 2099.930 ; free physical = 10605 ; free virtual = 20101

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 21 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net reset. Replicated 1 times.
INFO: [Physopt 32-81] Processed net b_clk.inst_pll_generic/g_out[0].inst_reset_sync/reset_out. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/b_netif.inst_hfp_netif/b_mm_regs.inst_avl_mm_fabric_slave/slave/r_rd_addr_reg_n_0_[0][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_internal_top_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe/p_0_in. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_internal_top_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/in_pipe/p_0_in. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/b_netif.inst_hfp_netif/b_mm_regs.inst_avl_mm_fabric_slave/slave/r_rd_addr_reg_n_0_[0][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/b_netif.inst_hfp_netif/b_mm_regs.inst_avl_mm_fabric_slave/slave/r_rd_addr_reg_n_0_[0][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/inst_hfp_registers/inst_exi_internal_registers_avalon_master/mm_master_out[mm_address][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/inst_hfp_registers/inst_exi_internal_registers_avalon_master/mm_master_out[mm_address][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_wraddr[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_wraddr[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_wraddr[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_wraddr[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_wraddr[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_wraddr[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_wraddr[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_wraddr[3]. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 17 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 8758.289 ; gain = 0.000 ; free physical = 10619 ; free virtual = 20115
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8758.289 ; gain = 0.000 ; free physical = 10619 ; free virtual = 20115

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |           17  |              0  |                    17  |           0  |           1  |  00:00:08  |
|  Total                                |           17  |              0  |                    17  |           0  |           1  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 103d55a4c

Time (s): cpu = 00:11:14 ; elapsed = 00:05:28 . Memory (MB): peak = 8758.289 ; gain = 2131.945 ; free physical = 10619 ; free virtual = 20115

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: b0c0ce6f

Time (s): cpu = 00:11:15 ; elapsed = 00:05:29 . Memory (MB): peak = 8758.289 ; gain = 2131.945 ; free physical = 10619 ; free virtual = 20115

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 8caa9ff3

Time (s): cpu = 00:11:16 ; elapsed = 00:05:30 . Memory (MB): peak = 8758.289 ; gain = 2131.945 ; free physical = 10620 ; free virtual = 20116

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 12642 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5301 nets or LUTs. Breaked 0 LUT, combined 5301 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 131 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 37 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 10014.281 ; gain = 0.000 ; free physical = 10593 ; free virtual = 20090
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/wr_chan[4]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/w_local_reset. Replicated 24 times.
INFO: [Physopt 32-81] Processed net reset. Replicated 26 times.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/out_soft_reset. Replicated 22 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.r_tx_reset_reg_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[5]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 109 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 109 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10014.281 ; gain = 0.000 ; free physical = 10590 ; free virtual = 20087
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/shr_mem_waddr_reg_n_0_[15]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 10014.281 ; gain = 0.000 ; free physical = 10590 ; free virtual = 20086
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/shr_mem_waddr_reg[15]_rep_n_0 was not replicated.
INFO: [Physopt 32-571] Net inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/waddr1[8] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 3 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_dma_enq_buf/RAM_reg_8. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_dma_enq_buf/RAM_reg_9. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_dma_enq_buf/RAM_reg_10. 2 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 10014.281 ; gain = 0.000 ; free physical = 10589 ; free virtual = 20086
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10014.281 ; gain = 0.000 ; free physical = 10602 ; free virtual = 20098
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10014.281 ; gain = 0.000 ; free physical = 10603 ; free virtual = 20099

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           5301  |                  5301  |           0  |           1  |  00:00:08  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |          109  |              0  |                    11  |           0  |           1  |  00:00:05  |
|  Fanout                                           |            8  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            6  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          123  |           5301  |                  5320  |           0  |          13  |  00:00:18  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 11ff8a565

Time (s): cpu = 00:24:44 ; elapsed = 00:13:04 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 10570 ; free virtual = 20067
Phase 2.5 Global Placement Core | Checksum: f3736149

Time (s): cpu = 00:26:34 ; elapsed = 00:14:25 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 10490 ; free virtual = 19986
Phase 2 Global Placement | Checksum: f3736149

Time (s): cpu = 00:26:34 ; elapsed = 00:14:26 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 10654 ; free virtual = 20151

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1380558ee

Time (s): cpu = 00:27:17 ; elapsed = 00:14:50 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 10515 ; free virtual = 20012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f536d089

Time (s): cpu = 00:27:49 ; elapsed = 00:15:04 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 10426 ; free virtual = 19923

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1c8e6a5f2

Time (s): cpu = 00:29:01 ; elapsed = 00:15:41 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 10184 ; free virtual = 19681

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 13221763d

Time (s): cpu = 00:29:03 ; elapsed = 00:15:42 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 10158 ; free virtual = 19655

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 18e94ee38

Time (s): cpu = 00:29:52 ; elapsed = 00:16:12 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9953 ; free virtual = 19450
Phase 3.3 Small Shape DP | Checksum: 1d94cd1d7

Time (s): cpu = 00:31:29 ; elapsed = 00:16:41 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 10120 ; free virtual = 19617

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 177b98bc8

Time (s): cpu = 00:31:43 ; elapsed = 00:16:54 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 10117 ; free virtual = 19614

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1b0538249

Time (s): cpu = 00:31:53 ; elapsed = 00:17:04 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9913 ; free virtual = 19410

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18fbfca9c

Time (s): cpu = 00:35:06 ; elapsed = 00:18:01 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9668 ; free virtual = 19166
Phase 3 Detail Placement | Checksum: 18fbfca9c

Time (s): cpu = 00:35:08 ; elapsed = 00:18:03 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9668 ; free virtual = 19165

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1770e2eed

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.475 | TNS=-198.810 |
Phase 1 Physical Synthesis Initialization | Checksum: 191b4417a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 10014.281 ; gain = 0.000 ; free physical = 9860 ; free virtual = 19357
INFO: [Place 46-33] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/g_fixed_write.r_data_array[0][10]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_mem_data/inst_ram/g_not_altera.g_single_clock_mode.b_out_reg_portb.inst_output_read_latency_pipe_b_valid/reg_count_non_null.gen_single.gen_recur_direct.recur/out_data[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_mem_data/inst_ram/g_not_altera.g_single_clock_mode.b_out_reg_portb.inst_output_read_latency_pipe_b_valid/reg_count_non_null.gen_single.gen_recur_direct.recur/out_data[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net b_clk.inst_pll_generic/g_out[0].inst_reset_sync/reset_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/w_fifo_hdr_and_data_in_req, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 6, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c0cc9cb8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 10014.281 ; gain = 0.000 ; free physical = 9853 ; free virtual = 19350
Phase 4.1.1.1 BUFG Insertion | Checksum: 1770e2eed

Time (s): cpu = 00:38:45 ; elapsed = 00:19:12 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9870 ; free virtual = 19367

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1770e2eed

Time (s): cpu = 00:38:47 ; elapsed = 00:19:14 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9870 ; free virtual = 19367

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.030. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: b0c4d67f

Time (s): cpu = 01:15:51 ; elapsed = 00:56:02 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9909 ; free virtual = 19406

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.030. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 170ab5732

Time (s): cpu = 01:16:09 ; elapsed = 00:56:19 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9901 ; free virtual = 19398

Time (s): cpu = 01:16:09 ; elapsed = 00:56:19 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9910 ; free virtual = 19408
Phase 4.1 Post Commit Optimization | Checksum: 170ab5732

Time (s): cpu = 01:16:11 ; elapsed = 00:56:20 . Memory (MB): peak = 10014.281 ; gain = 3387.938 ; free physical = 9910 ; free virtual = 19408
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 9922 ; free virtual = 19420

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a8fbe953

Time (s): cpu = 01:17:10 ; elapsed = 00:57:15 . Memory (MB): peak = 10089.668 ; gain = 3463.324 ; free physical = 9995 ; free virtual = 19493

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                4x4|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                2x2|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                4x4|                2x2|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a8fbe953

Time (s): cpu = 01:17:12 ; elapsed = 00:57:17 . Memory (MB): peak = 10089.668 ; gain = 3463.324 ; free physical = 9996 ; free virtual = 19493
Phase 4.3 Placer Reporting | Checksum: 1a8fbe953

Time (s): cpu = 01:17:14 ; elapsed = 00:57:19 . Memory (MB): peak = 10089.668 ; gain = 3463.324 ; free physical = 9996 ; free virtual = 19493

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10009 ; free virtual = 19506

Time (s): cpu = 01:17:14 ; elapsed = 00:57:19 . Memory (MB): peak = 10089.668 ; gain = 3463.324 ; free physical = 10009 ; free virtual = 19506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1282fa638

Time (s): cpu = 01:17:16 ; elapsed = 00:57:21 . Memory (MB): peak = 10089.668 ; gain = 3463.324 ; free physical = 10008 ; free virtual = 19506
Ending Placer Task | Checksum: 69c2a806

Time (s): cpu = 01:17:16 ; elapsed = 00:57:21 . Memory (MB): peak = 10089.668 ; gain = 3463.324 ; free physical = 10008 ; free virtual = 19505
INFO: [Common 17-83] Releasing license: Implementation
300 Infos, 9 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:17:40 ; elapsed = 00:57:30 . Memory (MB): peak = 10089.668 ; gain = 3463.324 ; free physical = 11192 ; free virtual = 20689
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10687 ; free virtual = 20594
report_design_analysis: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10682 ; free virtual = 20609
INFO: [Common 17-1381] The checkpoint '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:38 ; elapsed = 00:00:51 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 11038 ; free virtual = 20620
INFO: [runtcl-4] Executing : report_io -file shell_top_xilinx_u200_u250_mem_eth_dyn_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.88 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10981 ; free virtual = 20563
INFO: [runtcl-4] Executing : report_utilization -file shell_top_xilinx_u200_u250_mem_eth_dyn_utilization_placed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 11037 ; free virtual = 20619
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shell_top_xilinx_u200_u250_mem_eth_dyn_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 11032 ; free virtual = 20620
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 159.53s |  WALL: 31.38s
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10997 ; free virtual = 20585

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.224 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bad9ad1b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10600 ; free virtual = 20187

Phase 2 SLR Crossing Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin inst_pcie_gen3_x8/inst/user_reset or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 SLR Crossing Optimization | Checksum: 1bad9ad1b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:50 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10583 ; free virtual = 20171
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.224 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[1]_rep__13_n_0. Replicated 4 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[351]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/ovfl_buff_we was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[479]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[2]_rep__22_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_rep__1_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_rep__4_n_0. Replicated 6 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[127]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[159]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[287]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[863]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_30__29_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[7]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[95]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/deq_desc[35]. Replicated 4 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 7 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.204 |
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10576 ; free virtual = 20164
Phase 3 Fanout Optimization | Checksum: f28d2a3d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:20 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10576 ; free virtual = 20164

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[6]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[6]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[6].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[6]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[22].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[22]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[22]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[22]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[25].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[25]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[25]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[25]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[1].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[1]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[13].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[13]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[13]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[13]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[5]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[5]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[5].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[5]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[23].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[23]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[30].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[30]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[23]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[23]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[30]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[30]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[10]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[10]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[10].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[10]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[16].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[16]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[16]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[16]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[29].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[29]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[29]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[29]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[2]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[2]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[2].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[2]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[11].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[11]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[11]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[11]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[351]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[351]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[511]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[511]_i_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[15].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[15]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[348].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[348]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[15]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[15]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[348]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[348]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[26].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[26]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[26]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[26]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[8]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[8]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[8].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[8]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/ovfl_buff_we.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_3
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_197_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_197
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_37_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_37
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_8_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_8
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[12].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[12]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[18].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[18]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[20].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[20]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[296].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[296]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[12]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[12]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[18]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[18]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[20]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[20]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[9]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[9]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[9].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[9]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[4]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[4]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[4].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[4]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[27].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[27]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[27]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[27]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[0]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[0]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[0].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[0]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[479]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[479]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[24].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[24]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[454].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[454]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[24]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[24]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[454]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[454]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[14].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[14]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[31].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[31]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[14]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[14]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[3]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[3]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[3].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[3]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[21].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[21]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[21]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[21]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[19].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[19]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[28].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[28]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[19]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[19]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[28]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[28]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[127]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[127]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[159]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[159]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[287]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[287]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[863]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[863]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_3
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[102].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[102]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[138].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[138]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[282].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[282]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[102]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[102]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[105]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[105]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[138]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[138]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[282]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[282]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[7]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[7]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[856]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[856]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[105].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[105]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[7].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[7]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[856].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[856]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[95]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[95]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_39__2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_39__2
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_bret__0_bret__3_i_11_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_bret__0_bret__3_i_11
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_bret__0_bret__3_i_21_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_bret__0_bret__3_i_21
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_bret__0_bret__3_i_18_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_bret__0_bret__3_i_18
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_25__22_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_25__22
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_8__19_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_8__19
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[5].ff_i/all_fifos_empty0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_34__2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_1__22_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_0_LOPT_REMAP_155
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[617].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[617]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_2/O_n_140.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_2_LOPT_REMAP_140
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[5].ff_i/all_fifos_empty_reg_bret__1_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[5].ff_i/all_fifos_empty_reg_bret__1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[449].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[449]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[78].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[78]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[853].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[853]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_25_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_25
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_374_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_374
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[449]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[449]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[78]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[78]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[853]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[853]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[993]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[993]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_43_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_43
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/last_ff_right_i/p_find_first.v_earliest_fifo_index_reg_n_0_[3].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/last_ff_right_i/p_find_first.v_earliest_fifo_index_reg[3]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[993].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[993]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[447]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[447]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[225].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[225]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[231].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[231]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[269].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[269]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[421].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[421]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[72].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[72]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[861].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[861]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[225]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[225]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[231]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[231]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[269]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[269]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[421]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[421]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[72]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[72]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[861]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[861]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep__2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[8]_rep__2
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_16__12_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_16__12
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_19__11_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_19__11
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_13__21_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_13__21
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_42__24_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_42__24
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_14__15_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_14__15
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_left_i_3__18_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_left_i_3__18
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_6__22_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_6__22
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_1__27_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_0_LOPT_REMAP_124
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_3/O_n_102.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_3_LOPT_REMAP_102
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[240].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[240]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[281].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[281]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[240]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[240]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[281]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[281]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/prev_earliest_fifo_index_85[3].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[17].ff_i/earliest_fifo_index_reg[3]
INFO: [Physopt 32-662] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/wr_params_out_req_int[params][41][mask]_i_3_n_0.  Did not re-place instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/wr_params_out_req_int[params][41][mask]_i_3
INFO: [Physopt 32-663] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_state_machine_10g_ull/wr_params_out_req_int[params][36][mask].  Re-placed instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/wr_params_out_req_int[params][36][mask]_i_1
INFO: [Physopt 32-663] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/r2_evt_out_valid_i_3_n_0.  Re-placed instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/r2_evt_out_valid_i_3
INFO: [Physopt 32-663] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/g_fixed_write.r_data_array[0][0]_i_4_n_0.  Re-placed instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/g_fixed_write.r_data_array[0][0]_i_4
INFO: [Physopt 32-662] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/g_fixed_write.r_data_array[0][0]_i_9_n_0.  Did not re-place instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/g_fixed_write.r_data_array[0][0]_i_9
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_186_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_186
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_35_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_35
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[142].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[142]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[228].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[228]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[230].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[230]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[242].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[242]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[312].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[312]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[142]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[142]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[228]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[228]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[230]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[230]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[242]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[242]_i_1
INFO: [Physopt 32-663] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_state_machine_10g_ull/r_in_ip_header_checksum_value[7].  Re-placed instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_state_machine_10g_ull/r_in_ip_header_checksum_value_reg[7]
INFO: [Physopt 32-663] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/r2_evt_out_valid_i_4_n_0.  Re-placed instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/r2_evt_out_valid_i_4
INFO: [Physopt 32-662] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_state_machine_10g_ull/wr_params_out_req_int_reg[params][32][mask]__0.  Did not re-place instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_state_machine_10g_ull/wr_params_out_req_int_reg[params][32][mask]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[1]_rep__11_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[1]_rep__11
INFO: [Physopt 32-663] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_tx/w_add_preamb_out_eop.  Re-placed instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_add_crc.g_32b_crc32_add.r_data[31]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5__30_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5__30
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_3__17_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_3__17
INFO: [Physopt 32-662] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/w_scrambler_out_data[11].  Did not re-place instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_inf_64b.r_in[43]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_12__6_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_12__6
INFO: [Physopt 32-663] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/w_mac_to_mii_data[19].  Re-placed instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_inf_64b.r_in[51]_i_2
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_20__1_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_20__1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[0]_i_1__30_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_0_LOPT_REMAP_60
INFO: [Physopt 32-662] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pma_tx_out_data[15]_INST_0_i_1_n_0.  Did not re-place instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pma_tx_out_data[15]_INST_0_i_1
INFO: [Physopt 32-662] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_tx/w_add_pipe_out_eop.  Did not re-place instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_mac_tx/inst_fifo_register1_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_data_int_reg[34]
INFO: [Physopt 32-663] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/i_12/O_n_2.  Re-placed instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/i_12_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/i_9/O_n_3.  Did not re-place instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/i_9_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pma_tx_out_data[25].  Did not re-place instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/i_0_LOPT_REMAP_52
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_19__2_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_19__2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_46/O_n_3.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_46_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_48/O_n_3.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_48_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_14__27_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_14__27
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/prev_earliest_fifo_index_70[0].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[14].ff_i/earliest_fifo_index_reg[0]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_rep__0_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[5]_rep__0
INFO: [Physopt 32-663] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/p_996_in.  Re-placed instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/int_reg_valid_inv_i_2__4
INFO: [Physopt 32-663] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/w_scrambler_out_data[2].  Re-placed instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/i_0_LOPT_REMAP_27
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_31__3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_31__3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_11__4_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_11__4
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_5__10_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_5__10
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_42__2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_42__2
INFO: [Physopt 32-663] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/w_mac_to_mii_valid.  Re-placed instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dw_32b.r_used_dic[2]_i_4
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_3__16_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_3__16
INFO: [Physopt 32-663] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/w_mac_tx_pipe_to_fifo_valid.  Re-placed instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_avl_st_pipe_generic_mac_tx/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_reg.out_valid_int_reg
INFO: [Physopt 32-662] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pma_tx_out_data[6]_INST_0_i_3_n_0.  Did not re-place instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pma_tx_out_data[6]_INST_0_i_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_9__14_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_9__14
INFO: [Physopt 32-663] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/wr_in[1][request]815_out.  Re-placed instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/out_reg.out_valid_int_i_2__8
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[0]_i_44__5_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[0]_i_44__5
INFO: [Physopt 32-662] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data_index[2]_i_2_n_0.  Did not re-place instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/r_data_index[2]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_1__17_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_0_LOPT_REMAP_148
INFO: [Physopt 32-662] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/int_reg_valid_inv_i_5_n_0.  Did not re-place instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/int_reg_valid_inv_i_5
INFO: [Physopt 32-662] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/wr_out[1][ready].  Did not re-place instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[0].gen_mem.mem/inst_arb/g_multiple_input.g_round_robin_v2.input_port_gen[1].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/in_ready_int_reg
INFO: [Physopt 32-663] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/i_1/O_n_27.  Re-placed instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/i_1_LOPT_REMAP_27
INFO: [Physopt 32-663] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pma_tx_out_data[30].  Re-placed instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pma_tx_out_data[30]_INST_0
INFO: [Physopt 32-663] Processed net g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pma_tx_out_data[30]_INST_0_i_6_n_0.  Re-placed instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pma_tx_out_data[30]_INST_0_i_6
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_1/O_n_148.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_1_LOPT_REMAP_148
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[227].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[227]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[232].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[232]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[452].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[452]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[227]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[227]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[232]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[232]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[452]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[452]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_57__2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_57__2
INFO: [Physopt 32-663] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/int_reg_valid_inv_i_12_n_0.  Re-placed instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/int_reg_valid_inv_i_12
INFO: [Physopt 32-662] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/int_reg_valid_inv_i_1__33_n_0.  Did not re-place instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/int_reg_valid_inv_i_1__33
INFO: [Physopt 32-662] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/inst_arb/g_multiple_input.g_round_robin_v2.input_port_gen[1].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid.  Did not re-place instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/inst_arb/g_multiple_input.g_round_robin_v2.input_port_gen[1].dont_implement_fifo.input_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/int_reg_valid_reg_inv
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[11].ff_i/p_find_first.v_earliest_fifo_index_reg_n_0_[4].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[11].ff_i/p_find_first.v_earliest_fifo_index_reg[4]
INFO: [Physopt 32-662] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_state_machine_10g_ull/wr_params_out_req_int_reg[params][15][mask]__0.  Did not re-place instance template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_state_machine_10g_ull/wr_params_out_req_int_reg[params][15][mask]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[895]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[895]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_9__7_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_9__7
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_16__1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_16__1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_124__1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_124__1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_5__7_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_5__7
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_86__5_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_86__5
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/prev_earliest_fifo_index_left_d1[0]_bret__1_bret__0_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/prev_earliest_fifo_index_left_d1[0]_bret__1_bret__0_i_1
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_1__14_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_1__14
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_2__4_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_2__4
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[6].ff_i/all_fifos_empty_reg_bret__0_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[6].ff_i/all_fifos_empty_reg_bret__0
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[272].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[272]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[476].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[476]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[865].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[865]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[272]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[272]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[476]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[476]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[865]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[865]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[99]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[99]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_139__0_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_139__0
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[99].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[99]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__0_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__0
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[191]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[191]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[735]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[735]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[767]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[767]_i_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5__29_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5__29
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_17__16_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_17__16
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_21__15_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_21__15
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_42__15_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_42__15
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_3__14_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_3__14
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_7__23_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_7__23
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_15__6_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_15__6
INFO: [Physopt 32-661] Optimized 36 nets.  Re-placed 36 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 36 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 36 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.204 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10568 ; free virtual = 20156
Phase 4 Single Cell Placement Optimization | Checksum: 1d695930f

Time (s): cpu = 00:03:28 ; elapsed = 00:01:59 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10568 ; free virtual = 20156

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_2/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[6]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[6]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[22]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[22]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[25]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[25]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[13]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[13]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[5]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[5]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[23]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[23]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[30]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[30]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[10]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[10]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[16]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[16]_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10568 ; free virtual = 20156
Phase 5 Multi Cell Placement Optimization | Checksum: 12ec2e5d5

Time (s): cpu = 00:03:49 ; elapsed = 00:02:12 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10568 ; free virtual = 20156

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3_n_0. Rewired (signal push) template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_2_n_0 to 8 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10568 ; free virtual = 20156
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.024 | TNS=-0.146 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10568 ; free virtual = 20156
Phase 6 Rewire | Checksum: 1966f56dd

Time (s): cpu = 00:03:51 ; elapsed = 00:02:14 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10568 ; free virtual = 20156

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[677]. Replicated 1 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[710] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[642] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[719] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[674] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[821] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[511]_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0[332] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[707] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[644] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[785] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[577] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[613] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[643] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[672] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[834] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[726] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[805] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[619] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[722] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[621] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[676] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[617] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[961] was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[767]_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[825] was not replicated.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.125 |
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10565 ; free virtual = 20153
Phase 7 Critical Cell Optimization | Checksum: 264c4cb21

Time (s): cpu = 00:04:19 ; elapsed = 00:02:23 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10565 ; free virtual = 20153

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 33 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/wr_chan[3]. Replicated 9 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/wr_chan[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/rd_ptr_di[15]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/empty_int[703]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/wr_chan_reg[0]_rep__9_n_0. Replicated 4 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[351]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/wr_chan_reg[0]_rep__8_n_0. Replicated 4 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[479]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[287]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[863]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/wr_chan_reg[1]_rep__8_n_0. Replicated 4 times.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[447]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[895]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[735]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[319]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 6 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.050 |
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10556 ; free virtual = 20145
Phase 8 Fanout Optimization | Checksum: 23d8d710a

Time (s): cpu = 00:06:45 ; elapsed = 00:03:10 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10556 ; free virtual = 20145

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2_rewire
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3_rewire
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[710].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[710]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[6].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[6]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_27_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_27
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_413_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_413
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[6]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[6]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[642].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[642]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_26_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_26
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_396_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_396
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[22].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[22]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[22]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[22]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[25].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[25]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[25]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[25]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[1].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[1]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[719].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[719]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_415_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_415
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[674].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[674]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_388_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_388
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[13].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[13]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[13]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[13]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[5]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[5]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[5].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[5]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[23].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[23]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[30].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[30]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[23]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[23]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[30]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[30]_i_1
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[821].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[821]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_28_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_28
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_417_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_417
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[10]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[10]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[10].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[10]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[351]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[351]_i_2
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_2_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[511]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[511]_i_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0[332].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[332]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[348].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[348]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_21_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_21
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_319_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_319
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[348]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[348]_i_1
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[707].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[707]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_412_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_412
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[644].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[644]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[785].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[785]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_397_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_397
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_424_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_424
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[577].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[577]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[613].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[613]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[16].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[16]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_25_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_25
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_373_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_373
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_380_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_380
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[16]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[16]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[479]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[479]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[454].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[454]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[454]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[454]_i_1
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[643].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[643]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[672].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[672]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[834].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[834]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_29_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_29
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_444_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_444
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[29].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[29]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[29]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[29]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[287]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[287]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[863]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[863]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_3
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[726].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[726]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[282].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[282]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[856].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[856]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_409_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_409
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[282]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[282]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[856]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[856]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1023]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[805].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[805]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[449].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[449]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[853].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[853]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_421_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_421
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[449]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[449]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[853]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[853]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[993]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[993]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[993].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[993]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[447]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[447]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[269].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[269]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[861].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[861]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[269]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[269]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[421]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[421]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[861]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[861]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[421].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[421]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[619].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[619]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[722].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[722]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[281].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[281]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_374_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_374
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_408_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_408
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[281]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[281]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[621].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[621]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_375_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_375
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[676].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[676]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[617].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[617]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_389_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_389
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[961].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[961]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[452].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[452]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_31_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_31
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_476_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_476
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[2]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[2]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[452]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[452]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[2].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[2]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[895]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[895]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[272].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[272]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[476].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[476]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[865].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[865]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[272]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[272]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[476]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[476]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[865]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[865]_i_1
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[735]_i_2_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[735]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[767]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[767]_i_3
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[825].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[825]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[471].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[471]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[712].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[712]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_418_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_418
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[471]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[471]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[712]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[712]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[319]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[319]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[297].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[297]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[866].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[866]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[297]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[297]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[866]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[866]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[11].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[11]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[461].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[461]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[464].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[464]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[11]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[11]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[461]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[461]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[464]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[464]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[477]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[477]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[477].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[477]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[607]_i_2_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[607]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[289].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[289]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[293].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[293]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[455].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[455]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[462].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[462]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[468].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[468]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[289]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[289]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[293]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[293]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[455]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[455]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[462]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[462]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[468]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[468]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[585]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[585]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[585].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[585]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[15].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[15]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[465].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[465]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[882].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[882]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[15]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[15]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[465]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[465]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[882]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[882]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[887].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[887]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[887]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[887]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[927]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[927]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/ovfl_buff_we.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_3
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_18_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_18
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_5_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_5
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_96_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/RAM_reg_0_i_96
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[443].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[443]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[458].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[458]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[467].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[467]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[479].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[479]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[786].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[786]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[927].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[927]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[443]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[443]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[458]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[458]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[467]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[467]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[478]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[478]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[479]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[479]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[927]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[927]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[478].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[478]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[26].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[26]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[295].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[295]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[26]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[26]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[295]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[295]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[8]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[8]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[8].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[8]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/wr_chan_reg[1]_rep__9_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/wr_chan_reg[1]_rep__9
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[0]_rep__3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[415]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[415]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5__29_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5__29
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_17__16_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_17__16
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_21__15_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_21__15
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_3__14_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_3__14
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_7__23_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_7__23
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_15__6_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[3]_i_15__6
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[0]_i_1__29_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_0_LOPT_REMAP_61
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_12__30_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_12__30
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty__0__0[835].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[835]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_51/O_n_1.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_51_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[12].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[12]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[18].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[18]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[20].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[20]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[456].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[456]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_434_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_434
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_435_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_435
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[12]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[12]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[18]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[18]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[20]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[20]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[407]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[407]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[456]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[456]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[9]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[9]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_33__5_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_33__5
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[15].ff_i/p_find_first.v_earliest_fifo_index_reg_n_0_[0].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[15].ff_i/p_find_first.v_earliest_fifo_index_reg[0]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[407].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[407]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[9].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[9]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]_rep__1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[6]_rep__1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5__30_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5__30
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_left_i_5__20_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_left_i_5__20
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_left_i_11__7_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_left_i_11__7
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_44__28_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_44__28
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_12__19_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_12__19
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_65__20_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_65__20
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[0]_i_1__30_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_0_LOPT_REMAP_60
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_76__17_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_76__17
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_17__18_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_17__18
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_46/O_n_3.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_46_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_48/O_n_3.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_48_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[884].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[884]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[885].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[885]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[4]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[4]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[884]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[884]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[885]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[885]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_16__25_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_16__25
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/prev_earliest_fifo_index_70[0].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[14].ff_i/earliest_fifo_index_reg[0]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[4].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[4]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/vc_reg[9]_rep__1
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_26_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[2]_i_26
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_8_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_8
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_5
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_4_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_4
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_23__8_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_23__8
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_68_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_68
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/earliest_fifo_right_i_3
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[1]_i_1
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_60_n_0.  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/p_find_first.v_earliest_fifo_index[4]_i_60
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[27].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[27]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[445].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[445]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[27]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[27]_i_1
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[445]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[445]_i_1
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/prev_earliest_fifo_index_100[1].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_find_earliest/tree_gen[20].ff_i/earliest_fifo_index_reg[1]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[799]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[799]_i_2
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/empty[969].  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/empty_int_reg[969]
INFO: [Physopt 32-663] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/overflow[794].  Re-placed instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/i_shr_mem/overflow_reg[794]
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_478_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_478
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[0]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[0]_i_1
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 25 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 25 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.047 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10549 ; free virtual = 20138
Phase 9 Single Cell Placement Optimization | Checksum: 16d85c5e1

Time (s): cpu = 00:08:14 ; elapsed = 00:03:51 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10549 ; free virtual = 20138

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[31]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_3/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3_rewire/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[6]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[6]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[22]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[22]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[1]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[25]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[25]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[13]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[13]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[5]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[5]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[23]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[23]_i_1/O
INFO: [Physopt 32-662] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[30]_i_1_n_0.  Did not re-place instance template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[30]_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10549 ; free virtual = 20138
Phase 10 Multi Cell Placement Optimization | Checksum: 22684aca5

Time (s): cpu = 00:08:31 ; elapsed = 00:04:01 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10549 ; free virtual = 20138

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/overflow[255]_i_3_n_0. Rewired (signal push) template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/link_seg_i_3_n_0 to 8 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10549 ; free virtual = 20138
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10549 ; free virtual = 20138
Phase 11 Rewire | Checksum: 11dab884f

Time (s): cpu = 00:08:34 ; elapsed = 00:04:03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10549 ; free virtual = 20138

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10549 ; free virtual = 20138
Phase 12 Critical Cell Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:34 ; elapsed = 00:04:03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10549 ; free virtual = 20138

Phase 13 SLR Crossing Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin inst_pcie_gen3_x8/inst/user_reset or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 SLR Crossing Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:35 ; elapsed = 00:04:04 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127
Phase 14 Fanout Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:35 ; elapsed = 00:04:04 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127
Phase 15 Single Cell Placement Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:35 ; elapsed = 00:04:04 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127
Phase 16 Multi Cell Placement Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:04 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:04 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127
Phase 18 Critical Cell Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 11dab884f

Time (s): cpu = 00:08:36 ; elapsed = 00:04:05 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10538 ; free virtual = 20127

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 270 to 138. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 138.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 269 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 268 to 136. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 136.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 267 to 135. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 135.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 269 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 268 to 136. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 136.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 267 to 135. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 135.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 270 to 138. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 138.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 269 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 268 to 136. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 136.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 267 to 135. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 135.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 270 to 138. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 138.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 269 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 268 to 136. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 136.
INFO: [Physopt 32-1132] Very high fanout net 'inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 267 to 135. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 135.
INFO: [Physopt 32-1132] Very high fanout net 'template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/flow_id[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 432 to 49. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 49.
INFO: [Physopt 32-1132] Very high fanout net 'template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/flow_id[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 432 to 49. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 49.
INFO: [Physopt 32-1132] Very high fanout net 'template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/flow_id[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 432 to 49. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 49.
INFO: [Physopt 32-1132] Very high fanout net 'template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/flow_id[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 432 to 49. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 49.
INFO: [Physopt 32-1132] Very high fanout net 'template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/flow_id[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 432 to 49. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 49.
INFO: [Physopt 32-1132] Very high fanout net 'template/b_user_sandbox_block.inst_nxuser_sandbox/i_metaflex_test_wrapper/i_metaflex_top/flow_id[5]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 432 to 49. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 49.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 140. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 140.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 271 to 139. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 139.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 270 to 138. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 138.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 269 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 140. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 140.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 271 to 139. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 139.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 270 to 138. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 138.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 269 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 286 to 147. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 147.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 285 to 146. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 146.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 284 to 145. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 283 to 144. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 144.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 286 to 147. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 147.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 285 to 146. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 146.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 284 to 145. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 283 to 144. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 144.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 273 to 141. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 141.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 140. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 140.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 270 to 138. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 138.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 269 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 273 to 141. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 141.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 140. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 140.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 270 to 138. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 138.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/r_rdaddr[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 269 to 137. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 137.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxarp_10g_ull/g_arp_client_en.inst_arp_client/s[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 264 to 101. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 101.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxarp_10g_ull/g_arp_client_en.inst_arp_client/s[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 262 to 99. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 99.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxarp_10g_ull/g_arp_client_en.inst_arp_client/s[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 262 to 99. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 99.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxarp_10g_ull/g_arp_client_en.inst_arp_client/s[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 262 to 99. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 99.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxarp_10g_ull/g_arp_client_en.inst_arp_client/s[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 264 to 101. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 101.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[19].gen_mem.mem/tx_data[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 33. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 33.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[19].gen_mem.mem/tx_data[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 33. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 33.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[19].gen_mem.mem/tx_data[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 33. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 33.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[19].gen_mem.mem/tx_data[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 33. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 33.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[19].gen_mem.mem/tx_data[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 33. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 33.
INFO: [Physopt 32-1132] Very high fanout net 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[19].gen_mem.mem/tx_data[5]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 272 to 33. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 33.
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/rd_param_out_rpy[9][valid]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.tcp_tx_payload_sender_10g_ull_inst/r_sop_delay_by_2. Replicated 1 times.
INFO: [Physopt 32-572] Net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/g_fixed_write.r_data_array[0][10]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/cfg_rd_param_in_req[7][id][0]. Replicated 1 times.
INFO: [Physopt 32-572] Net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/cfg_rd_param_in_req[7][id][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/cfg_rd_param_in_req[7][id][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/cfg_rd_param_in_req[7][id][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/cfg_rd_param_in_req[7][id][4]. Replicated 1 times.
INFO: [Physopt 32-572] Net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/cfg_rd_param_in_req[7][id][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/inst_tcp_hdr_handler/g_output_pipe.avl_st_pipe_generic_inst/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/p_0_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/inst_tcp_hdr_handler/g_input_pipe.avl_st_pipe_generic_inst/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/p_0_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/p_0_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/output_pipe/g_pipe_enabled.pipe_std_gen.pipe_gen[1].pipe/p_0_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/inst_exi_to_mem/g_byte_mode_on.inst_avl_st_align/g_arch_v1.avl_st_pipe_generic_inst/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_data[257]. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/inst_exi_to_mem/g_byte_mode_on.inst_avl_st_align/g_arch_v1.avl_st_pipe_generic_inst/g_pipe_enabled.pipe_std_gen.pipe_gen[0].pipe/out_data[256] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/w_fifo_hdr_data_in_req was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_interconnect_nm_1s.inst_exi_interconnect_nm_1s/inst_avl_st_arbiter/g_multiple_input.g_round_robin_v2.input_port_gen[3].dont_implement_fifo.input_pipe_i_3_n_0. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 12 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10537 ; free virtual = 20126
Phase 28 Very High Fanout Optimization | Checksum: e7efa18f

Time (s): cpu = 00:09:40 ; elapsed = 00:04:39 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10537 ; free virtual = 20126

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10537 ; free virtual = 20126
Phase 29 Single Cell Placement Optimization | Checksum: e7efa18f

Time (s): cpu = 00:09:40 ; elapsed = 00:04:39 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10537 ; free virtual = 20126

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10537 ; free virtual = 20126
Phase 30 Multi Cell Placement Optimization | Checksum: e7efa18f

Time (s): cpu = 00:09:40 ; elapsed = 00:04:39 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10537 ; free virtual = 20126

Phase 31 SLR Crossing Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin inst_pcie_gen3_x8/inst/user_reset or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 31 SLR Crossing Optimization | Checksum: e7efa18f

Time (s): cpu = 00:09:43 ; elapsed = 00:04:41 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10518 ; free virtual = 20107

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: e7efa18f

Time (s): cpu = 00:09:52 ; elapsed = 00:04:42 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10518 ; free virtual = 20107

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: e7efa18f

Time (s): cpu = 00:09:52 ; elapsed = 00:04:42 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10518 ; free virtual = 20107

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.007 | TNS=0.000 | WHS=-0.580 | THS=-665.897 |
INFO: [Physopt 32-45] Identified 955 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 953 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 953 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.007 | TNS=0.000 | WHS=-0.255 | THS=-339.177 |
Phase 34 Hold Fix Optimization | Checksum: 15ef899f4

Time (s): cpu = 00:13:04 ; elapsed = 00:07:07 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10450 ; free virtual = 20040
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10482 ; free virtual = 20072
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10490 ; free virtual = 20080
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.007 | TNS=0.000 | WHS=-0.255 | THS=-339.177 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.008  |          0.095  |            0  |              0  |                    13  |           0  |           2  |  00:01:16  |
|  Single Cell Placement   |          0.000  |          0.003  |            0  |              0  |                    61  |           0  |           2  |  00:01:19  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:23  |
|  Rewire                  |          0.026  |          0.105  |            0  |              0  |                     2  |           0  |           2  |  00:00:03  |
|  Critical Cell           |          0.003  |          0.021  |            1  |              0  |                     1  |           0  |           1  |  00:00:09  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:05  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            3  |              0  |                    12  |           0  |           1  |  00:00:33  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                   |          0.037  |          0.224  |            4  |              0  |                    89  |           0  |          15  |  00:03:51  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.325  |        326.720  |         953  |          0  |             953  |           0  |           1  |  00:02:14  |
|  Total                      |          0.325  |        326.720  |         953  |          0  |             953  |           0  |           1  |  00:02:14  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10488 ; free virtual = 20078
Ending Physical Synthesis Task | Checksum: 297c854f4

Time (s): cpu = 00:13:07 ; elapsed = 00:07:10 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10488 ; free virtual = 20078
INFO: [Common 17-83] Releasing license: Implementation
1046 Infos, 12 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:15:46 ; elapsed = 00:07:43 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10902 ; free virtual = 20491
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10391 ; free virtual = 20390
report_design_analysis: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10416 ; free virtual = 20433
INFO: [Common 17-1381] The checkpoint '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10765 ; free virtual = 20440
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d2dc3489 ConstDB: 0 ShapeSum: 99fb43e2 RouteDB: f6910fc6
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10385 ; free virtual = 20060
Post Restoration Checksum: NetGraph: 425f16ba NumContArr: c665df45 Constraints: cb8994f5 Timing: 0
Phase 1 Build RT Design | Checksum: 1d44e8af4

Time (s): cpu = 00:03:02 ; elapsed = 00:00:38 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10386 ; free virtual = 20061

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d44e8af4

Time (s): cpu = 00:03:04 ; elapsed = 00:00:40 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10183 ; free virtual = 19858

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d44e8af4

Time (s): cpu = 00:03:05 ; elapsed = 00:00:41 . Memory (MB): peak = 10089.668 ; gain = 0.000 ; free physical = 10183 ; free virtual = 19858

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1bb971d6e

Time (s): cpu = 00:03:34 ; elapsed = 00:00:55 . Memory (MB): peak = 10097.668 ; gain = 8.000 ; free physical = 10189 ; free virtual = 19864

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1eae61faa

Time (s): cpu = 00:05:09 ; elapsed = 00:01:22 . Memory (MB): peak = 10097.668 ; gain = 8.000 ; free physical = 10047 ; free virtual = 19721
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.043  | TNS=0.000  | WHS=-0.254 | THS=-237.899|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 297e7cd8e

Time (s): cpu = 00:09:30 ; elapsed = 00:02:22 . Memory (MB): peak = 10097.668 ; gain = 8.000 ; free physical = 10001 ; free virtual = 19676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.043  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1fbfd44f0

Time (s): cpu = 00:09:31 ; elapsed = 00:02:23 . Memory (MB): peak = 10097.668 ; gain = 8.000 ; free physical = 9997 ; free virtual = 19672

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.80612e-05 %
  Global Horizontal Routing Utilization  = 0.000197002 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 306971
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 275657
  Number of Partially Routed Nets     = 31314
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cf5cddfa

Time (s): cpu = 00:09:52 ; elapsed = 00:02:29 . Memory (MB): peak = 10097.668 ; gain = 8.000 ; free physical = 10001 ; free virtual = 19676

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [2-3]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
  SLR [1-2]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     1 (  0%)     2 (  0%)     1 (  0%)    92 (  6%)   291 ( 20%)   379 ( 26%)   560 ( 39%)   291 ( 20%)   380 ( 26%)  Demand:  1997 Available: 23040 Utilization(%): 8.67
  SLR [0-1]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
Phase 3.1.1 SLL Assignment | Checksum: 24706cb67

Time (s): cpu = 00:09:56 ; elapsed = 00:02:33 . Memory (MB): peak = 10097.668 ; gain = 8.000 ; free physical = 9988 ; free virtual = 19662
Phase 3.1 Global Routing | Checksum: 24706cb67

Time (s): cpu = 00:09:56 ; elapsed = 00:02:33 . Memory (MB): peak = 10097.668 ; gain = 8.000 ; free physical = 9988 ; free virtual = 19662
Phase 3 Initial Routing | Checksum: 20cb1f434

Time (s): cpu = 00:11:58 ; elapsed = 00:03:17 . Memory (MB): peak = 10097.668 ; gain = 8.000 ; free physical = 9746 ; free virtual = 19421

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 35090
 Number of Nodes with overlaps = 2849
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.562 | TNS=-125.476| WHS=-0.065 | THS=-0.839 |

Phase 4.1 Global Iteration 0 | Checksum: 172a70864

Time (s): cpu = 00:25:25 ; elapsed = 00:08:46 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9632 ; free virtual = 19307

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1291
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.369 | TNS=-40.737| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 258b3afa8

Time (s): cpu = 00:27:49 ; elapsed = 00:10:33 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9643 ; free virtual = 19318

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1713
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.219 | TNS=-23.499| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ca6431f8

Time (s): cpu = 00:30:21 ; elapsed = 00:12:26 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9639 ; free virtual = 19314

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1516
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.129 | TNS=-3.816 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 12bc026ec

Time (s): cpu = 00:33:20 ; elapsed = 00:14:38 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9612 ; free virtual = 19288

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 2423
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.093 | TNS=-1.558 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 20af31820

Time (s): cpu = 00:36:33 ; elapsed = 00:16:53 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9618 ; free virtual = 19294

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 2404
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.051 | TNS=-0.358 | WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 18d865a0e

Time (s): cpu = 00:39:07 ; elapsed = 00:18:37 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9621 ; free virtual = 19297

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 1634
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.077 | TNS=-0.419 | WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 22143c8fc

Time (s): cpu = 00:40:38 ; elapsed = 00:19:39 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9670 ; free virtual = 19346
Phase 4 Rip-up And Reroute | Checksum: 22143c8fc

Time (s): cpu = 00:40:39 ; elapsed = 00:19:40 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9670 ; free virtual = 19346

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2392cffe3

Time (s): cpu = 00:42:09 ; elapsed = 00:20:07 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9654 ; free virtual = 19330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.051 | TNS=-0.358 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18a38aec5

Time (s): cpu = 00:42:22 ; elapsed = 00:20:11 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9665 ; free virtual = 19342

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a38aec5

Time (s): cpu = 00:42:23 ; elapsed = 00:20:12 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9665 ; free virtual = 19342
Phase 5 Delay and Skew Optimization | Checksum: 18a38aec5

Time (s): cpu = 00:42:23 ; elapsed = 00:20:13 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9665 ; free virtual = 19342

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14c625d0d

Time (s): cpu = 00:43:27 ; elapsed = 00:20:32 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9675 ; free virtual = 19351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.041 | TNS=-0.197 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 143542665

Time (s): cpu = 00:43:28 ; elapsed = 00:20:33 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9673 ; free virtual = 19349
Phase 6 Post Hold Fix | Checksum: 143542665

Time (s): cpu = 00:43:29 ; elapsed = 00:20:34 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9673 ; free virtual = 19349

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.31666 %
  Global Horizontal Routing Utilization  = 2.28141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 85.446%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X70Y592 -> INT_X70Y592
South Dir 1x1 Area, Max Cong = 79.1469%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 71.1538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19747b15a

Time (s): cpu = 00:43:41 ; elapsed = 00:20:38 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9654 ; free virtual = 19330

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19747b15a

Time (s): cpu = 00:43:42 ; elapsed = 00:20:39 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9649 ; free virtual = 19325

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y28/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y29/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y30/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y31/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y7/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y7/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin g_group[0].b_blk.g_10g_pll.inst_quad_common/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y11/COM0_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 19747b15a

Time (s): cpu = 00:44:06 ; elapsed = 00:20:56 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9659 ; free virtual = 19335

Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 1f993625d

Time (s): cpu = 00:48:33 ; elapsed = 00:22:09 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9021 ; free virtual = 18698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.004  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 10.1 Delay CleanUp | Checksum: 15ad7700c

Time (s): cpu = 00:48:34 ; elapsed = 00:22:11 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9055 ; free virtual = 18731

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 13243c3bc

Time (s): cpu = 00:50:47 ; elapsed = 00:22:49 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9062 ; free virtual = 18739
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.004  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 10.2 Hold Fix Iter | Checksum: 14979c76f

Time (s): cpu = 00:50:49 ; elapsed = 00:22:50 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9061 ; free virtual = 18737

Phase 10.3 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.004  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 10.3 Additional Hold Fix | Checksum: 1654b6d4b

Time (s): cpu = 00:51:54 ; elapsed = 00:23:10 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9054 ; free virtual = 18731
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 1952b7049

Time (s): cpu = 00:54:08 ; elapsed = 00:23:49 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9493 ; free virtual = 19170

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1952b7049

Time (s): cpu = 00:54:32 ; elapsed = 00:24:05 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9498 ; free virtual = 19175

Phase 12 Resolve XTalk
Phase 12 Resolve XTalk | Checksum: 1952b7049

Time (s): cpu = 00:54:34 ; elapsed = 00:24:06 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9496 ; free virtual = 19173

Phase 13 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.004  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 13 Post Router Timing | Checksum: 1d52d4194

Time (s): cpu = 00:57:28 ; elapsed = 00:24:42 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9500 ; free virtual = 19177
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 5.70033e-12 .
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 3.63087e-12 .

Phase 14 Route finalize
Phase 14 Route finalize | Checksum: 1d52d4194

Time (s): cpu = 00:57:28 ; elapsed = 00:24:42 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 9500 ; free virtual = 19177
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:57:29 ; elapsed = 00:24:43 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 10595 ; free virtual = 20272

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1082 Infos, 12 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:58:58 ; elapsed = 00:25:14 . Memory (MB): peak = 10161.699 ; gain = 72.031 ; free physical = 10595 ; free virtual = 20272
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 9925 ; free virtual = 20147
report_design_analysis: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 9913 ; free virtual = 20150
INFO: [Common 17-1381] The checkpoint '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:54 ; elapsed = 00:01:01 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 10382 ; free virtual = 20170
INFO: [runtcl-4] Executing : report_drc -file shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpx
Command: report_drc -file shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:04 ; elapsed = 00:00:19 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 10388 ; free virtual = 20175
INFO: [runtcl-4] Executing : report_methodology -file shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpx
Command: report_methodology -file shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:30 ; elapsed = 00:00:47 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 10457 ; free virtual = 20244
INFO: [runtcl-4] Executing : report_power -file shell_top_xilinx_u200_u250_mem_eth_dyn_power_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_power_summary_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_power_routed.rpx
Command: report_power -file shell_top_xilinx_u200_u250_mem_eth_dyn_power_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_power_summary_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1094 Infos, 13 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:04 ; elapsed = 00:01:00 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 10530 ; free virtual = 20339
INFO: [runtcl-4] Executing : report_route_status -file shell_top_xilinx_u200_u250_mem_eth_dyn_route_status.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shell_top_xilinx_u200_u250_mem_eth_dyn_timing_summary_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_timing_summary_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 10390 ; free virtual = 20230
INFO: [runtcl-4] Executing : report_incremental_reuse -file shell_top_xilinx_u200_u250_mem_eth_dyn_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shell_top_xilinx_u200_u250_mem_eth_dyn_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 10366 ; free virtual = 20206
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shell_top_xilinx_u200_u250_mem_eth_dyn_bus_skew_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_bus_skew_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 10367 ; free virtual = 20209
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 9676 ; free virtual = 20062
INFO: [Common 17-1381] The checkpoint '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:18 ; elapsed = 00:00:45 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 10201 ; free virtual = 20154
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file shell_top_xilinx_u200_u250_mem_eth_dyn_timing_summary_postroute_physopted.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_timing_summary_postroute_physopted.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 10161.699 ; gain = 0.000 ; free physical = 10176 ; free virtual = 20159
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shell_top_xilinx_u200_u250_mem_eth_dyn_bus_skew_postroute_physopted.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_bus_skew_postroute_physopted.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 01:34:31 2024...

*** Running vivado
    with args -log shell_top_xilinx_u200_u250_mem_eth_dyn.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shell_top_xilinx_u200_u250_mem_eth_dyn.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source shell_top_xilinx_u200_u250_mem_eth_dyn.tcl -notrace
Command: open_checkpoint shell_top_xilinx_u200_u250_mem_eth_dyn_postroute_physopt.dcp

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2713.238 ; gain = 3.969 ; free physical = 14659 ; free virtual = 24736
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3393.176 ; gain = 1.000 ; free physical = 13964 ; free virtual = 24041
INFO: [Netlist 29-17] Analyzing 5745 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Power 33-23] Power model is not available for b_flash.inst_startupe3_flash_prim
INFO: [Power 33-23] Power model is not available for b_fpga_serial_id.dna_porte2_inst
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6160.180 ; gain = 255.398 ; free physical = 11510 ; free virtual = 21587
Restored from archive | CPU: 17.240000 secs | Memory: 289.528198 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6160.180 ; gain = 255.398 ; free physical = 11505 ; free virtual = 21582
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6160.180 ; gain = 0.000 ; free physical = 11531 ; free virtual = 21608
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1251 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 305 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 117 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 617 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 24 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:03:17 ; elapsed = 00:02:15 . Memory (MB): peak = 6160.180 ; gain = 3453.879 ; free physical = 11531 ; free virtual = 21608
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[8].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[8].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[6].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[6].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[6].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[6].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[68].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[68].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[68].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[68].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[65].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[65].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[65].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[65].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[64].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[64].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[63].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[63].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[63].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[63].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[62].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[62].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[62].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[62].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[61].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[61].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[61].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[61].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[60].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[60].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[60].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[60].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[5].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[5].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[5].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[5].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[59].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[59].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[59].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[59].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[55].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[55].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[55].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[55].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[54].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[54].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[54].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[54].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[53].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[53].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[53].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[53].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[52].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[52].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[4].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[4].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[4].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[4].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[49].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[49].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[47].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[47].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[45].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[45].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[45].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[45].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[1].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[1].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[42].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[42].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[42].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[42].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[41].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[41].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[41].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[41].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[40].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[40].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[40].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[40].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[39].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[39].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[39].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[39].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[37].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[37].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[37].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[37].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[36].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[36].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[36].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[36].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[35].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[35].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[35].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[35].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[32].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[32].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[32].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[32].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[31].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[31].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[31].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[31].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[1].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[1].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[25].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[25].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[25].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[25].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[24].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[24].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[24].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[24].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Common 17-14] Message 'Memdata 28-167' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Command: write_bitstream -force shell_top_xilinx_u200_u250_mem_eth_dyn.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 173157280 bits.
Bitstream compression saved 80964384 bits.
Bitstream compression saved 173151776 bits.
Bitstream compression saved 132635808 bits.
Writing bitstream ./shell_top_xilinx_u200_u250_mem_eth_dyn.bit...
Writing bitstream ./shell_top_xilinx_u200_u250_mem_eth_dyn.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:10:32 ; elapsed = 00:06:35 . Memory (MB): peak = 8157.672 ; gain = 1997.492 ; free physical = 11128 ; free virtual = 21288
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 01:56:48 2024...
[Mon Sep 30 01:56:49 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:09:04 . Memory (MB): peak = 3506.500 ; gain = 0.000 ; free physical = 11684 ; free virtual = 21845
# set runStatus [get_property STATUS [get_runs impl_1]]
# if {[string match {*ERROR} $runStatus]} {error $runStatus}
# close_project
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 01:56:49 2024...
