#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 11 17:48:15 2020
# Process ID: 11848
# Current directory: D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/vivado.log
# Journal file: D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_addsub_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_addsub_v12_0_i0' to 'awgn_inv_mapping_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000000000000000000000000000' to '0' has been ignored for IP 'awgn_inv_mapping_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'awgn_inv_mapping_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'awgn_inv_mapping_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_addsub_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_addsub_v12_0_i1' to 'awgn_inv_mapping_c_addsub_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000000000000000' to '0' has been ignored for IP 'awgn_inv_mapping_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'awgn_inv_mapping_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'awgn_inv_mapping_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_mult_gen_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_mult_gen_v12_0_i0' to 'awgn_inv_mapping_mult_gen_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'awgn_inv_mapping_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'awgn_inv_mapping_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_mult_gen_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_mult_gen_v12_0_i1' to 'awgn_inv_mapping_mult_gen_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_mult_gen_v12_0_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_mult_gen_v12_0_i2' to 'awgn_inv_mapping_mult_gen_v12_0_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'SclrCePriority' from 'SCLR_Overrides_CE' to 'CE_Overrides_SCLR' has been ignored for IP 'awgn_inv_mapping_mult_gen_v12_0_i2'
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_mult_gen_v12_0_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_mult_gen_v12_0_i3' to 'awgn_inv_mapping_mult_gen_v12_0_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_dist_mem_gen_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_dist_mem_gen_i0' to 'awgn_inv_mapping_dist_mem_gen_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ce_overrides' from 'ce_overrides_sync_controls' to 'sync_controls_overrides_ce' has been ignored for IP 'awgn_inv_mapping_dist_mem_gen_i0'
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_dist_mem_gen_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_dist_mem_gen_i1' to 'awgn_inv_mapping_dist_mem_gen_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ce_overrides' from 'ce_overrides_sync_controls' to 'sync_controls_overrides_ce' has been ignored for IP 'awgn_inv_mapping_dist_mem_gen_i1'
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_dist_mem_gen_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_dist_mem_gen_i2' to 'awgn_inv_mapping_dist_mem_gen_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ce_overrides' from 'ce_overrides_sync_controls' to 'sync_controls_overrides_ce' has been ignored for IP 'awgn_inv_mapping_dist_mem_gen_i2'
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_dist_mem_gen_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_dist_mem_gen_i3' to 'awgn_inv_mapping_dist_mem_gen_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ce_overrides' from 'ce_overrides_sync_controls' to 'sync_controls_overrides_ce' has been ignored for IP 'awgn_inv_mapping_dist_mem_gen_i3'
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_dist_mem_gen_i4' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_dist_mem_gen_i4' to 'awgn_inv_mapping_dist_mem_gen_i4' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ce_overrides' from 'ce_overrides_sync_controls' to 'sync_controls_overrides_ce' has been ignored for IP 'awgn_inv_mapping_dist_mem_gen_i4'
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_blk_mem_gen_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_blk_mem_gen_i0' to 'awgn_inv_mapping_blk_mem_gen_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i0' to 'awgn_inv_mapping_c_shift_ram_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i1' to 'awgn_inv_mapping_c_shift_ram_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i2' to 'awgn_inv_mapping_c_shift_ram_v12_0_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i3' to 'awgn_inv_mapping_c_shift_ram_v12_0_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i4' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i4' to 'awgn_inv_mapping_c_shift_ram_v12_0_i4' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i5' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i5' to 'awgn_inv_mapping_c_shift_ram_v12_0_i5' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i6' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i6' to 'awgn_inv_mapping_c_shift_ram_v12_0_i6' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i7' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i7' to 'awgn_inv_mapping_c_shift_ram_v12_0_i7' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i8' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i8' to 'awgn_inv_mapping_c_shift_ram_v12_0_i8' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i9' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i9' to 'awgn_inv_mapping_c_shift_ram_v12_0_i9' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i10' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i10' to 'awgn_inv_mapping_c_shift_ram_v12_0_i10' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i11' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i11' to 'awgn_inv_mapping_c_shift_ram_v12_0_i11' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i12' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i12' to 'awgn_inv_mapping_c_shift_ram_v12_0_i12' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i13' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i13' to 'awgn_inv_mapping_c_shift_ram_v12_0_i13' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i14' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i14' to 'awgn_inv_mapping_c_shift_ram_v12_0_i14' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i15' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i15' to 'awgn_inv_mapping_c_shift_ram_v12_0_i15' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i16' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i16' to 'awgn_inv_mapping_c_shift_ram_v12_0_i16' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_blk_mem_gen_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_blk_mem_gen_i1' to 'awgn_inv_mapping_blk_mem_gen_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i17' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i17' to 'awgn_inv_mapping_c_shift_ram_v12_0_i17' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i18' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i18' to 'awgn_inv_mapping_c_shift_ram_v12_0_i18' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i19' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i19' to 'awgn_inv_mapping_c_shift_ram_v12_0_i19' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i20' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i20' to 'awgn_inv_mapping_c_shift_ram_v12_0_i20' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i21' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i21' to 'awgn_inv_mapping_c_shift_ram_v12_0_i21' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i22' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i22' to 'awgn_inv_mapping_c_shift_ram_v12_0_i22' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i23' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i23' to 'awgn_inv_mapping_c_shift_ram_v12_0_i23' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i24' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i24' to 'awgn_inv_mapping_c_shift_ram_v12_0_i24' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i25' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i25' to 'awgn_inv_mapping_c_shift_ram_v12_0_i25' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i26' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i26' to 'awgn_inv_mapping_c_shift_ram_v12_0_i26' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i27' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i27' to 'awgn_inv_mapping_c_shift_ram_v12_0_i27' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i28' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i28' to 'awgn_inv_mapping_c_shift_ram_v12_0_i28' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i29' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i29' to 'awgn_inv_mapping_c_shift_ram_v12_0_i29' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i30' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i30' to 'awgn_inv_mapping_c_shift_ram_v12_0_i30' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i31' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i31' to 'awgn_inv_mapping_c_shift_ram_v12_0_i31' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i32' to 'awgn_inv_mapping_c_shift_ram_v12_0_i32' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i33' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i33' to 'awgn_inv_mapping_c_shift_ram_v12_0_i33' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i34' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i34' to 'awgn_inv_mapping_c_shift_ram_v12_0_i34' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i35' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i35' to 'awgn_inv_mapping_c_shift_ram_v12_0_i35' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i36' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i36' to 'awgn_inv_mapping_c_shift_ram_v12_0_i36' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i37' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i37' to 'awgn_inv_mapping_c_shift_ram_v12_0_i37' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i38' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i38' to 'awgn_inv_mapping_c_shift_ram_v12_0_i38' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i39' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i39' to 'awgn_inv_mapping_c_shift_ram_v12_0_i39' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i40' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i40' to 'awgn_inv_mapping_c_shift_ram_v12_0_i40' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i41' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i41' to 'awgn_inv_mapping_c_shift_ram_v12_0_i41' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i42' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i42' to 'awgn_inv_mapping_c_shift_ram_v12_0_i42' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i43' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i43' to 'awgn_inv_mapping_c_shift_ram_v12_0_i43' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i44' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i44' to 'awgn_inv_mapping_c_shift_ram_v12_0_i44' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i45' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i45' to 'awgn_inv_mapping_c_shift_ram_v12_0_i45' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i46' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i46' to 'awgn_inv_mapping_c_shift_ram_v12_0_i46' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i47' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i47' to 'awgn_inv_mapping_c_shift_ram_v12_0_i47' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i48' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i48' to 'awgn_inv_mapping_c_shift_ram_v12_0_i48' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i49' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i49' to 'awgn_inv_mapping_c_shift_ram_v12_0_i49' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i50' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i50' to 'awgn_inv_mapping_c_shift_ram_v12_0_i50' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i51' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i51' to 'awgn_inv_mapping_c_shift_ram_v12_0_i51' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i52' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i52' to 'awgn_inv_mapping_c_shift_ram_v12_0_i52' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i53' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i53' to 'awgn_inv_mapping_c_shift_ram_v12_0_i53' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i54' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i54' to 'awgn_inv_mapping_c_shift_ram_v12_0_i54' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i55' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i55' to 'awgn_inv_mapping_c_shift_ram_v12_0_i55' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i56' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i56' to 'awgn_inv_mapping_c_shift_ram_v12_0_i56' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i57' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i57' to 'awgn_inv_mapping_c_shift_ram_v12_0_i57' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i58' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i58' to 'awgn_inv_mapping_c_shift_ram_v12_0_i58' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i59' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i59' to 'awgn_inv_mapping_c_shift_ram_v12_0_i59' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i60' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i60' to 'awgn_inv_mapping_c_shift_ram_v12_0_i60' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'awgn_inv_mapping_c_shift_ram_v12_0_i61' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'awgn_inv_mapping_c_shift_ram_v12_0_i61' to 'awgn_inv_mapping_c_shift_ram_v12_0_i61' is not allowed and is ignored.
IP Repository Located at : C:/Xilinx/Vivado/2018.3/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_blk_mem_gen_i0/awgn_inv_mapping_blk_mem_gen_i0.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_blk_mem_gen_i1/awgn_inv_mapping_blk_mem_gen_i1.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_addsub_v12_0_i0/awgn_inv_mapping_c_addsub_v12_0_i0.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_addsub_v12_0_i1/awgn_inv_mapping_c_addsub_v12_0_i1.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i0/awgn_inv_mapping_c_shift_ram_v12_0_i0.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i1/awgn_inv_mapping_c_shift_ram_v12_0_i1.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i10/awgn_inv_mapping_c_shift_ram_v12_0_i10.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i11/awgn_inv_mapping_c_shift_ram_v12_0_i11.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i12/awgn_inv_mapping_c_shift_ram_v12_0_i12.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i13/awgn_inv_mapping_c_shift_ram_v12_0_i13.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i14/awgn_inv_mapping_c_shift_ram_v12_0_i14.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i15/awgn_inv_mapping_c_shift_ram_v12_0_i15.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i16/awgn_inv_mapping_c_shift_ram_v12_0_i16.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i17/awgn_inv_mapping_c_shift_ram_v12_0_i17.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i18/awgn_inv_mapping_c_shift_ram_v12_0_i18.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i19/awgn_inv_mapping_c_shift_ram_v12_0_i19.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i2/awgn_inv_mapping_c_shift_ram_v12_0_i2.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i20/awgn_inv_mapping_c_shift_ram_v12_0_i20.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i21/awgn_inv_mapping_c_shift_ram_v12_0_i21.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i22/awgn_inv_mapping_c_shift_ram_v12_0_i22.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i23/awgn_inv_mapping_c_shift_ram_v12_0_i23.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i24/awgn_inv_mapping_c_shift_ram_v12_0_i24.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i25/awgn_inv_mapping_c_shift_ram_v12_0_i25.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i26/awgn_inv_mapping_c_shift_ram_v12_0_i26.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i27/awgn_inv_mapping_c_shift_ram_v12_0_i27.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i28/awgn_inv_mapping_c_shift_ram_v12_0_i28.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i29/awgn_inv_mapping_c_shift_ram_v12_0_i29.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i3/awgn_inv_mapping_c_shift_ram_v12_0_i3.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i30/awgn_inv_mapping_c_shift_ram_v12_0_i30.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i31/awgn_inv_mapping_c_shift_ram_v12_0_i31.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i32/awgn_inv_mapping_c_shift_ram_v12_0_i32.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i33/awgn_inv_mapping_c_shift_ram_v12_0_i33.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i34/awgn_inv_mapping_c_shift_ram_v12_0_i34.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i35/awgn_inv_mapping_c_shift_ram_v12_0_i35.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i36/awgn_inv_mapping_c_shift_ram_v12_0_i36.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i37/awgn_inv_mapping_c_shift_ram_v12_0_i37.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i38/awgn_inv_mapping_c_shift_ram_v12_0_i38.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i39/awgn_inv_mapping_c_shift_ram_v12_0_i39.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i4/awgn_inv_mapping_c_shift_ram_v12_0_i4.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i40/awgn_inv_mapping_c_shift_ram_v12_0_i40.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i41/awgn_inv_mapping_c_shift_ram_v12_0_i41.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i42/awgn_inv_mapping_c_shift_ram_v12_0_i42.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i43/awgn_inv_mapping_c_shift_ram_v12_0_i43.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i44/awgn_inv_mapping_c_shift_ram_v12_0_i44.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i45/awgn_inv_mapping_c_shift_ram_v12_0_i45.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i46/awgn_inv_mapping_c_shift_ram_v12_0_i46.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i47/awgn_inv_mapping_c_shift_ram_v12_0_i47.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i48/awgn_inv_mapping_c_shift_ram_v12_0_i48.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i49/awgn_inv_mapping_c_shift_ram_v12_0_i49.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i5/awgn_inv_mapping_c_shift_ram_v12_0_i5.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i50/awgn_inv_mapping_c_shift_ram_v12_0_i50.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i51/awgn_inv_mapping_c_shift_ram_v12_0_i51.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i52/awgn_inv_mapping_c_shift_ram_v12_0_i52.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i53/awgn_inv_mapping_c_shift_ram_v12_0_i53.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i54/awgn_inv_mapping_c_shift_ram_v12_0_i54.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i55/awgn_inv_mapping_c_shift_ram_v12_0_i55.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i56/awgn_inv_mapping_c_shift_ram_v12_0_i56.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i57/awgn_inv_mapping_c_shift_ram_v12_0_i57.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i58/awgn_inv_mapping_c_shift_ram_v12_0_i58.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i59/awgn_inv_mapping_c_shift_ram_v12_0_i59.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i6/awgn_inv_mapping_c_shift_ram_v12_0_i6.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i60/awgn_inv_mapping_c_shift_ram_v12_0_i60.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i61/awgn_inv_mapping_c_shift_ram_v12_0_i61.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i7/awgn_inv_mapping_c_shift_ram_v12_0_i7.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i8/awgn_inv_mapping_c_shift_ram_v12_0_i8.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_c_shift_ram_v12_0_i9/awgn_inv_mapping_c_shift_ram_v12_0_i9.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_dist_mem_gen_i0/awgn_inv_mapping_dist_mem_gen_i0.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_dist_mem_gen_i1/awgn_inv_mapping_dist_mem_gen_i1.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_dist_mem_gen_i2/awgn_inv_mapping_dist_mem_gen_i2.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_dist_mem_gen_i3/awgn_inv_mapping_dist_mem_gen_i3.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_dist_mem_gen_i4/awgn_inv_mapping_dist_mem_gen_i4.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_mult_gen_v12_0_i0/awgn_inv_mapping_mult_gen_v12_0_i0.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_mult_gen_v12_0_i1/awgn_inv_mapping_mult_gen_v12_0_i1.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_mult_gen_v12_0_i2/awgn_inv_mapping_mult_gen_v12_0_i2.xci
Adding File d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/ip/awgn_inv_mapping_mult_gen_v12_0_i3/awgn_inv_mapping_mult_gen_v12_0_i3.xci
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping.xdc
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_dist_mem_gen_i0_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_dist_mem_gen_i1_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_dist_mem_gen_i2_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_dist_mem_gen_i3_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_dist_mem_gen_i4_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_blk_mem_gen_i0_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i0_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i1_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i2_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i3_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i4_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i5_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i6_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i7_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i8_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i9_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i10_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i11_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i12_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i13_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i14_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i15_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i16_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_blk_mem_gen_i1_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i17_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i18_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i19_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i20_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i21_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i22_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i23_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i24_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i25_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i26_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i27_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i28_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i29_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i30_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i31_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i32_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i33_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i34_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i35_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i36_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i37_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i38_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i39_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i40_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i41_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i42_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i43_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i44_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i45_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i46_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i47_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i48_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i49_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i50_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i51_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i52_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i53_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i54_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i55_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i56_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i57_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i58_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i59_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i60_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping_c_shift_ram_v12_0_i61_vivado.coe
Adding File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/sysgen/awgn_inv_mapping.htm
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog'.)
0
Wrote  : <D:\10702201\channel_coding\CHANNEL\ZB\inv_map_10_4\ip_catalog\awgn_inv_mapping.srcs\sources_1\bd\awgn_inv_mapping_bd\awgn_inv_mapping_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /awgn_inv_mapping_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /awgn_inv_mapping_1/*'
WARNING: [BD 41-927] Following properties on pin /awgn_inv_mapping_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=awgn_inv_mapping_bd_clk 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /awgn_inv_mapping_1/*'
Wrote  : <D:\10702201\channel_coding\CHANNEL\ZB\inv_map_10_4\ip_catalog\awgn_inv_mapping.srcs\sources_1\bd\awgn_inv_mapping_bd\awgn_inv_mapping_bd.bd> 
INFO: Setting More Options property of synthesis to -mode out_of_context.
INFO: To enable analysis of IP Catalog flow results the top module is set to awgn_inv_mapping_stub.
INFO: SG_Analyzer -- Running synth_1 ...
INFO: [BD 41-1662] The design 'awgn_inv_mapping_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/synth/awgn_inv_mapping_bd.v
VHDL Output written to : D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/sim/awgn_inv_mapping_bd.v
VHDL Output written to : D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/hdl/awgn_inv_mapping_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block awgn_inv_mapping_1 .
Exporting to file D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/hw_handoff/awgn_inv_mapping_bd.hwh
Generated Block Design Tcl file D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/hw_handoff/awgn_inv_mapping_bd_bd.tcl
Generated Hardware Definition File D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/synth/awgn_inv_mapping_bd.hwdef
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'awgn_inv_mapping_0'...
[Mon May 11 17:49:48 2020] Launched awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_1, awgn_inv_mapping_0_synth_1...
Run output will be captured here:
awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_1: D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/awgn_inv_mapping_bd_awgn_inv_mapping_1_0_synth_1/runme.log
awgn_inv_mapping_0_synth_1: D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/awgn_inv_mapping_0_synth_1/runme.log
[Mon May 11 17:49:48 2020] Launched synth_1...
Run output will be captured here: D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 773.551 ; gain = 102.473
[Mon May 11 17:49:48 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log awgn_inv_mapping_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source awgn_inv_mapping_bd_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source awgn_inv_mapping_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.cache/ip 
Command: synth_design -top awgn_inv_mapping_bd_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 497.898 ; gain = 107.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_bd_wrapper' [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/imports/hdl/awgn_inv_mapping_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_bd' [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/synth/awgn_inv_mapping_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'awgn_inv_mapping_bd_awgn_inv_mapping_1_0' [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/synth_1/.Xil/Vivado-14068-USER-PC/realtime/awgn_inv_mapping_bd_awgn_inv_mapping_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_bd_awgn_inv_mapping_1_0' (1#1) [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/synth_1/.Xil/Vivado-14068-USER-PC/realtime/awgn_inv_mapping_bd_awgn_inv_mapping_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_bd' (2#1) [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/synth/awgn_inv_mapping_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'awgn_inv_mapping_bd_wrapper' (3#1) [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/imports/hdl/awgn_inv_mapping_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 547.578 ; gain = 157.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 547.578 ; gain = 157.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 547.578 ; gain = 157.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/ip/awgn_inv_mapping_bd_awgn_inv_mapping_1_0/awgn_inv_mapping_bd_awgn_inv_mapping_1_0/awgn_inv_mapping_bd_awgn_inv_mapping_1_0_in_context.xdc] for cell 'awgn_inv_mapping_bd_i/awgn_inv_mapping_1'
Finished Parsing XDC File [d:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/sources_1/bd/awgn_inv_mapping_bd/ip/awgn_inv_mapping_bd_awgn_inv_mapping_1_0/awgn_inv_mapping_bd_awgn_inv_mapping_1_0/awgn_inv_mapping_bd_awgn_inv_mapping_1_0_in_context.xdc] for cell 'awgn_inv_mapping_bd_i/awgn_inv_mapping_1'
Parsing XDC File [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/constrs_1/imports/sysgen/awgn_inv_mapping_clock.xdc]
Finished Parsing XDC File [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/constrs_1/imports/sysgen/awgn_inv_mapping_clock.xdc]
Parsing XDC File [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/constrs_1/imports/sysgen/awgn_inv_mapping.xdc]
Finished Parsing XDC File [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.srcs/constrs_1/imports/sysgen/awgn_inv_mapping.xdc]
Parsing XDC File [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.430 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 816.992 ; gain = 1.563
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 816.992 ; gain = 426.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 816.992 ; gain = 426.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for awgn_inv_mapping_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for awgn_inv_mapping_bd_i/awgn_inv_mapping_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 816.992 ; gain = 426.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 816.992 ; gain = 426.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 816.992 ; gain = 426.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 893.336 ; gain = 502.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 893.398 ; gain = 502.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 902.930 ; gain = 512.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 902.930 ; gain = 512.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 902.930 ; gain = 512.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 902.930 ; gain = 512.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 902.930 ; gain = 512.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 902.930 ; gain = 512.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 902.930 ; gain = 512.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |awgn_inv_mapping_bd_awgn_inv_mapping_1_0 |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |awgn_inv_mapping_bd_awgn_inv_mapping_1_0 |     1|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |    29|
|2     |  awgn_inv_mapping_bd_i |awgn_inv_mapping_bd |    29|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 902.930 ; gain = 512.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 902.930 ; gain = 243.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 902.930 ; gain = 512.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 915.063 ; gain = 537.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.063 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/synth_1/awgn_inv_mapping_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file awgn_inv_mapping_bd_wrapper_utilization_synth.rpt -pb awgn_inv_mapping_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 11 17:55:48 2020...
[Mon May 11 17:55:49 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:06:01 . Memory (MB): peak = 773.551 ; gain = 0.000
Command: ::opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.794 . Memory (MB): peak = 944.328 ; gain = 11.109

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16fb60b29

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1438.793 ; gain = 494.465

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153a5ebd1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.570 . Memory (MB): peak = 1536.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 284 cells and removed 306 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9cf1fa4a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.642 . Memory (MB): peak = 1536.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 50 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 149654ebc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 1536.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 149654ebc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.925 . Memory (MB): peak = 1536.227 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17eeb9475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1536.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17eeb9475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1536.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             284  |             306  |                                              0  |
|  Constant propagation         |               4  |              50  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1536.227 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1536.227 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.779 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1674.723 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.723 ; gain = 138.496

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1674.723 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1674.723 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1674.723 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1674.723 ; gain = 741.504
INFO: SG_Analyzer -- Running impl_1 ...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1674.723 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1674.723 ; gain = 0.000
[Mon May 11 17:56:12 2020] Launched impl_1...
Run output will be captured here: D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/impl_1/runme.log
[Mon May 11 17:56:12 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log awgn_inv_mapping_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source awgn_inv_mapping_bd_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source awgn_inv_mapping_bd_wrapper.tcl -notrace
Command: open_checkpoint D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/impl_1/awgn_inv_mapping_bd_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 251.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1201.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  SRLC32E => SRL16E: 256 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1201.961 ; gain = 953.648
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.558 . Memory (MB): peak = 1240.313 ; gain = 14.934

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1240.313 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17eeb9475

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1325.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17eeb9475

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1325.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17eeb9475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1325.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17eeb9475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1325.375 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17eeb9475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.712 . Memory (MB): peak = 1325.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17eeb9475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 1325.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1325.375 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.792 . Memory (MB): peak = 1325.375 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.779 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1464.578 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1464.578 ; gain = 139.203

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.578 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1464.578 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17eeb9475

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1464.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1464.578 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1464.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/impl_1/awgn_inv_mapping_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file awgn_inv_mapping_bd_wrapper_drc_opted.rpt -pb awgn_inv_mapping_bd_wrapper_drc_opted.pb -rpx awgn_inv_mapping_bd_wrapper_drc_opted.rpx
Command: report_drc -file awgn_inv_mapping_bd_wrapper_drc_opted.rpt -pb awgn_inv_mapping_bd_wrapper_drc_opted.pb -rpx awgn_inv_mapping_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/impl_1/awgn_inv_mapping_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1464.578 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9ce7636f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1464.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 39a60a3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.920 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7b695f3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7b695f3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.578 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 7b695f3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c44b160b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1464.578 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19fa417a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1becf3dde

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1becf3dde

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19a1762ba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15879dd37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f523995c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 120ac6d7d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a722b966

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 103f8fc3b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 103f8fc3b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1591bc492

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1591bc492

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.578 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.594. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 180894543

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.578 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 180894543

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180894543

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 180894543

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.578 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1464.578 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1773d374f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.578 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1773d374f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.578 ; gain = 0.000
Ending Placer Task | Checksum: af218aef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1464.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1464.578 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1464.578 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1464.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/impl_1/awgn_inv_mapping_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file awgn_inv_mapping_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1464.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file awgn_inv_mapping_bd_wrapper_utilization_placed.rpt -pb awgn_inv_mapping_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file awgn_inv_mapping_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1464.578 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3bd303ba ConstDB: 0 ShapeSum: 734e8735 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "snr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "snr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "snr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "snr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "snr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "snr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "snr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "snr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "snr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "snr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "noise_en[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "noise_en[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 196895804

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.117 ; gain = 22.539
Post Restoration Checksum: NetGraph: bc6ab8d3 NumContArr: da1e9f31 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 196895804

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1505.258 ; gain = 40.680

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 196895804

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1511.938 ; gain = 47.359

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 196895804

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1511.938 ; gain = 47.359
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15defbf15

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1517.527 ; gain = 52.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.648  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 13293a688

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1518.531 ; gain = 53.953

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20aaffa53

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1521.828 ; gain = 57.250

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.306  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19d543042

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.828 ; gain = 57.250
Phase 4 Rip-up And Reroute | Checksum: 19d543042

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.828 ; gain = 57.250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19d543042

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.828 ; gain = 57.250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19d543042

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.828 ; gain = 57.250
Phase 5 Delay and Skew Optimization | Checksum: 19d543042

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.828 ; gain = 57.250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15023c3c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.828 ; gain = 57.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.306  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15023c3c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.828 ; gain = 57.250
Phase 6 Post Hold Fix | Checksum: 15023c3c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.828 ; gain = 57.250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.104225 %
  Global Horizontal Routing Utilization  = 0.157116 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12064d907

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.828 ; gain = 57.250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12064d907

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1523.836 ; gain = 59.258

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12f12cc9f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1523.836 ; gain = 59.258

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.306  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12f12cc9f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1523.836 ; gain = 59.258
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1523.836 ; gain = 59.258

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.836 ; gain = 59.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1523.836 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1524.148 ; gain = 0.000
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1524.148 ; gain = 0.313
INFO: [Common 17-1381] The checkpoint 'D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/impl_1/awgn_inv_mapping_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file awgn_inv_mapping_bd_wrapper_drc_routed.rpt -pb awgn_inv_mapping_bd_wrapper_drc_routed.pb -rpx awgn_inv_mapping_bd_wrapper_drc_routed.rpx
Command: report_drc -file awgn_inv_mapping_bd_wrapper_drc_routed.rpt -pb awgn_inv_mapping_bd_wrapper_drc_routed.pb -rpx awgn_inv_mapping_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/impl_1/awgn_inv_mapping_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file awgn_inv_mapping_bd_wrapper_methodology_drc_routed.rpt -pb awgn_inv_mapping_bd_wrapper_methodology_drc_routed.pb -rpx awgn_inv_mapping_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file awgn_inv_mapping_bd_wrapper_methodology_drc_routed.rpt -pb awgn_inv_mapping_bd_wrapper_methodology_drc_routed.pb -rpx awgn_inv_mapping_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/10702201/channel_coding/CHANNEL/ZB/inv_map_10_4/ip_catalog/awgn_inv_mapping.runs/impl_1/awgn_inv_mapping_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file awgn_inv_mapping_bd_wrapper_power_routed.rpt -pb awgn_inv_mapping_bd_wrapper_power_summary_routed.pb -rpx awgn_inv_mapping_bd_wrapper_power_routed.rpx
Command: report_power -file awgn_inv_mapping_bd_wrapper_power_routed.rpt -pb awgn_inv_mapping_bd_wrapper_power_summary_routed.pb -rpx awgn_inv_mapping_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file awgn_inv_mapping_bd_wrapper_route_status.rpt -pb awgn_inv_mapping_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file awgn_inv_mapping_bd_wrapper_timing_summary_routed.rpt -pb awgn_inv_mapping_bd_wrapper_timing_summary_routed.pb -rpx awgn_inv_mapping_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file awgn_inv_mapping_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file awgn_inv_mapping_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file awgn_inv_mapping_bd_wrapper_bus_skew_routed.rpt -pb awgn_inv_mapping_bd_wrapper_bus_skew_routed.pb -rpx awgn_inv_mapping_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon May 11 17:57:24 2020...
[Mon May 11 17:57:27 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1674.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1744.344 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1744.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1744.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: SG_Analyzer -- Timing paths data will be collected from the post-implementation design ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Common 17-673] Cannot get value of property 'ULTRA_RAMS' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Vivado 12-180] No cells matched 'awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/cmult/comp0.core_instance0/*'.
INFO: Setting More Options property of synthesis to empty string.
INFO: For IP Catalog flow the top module is reverted back to awgn_inv_mapping_bd_wrapper after collecting results for analysis.
INFO: SG_Analyzer -- Collected Vivado timing paths and resource utilization information ...
INFO: [Common 17-206] Exiting Vivado at Mon May 11 17:57:35 2020...
