xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl/verilog"incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl"
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl/verilog"incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl/verilog"incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl"
vio_0.v,verilog,xil_defaultlib,../../../../../../ip_repo/accelerator_1.0/vio_0/sim/vio_0.v,incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl/verilog"incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
