

================================================================
== Vitis HLS Report for 'tx_ddr_Pipeline_tx_2_log_ddr'
================================================================
* Date:           Mon Dec 19 09:55:15 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      423|  60.000 ns|  4.230 us|    6|  423|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- tx_2_log_ddr  |        4|      421|         3|          1|          1|  3 ~ 420|       yes|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      46|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      84|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      84|      91|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln965_fu_133_p2        |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln965_fu_127_p2       |      icmp|   0|  0|  12|          14|          14|
    |or_ln968_fu_151_p2         |        or|   0|  0|   9|           9|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  46|          39|          19|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   14|         28|
    |i_1_fu_66                |   9|          2|   14|         28|
    |ps_blk_n_W               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   31|         62|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |data_buf_load_2_reg_220           |  32|   0|   32|          0|
    |data_buf_load_reg_215             |  32|   0|   32|          0|
    |i_1_fu_66                         |  14|   0|   14|          0|
    |icmp_ln965_reg_196                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  84|   0|   84|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  tx_ddr_Pipeline_tx_2_log_ddr|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  tx_ddr_Pipeline_tx_2_log_ddr|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  tx_ddr_Pipeline_tx_2_log_ddr|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  tx_ddr_Pipeline_tx_2_log_ddr|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  tx_ddr_Pipeline_tx_2_log_ddr|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  tx_ddr_Pipeline_tx_2_log_ddr|  return value|
|m_axi_ps_AWVALID   |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_AWREADY   |   in|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_AWADDR    |  out|   64|       m_axi|                            ps|       pointer|
|m_axi_ps_AWID      |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_AWLEN     |  out|   32|       m_axi|                            ps|       pointer|
|m_axi_ps_AWSIZE    |  out|    3|       m_axi|                            ps|       pointer|
|m_axi_ps_AWBURST   |  out|    2|       m_axi|                            ps|       pointer|
|m_axi_ps_AWLOCK    |  out|    2|       m_axi|                            ps|       pointer|
|m_axi_ps_AWCACHE   |  out|    4|       m_axi|                            ps|       pointer|
|m_axi_ps_AWPROT    |  out|    3|       m_axi|                            ps|       pointer|
|m_axi_ps_AWQOS     |  out|    4|       m_axi|                            ps|       pointer|
|m_axi_ps_AWREGION  |  out|    4|       m_axi|                            ps|       pointer|
|m_axi_ps_AWUSER    |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_WVALID    |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_WREADY    |   in|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_WDATA     |  out|   64|       m_axi|                            ps|       pointer|
|m_axi_ps_WSTRB     |  out|    8|       m_axi|                            ps|       pointer|
|m_axi_ps_WLAST     |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_WID       |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_WUSER     |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_ARVALID   |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_ARREADY   |   in|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_ARADDR    |  out|   64|       m_axi|                            ps|       pointer|
|m_axi_ps_ARID      |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_ARLEN     |  out|   32|       m_axi|                            ps|       pointer|
|m_axi_ps_ARSIZE    |  out|    3|       m_axi|                            ps|       pointer|
|m_axi_ps_ARBURST   |  out|    2|       m_axi|                            ps|       pointer|
|m_axi_ps_ARLOCK    |  out|    2|       m_axi|                            ps|       pointer|
|m_axi_ps_ARCACHE   |  out|    4|       m_axi|                            ps|       pointer|
|m_axi_ps_ARPROT    |  out|    3|       m_axi|                            ps|       pointer|
|m_axi_ps_ARQOS     |  out|    4|       m_axi|                            ps|       pointer|
|m_axi_ps_ARREGION  |  out|    4|       m_axi|                            ps|       pointer|
|m_axi_ps_ARUSER    |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_RVALID    |   in|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_RREADY    |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_RDATA     |   in|   64|       m_axi|                            ps|       pointer|
|m_axi_ps_RLAST     |   in|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_RID       |   in|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_RFIFONUM  |   in|    9|       m_axi|                            ps|       pointer|
|m_axi_ps_RUSER     |   in|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_RRESP     |   in|    2|       m_axi|                            ps|       pointer|
|m_axi_ps_BVALID    |   in|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_BREADY    |  out|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_BRESP     |   in|    2|       m_axi|                            ps|       pointer|
|m_axi_ps_BID       |   in|    1|       m_axi|                            ps|       pointer|
|m_axi_ps_BUSER     |   in|    1|       m_axi|                            ps|       pointer|
|sext_ln965         |   in|   61|     ap_none|                    sext_ln965|        scalar|
|N                  |   in|   14|     ap_none|                             N|        scalar|
|data_buf_address0  |  out|    9|   ap_memory|                      data_buf|         array|
|data_buf_ce0       |  out|    1|   ap_memory|                      data_buf|         array|
|data_buf_q0        |   in|   32|   ap_memory|                      data_buf|         array|
|data_buf_address1  |  out|    9|   ap_memory|                      data_buf|         array|
|data_buf_ce1       |  out|    1|   ap_memory|                      data_buf|         array|
|data_buf_q1        |   in|   32|   ap_memory|                      data_buf|         array|
+-------------------+-----+-----+------------+------------------------------+--------------+

