$date
   Mon Nov  4 22:04:32 2024
$end
$version
  2018.2
$end
$timescale
  1ps
$end
$scope module data_memory_tb $end
$var reg 1 ! clk $end
$var reg 8 " address [7:0] $end
$var reg 1 # write_enable $end
$var reg 1 $ read_enable $end
$var reg 8 % data_in [7:0] $end
$var wire 8 & data_out [7:0] $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 8 ( address [7:0] $end
$var wire 1 ) write_enable $end
$var wire 1 * read_enable $end
$var wire 8 + data_in [7:0] $end
$var reg 8 , data_out [7:0] $end
$var integer 32 - i $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0$
b0 %
bx &
0'
b0 (
0)
0*
b0 +
bx ,
b100000000 -
$end
#5000
1!
1'
#10000
0!
0'
#15000
1!
1'
#20000
0!
b100000 "
1#
b10100101 %
0'
b100000 (
1)
b10100101 +
#25000
1!
1'
#30000
0!
0#
0'
0)
#35000
1!
1'
#40000
0!
0'
#45000
1!
1'
#50000
0!
1$
0'
1*
#55000
1!
b10100101 &
1'
b10100101 ,
#60000
0!
0'
#65000
1!
1'
#70000
0!
0'
#75000
1!
1'
#80000
0!
b1010101 "
1#
0$
b111100 %
0'
b1010101 (
1)
0*
b111100 +
#85000
1!
1'
#90000
0!
0#
0'
0)
#95000
1!
1'
#100000
0!
0'
#105000
1!
1'
#110000
0!
1$
0'
1*
#115000
1!
b111100 &
1'
b111100 ,
#120000
0!
0'
#125000
1!
1'
#130000
0!
0'
#135000
1!
1'
#140000
0!
b100000 "
0'
b100000 (
#145000
1!
b10100101 &
1'
b10100101 ,
#150000
0!
0'
#155000
1!
1'
#160000
0!
0'
#165000
1!
1'
#170000
0!
b1010101 "
0$
0'
b1010101 (
0*
#175000
1!
1'
#180000
0!
0'
#185000
1!
1'
#190000
0!
0'
#195000
1!
1'
#200000
0!
b100000 "
b11111111 %
0'
b100000 (
b11111111 +
#205000
1!
1$
1'
1*
#210000
0!
0'
#215000
1!
1'
#220000
0!
0'
#225000
1!
1'
#230000
0!
0'
#235000
1!
1'
