
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v
# synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 244845 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 27.895 ; free physical = 239054 ; free virtual = 307863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:49]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:49]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 239059 ; free virtual = 307869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 239065 ; free virtual = 307876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.656 ; free physical = 239065 ; free virtual = 307875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.656 ; free physical = 239029 ; free virtual = 307839
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module output_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.043 ; gain = 230.398 ; free physical = 238877 ; free virtual = 307690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.047 ; gain = 230.402 ; free physical = 238873 ; free virtual = 307686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1715.754 ; gain = 242.109 ; free physical = 238864 ; free virtual = 307677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1715.758 ; gain = 242.113 ; free physical = 238871 ; free virtual = 307683
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1715.758 ; gain = 242.113 ; free physical = 238869 ; free virtual = 307682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1715.758 ; gain = 242.113 ; free physical = 238867 ; free virtual = 307680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1715.758 ; gain = 242.113 ; free physical = 238867 ; free virtual = 307680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1715.758 ; gain = 242.113 ; free physical = 238867 ; free virtual = 307680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1715.758 ; gain = 242.113 ; free physical = 238867 ; free virtual = 307680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT1   |     5|
|3     |LUT2   |    68|
|4     |LUT3   |    10|
|5     |LUT4   |  2051|
|6     |LUT5   |     2|
|7     |LUT6   |    13|
|8     |FDRE   |  2092|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4268|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1715.758 ; gain = 242.113 ; free physical = 238867 ; free virtual = 307680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1715.758 ; gain = 242.113 ; free physical = 238867 ; free virtual = 307680
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1715.762 ; gain = 242.113 ; free physical = 238869 ; free virtual = 307682
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'output_logic' is not ideal for floorplanning, since the cellview 'output_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.902 ; gain = 0.000 ; free physical = 238786 ; free virtual = 307599
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1796.902 ; gain = 323.355 ; free physical = 238838 ; free virtual = 307651
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.582 ; gain = 616.680 ; free physical = 238401 ; free virtual = 307214
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.582 ; gain = 0.000 ; free physical = 238400 ; free virtual = 307213
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.594 ; gain = 0.000 ; free physical = 238388 ; free virtual = 307203
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238395 ; free virtual = 307208

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1606171c0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238394 ; free virtual = 307208

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1606171c0

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238400 ; free virtual = 307213
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1606171c0

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238400 ; free virtual = 307213
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1772e977c

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238400 ; free virtual = 307213
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1772e977c

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238400 ; free virtual = 307213
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 447bb6cd

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238400 ; free virtual = 307214
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 447bb6cd

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238401 ; free virtual = 307214
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238401 ; free virtual = 307214
Ending Logic Optimization Task | Checksum: 447bb6cd

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238401 ; free virtual = 307214

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 447bb6cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238401 ; free virtual = 307214

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 447bb6cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238401 ; free virtual = 307214

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238401 ; free virtual = 307214
Ending Netlist Obfuscation Task | Checksum: 447bb6cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238401 ; free virtual = 307214
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 238401 ; free virtual = 307214
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 447bb6cd
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module output_logic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2537.648 ; gain = 0.000 ; free physical = 238338 ; free virtual = 307151
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.816 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2539.637 ; gain = 1.988 ; free physical = 238331 ; free virtual = 307144
IDT: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2635.680 ; gain = 98.031 ; free physical = 238333 ; free virtual = 307146
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2744.828 ; gain = 109.148 ; free physical = 238314 ; free virtual = 307127
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2744.828 ; gain = 207.180 ; free physical = 238313 ; free virtual = 307126

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238347 ; free virtual = 307161


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design output_logic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2092
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 447bb6cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238346 ; free virtual = 307160
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 447bb6cd
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2744.828 ; gain = 223.172 ; free physical = 238350 ; free virtual = 307163
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27973832 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 447bb6cd

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238392 ; free virtual = 307206
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 447bb6cd

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238392 ; free virtual = 307206
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 447bb6cd

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238388 ; free virtual = 307201
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 447bb6cd

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238387 ; free virtual = 307201
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 447bb6cd

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238386 ; free virtual = 307200

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238386 ; free virtual = 307200
Ending Netlist Obfuscation Task | Checksum: 447bb6cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238385 ; free virtual = 307199
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238387 ; free virtual = 307201
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3b3f1865

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238387 ; free virtual = 307201
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238386 ; free virtual = 307200

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a5ce194b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238381 ; free virtual = 307195

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c61f1f9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238377 ; free virtual = 307191

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c61f1f9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238377 ; free virtual = 307191
Phase 1 Placer Initialization | Checksum: c61f1f9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238376 ; free virtual = 307189

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 199c54256

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238361 ; free virtual = 307174

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307176

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1059a5878

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307176
Phase 2 Global Placement | Checksum: eeb4e7a7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238362 ; free virtual = 307176

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eeb4e7a7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238362 ; free virtual = 307176

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1afe46996

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307177

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e0adfa1c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307177

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e0adfa1c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307177

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19b1faea0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238345 ; free virtual = 307159

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1713abf3f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238352 ; free virtual = 307166

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1713abf3f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238352 ; free virtual = 307166
Phase 3 Detail Placement | Checksum: 1713abf3f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238351 ; free virtual = 307164

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bf06593b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net c_data_out[127]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net c_data_out_15, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bf06593b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238359 ; free virtual = 307173
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.442. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ff5b4e02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238358 ; free virtual = 307172
Phase 4.1 Post Commit Optimization | Checksum: 1ff5b4e02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238356 ; free virtual = 307170

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ff5b4e02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238355 ; free virtual = 307169

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ff5b4e02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238354 ; free virtual = 307168

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238354 ; free virtual = 307168
Phase 4.4 Final Placement Cleanup | Checksum: 194cc4d1c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238353 ; free virtual = 307167
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 194cc4d1c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238352 ; free virtual = 307166
Ending Placer Task | Checksum: aa83fd40

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238366 ; free virtual = 307179
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238365 ; free virtual = 307179
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238339 ; free virtual = 307153
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238338 ; free virtual = 307152
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238337 ; free virtual = 307155
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6f44e4db ConstDB: 0 ShapeSum: 3b3f1865 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "matrixC6_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "done_mat_mul" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "done_mat_mul". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "matrixC6_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_6[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_6[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_12[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_12[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_12[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_12[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_10[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_10[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_12[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_12[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_10[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_10[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_10[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_10[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_8[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_8[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_12[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_12[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_10[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_10[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_8[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_8[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_8[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_8[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC7_7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC7_7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_8[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_8[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC12_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC12_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_10[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_10[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC1_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC1_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_8[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_8[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC15_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC15_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: a8547103

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238205 ; free virtual = 307020
Post Restoration Checksum: NetGraph: 751a723a NumContArr: 3339fec9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a8547103

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238201 ; free virtual = 307016

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a8547103

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238165 ; free virtual = 306980

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a8547103

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238173 ; free virtual = 306988
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 267ca4c64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238170 ; free virtual = 306984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.624  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 22f42cccd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238168 ; free virtual = 306983

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c6fb2268

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238161 ; free virtual = 306975

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.098  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1880682b2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238168 ; free virtual = 306982
Phase 4 Rip-up And Reroute | Checksum: 1880682b2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238168 ; free virtual = 306982

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1880682b2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238168 ; free virtual = 306982

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1880682b2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238168 ; free virtual = 306982
Phase 5 Delay and Skew Optimization | Checksum: 1880682b2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238168 ; free virtual = 306982

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 174e0025c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238167 ; free virtual = 306982
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.098  | TNS=0.000  | WHS=0.122  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 174e0025c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238167 ; free virtual = 306982
Phase 6 Post Hold Fix | Checksum: 174e0025c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238167 ; free virtual = 306982

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0979083 %
  Global Horizontal Routing Utilization  = 0.133114 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 226b898e4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238167 ; free virtual = 306982

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 226b898e4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238166 ; free virtual = 306981

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2402573c5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238166 ; free virtual = 306981

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.098  | TNS=0.000  | WHS=0.122  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2402573c5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238166 ; free virtual = 306981
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238201 ; free virtual = 307016

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238202 ; free virtual = 307017
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238202 ; free virtual = 307017
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238196 ; free virtual = 307013
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2744.828 ; gain = 0.000 ; free physical = 238191 ; free virtual = 307011
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2869.328 ; gain = 0.000 ; free physical = 238159 ; free virtual = 306975
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 10:42:04 2022...
