$date
	Thu Feb 22 20:16:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_16x1_tb $end
$var wire 1 ! y $end
$var reg 16 " i [15:0] $end
$var reg 4 # s [3:0] $end
$scope module m16x1 $end
$var wire 16 $ i [15:0] $end
$var wire 4 % s [3:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b11010100100100 $
b1 #
b11010100100100 "
0!
$end
#10
1!
b11 #
b11 %
b1101011000001001 "
b1101011000001001 $
#20
b1101 #
b1101 %
b111101100001101 "
b111101100001101 $
#30
b10 #
b10 %
b1000010001100101 "
b1000010001100101 $
#40
b1101 #
b1101 %
b1110001100000001 "
b1110001100000001 $
#50
