/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(in_data[189] | in_data[176]);
  assign celloutsig_0_15z = ~(celloutsig_0_11z | celloutsig_0_9z[18]);
  assign celloutsig_1_14z = ~((celloutsig_1_1z[7] | celloutsig_1_3z) & (celloutsig_1_4z[2] | in_data[150]));
  assign celloutsig_0_0z = in_data[34] | in_data[69];
  assign celloutsig_0_35z = celloutsig_0_31z | celloutsig_0_29z[1];
  assign celloutsig_1_5z = in_data[96] | celloutsig_1_3z;
  assign celloutsig_0_12z = celloutsig_0_1z | celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_2z[2] | celloutsig_0_6z[5];
  assign celloutsig_0_32z = celloutsig_0_14z | celloutsig_0_21z;
  assign celloutsig_0_33z = celloutsig_0_13z | celloutsig_0_16z;
  assign celloutsig_1_19z = ~(celloutsig_1_14z ^ celloutsig_1_18z);
  assign celloutsig_0_38z = celloutsig_0_24z[3:0] + celloutsig_0_6z[5:2];
  assign celloutsig_1_4z = celloutsig_1_1z[7:0] + in_data[190:183];
  assign celloutsig_1_8z = { in_data[124:117], celloutsig_1_0z } + in_data[179:171];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 6'h00;
    else _00_ <= { in_data[25:24], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[164:155], celloutsig_1_0z } & { in_data[148:139], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[69:61], celloutsig_0_1z, celloutsig_0_3z } & { _00_[4:1], _00_, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z } & { celloutsig_0_2z[2:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_6z[11:6], celloutsig_0_1z, celloutsig_0_6z } & { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_30z = { celloutsig_0_28z[3:2], _00_ } & celloutsig_0_24z[9:2];
  assign celloutsig_0_3z = { in_data[18:6], celloutsig_0_1z } <= in_data[37:24];
  assign celloutsig_1_16z = celloutsig_1_11z[9] & ~(celloutsig_1_15z[1]);
  assign celloutsig_0_29z = { celloutsig_0_21z, celloutsig_0_17z } % { 1'h1, celloutsig_0_6z[7:5] };
  assign celloutsig_0_2z = { in_data[48:43], celloutsig_0_1z } * in_data[22:16];
  assign celloutsig_0_28z = { celloutsig_0_20z[1:0], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_23z } * { celloutsig_0_9z[9:5], celloutsig_0_11z };
  assign celloutsig_1_15z = - { in_data[117], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_24z = - celloutsig_0_6z[12:3];
  assign celloutsig_0_37z = { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_11z } !== { _00_[0], celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_32z };
  assign celloutsig_1_18z = celloutsig_1_4z[6:1] !== { celloutsig_1_15z[4:2], celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_23z = celloutsig_0_6z[3:1] !== celloutsig_0_7z;
  assign celloutsig_0_7z = ~ { celloutsig_0_6z[3], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_17z = ~ celloutsig_0_5z[7:5];
  assign celloutsig_0_20z = ~ celloutsig_0_5z[10:4];
  assign celloutsig_1_0z = in_data[175] & in_data[136];
  assign celloutsig_0_11z = ~^ celloutsig_0_6z[7:2];
  assign celloutsig_0_8z = ^ { celloutsig_0_6z[8:2], celloutsig_0_7z };
  assign celloutsig_0_13z = ^ celloutsig_0_5z[8:2];
  assign celloutsig_0_14z = ^ in_data[94:81];
  assign celloutsig_0_1z = ^ in_data[63:44];
  assign celloutsig_0_21z = ^ in_data[41:22];
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_8z } << in_data[143:134];
  assign celloutsig_1_3z = ~((celloutsig_1_1z[3] & in_data[170]) | (celloutsig_1_0z & in_data[125]));
  assign celloutsig_1_12z = ~((celloutsig_1_6z & celloutsig_1_6z) | (celloutsig_1_5z & celloutsig_1_4z[7]));
  assign celloutsig_0_31z = ~((celloutsig_0_15z & celloutsig_0_30z[5]) | (in_data[32] & celloutsig_0_14z));
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
