Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun May  9 04:00:10 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file convolution_control_sets_placed.rpt
| Design       : convolution
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             298 |           96 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------+------------------+------------------+----------------+
|              Clock Signal             |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+------------------------+------------------+------------------+----------------+
|  activation/aux_ok_reg_i_2_n_1        |                        |                  |                1 |              1 |
|  quant/res3_n_1                       |                        |                  |                1 |              1 |
|  clk_IBUF_BUFG                        |                        |                  |                1 |              1 |
|  quant/res2_reg[0]_i_2_n_1            |                        |                  |                1 |              1 |
|  quant/ok_n_1                         |                        |                  |                1 |              1 |
|  quant/result3_reg[8]_i_1_n_1         |                        |                  |                1 |              1 |
|  quant/thld2_n_1                      |                        |                  |                1 |              1 |
|  clk_5/clock_out_reg_1                |                        |                  |                1 |              1 |
|  clk_5/clock_out_reg_3                |                        |                  |                1 |              1 |
|  quant/threshold_reg[7]_i_1_n_1       |                        |                  |                1 |              2 |
|  activation/next_state_reg[2]_i_2_n_1 |                        |                  |                1 |              3 |
|  clk_5/clock_out_reg_0[0]             |                        |                  |                1 |              3 |
|  quant/next_state_inferred__0/i__n_1  |                        |                  |                1 |              4 |
|  activation/aux_num_reg[7]_i_2_n_1    |                        |                  |                2 |              8 |
|  activation/aux_num4_reg[7]_i_2_n_1   |                        |                  |                2 |              8 |
|  quant/remainder_reg[7]_i_1_n_1       |                        |                  |                2 |              8 |
|  activation/aux_num3_reg[8]_i_1_n_1   |                        |                  |                3 |              9 |
|  quant/result4_reg[8]_i_2_n_1         |                        |                  |                3 |              9 |
|  quant/res1_reg[8]_i_1_n_1            |                        |                  |                3 |              9 |
|  activation/aux_num2_reg[8]_i_2_n_1   |                        |                  |                3 |              9 |
|  out_OBUF_BUFG                        | counter/counter_i/E[0] | rst_IBUF         |                3 |             11 |
|  counter/counter_j/CLK                | counter/counter_i/E[0] | rst_IBUF         |                5 |             11 |
|  clk_5/E[0]                           |                        |                  |                5 |             17 |
|  quant/result1_n_1                    |                        |                  |                5 |             17 |
|  quant/result2_reg[16]_i_1_n_1        |                        |                  |                5 |             17 |
|  clk_5/clock_out_reg_4                |                        |                  |                8 |             22 |
|  clk_IBUF_BUFG                        |                        | clk_5/clear      |                7 |             28 |
|  n_0_720_BUFG                         |                        |                  |               42 |            144 |
+---------------------------------------+------------------------+------------------+------------------+----------------+


