{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    output logic shift_ena\n);\n\nlogic [1:0] cycle_count; // 2 bits to count 0 to 3\n\nalways @(posedge clk) begin\n    if (reset) begin\n        cycle_count <= 2'b00; // Reset the counter\n        shift_ena <= 1'b1;    // Assert shift_ena on reset\n    end else if (cycle_count < 2'b11) begin\n        cycle_count <= cycle_count + 1'b1; // Increment counter\n        shift_ena <= 1'b1;    // Keep shift_ena asserted\n    end else begin\n        shift_ena <= 1'b0;    // Deassert shift_ena after 4 cycles\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}