<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="ddr_tester_s3a" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Automatic `includes</ClosedNode>
         <ClosedNode>/ddr_ctrl - arc_mem_interface_top E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|mig_s3a|ddr_ctrl.vhd/infrastructure_top0 - ddr_ctrl_infrastructure_top0 - arc</ClosedNode>
         <ClosedNode>/ddr_ctrl - arc_mem_interface_top E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|mig_s3a|ddr_ctrl.vhd/top_00 - ddr_ctrl_top_0 - arc</ClosedNode>
         <ClosedNode>/ddr_tester_check - Behavioral E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_check.vhd</ClosedNode>
         <ClosedNode>/ddr_tester_s3a - Behavioral E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a.vhd/u2_ddr_ctrl - ddr_ctrl - arc_mem_interface_top</ClosedNode>
         <ClosedNode>/ddr_tester_s3a - Behavioral E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a.vhd/u2_ddr_ctrl - ddr_ctrl - arc_mem_interface_top/infrastructure_top0 - ddr_ctrl_infrastructure_top0 - arc/cal_top0 - ddr_ctrl_cal_top - arc</ClosedNode>
         <ClosedNode>/ddr_tester_s3a - Behavioral E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a.vhd/u2_ddr_ctrl - ddr_ctrl - arc_mem_interface_top/top_00 - ddr_ctrl_top_0 - arc/data_path0 - ddr_ctrl_data_path_0 - arc</ClosedNode>
         <ClosedNode>/ddr_tester_s3a - Behavioral E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a.vhd/u2_ddr_ctrl - ddr_ctrl - arc_mem_interface_top/top_00 - ddr_ctrl_top_0 - arc/iobs0 - ddr_ctrl_iobs_0 - arc</ClosedNode>
         <ClosedNode>/ddr_tester_s3a - arch E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a.vhd/u2_ddr_ctrl - ddr_ctrl - arc_mem_interface_top</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>ddr_tester_s3a - arch (E:/Documents/UoA/Ptyxiakh/plasma_soc/rtl/ddr_tester_s3a/ddr_tester_s3a.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001e2000000020000000000000000000000000200000064ffffffff000000810000000300000002000001e20000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>ddr_tester_s3a - arch (E:/Documents/UoA/Ptyxiakh/plasma_soc/rtl/ddr_tester_s3a/ddr_tester_s3a.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000004d2000000040101000100000000000000000000000064ffffffff000000810000000000000004000001da00000001000000000000002400000001000000000000006600000001000000000000026e0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>dcm_ddr_s3a.vhd</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design/Map</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route</ClosedNode>
         <ClosedNode>Implement Design/Translate</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Synthesize - XST</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Synthesize - XST</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ddr_ctrl - arc_mem_interface_top E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|mig_s3a|ddr_ctrl.vhd</ClosedNode>
         <ClosedNode>/ddr_tester_s3a - Behavioral E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a.vhd</ClosedNode>
         <ClosedNode>/ddr_tester_s3a - Behavioral E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a.vhd/u2_ddr_ctrl - ddr_ctrl - arc_mem_interface_top</ClosedNode>
         <ClosedNode>/ddr_tester_s3a_tb - behavior E:|Documents|UoA|Ptyxiakh|plasma_soc|ise|ddr_tester_s3a|ddr_tester_s3a_tb.vhd/uut - ddr_tester_s3a - Behavioral</ClosedNode>
         <ClosedNode>/ddr_tester_s3a_tb - behavior E:|Documents|UoA|Ptyxiakh|plasma_soc|ise|ddr_tester_s3a|ddr_tester_s3a_tb.vhd/uut - ddr_tester_s3a - Behavioral/u2_ddr_ctrl - ddr_ctrl - arc_mem_interface_top</ClosedNode>
         <ClosedNode>/ddr_tester_s3a_tb - behavior E:|Documents|UoA|Ptyxiakh|plasma_soc|ise|ddr_tester_s3a|ddr_tester_s3a_tb.vhd/uut - ddr_tester_s3a - arch</ClosedNode>
         <ClosedNode>/ddr_tester_s3a_tb - behavior E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a_tb.vhd/u_tester - ddr_tester_s3a - arch</ClosedNode>
         <ClosedNode>/ddr_tester_s3a_tb - behavior E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a_tb.vhd/uut - ddr_tester_s3a - Behavioral/u2_ddr_ctrl - ddr_ctrl - arc_mem_interface_top</ClosedNode>
         <ClosedNode>/ddr_tester_s3a_tb - behavior E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a_tb.vhd/uut - ddr_tester_s3a - arch</ClosedNode>
         <ClosedNode>/ddr_tester_s3a_tb - behavior E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a_tb.vhd/uut - ddr_tester_s3a - arch/u2_ddr_ctrl - ddr_ctrl - arc_mem_interface_top</ClosedNode>
         <ClosedNode>/ddr_tester_s3e_tb - behavior E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|ddr_tester_s3a_tb.vhd</ClosedNode>
         <ClosedNode>/sim_tb_top - arch E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|ddr_tester_s3a|sim_tb_top.vhd</ClosedNode>
         <ClosedNode>/sim_tb_top - arch E:|Documents|UoA|Ptyxiakh|plasma_soc|rtl|mig_s3a|sim|sim_tb_top.vhd/u_tester - ddr_tester_s3a - arch</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>ddr_tester_s3a_tb - behavior (E:/Documents/UoA/Ptyxiakh/plasma_soc/rtl/ddr_tester_s3a/ddr_tester_s3a_tb.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000153000000020000000000000000000000000200000064ffffffff000000810000000300000002000001530000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>ddr_tester_s3a_tb - behavior (E:/Documents/UoA/Ptyxiakh/plasma_soc/rtl/ddr_tester_s3a/ddr_tester_s3a_tb.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_UCF" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000140000000010000000100000000000000000000000064ffffffff000000810000000000000001000001400000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000011b0000011b01000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
</Project>
