INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Release 13.4 - Xilinx CORE Generator IP GUI Launcher O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Gathering HDL files for vio root...
Creating XST project for vio...
Creating XST script file for vio...
Creating XST instantiation file for vio...
Running XST for vio...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for vio...
Skipping Verilog instantiation template for vio...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'vio'...
Generating metadata file...
Generating ISE project...
XCO file found: vio.xco
XMDF file found: vio_xmdf.tcl
Adding /home/student2/slogozzo/COE758/Project1/ipcore_dir/tmp/_cg/vio.asy -view
all -origin_type imported
Adding /home/student2/slogozzo/COE758/Project1/ipcore_dir/tmp/_cg/vio.ngc -view
all -origin_type created
Checking file
"/home/student2/slogozzo/COE758/Project1/ipcore_dir/tmp/_cg/vio.ngc" for project
device match ...
File "/home/student2/slogozzo/COE758/Project1/ipcore_dir/tmp/_cg/vio.ngc" device
information matches project device.
Adding /home/student2/slogozzo/COE758/Project1/ipcore_dir/tmp/_cg/vio.sym -view
all -origin_type imported
Adding /home/student2/slogozzo/COE758/Project1/ipcore_dir/tmp/_cg/vio.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/student2/slogozzo/COE758/Project1/ipcore_dir/tmp/_cg/vio.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/student2/slogozzo/COE758/Project1/ipcore_dir/tmp/_cg/vio.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/vio"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'vio'.
