{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 21:38:18 2014 " "Info: Processing started: Sun Oct 26 21:38:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maze -c maze " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maze-main " "Info: Found design unit 1: maze-main" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 maze " "Info: Found entity 1: maze" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "maze " "Info: Elaborating entity \"maze\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "clk_time maze.vhd(24) " "Warning (10873): Using initial value X (don't care) for net \"clk_time\" at maze.vhd(24)" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 24 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dzshow\[0\] GND " "Warning (13410): Pin \"dzshow\[0\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dzshow\[1\] GND " "Warning (13410): Pin \"dzshow\[1\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dzshow\[2\] GND " "Warning (13410): Pin \"dzshow\[2\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dzshow\[3\] GND " "Warning (13410): Pin \"dzshow\[3\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dzshow\[4\] GND " "Warning (13410): Pin \"dzshow\[4\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dzshow\[5\] GND " "Warning (13410): Pin \"dzshow\[5\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dzshow\[6\] GND " "Warning (13410): Pin \"dzshow\[6\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dzshow\[7\] GND " "Warning (13410): Pin \"dzshow\[7\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dzshow\[22\] GND " "Warning (13410): Pin \"dzshow\[22\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgstate\[0\] VCC " "Warning (13410): Pin \"smgstate\[0\]\" is stuck at VCC" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgstate\[1\] VCC " "Warning (13410): Pin \"smgstate\[1\]\" is stuck at VCC" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgstate\[2\] VCC " "Warning (13410): Pin \"smgstate\[2\]\" is stuck at VCC" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgstate\[3\] VCC " "Warning (13410): Pin \"smgstate\[3\]\" is stuck at VCC" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgstate\[4\] VCC " "Warning (13410): Pin \"smgstate\[4\]\" is stuck at VCC" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgstate\[5\] VCC " "Warning (13410): Pin \"smgstate\[5\]\" is stuck at VCC" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgshow\[0\] GND " "Warning (13410): Pin \"smgshow\[0\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgshow\[1\] GND " "Warning (13410): Pin \"smgshow\[1\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgshow\[2\] GND " "Warning (13410): Pin \"smgshow\[2\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgshow\[3\] GND " "Warning (13410): Pin \"smgshow\[3\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgshow\[4\] GND " "Warning (13410): Pin \"smgshow\[4\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgshow\[5\] GND " "Warning (13410): Pin \"smgshow\[5\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgshow\[6\] GND " "Warning (13410): Pin \"smgshow\[6\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smgshow\[7\] GND " "Warning (13410): Pin \"smgshow\[7\]\" is stuck at GND" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 42 " "Info: 42 registers lost all their fanouts during netlist optimizations. The first 42 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "smgreset " "Info: Register \"smgreset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "smgwork " "Info: Register \"smgwork\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[15\] " "Info: Register \"col\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[14\] " "Info: Register \"col\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[13\] " "Info: Register \"col\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[12\] " "Info: Register \"col\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[11\] " "Info: Register \"col\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[10\] " "Info: Register \"col\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[9\] " "Info: Register \"col\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[8\] " "Info: Register \"col\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[7\] " "Info: Register \"col\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[6\] " "Info: Register \"col\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[5\] " "Info: Register \"col\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[4\] " "Info: Register \"col\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[3\] " "Info: Register \"col\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[2\] " "Info: Register \"col\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[1\] " "Info: Register \"col\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "col\[0\] " "Info: Register \"col\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row\[7\] " "Info: Register \"row\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row\[6\] " "Info: Register \"row\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row\[5\] " "Info: Register \"row\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row\[4\] " "Info: Register \"row\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row\[3\] " "Info: Register \"row\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row\[2\] " "Info: Register \"row\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row\[1\] " "Info: Register \"row\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row\[0\] " "Info: Register \"row\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepz\[6\] " "Info: Register \"stepz\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepz\[5\] " "Info: Register \"stepz\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepz\[4\] " "Info: Register \"stepz\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepz\[3\] " "Info: Register \"stepz\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepz\[2\] " "Info: Register \"stepz\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepz\[1\] " "Info: Register \"stepz\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepz\[0\] " "Info: Register \"stepz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "steps\[3\] " "Info: Register \"steps\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "steps\[2\] " "Info: Register \"steps\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "steps\[1\] " "Info: Register \"steps\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "steps\[0\] " "Info: Register \"steps\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepg\[3\] " "Info: Register \"stepg\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepg\[2\] " "Info: Register \"stepg\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepg\[1\] " "Info: Register \"stepg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stepg\[0\] " "Info: Register \"stepg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tz\[0\] " "Info: Register \"tz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Info: Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Info: Implemented 160 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 26 21:38:20 2014 " "Info: Processing ended: Sun Oct 26 21:38:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 21:38:21 2014 " "Info: Processing started: Sun Oct 26 21:38:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off maze -c maze " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "maze EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"maze\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 45 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[0\] " "Info: Pin dzshow\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[0] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[1\] " "Info: Pin dzshow\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[1] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 135 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[2\] " "Info: Pin dzshow\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[2] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[3\] " "Info: Pin dzshow\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[3] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[4\] " "Info: Pin dzshow\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[4] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[5\] " "Info: Pin dzshow\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[5] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[6\] " "Info: Pin dzshow\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[6] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[7\] " "Info: Pin dzshow\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[7] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[8\] " "Info: Pin dzshow\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[8] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[9\] " "Info: Pin dzshow\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[9] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[10\] " "Info: Pin dzshow\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[10] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[11\] " "Info: Pin dzshow\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[11] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[12\] " "Info: Pin dzshow\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[12] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[13\] " "Info: Pin dzshow\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[13] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[14\] " "Info: Pin dzshow\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[14] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[15\] " "Info: Pin dzshow\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[15] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[16\] " "Info: Pin dzshow\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[16] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[17\] " "Info: Pin dzshow\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[17] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[18\] " "Info: Pin dzshow\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[18] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[19\] " "Info: Pin dzshow\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[19] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[20\] " "Info: Pin dzshow\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[20] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[21\] " "Info: Pin dzshow\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[21] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[22\] " "Info: Pin dzshow\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[22] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[23\] " "Info: Pin dzshow\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[23] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[0\] " "Info: Pin smgstate\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[0] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[1\] " "Info: Pin smgstate\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[1] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[2\] " "Info: Pin smgstate\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[2] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[3\] " "Info: Pin smgstate\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[3] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[4\] " "Info: Pin smgstate\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[4] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[5\] " "Info: Pin smgstate\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[5] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[0\] " "Info: Pin smgshow\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[0] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[1\] " "Info: Pin smgshow\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[1] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[2\] " "Info: Pin smgshow\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[2] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[3\] " "Info: Pin smgshow\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[3] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[4\] " "Info: Pin smgshow\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[4] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[5\] " "Info: Pin smgshow\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[5] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[6\] " "Info: Pin smgshow\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[6] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[7\] " "Info: Pin smgshow\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[7] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_key Global clock " "Info: Automatically promoted some destinations of signal \"clk_key\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_key " "Info: Destination \"clk_key\" may be non-global or may not use global clock" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_dz Global clock " "Info: Automatically promoted some destinations of signal \"clk_dz\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_dz " "Info: Destination \"clk_dz\" may be non-global or may not use global clock" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 25 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 25 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "treset Global clock " "Info: Automatically promoted signal \"treset\" to use Global clock" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 35 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 3.3V 0 38 0 " "Info: Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 0 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 24 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 28 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 28 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 29 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[0\] " "Warning: Node \"ashow\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[10\] " "Warning: Node \"ashow\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[11\] " "Warning: Node \"ashow\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[12\] " "Warning: Node \"ashow\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[13\] " "Warning: Node \"ashow\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[14\] " "Warning: Node \"ashow\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[15\] " "Warning: Node \"ashow\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[16\] " "Warning: Node \"ashow\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[17\] " "Warning: Node \"ashow\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[18\] " "Warning: Node \"ashow\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[19\] " "Warning: Node \"ashow\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[1\] " "Warning: Node \"ashow\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[20\] " "Warning: Node \"ashow\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[21\] " "Warning: Node \"ashow\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[22\] " "Warning: Node \"ashow\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[23\] " "Warning: Node \"ashow\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[2\] " "Warning: Node \"ashow\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[3\] " "Warning: Node \"ashow\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[4\] " "Warning: Node \"ashow\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[5\] " "Warning: Node \"ashow\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[6\] " "Warning: Node \"ashow\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[7\] " "Warning: Node \"ashow\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[8\] " "Warning: Node \"ashow\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[9\] " "Warning: Node \"ashow\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[0\] " "Warning: Node \"nshow\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[1\] " "Warning: Node \"nshow\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[2\] " "Warning: Node \"nshow\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[3\] " "Warning: Node \"nshow\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[4\] " "Warning: Node \"nshow\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[5\] " "Warning: Node \"nshow\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[6\] " "Warning: Node \"nshow\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[7\] " "Warning: Node \"nshow\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[0\] " "Warning: Node \"nstate\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[1\] " "Warning: Node \"nstate\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[2\] " "Warning: Node \"nstate\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[3\] " "Warning: Node \"nstate\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[4\] " "Warning: Node \"nstate\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[5\] " "Warning: Node \"nstate\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.397 ns register register " "Info: Estimated most critical path is register to register delay of 7.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aa1shan\[0\] 1 REG LAB_X10_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y10; Fanout = 3; REG Node = 'aa1shan\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa1shan[0] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.740 ns) 2.478 ns tend~0 2 COMB LAB_X9_Y9 2 " "Info: 2: + IC(1.738 ns) + CELL(0.740 ns) = 2.478 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'tend~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { aa1shan[0] tend~0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 3.661 ns dzshow\[15\]~2 3 COMB LAB_X9_Y9 7 " "Info: 3: + IC(0.983 ns) + CELL(0.200 ns) = 3.661 ns; Loc. = LAB_X9_Y9; Fanout = 7; COMB Node = 'dzshow\[15\]~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { tend~0 dzshow[15]~2 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(1.243 ns) 7.397 ns dzshow\[13\]~reg0 4 REG LAB_X13_Y10 1 " "Info: 4: + IC(2.493 ns) + CELL(1.243 ns) = 7.397 ns; Loc. = LAB_X13_Y10; Fanout = 1; REG Node = 'dzshow\[13\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { dzshow[15]~2 dzshow[13]~reg0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.183 ns ( 29.51 % ) " "Info: Total cell delay = 2.183 ns ( 29.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 70.49 % ) " "Info: Total interconnect delay = 5.214 ns ( 70.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.397 ns" { aa1shan[0] tend~0 dzshow[15]~2 dzshow[13]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.fit.smsg " "Info: Generated suppressed messages file E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 26 21:38:22 2014 " "Info: Processing ended: Sun Oct 26 21:38:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 21:38:23 2014 " "Info: Processing started: Sun Oct 26 21:38:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off maze -c maze " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 26 21:38:24 2014 " "Info: Processing ended: Sun Oct 26 21:38:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 21:38:25 2014 " "Info: Processing started: Sun Oct 26 21:38:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off maze -c maze " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_key " "Info: Detected ripple clock \"clk_key\" as buffer" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_key" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_dz " "Info: Detected ripple clock \"clk_dz\" as buffer" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 25 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_dz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register aa1shan\[1\] register dzshow\[13\]~reg0 72.97 MHz 13.704 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.97 MHz between source register \"aa1shan\[1\]\" and destination register \"dzshow\[13\]~reg0\" (period= 13.704 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.071 ns + Longest register register " "Info: + Longest register to register delay is 7.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aa1shan\[1\] 1 REG LC_X10_Y10_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N6; Fanout = 3; REG Node = 'aa1shan\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aa1shan[1] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.914 ns) 2.888 ns tend~0 2 COMB LC_X9_Y9_N4 2 " "Info: 2: + IC(1.974 ns) + CELL(0.914 ns) = 2.888 ns; Loc. = LC_X9_Y9_N4; Fanout = 2; COMB Node = 'tend~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { aa1shan[1] tend~0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 3.622 ns dzshow\[15\]~2 3 COMB LC_X9_Y9_N5 7 " "Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 3.622 ns; Loc. = LC_X9_Y9_N5; Fanout = 7; COMB Node = 'dzshow\[15\]~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { tend~0 dzshow[15]~2 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(1.243 ns) 7.071 ns dzshow\[13\]~reg0 4 REG LC_X13_Y10_N6 1 " "Info: 4: + IC(2.206 ns) + CELL(1.243 ns) = 7.071 ns; Loc. = LC_X13_Y10_N6; Fanout = 1; REG Node = 'dzshow\[13\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.449 ns" { dzshow[15]~2 dzshow[13]~reg0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 33.33 % ) " "Info: Total cell delay = 2.357 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.714 ns ( 66.67 % ) " "Info: Total interconnect delay = 4.714 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { aa1shan[1] tend~0 dzshow[15]~2 dzshow[13]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { aa1shan[1] {} tend~0 {} dzshow[15]~2 {} dzshow[13]~reg0 {} } { 0.000ns 1.974ns 0.534ns 2.206ns } { 0.000ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.924 ns - Smallest " "Info: - Smallest clock skew is -5.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns dzshow\[13\]~reg0 2 REG LC_X13_Y10_N6 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y10_N6; Fanout = 1; REG Node = 'dzshow\[13\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk dzshow[13]~reg0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dzshow[13]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dzshow[13]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.743 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_dz 2 REG LC_X13_Y7_N9 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y7_N9; Fanout = 6; REG Node = 'clk_dz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_dz } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.630 ns) + CELL(0.918 ns) 9.743 ns aa1shan\[1\] 3 REG LC_X10_Y10_N6 3 " "Info: 3: + IC(4.630 ns) + CELL(0.918 ns) = 9.743 ns; Loc. = LC_X10_Y10_N6; Fanout = 3; REG Node = 'aa1shan\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { clk_dz aa1shan[1] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.64 % ) " "Info: Total cell delay = 3.375 ns ( 34.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.368 ns ( 65.36 % ) " "Info: Total interconnect delay = 6.368 ns ( 65.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.743 ns" { clk clk_dz aa1shan[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.743 ns" { clk {} clk~combout {} clk_dz {} aa1shan[1] {} } { 0.000ns 0.000ns 1.738ns 4.630ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dzshow[13]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dzshow[13]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.743 ns" { clk clk_dz aa1shan[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.743 ns" { clk {} clk~combout {} clk_dz {} aa1shan[1] {} } { 0.000ns 0.000ns 1.738ns 4.630ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { aa1shan[1] tend~0 dzshow[15]~2 dzshow[13]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { aa1shan[1] {} tend~0 {} dzshow[15]~2 {} dzshow[13]~reg0 {} } { 0.000ns 1.974ns 0.534ns 2.206ns } { 0.000ns 0.914ns 0.200ns 1.243ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dzshow[13]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dzshow[13]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.743 ns" { clk clk_dz aa1shan[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.743 ns" { clk {} clk~combout {} clk_dz {} aa1shan[1] {} } { 0.000ns 0.000ns 1.738ns 4.630ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lgwork fal clk 3.648 ns " "Info: Found hold time violation between source  pin or register \"lgwork\" and destination pin or register \"fal\" for clock \"clk\" (Hold time is 3.648 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.289 ns + Largest " "Info: + Largest clock skew is 6.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.108 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_key 2 REG LC_X14_Y8_N7 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N7; Fanout = 9; REG Node = 'clk_key'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_key } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.995 ns) + CELL(0.918 ns) 10.108 ns fal 3 REG LC_X8_Y9_N8 7 " "Info: 3: + IC(4.995 ns) + CELL(0.918 ns) = 10.108 ns; Loc. = LC_X8_Y9_N8; Fanout = 7; REG Node = 'fal'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { clk_key fal } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.39 % ) " "Info: Total cell delay = 3.375 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 66.61 % ) " "Info: Total interconnect delay = 6.733 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { clk clk_key fal } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { clk {} clk~combout {} clk_key {} fal {} } { 0.000ns 0.000ns 1.738ns 4.995ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns lgwork 2 REG LC_X8_Y9_N7 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y9_N7; Fanout = 5; REG Node = 'lgwork'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk lgwork } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk lgwork } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} lgwork {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { clk clk_key fal } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { clk {} clk~combout {} clk_key {} fal {} } { 0.000ns 0.000ns 1.738ns 4.995ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk lgwork } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} lgwork {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.486 ns - Shortest register register " "Info: - Shortest register to register delay is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lgwork 1 REG LC_X8_Y9_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y9_N7; Fanout = 5; REG Node = 'lgwork'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lgwork } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(1.183 ns) 2.486 ns fal 2 REG LC_X8_Y9_N8 7 " "Info: 2: + IC(1.303 ns) + CELL(1.183 ns) = 2.486 ns; Loc. = LC_X8_Y9_N8; Fanout = 7; REG Node = 'fal'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { lgwork fal } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 47.59 % ) " "Info: Total cell delay = 1.183 ns ( 47.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 52.41 % ) " "Info: Total interconnect delay = 1.303 ns ( 52.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { lgwork fal } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { lgwork {} fal {} } { 0.000ns 1.303ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { clk clk_key fal } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { clk {} clk~combout {} clk_key {} fal {} } { 0.000ns 0.000ns 1.738ns 4.995ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk lgwork } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} lgwork {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { lgwork fal } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { lgwork {} fal {} } { 0.000ns 1.303ns } { 0.000ns 1.183ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "x\[2\] l clk 3.987 ns register " "Info: tsu for register \"x\[2\]\" (data pin = \"l\", clock pin = \"clk\") is 3.987 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.762 ns + Longest pin register " "Info: + Longest pin to register delay is 13.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns l 1 PIN PIN_91 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 7; PIN Node = 'l'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { l } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(0.511 ns) 5.025 ns dery~1 2 COMB LC_X11_Y4_N7 4 " "Info: 2: + IC(3.351 ns) + CELL(0.511 ns) = 5.025 ns; Loc. = LC_X11_Y4_N7; Fanout = 4; COMB Node = 'dery~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.862 ns" { l dery~1 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 421 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.914 ns) 7.101 ns Add10~3 3 COMB LC_X10_Y4_N0 3 " "Info: 3: + IC(1.162 ns) + CELL(0.914 ns) = 7.101 ns; Loc. = LC_X10_Y4_N0; Fanout = 3; COMB Node = 'Add10~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { dery~1 Add10~3 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 448 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.740 ns) 8.588 ns lg~5 4 COMB LC_X10_Y4_N5 1 " "Info: 4: + IC(0.747 ns) + CELL(0.740 ns) = 8.588 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'lg~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { Add10~3 lg~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.511 ns) 9.863 ns lg~6 5 COMB LC_X10_Y4_N6 2 " "Info: 5: + IC(0.764 ns) + CELL(0.511 ns) = 9.863 ns; Loc. = LC_X10_Y4_N6; Fanout = 2; COMB Node = 'lg~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { lg~5 lg~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 11.144 ns y\[1\]~0 6 COMB LC_X10_Y4_N3 6 " "Info: 6: + IC(0.770 ns) + CELL(0.511 ns) = 11.144 ns; Loc. = LC_X10_Y4_N3; Fanout = 6; COMB Node = 'y\[1\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { lg~6 y[1]~0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.591 ns) 13.762 ns x\[2\] 7 REG LC_X10_Y6_N5 2 " "Info: 7: + IC(2.027 ns) + CELL(0.591 ns) = 13.762 ns; Loc. = LC_X10_Y6_N5; Fanout = 2; REG Node = 'x\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { y[1]~0 x[2] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.941 ns ( 35.90 % ) " "Info: Total cell delay = 4.941 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.821 ns ( 64.10 % ) " "Info: Total interconnect delay = 8.821 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.762 ns" { l dery~1 Add10~3 lg~5 lg~6 y[1]~0 x[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.762 ns" { l {} l~combout {} dery~1 {} Add10~3 {} lg~5 {} lg~6 {} y[1]~0 {} x[2] {} } { 0.000ns 0.000ns 3.351ns 1.162ns 0.747ns 0.764ns 0.770ns 2.027ns } { 0.000ns 1.163ns 0.511ns 0.914ns 0.740ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.108 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_key 2 REG LC_X14_Y8_N7 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N7; Fanout = 9; REG Node = 'clk_key'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_key } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.995 ns) + CELL(0.918 ns) 10.108 ns x\[2\] 3 REG LC_X10_Y6_N5 2 " "Info: 3: + IC(4.995 ns) + CELL(0.918 ns) = 10.108 ns; Loc. = LC_X10_Y6_N5; Fanout = 2; REG Node = 'x\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { clk_key x[2] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.39 % ) " "Info: Total cell delay = 3.375 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 66.61 % ) " "Info: Total interconnect delay = 6.733 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { clk clk_key x[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { clk {} clk~combout {} clk_key {} x[2] {} } { 0.000ns 0.000ns 1.738ns 4.995ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.762 ns" { l dery~1 Add10~3 lg~5 lg~6 y[1]~0 x[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.762 ns" { l {} l~combout {} dery~1 {} Add10~3 {} lg~5 {} lg~6 {} y[1]~0 {} x[2] {} } { 0.000ns 0.000ns 3.351ns 1.162ns 0.747ns 0.764ns 0.770ns 2.027ns } { 0.000ns 1.163ns 0.511ns 0.914ns 0.740ns 0.511ns 0.511ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { clk clk_key x[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { clk {} clk~combout {} clk_key {} x[2] {} } { 0.000ns 0.000ns 1.738ns 4.995ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dzshow\[16\] dzshow\[23\]~reg0 10.409 ns register " "Info: tco from clock \"clk\" to destination pin \"dzshow\[16\]\" through register \"dzshow\[23\]~reg0\" is 10.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns dzshow\[23\]~reg0 2 REG LC_X10_Y8_N2 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y8_N2; Fanout = 8; REG Node = 'dzshow\[23\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk dzshow[23]~reg0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dzshow[23]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dzshow[23]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.214 ns + Longest register pin " "Info: + Longest register to pin delay is 6.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dzshow\[23\]~reg0 1 REG LC_X10_Y8_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y8_N2; Fanout = 8; REG Node = 'dzshow\[23\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[23]~reg0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.892 ns) + CELL(2.322 ns) 6.214 ns dzshow\[16\] 2 PIN PIN_1 0 " "Info: 2: + IC(3.892 ns) + CELL(2.322 ns) = 6.214 ns; Loc. = PIN_1; Fanout = 0; PIN Node = 'dzshow\[16\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { dzshow[23]~reg0 dzshow[16] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 37.37 % ) " "Info: Total cell delay = 2.322 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.892 ns ( 62.63 % ) " "Info: Total interconnect delay = 3.892 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { dzshow[23]~reg0 dzshow[16] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { dzshow[23]~reg0 {} dzshow[16] {} } { 0.000ns 3.892ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dzshow[23]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dzshow[23]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { dzshow[23]~reg0 dzshow[16] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { dzshow[23]~reg0 {} dzshow[16] {} } { 0.000ns 3.892ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "x\[0\] r clk 4.606 ns register " "Info: th for register \"x\[0\]\" (data pin = \"r\", clock pin = \"clk\") is 4.606 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.108 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_key 2 REG LC_X14_Y8_N7 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N7; Fanout = 9; REG Node = 'clk_key'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_key } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.995 ns) + CELL(0.918 ns) 10.108 ns x\[0\] 3 REG LC_X10_Y4_N4 4 " "Info: 3: + IC(4.995 ns) + CELL(0.918 ns) = 10.108 ns; Loc. = LC_X10_Y4_N4; Fanout = 4; REG Node = 'x\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { clk_key x[0] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.39 % ) " "Info: Total cell delay = 3.375 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 66.61 % ) " "Info: Total interconnect delay = 6.733 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { clk clk_key x[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { clk {} clk~combout {} clk_key {} x[0] {} } { 0.000ns 0.000ns 1.738ns 4.995ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.723 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns r 1 PIN PIN_61 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 6; PIN Node = 'r'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.530 ns) + CELL(1.061 ns) 5.723 ns x\[0\] 2 REG LC_X10_Y4_N4 4 " "Info: 2: + IC(3.530 ns) + CELL(1.061 ns) = 5.723 ns; Loc. = LC_X10_Y4_N4; Fanout = 4; REG Node = 'x\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.591 ns" { r x[0] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 38.32 % ) " "Info: Total cell delay = 2.193 ns ( 38.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.530 ns ( 61.68 % ) " "Info: Total interconnect delay = 3.530 ns ( 61.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { r x[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { r {} r~combout {} x[0] {} } { 0.000ns 0.000ns 3.530ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.108 ns" { clk clk_key x[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.108 ns" { clk {} clk~combout {} clk_key {} x[0] {} } { 0.000ns 0.000ns 1.738ns 4.995ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { r x[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { r {} r~combout {} x[0] {} } { 0.000ns 0.000ns 3.530ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 26 21:38:25 2014 " "Info: Processing ended: Sun Oct 26 21:38:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Info: Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
