#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* QD_bQuadDec */
QD_bQuadDec_Stsreg__0__MASK EQU 0x01
QD_bQuadDec_Stsreg__0__POS EQU 0
QD_bQuadDec_Stsreg__1__MASK EQU 0x02
QD_bQuadDec_Stsreg__1__POS EQU 1
QD_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QD_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
QD_bQuadDec_Stsreg__2__MASK EQU 0x04
QD_bQuadDec_Stsreg__2__POS EQU 2
QD_bQuadDec_Stsreg__3__MASK EQU 0x08
QD_bQuadDec_Stsreg__3__POS EQU 3
QD_bQuadDec_Stsreg__MASK EQU 0x0F
QD_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
QD_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QD_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST

/* QD_Cnt16_CounterUDB */
QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QD_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QD_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QD_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QD_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QD_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QD_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QD_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QD_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QD_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QD_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QD_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QD_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QD_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QD_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QD_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QD_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
QD_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QD_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QD_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QD_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QD_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QD_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
QD_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QD_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QD_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QD_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QD_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QD_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QD_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QD_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QD_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QD_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
QD_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QD_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* I2C_I2C_FF */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
MISO__0__MASK EQU 0x10
MISO__0__PC EQU CYREG_PRT0_PC4
MISO__0__PORT EQU 0
MISO__0__SHIFT EQU 4
MISO__AG EQU CYREG_PRT0_AG
MISO__AMUX EQU CYREG_PRT0_AMUX
MISO__BIE EQU CYREG_PRT0_BIE
MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MISO__BYP EQU CYREG_PRT0_BYP
MISO__CTL EQU CYREG_PRT0_CTL
MISO__DM0 EQU CYREG_PRT0_DM0
MISO__DM1 EQU CYREG_PRT0_DM1
MISO__DM2 EQU CYREG_PRT0_DM2
MISO__DR EQU CYREG_PRT0_DR
MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MISO__MASK EQU 0x10
MISO__PORT EQU 0
MISO__PRT EQU CYREG_PRT0_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 4
MISO__SLW EQU CYREG_PRT0_SLW

/* Push */
Push__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Push__0__MASK EQU 0x01
Push__0__PC EQU CYREG_PRT12_PC0
Push__0__PORT EQU 12
Push__0__SHIFT EQU 0
Push__AG EQU CYREG_PRT12_AG
Push__BIE EQU CYREG_PRT12_BIE
Push__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Push__BYP EQU CYREG_PRT12_BYP
Push__DM0 EQU CYREG_PRT12_DM0
Push__DM1 EQU CYREG_PRT12_DM1
Push__DM2 EQU CYREG_PRT12_DM2
Push__DR EQU CYREG_PRT12_DR
Push__INP_DIS EQU CYREG_PRT12_INP_DIS
Push__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Push__MASK EQU 0x01
Push__PORT EQU 12
Push__PRT EQU CYREG_PRT12_PRT
Push__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Push__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Push__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Push__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Push__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Push__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Push__PS EQU CYREG_PRT12_PS
Push__SHIFT EQU 0
Push__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Push__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Push__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Push__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Push__SLW EQU CYREG_PRT12_SLW

/* Push_Reg */
Push_Reg_sts_sts_reg__0__MASK EQU 0x01
Push_Reg_sts_sts_reg__0__POS EQU 0
Push_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Push_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Push_Reg_sts_sts_reg__MASK EQU 0x01
Push_Reg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB04_MSK
Push_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Push_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* SPIM_BSPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB08_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB08_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB08_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB08_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB08_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB08_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* SPIM_IntClock */
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x02
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x04
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x04

/* LEM_A */
LEM_A__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
LEM_A__0__MASK EQU 0x20
LEM_A__0__PC EQU CYREG_IO_PC_PRT15_PC5
LEM_A__0__PORT EQU 15
LEM_A__0__SHIFT EQU 5
LEM_A__AG EQU CYREG_PRT15_AG
LEM_A__AMUX EQU CYREG_PRT15_AMUX
LEM_A__BIE EQU CYREG_PRT15_BIE
LEM_A__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LEM_A__BYP EQU CYREG_PRT15_BYP
LEM_A__CTL EQU CYREG_PRT15_CTL
LEM_A__DM0 EQU CYREG_PRT15_DM0
LEM_A__DM1 EQU CYREG_PRT15_DM1
LEM_A__DM2 EQU CYREG_PRT15_DM2
LEM_A__DR EQU CYREG_PRT15_DR
LEM_A__INP_DIS EQU CYREG_PRT15_INP_DIS
LEM_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LEM_A__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LEM_A__LCD_EN EQU CYREG_PRT15_LCD_EN
LEM_A__MASK EQU 0x20
LEM_A__PORT EQU 15
LEM_A__PRT EQU CYREG_PRT15_PRT
LEM_A__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LEM_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LEM_A__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LEM_A__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LEM_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LEM_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LEM_A__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LEM_A__PS EQU CYREG_PRT15_PS
LEM_A__SHIFT EQU 5
LEM_A__SLW EQU CYREG_PRT15_SLW

/* LEM_B */
LEM_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LEM_B__0__MASK EQU 0x01
LEM_B__0__PC EQU CYREG_PRT0_PC0
LEM_B__0__PORT EQU 0
LEM_B__0__SHIFT EQU 0
LEM_B__AG EQU CYREG_PRT0_AG
LEM_B__AMUX EQU CYREG_PRT0_AMUX
LEM_B__BIE EQU CYREG_PRT0_BIE
LEM_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LEM_B__BYP EQU CYREG_PRT0_BYP
LEM_B__CTL EQU CYREG_PRT0_CTL
LEM_B__DM0 EQU CYREG_PRT0_DM0
LEM_B__DM1 EQU CYREG_PRT0_DM1
LEM_B__DM2 EQU CYREG_PRT0_DM2
LEM_B__DR EQU CYREG_PRT0_DR
LEM_B__INP_DIS EQU CYREG_PRT0_INP_DIS
LEM_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LEM_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LEM_B__LCD_EN EQU CYREG_PRT0_LCD_EN
LEM_B__MASK EQU 0x01
LEM_B__PORT EQU 0
LEM_B__PRT EQU CYREG_PRT0_PRT
LEM_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LEM_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LEM_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LEM_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LEM_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LEM_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LEM_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LEM_B__PS EQU CYREG_PRT0_PS
LEM_B__SHIFT EQU 0
LEM_B__SLW EQU CYREG_PRT0_SLW

/* RELAY */
RELAY__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
RELAY__0__MASK EQU 0x08
RELAY__0__PC EQU CYREG_PRT0_PC3
RELAY__0__PORT EQU 0
RELAY__0__SHIFT EQU 3
RELAY__AG EQU CYREG_PRT0_AG
RELAY__AMUX EQU CYREG_PRT0_AMUX
RELAY__BIE EQU CYREG_PRT0_BIE
RELAY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RELAY__BYP EQU CYREG_PRT0_BYP
RELAY__CTL EQU CYREG_PRT0_CTL
RELAY__DM0 EQU CYREG_PRT0_DM0
RELAY__DM1 EQU CYREG_PRT0_DM1
RELAY__DM2 EQU CYREG_PRT0_DM2
RELAY__DR EQU CYREG_PRT0_DR
RELAY__INP_DIS EQU CYREG_PRT0_INP_DIS
RELAY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RELAY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RELAY__LCD_EN EQU CYREG_PRT0_LCD_EN
RELAY__MASK EQU 0x08
RELAY__PORT EQU 0
RELAY__PRT EQU CYREG_PRT0_PRT
RELAY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RELAY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RELAY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RELAY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RELAY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RELAY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RELAY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RELAY__PS EQU CYREG_PRT0_PS
RELAY__SHIFT EQU 3
RELAY__SLW EQU CYREG_PRT0_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
SCL_1__0__MASK EQU 0x08
SCL_1__0__PC EQU CYREG_IO_PC_PRT15_PC3
SCL_1__0__PORT EQU 15
SCL_1__0__SHIFT EQU 3
SCL_1__AG EQU CYREG_PRT15_AG
SCL_1__AMUX EQU CYREG_PRT15_AMUX
SCL_1__BIE EQU CYREG_PRT15_BIE
SCL_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SCL_1__BYP EQU CYREG_PRT15_BYP
SCL_1__CTL EQU CYREG_PRT15_CTL
SCL_1__DM0 EQU CYREG_PRT15_DM0
SCL_1__DM1 EQU CYREG_PRT15_DM1
SCL_1__DM2 EQU CYREG_PRT15_DM2
SCL_1__DR EQU CYREG_PRT15_DR
SCL_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SCL_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SCL_1__MASK EQU 0x08
SCL_1__PORT EQU 15
SCL_1__PRT EQU CYREG_PRT15_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SCL_1__PS EQU CYREG_PRT15_PS
SCL_1__SHIFT EQU 3
SCL_1__SLW EQU CYREG_PRT15_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
SDA_1__0__MASK EQU 0x10
SDA_1__0__PC EQU CYREG_IO_PC_PRT15_PC4
SDA_1__0__PORT EQU 15
SDA_1__0__SHIFT EQU 4
SDA_1__AG EQU CYREG_PRT15_AG
SDA_1__AMUX EQU CYREG_PRT15_AMUX
SDA_1__BIE EQU CYREG_PRT15_BIE
SDA_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SDA_1__BYP EQU CYREG_PRT15_BYP
SDA_1__CTL EQU CYREG_PRT15_CTL
SDA_1__DM0 EQU CYREG_PRT15_DM0
SDA_1__DM1 EQU CYREG_PRT15_DM1
SDA_1__DM2 EQU CYREG_PRT15_DM2
SDA_1__DR EQU CYREG_PRT15_DR
SDA_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SDA_1__MASK EQU 0x10
SDA_1__PORT EQU 15
SDA_1__PRT EQU CYREG_PRT15_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SDA_1__PS EQU CYREG_PRT15_PS
SDA_1__SHIFT EQU 4
SDA_1__SLW EQU CYREG_PRT15_SLW

/* CAP_EN */
CAP_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
CAP_EN__0__MASK EQU 0x04
CAP_EN__0__PC EQU CYREG_PRT2_PC2
CAP_EN__0__PORT EQU 2
CAP_EN__0__SHIFT EQU 2
CAP_EN__AG EQU CYREG_PRT2_AG
CAP_EN__AMUX EQU CYREG_PRT2_AMUX
CAP_EN__BIE EQU CYREG_PRT2_BIE
CAP_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CAP_EN__BYP EQU CYREG_PRT2_BYP
CAP_EN__CTL EQU CYREG_PRT2_CTL
CAP_EN__DM0 EQU CYREG_PRT2_DM0
CAP_EN__DM1 EQU CYREG_PRT2_DM1
CAP_EN__DM2 EQU CYREG_PRT2_DM2
CAP_EN__DR EQU CYREG_PRT2_DR
CAP_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
CAP_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CAP_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CAP_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
CAP_EN__MASK EQU 0x04
CAP_EN__PORT EQU 2
CAP_EN__PRT EQU CYREG_PRT2_PRT
CAP_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CAP_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CAP_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CAP_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CAP_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CAP_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CAP_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CAP_EN__PS EQU CYREG_PRT2_PS
CAP_EN__SHIFT EQU 2
CAP_EN__SLW EQU CYREG_PRT2_SLW

/* LCD_A0 */
LCD_A0__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
LCD_A0__0__MASK EQU 0x04
LCD_A0__0__PC EQU CYREG_PRT3_PC2
LCD_A0__0__PORT EQU 3
LCD_A0__0__SHIFT EQU 2
LCD_A0__AG EQU CYREG_PRT3_AG
LCD_A0__AMUX EQU CYREG_PRT3_AMUX
LCD_A0__BIE EQU CYREG_PRT3_BIE
LCD_A0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_A0__BYP EQU CYREG_PRT3_BYP
LCD_A0__CTL EQU CYREG_PRT3_CTL
LCD_A0__DM0 EQU CYREG_PRT3_DM0
LCD_A0__DM1 EQU CYREG_PRT3_DM1
LCD_A0__DM2 EQU CYREG_PRT3_DM2
LCD_A0__DR EQU CYREG_PRT3_DR
LCD_A0__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_A0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_A0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_A0__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_A0__MASK EQU 0x04
LCD_A0__PORT EQU 3
LCD_A0__PRT EQU CYREG_PRT3_PRT
LCD_A0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_A0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_A0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_A0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_A0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_A0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_A0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_A0__PS EQU CYREG_PRT3_PS
LCD_A0__SHIFT EQU 2
LCD_A0__SLW EQU CYREG_PRT3_SLW

/* LCD_CS */
LCD_CS__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
LCD_CS__0__MASK EQU 0x10
LCD_CS__0__PC EQU CYREG_PRT3_PC4
LCD_CS__0__PORT EQU 3
LCD_CS__0__SHIFT EQU 4
LCD_CS__AG EQU CYREG_PRT3_AG
LCD_CS__AMUX EQU CYREG_PRT3_AMUX
LCD_CS__BIE EQU CYREG_PRT3_BIE
LCD_CS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_CS__BYP EQU CYREG_PRT3_BYP
LCD_CS__CTL EQU CYREG_PRT3_CTL
LCD_CS__DM0 EQU CYREG_PRT3_DM0
LCD_CS__DM1 EQU CYREG_PRT3_DM1
LCD_CS__DM2 EQU CYREG_PRT3_DM2
LCD_CS__DR EQU CYREG_PRT3_DR
LCD_CS__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_CS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_CS__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_CS__MASK EQU 0x10
LCD_CS__PORT EQU 3
LCD_CS__PRT EQU CYREG_PRT3_PRT
LCD_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_CS__PS EQU CYREG_PRT3_PS
LCD_CS__SHIFT EQU 4
LCD_CS__SLW EQU CYREG_PRT3_SLW

/* LCD_SS */
LCD_SS__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LCD_SS__0__MASK EQU 0x20
LCD_SS__0__PC EQU CYREG_PRT0_PC5
LCD_SS__0__PORT EQU 0
LCD_SS__0__SHIFT EQU 5
LCD_SS__AG EQU CYREG_PRT0_AG
LCD_SS__AMUX EQU CYREG_PRT0_AMUX
LCD_SS__BIE EQU CYREG_PRT0_BIE
LCD_SS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_SS__BYP EQU CYREG_PRT0_BYP
LCD_SS__CTL EQU CYREG_PRT0_CTL
LCD_SS__DM0 EQU CYREG_PRT0_DM0
LCD_SS__DM1 EQU CYREG_PRT0_DM1
LCD_SS__DM2 EQU CYREG_PRT0_DM2
LCD_SS__DR EQU CYREG_PRT0_DR
LCD_SS__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LCD_SS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_SS__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_SS__MASK EQU 0x20
LCD_SS__PORT EQU 0
LCD_SS__PRT EQU CYREG_PRT0_PRT
LCD_SS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_SS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_SS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_SS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_SS__PS EQU CYREG_PRT0_PS
LCD_SS__SHIFT EQU 5
LCD_SS__SLW EQU CYREG_PRT0_SLW

/* SW_CLK */
SW_CLK__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
SW_CLK__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
SW_CLK__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
SW_CLK__CFG2_SRC_SEL_MASK EQU 0x07
SW_CLK__INDEX EQU 0x07
SW_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SW_CLK__PM_ACT_MSK EQU 0x80
SW_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SW_CLK__PM_STBY_MSK EQU 0x80

/* isr_QD */
isr_QD__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_QD__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_QD__INTC_MASK EQU 0x04
isr_QD__INTC_NUMBER EQU 2
isr_QD__INTC_PRIOR_NUM EQU 7
isr_QD__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_QD__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_QD__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Button1 */
Button1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Button1__0__MASK EQU 0x40
Button1__0__PC EQU CYREG_PRT0_PC6
Button1__0__PORT EQU 0
Button1__0__SHIFT EQU 6
Button1__AG EQU CYREG_PRT0_AG
Button1__AMUX EQU CYREG_PRT0_AMUX
Button1__BIE EQU CYREG_PRT0_BIE
Button1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button1__BYP EQU CYREG_PRT0_BYP
Button1__CTL EQU CYREG_PRT0_CTL
Button1__DM0 EQU CYREG_PRT0_DM0
Button1__DM1 EQU CYREG_PRT0_DM1
Button1__DM2 EQU CYREG_PRT0_DM2
Button1__DR EQU CYREG_PRT0_DR
Button1__INP_DIS EQU CYREG_PRT0_INP_DIS
Button1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button1__LCD_EN EQU CYREG_PRT0_LCD_EN
Button1__MASK EQU 0x40
Button1__PORT EQU 0
Button1__PRT EQU CYREG_PRT0_PRT
Button1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button1__PS EQU CYREG_PRT0_PS
Button1__SHIFT EQU 6
Button1__SLW EQU CYREG_PRT0_SLW

/* Button1_Reg */
Button1_Reg_sts_sts_reg__0__MASK EQU 0x01
Button1_Reg_sts_sts_reg__0__POS EQU 0
Button1_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Button1_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Button1_Reg_sts_sts_reg__MASK EQU 0x01
Button1_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB01_MSK
Button1_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Button1_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Button1_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Button1_Reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
Button1_Reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
Button1_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* Button2 */
Button2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Button2__0__MASK EQU 0x80
Button2__0__PC EQU CYREG_PRT0_PC7
Button2__0__PORT EQU 0
Button2__0__SHIFT EQU 7
Button2__AG EQU CYREG_PRT0_AG
Button2__AMUX EQU CYREG_PRT0_AMUX
Button2__BIE EQU CYREG_PRT0_BIE
Button2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button2__BYP EQU CYREG_PRT0_BYP
Button2__CTL EQU CYREG_PRT0_CTL
Button2__DM0 EQU CYREG_PRT0_DM0
Button2__DM1 EQU CYREG_PRT0_DM1
Button2__DM2 EQU CYREG_PRT0_DM2
Button2__DR EQU CYREG_PRT0_DR
Button2__INP_DIS EQU CYREG_PRT0_INP_DIS
Button2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button2__LCD_EN EQU CYREG_PRT0_LCD_EN
Button2__MASK EQU 0x80
Button2__PORT EQU 0
Button2__PRT EQU CYREG_PRT0_PRT
Button2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button2__PS EQU CYREG_PRT0_PS
Button2__SHIFT EQU 7
Button2__SLW EQU CYREG_PRT0_SLW

/* Button2_Reg */
Button2_Reg_sts_sts_reg__0__MASK EQU 0x01
Button2_Reg_sts_sts_reg__0__POS EQU 0
Button2_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Button2_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
Button2_Reg_sts_sts_reg__MASK EQU 0x01
Button2_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB00_MSK
Button2_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Button2_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB00_ST

/* Button3 */
Button3__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Button3__0__MASK EQU 0x20
Button3__0__PC EQU CYREG_PRT2_PC5
Button3__0__PORT EQU 2
Button3__0__SHIFT EQU 5
Button3__AG EQU CYREG_PRT2_AG
Button3__AMUX EQU CYREG_PRT2_AMUX
Button3__BIE EQU CYREG_PRT2_BIE
Button3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Button3__BYP EQU CYREG_PRT2_BYP
Button3__CTL EQU CYREG_PRT2_CTL
Button3__DM0 EQU CYREG_PRT2_DM0
Button3__DM1 EQU CYREG_PRT2_DM1
Button3__DM2 EQU CYREG_PRT2_DM2
Button3__DR EQU CYREG_PRT2_DR
Button3__INP_DIS EQU CYREG_PRT2_INP_DIS
Button3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Button3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Button3__LCD_EN EQU CYREG_PRT2_LCD_EN
Button3__MASK EQU 0x20
Button3__PORT EQU 2
Button3__PRT EQU CYREG_PRT2_PRT
Button3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Button3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Button3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Button3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Button3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Button3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Button3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Button3__PS EQU CYREG_PRT2_PS
Button3__SHIFT EQU 5
Button3__SLW EQU CYREG_PRT2_SLW

/* Button3_Reg */
Button3_Reg_sts_sts_reg__0__MASK EQU 0x01
Button3_Reg_sts_sts_reg__0__POS EQU 0
Button3_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Button3_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Button3_Reg_sts_sts_reg__MASK EQU 0x01
Button3_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB11_MSK
Button3_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Button3_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* Button4 */
Button4__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Button4__0__MASK EQU 0x10
Button4__0__PC EQU CYREG_PRT2_PC4
Button4__0__PORT EQU 2
Button4__0__SHIFT EQU 4
Button4__AG EQU CYREG_PRT2_AG
Button4__AMUX EQU CYREG_PRT2_AMUX
Button4__BIE EQU CYREG_PRT2_BIE
Button4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Button4__BYP EQU CYREG_PRT2_BYP
Button4__CTL EQU CYREG_PRT2_CTL
Button4__DM0 EQU CYREG_PRT2_DM0
Button4__DM1 EQU CYREG_PRT2_DM1
Button4__DM2 EQU CYREG_PRT2_DM2
Button4__DR EQU CYREG_PRT2_DR
Button4__INP_DIS EQU CYREG_PRT2_INP_DIS
Button4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Button4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Button4__LCD_EN EQU CYREG_PRT2_LCD_EN
Button4__MASK EQU 0x10
Button4__PORT EQU 2
Button4__PRT EQU CYREG_PRT2_PRT
Button4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Button4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Button4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Button4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Button4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Button4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Button4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Button4__PS EQU CYREG_PRT2_PS
Button4__SHIFT EQU 4
Button4__SLW EQU CYREG_PRT2_SLW

/* Button4_Reg */
Button4_Reg_sts_sts_reg__0__MASK EQU 0x01
Button4_Reg_sts_sts_reg__0__POS EQU 0
Button4_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Button4_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Button4_Reg_sts_sts_reg__MASK EQU 0x01
Button4_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB09_MSK
Button4_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Button4_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB09_ST

/* Button5 */
Button5__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Button5__0__MASK EQU 0x02
Button5__0__PC EQU CYREG_IO_PC_PRT15_PC1
Button5__0__PORT EQU 15
Button5__0__SHIFT EQU 1
Button5__AG EQU CYREG_PRT15_AG
Button5__AMUX EQU CYREG_PRT15_AMUX
Button5__BIE EQU CYREG_PRT15_BIE
Button5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Button5__BYP EQU CYREG_PRT15_BYP
Button5__CTL EQU CYREG_PRT15_CTL
Button5__DM0 EQU CYREG_PRT15_DM0
Button5__DM1 EQU CYREG_PRT15_DM1
Button5__DM2 EQU CYREG_PRT15_DM2
Button5__DR EQU CYREG_PRT15_DR
Button5__INP_DIS EQU CYREG_PRT15_INP_DIS
Button5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Button5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Button5__LCD_EN EQU CYREG_PRT15_LCD_EN
Button5__MASK EQU 0x02
Button5__PORT EQU 15
Button5__PRT EQU CYREG_PRT15_PRT
Button5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Button5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Button5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Button5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Button5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Button5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Button5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Button5__PS EQU CYREG_PRT15_PS
Button5__SHIFT EQU 1
Button5__SLW EQU CYREG_PRT15_SLW

/* Button5_Reg */
Button5_Reg_sts_sts_reg__0__MASK EQU 0x01
Button5_Reg_sts_sts_reg__0__POS EQU 0
Button5_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Button5_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Button5_Reg_sts_sts_reg__MASK EQU 0x01
Button5_Reg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB10_MSK
Button5_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Button5_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB10_ST

/* Button6 */
Button6__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Button6__0__MASK EQU 0x10
Button6__0__PC EQU CYREG_PRT12_PC4
Button6__0__PORT EQU 12
Button6__0__SHIFT EQU 4
Button6__AG EQU CYREG_PRT12_AG
Button6__BIE EQU CYREG_PRT12_BIE
Button6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Button6__BYP EQU CYREG_PRT12_BYP
Button6__DM0 EQU CYREG_PRT12_DM0
Button6__DM1 EQU CYREG_PRT12_DM1
Button6__DM2 EQU CYREG_PRT12_DM2
Button6__DR EQU CYREG_PRT12_DR
Button6__INP_DIS EQU CYREG_PRT12_INP_DIS
Button6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Button6__MASK EQU 0x10
Button6__PORT EQU 12
Button6__PRT EQU CYREG_PRT12_PRT
Button6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Button6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Button6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Button6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Button6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Button6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Button6__PS EQU CYREG_PRT12_PS
Button6__SHIFT EQU 4
Button6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Button6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Button6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Button6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Button6__SLW EQU CYREG_PRT12_SLW

/* Button6_Reg */
Button6_Reg_sts_sts_reg__0__MASK EQU 0x01
Button6_Reg_sts_sts_reg__0__POS EQU 0
Button6_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Button6_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Button6_Reg_sts_sts_reg__MASK EQU 0x01
Button6_Reg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB09_MSK
Button6_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Button6_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB09_ST

/* PWM_Fan_PWMUDB */
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Fan_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Fan_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB01_F1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_Fan_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

/* Clock_QD */
Clock_QD__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_QD__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_QD__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_QD__CFG2_SRC_SEL_MASK EQU 0x07
Clock_QD__INDEX EQU 0x05
Clock_QD__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_QD__PM_ACT_MSK EQU 0x20
Clock_QD__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_QD__PM_STBY_MSK EQU 0x20

/* Clock_QD_1 */
Clock_QD_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_QD_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_QD_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_QD_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_QD_1__INDEX EQU 0x01
Clock_QD_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_QD_1__PM_ACT_MSK EQU 0x02
Clock_QD_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_QD_1__PM_STBY_MSK EQU 0x02

/* Clock_QD_2 */
Clock_QD_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_QD_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_QD_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_QD_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_QD_2__INDEX EQU 0x03
Clock_QD_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_QD_2__PM_ACT_MSK EQU 0x08
Clock_QD_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_QD_2__PM_STBY_MSK EQU 0x08

/* Clock_QD_3 */
Clock_QD_3__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
Clock_QD_3__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
Clock_QD_3__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
Clock_QD_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_QD_3__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
Clock_QD_3__CFG3_PHASE_DLY_MASK EQU 0x0F
Clock_QD_3__INDEX EQU 0x01
Clock_QD_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Clock_QD_3__PM_ACT_MSK EQU 0x02
Clock_QD_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Clock_QD_3__PM_STBY_MSK EQU 0x02

/* Clock_QD_4 */
Clock_QD_4__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_QD_4__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_QD_4__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_QD_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_QD_4__INDEX EQU 0x04
Clock_QD_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_QD_4__PM_ACT_MSK EQU 0x10
Clock_QD_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_QD_4__PM_STBY_MSK EQU 0x10

/* DVDAC8_1_DMA */
DVDAC8_1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DVDAC8_1_DMA__DRQ_NUMBER EQU 0
DVDAC8_1_DMA__NUMBEROF_TDS EQU 0
DVDAC8_1_DMA__PRIORITY EQU 2
DVDAC8_1_DMA__TERMIN_EN EQU 0
DVDAC8_1_DMA__TERMIN_SEL EQU 0
DVDAC8_1_DMA__TERMOUT0_EN EQU 0
DVDAC8_1_DMA__TERMOUT0_SEL EQU 0
DVDAC8_1_DMA__TERMOUT1_EN EQU 0
DVDAC8_1_DMA__TERMOUT1_SEL EQU 0

/* DVDAC8_1_VDAC8_viDAC8 */
DVDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
DVDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
DVDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC1_D
DVDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DVDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
DVDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DVDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
DVDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
DVDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
DVDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
DVDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
DVDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
DVDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
DVDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
DVDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
DVDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
DVDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
DVDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
DVDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
DVDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
DVDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
DVDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST

/* FAN_TACH */
FAN_TACH__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
FAN_TACH__0__MASK EQU 0x04
FAN_TACH__0__PC EQU CYREG_IO_PC_PRT15_PC2
FAN_TACH__0__PORT EQU 15
FAN_TACH__0__SHIFT EQU 2
FAN_TACH__AG EQU CYREG_PRT15_AG
FAN_TACH__AMUX EQU CYREG_PRT15_AMUX
FAN_TACH__BIE EQU CYREG_PRT15_BIE
FAN_TACH__BIT_MASK EQU CYREG_PRT15_BIT_MASK
FAN_TACH__BYP EQU CYREG_PRT15_BYP
FAN_TACH__CTL EQU CYREG_PRT15_CTL
FAN_TACH__DM0 EQU CYREG_PRT15_DM0
FAN_TACH__DM1 EQU CYREG_PRT15_DM1
FAN_TACH__DM2 EQU CYREG_PRT15_DM2
FAN_TACH__DR EQU CYREG_PRT15_DR
FAN_TACH__INP_DIS EQU CYREG_PRT15_INP_DIS
FAN_TACH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
FAN_TACH__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
FAN_TACH__LCD_EN EQU CYREG_PRT15_LCD_EN
FAN_TACH__MASK EQU 0x04
FAN_TACH__PORT EQU 15
FAN_TACH__PRT EQU CYREG_PRT15_PRT
FAN_TACH__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
FAN_TACH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
FAN_TACH__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
FAN_TACH__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
FAN_TACH__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
FAN_TACH__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
FAN_TACH__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
FAN_TACH__PS EQU CYREG_PRT15_PS
FAN_TACH__SHIFT EQU 2
FAN_TACH__SLW EQU CYREG_PRT15_SLW

/* INPUT_OK */
INPUT_OK__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
INPUT_OK__0__MASK EQU 0x04
INPUT_OK__0__PC EQU CYREG_PRT0_PC2
INPUT_OK__0__PORT EQU 0
INPUT_OK__0__SHIFT EQU 2
INPUT_OK__AG EQU CYREG_PRT0_AG
INPUT_OK__AMUX EQU CYREG_PRT0_AMUX
INPUT_OK__BIE EQU CYREG_PRT0_BIE
INPUT_OK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
INPUT_OK__BYP EQU CYREG_PRT0_BYP
INPUT_OK__CTL EQU CYREG_PRT0_CTL
INPUT_OK__DM0 EQU CYREG_PRT0_DM0
INPUT_OK__DM1 EQU CYREG_PRT0_DM1
INPUT_OK__DM2 EQU CYREG_PRT0_DM2
INPUT_OK__DR EQU CYREG_PRT0_DR
INPUT_OK__INP_DIS EQU CYREG_PRT0_INP_DIS
INPUT_OK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
INPUT_OK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
INPUT_OK__LCD_EN EQU CYREG_PRT0_LCD_EN
INPUT_OK__MASK EQU 0x04
INPUT_OK__PORT EQU 0
INPUT_OK__PRT EQU CYREG_PRT0_PRT
INPUT_OK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
INPUT_OK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
INPUT_OK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
INPUT_OK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
INPUT_OK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
INPUT_OK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
INPUT_OK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
INPUT_OK__PS EQU CYREG_PRT0_PS
INPUT_OK__SHIFT EQU 2
INPUT_OK__SLW EQU CYREG_PRT0_SLW

/* LCD_MOSI */
LCD_MOSI__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LCD_MOSI__0__MASK EQU 0x01
LCD_MOSI__0__PC EQU CYREG_PRT3_PC0
LCD_MOSI__0__PORT EQU 3
LCD_MOSI__0__SHIFT EQU 0
LCD_MOSI__AG EQU CYREG_PRT3_AG
LCD_MOSI__AMUX EQU CYREG_PRT3_AMUX
LCD_MOSI__BIE EQU CYREG_PRT3_BIE
LCD_MOSI__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_MOSI__BYP EQU CYREG_PRT3_BYP
LCD_MOSI__CTL EQU CYREG_PRT3_CTL
LCD_MOSI__DM0 EQU CYREG_PRT3_DM0
LCD_MOSI__DM1 EQU CYREG_PRT3_DM1
LCD_MOSI__DM2 EQU CYREG_PRT3_DM2
LCD_MOSI__DR EQU CYREG_PRT3_DR
LCD_MOSI__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_MOSI__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_MOSI__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_MOSI__MASK EQU 0x01
LCD_MOSI__PORT EQU 3
LCD_MOSI__PRT EQU CYREG_PRT3_PRT
LCD_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_MOSI__PS EQU CYREG_PRT3_PS
LCD_MOSI__SHIFT EQU 0
LCD_MOSI__SLW EQU CYREG_PRT3_SLW

/* LCD_SCLK */
LCD_SCLK__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
LCD_SCLK__0__MASK EQU 0x02
LCD_SCLK__0__PC EQU CYREG_PRT3_PC1
LCD_SCLK__0__PORT EQU 3
LCD_SCLK__0__SHIFT EQU 1
LCD_SCLK__AG EQU CYREG_PRT3_AG
LCD_SCLK__AMUX EQU CYREG_PRT3_AMUX
LCD_SCLK__BIE EQU CYREG_PRT3_BIE
LCD_SCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_SCLK__BYP EQU CYREG_PRT3_BYP
LCD_SCLK__CTL EQU CYREG_PRT3_CTL
LCD_SCLK__DM0 EQU CYREG_PRT3_DM0
LCD_SCLK__DM1 EQU CYREG_PRT3_DM1
LCD_SCLK__DM2 EQU CYREG_PRT3_DM2
LCD_SCLK__DR EQU CYREG_PRT3_DR
LCD_SCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_SCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_SCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_SCLK__MASK EQU 0x02
LCD_SCLK__PORT EQU 3
LCD_SCLK__PRT EQU CYREG_PRT3_PRT
LCD_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_SCLK__PS EQU CYREG_PRT3_PS
LCD_SCLK__SHIFT EQU 1
LCD_SCLK__SLW EQU CYREG_PRT3_SLW

/* PWM_Back_PWMUDB */
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Back_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Back_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Back_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Back_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Back_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_Back_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Back_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
PWM_Back_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Back_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Back_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Back_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Back_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Back_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
PWM_Back_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Back_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Back_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Back_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_Back_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_Back_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_Back_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_Back_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_Back_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Back_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

/* PWM_Buzz_PWMUDB */
PWM_Buzz_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Buzz_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Buzz_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Buzz_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_Buzz_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Buzz_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Buzz_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Buzz_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Buzz_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Buzz_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_Buzz_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Buzz_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_Buzz_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1

/* Wave_Reg */
Wave_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Wave_Reg_Sync_ctrl_reg__0__POS EQU 0
Wave_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Wave_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Wave_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Wave_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Wave_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Wave_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Wave_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Wave_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Wave_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Wave_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Wave_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Wave_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Wave_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Wave_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Wave_Reg_Sync_ctrl_reg__MASK EQU 0x01
Wave_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Wave_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Wave_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_2_ADC_SAR */
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_2_IRQ */
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_FAN */
Clock_FAN__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_FAN__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_FAN__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_FAN__CFG2_SRC_SEL_MASK EQU 0x07
Clock_FAN__INDEX EQU 0x06
Clock_FAN__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_FAN__PM_ACT_MSK EQU 0x40
Clock_FAN__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_FAN__PM_STBY_MSK EQU 0x40

/* Encoder_A */
Encoder_A__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Encoder_A__0__MASK EQU 0x04
Encoder_A__0__PC EQU CYREG_PRT12_PC2
Encoder_A__0__PORT EQU 12
Encoder_A__0__SHIFT EQU 2
Encoder_A__AG EQU CYREG_PRT12_AG
Encoder_A__BIE EQU CYREG_PRT12_BIE
Encoder_A__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Encoder_A__BYP EQU CYREG_PRT12_BYP
Encoder_A__DM0 EQU CYREG_PRT12_DM0
Encoder_A__DM1 EQU CYREG_PRT12_DM1
Encoder_A__DM2 EQU CYREG_PRT12_DM2
Encoder_A__DR EQU CYREG_PRT12_DR
Encoder_A__INP_DIS EQU CYREG_PRT12_INP_DIS
Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Encoder_A__MASK EQU 0x04
Encoder_A__PORT EQU 12
Encoder_A__PRT EQU CYREG_PRT12_PRT
Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Encoder_A__PS EQU CYREG_PRT12_PS
Encoder_A__SHIFT EQU 2
Encoder_A__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Encoder_A__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Encoder_A__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Encoder_A__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Encoder_A__SLW EQU CYREG_PRT12_SLW

/* Encoder_B */
Encoder_B__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Encoder_B__0__MASK EQU 0x02
Encoder_B__0__PC EQU CYREG_PRT12_PC1
Encoder_B__0__PORT EQU 12
Encoder_B__0__SHIFT EQU 1
Encoder_B__AG EQU CYREG_PRT12_AG
Encoder_B__BIE EQU CYREG_PRT12_BIE
Encoder_B__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Encoder_B__BYP EQU CYREG_PRT12_BYP
Encoder_B__DM0 EQU CYREG_PRT12_DM0
Encoder_B__DM1 EQU CYREG_PRT12_DM1
Encoder_B__DM2 EQU CYREG_PRT12_DM2
Encoder_B__DR EQU CYREG_PRT12_DR
Encoder_B__INP_DIS EQU CYREG_PRT12_INP_DIS
Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Encoder_B__MASK EQU 0x02
Encoder_B__PORT EQU 12
Encoder_B__PRT EQU CYREG_PRT12_PRT
Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Encoder_B__PS EQU CYREG_PRT12_PS
Encoder_B__SHIFT EQU 1
Encoder_B__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Encoder_B__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Encoder_B__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Encoder_B__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Encoder_B__SLW EQU CYREG_PRT12_SLW

/* FAN_DRIVE */
FAN_DRIVE__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
FAN_DRIVE__0__MASK EQU 0x01
FAN_DRIVE__0__PC EQU CYREG_IO_PC_PRT15_PC0
FAN_DRIVE__0__PORT EQU 15
FAN_DRIVE__0__SHIFT EQU 0
FAN_DRIVE__AG EQU CYREG_PRT15_AG
FAN_DRIVE__AMUX EQU CYREG_PRT15_AMUX
FAN_DRIVE__BIE EQU CYREG_PRT15_BIE
FAN_DRIVE__BIT_MASK EQU CYREG_PRT15_BIT_MASK
FAN_DRIVE__BYP EQU CYREG_PRT15_BYP
FAN_DRIVE__CTL EQU CYREG_PRT15_CTL
FAN_DRIVE__DM0 EQU CYREG_PRT15_DM0
FAN_DRIVE__DM1 EQU CYREG_PRT15_DM1
FAN_DRIVE__DM2 EQU CYREG_PRT15_DM2
FAN_DRIVE__DR EQU CYREG_PRT15_DR
FAN_DRIVE__INP_DIS EQU CYREG_PRT15_INP_DIS
FAN_DRIVE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
FAN_DRIVE__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
FAN_DRIVE__LCD_EN EQU CYREG_PRT15_LCD_EN
FAN_DRIVE__MASK EQU 0x01
FAN_DRIVE__PORT EQU 15
FAN_DRIVE__PRT EQU CYREG_PRT15_PRT
FAN_DRIVE__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
FAN_DRIVE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
FAN_DRIVE__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
FAN_DRIVE__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
FAN_DRIVE__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
FAN_DRIVE__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
FAN_DRIVE__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
FAN_DRIVE__PS EQU CYREG_PRT15_PS
FAN_DRIVE__SHIFT EQU 0
FAN_DRIVE__SLW EQU CYREG_PRT15_SLW

/* Input_Reg */
Input_Reg_sts_sts_reg__0__MASK EQU 0x01
Input_Reg_sts_sts_reg__0__POS EQU 0
Input_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Input_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Input_Reg_sts_sts_reg__MASK EQU 0x01
Input_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
Input_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Input_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* LCD_RESET */
LCD_RESET__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
LCD_RESET__0__MASK EQU 0x08
LCD_RESET__0__PC EQU CYREG_PRT3_PC3
LCD_RESET__0__PORT EQU 3
LCD_RESET__0__SHIFT EQU 3
LCD_RESET__AG EQU CYREG_PRT3_AG
LCD_RESET__AMUX EQU CYREG_PRT3_AMUX
LCD_RESET__BIE EQU CYREG_PRT3_BIE
LCD_RESET__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_RESET__BYP EQU CYREG_PRT3_BYP
LCD_RESET__CTL EQU CYREG_PRT3_CTL
LCD_RESET__DM0 EQU CYREG_PRT3_DM0
LCD_RESET__DM1 EQU CYREG_PRT3_DM1
LCD_RESET__DM2 EQU CYREG_PRT3_DM2
LCD_RESET__DR EQU CYREG_PRT3_DR
LCD_RESET__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_RESET__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_RESET__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_RESET__MASK EQU 0x08
LCD_RESET__PORT EQU 3
LCD_RESET__PRT EQU CYREG_PRT3_PRT
LCD_RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_RESET__PS EQU CYREG_PRT3_PS
LCD_RESET__SHIFT EQU 3
LCD_RESET__SLW EQU CYREG_PRT3_SLW

/* PWM_DRIVE */
PWM_DRIVE__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
PWM_DRIVE__0__MASK EQU 0x02
PWM_DRIVE__0__PC EQU CYREG_PRT2_PC1
PWM_DRIVE__0__PORT EQU 2
PWM_DRIVE__0__SHIFT EQU 1
PWM_DRIVE__AG EQU CYREG_PRT2_AG
PWM_DRIVE__AMUX EQU CYREG_PRT2_AMUX
PWM_DRIVE__BIE EQU CYREG_PRT2_BIE
PWM_DRIVE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWM_DRIVE__BYP EQU CYREG_PRT2_BYP
PWM_DRIVE__CTL EQU CYREG_PRT2_CTL
PWM_DRIVE__DM0 EQU CYREG_PRT2_DM0
PWM_DRIVE__DM1 EQU CYREG_PRT2_DM1
PWM_DRIVE__DM2 EQU CYREG_PRT2_DM2
PWM_DRIVE__DR EQU CYREG_PRT2_DR
PWM_DRIVE__INP_DIS EQU CYREG_PRT2_INP_DIS
PWM_DRIVE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PWM_DRIVE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWM_DRIVE__LCD_EN EQU CYREG_PRT2_LCD_EN
PWM_DRIVE__MASK EQU 0x02
PWM_DRIVE__PORT EQU 2
PWM_DRIVE__PRT EQU CYREG_PRT2_PRT
PWM_DRIVE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWM_DRIVE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWM_DRIVE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWM_DRIVE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWM_DRIVE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWM_DRIVE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWM_DRIVE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWM_DRIVE__PS EQU CYREG_PRT2_PS
PWM_DRIVE__SHIFT EQU 1
PWM_DRIVE__SLW EQU CYREG_PRT2_SLW

/* Pin_Drive */
Pin_Drive__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_Drive__0__MASK EQU 0x08
Pin_Drive__0__PC EQU CYREG_PRT2_PC3
Pin_Drive__0__PORT EQU 2
Pin_Drive__0__SHIFT EQU 3
Pin_Drive__AG EQU CYREG_PRT2_AG
Pin_Drive__AMUX EQU CYREG_PRT2_AMUX
Pin_Drive__BIE EQU CYREG_PRT2_BIE
Pin_Drive__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Drive__BYP EQU CYREG_PRT2_BYP
Pin_Drive__CTL EQU CYREG_PRT2_CTL
Pin_Drive__DM0 EQU CYREG_PRT2_DM0
Pin_Drive__DM1 EQU CYREG_PRT2_DM1
Pin_Drive__DM2 EQU CYREG_PRT2_DM2
Pin_Drive__DR EQU CYREG_PRT2_DR
Pin_Drive__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Drive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Drive__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Drive__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Drive__MASK EQU 0x08
Pin_Drive__PORT EQU 2
Pin_Drive__PRT EQU CYREG_PRT2_PRT
Pin_Drive__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Drive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Drive__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Drive__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Drive__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Drive__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Drive__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Drive__PS EQU CYREG_PRT2_PS
Pin_Drive__SHIFT EQU 3
Pin_Drive__SLW EQU CYREG_PRT2_SLW

/* PWM_BUZZER */
PWM_BUZZER__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
PWM_BUZZER__0__MASK EQU 0x04
PWM_BUZZER__0__PC EQU CYREG_PRT1_PC2
PWM_BUZZER__0__PORT EQU 1
PWM_BUZZER__0__SHIFT EQU 2
PWM_BUZZER__AG EQU CYREG_PRT1_AG
PWM_BUZZER__AMUX EQU CYREG_PRT1_AMUX
PWM_BUZZER__BIE EQU CYREG_PRT1_BIE
PWM_BUZZER__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWM_BUZZER__BYP EQU CYREG_PRT1_BYP
PWM_BUZZER__CTL EQU CYREG_PRT1_CTL
PWM_BUZZER__DM0 EQU CYREG_PRT1_DM0
PWM_BUZZER__DM1 EQU CYREG_PRT1_DM1
PWM_BUZZER__DM2 EQU CYREG_PRT1_DM2
PWM_BUZZER__DR EQU CYREG_PRT1_DR
PWM_BUZZER__INP_DIS EQU CYREG_PRT1_INP_DIS
PWM_BUZZER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PWM_BUZZER__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWM_BUZZER__LCD_EN EQU CYREG_PRT1_LCD_EN
PWM_BUZZER__MASK EQU 0x04
PWM_BUZZER__PORT EQU 1
PWM_BUZZER__PRT EQU CYREG_PRT1_PRT
PWM_BUZZER__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWM_BUZZER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWM_BUZZER__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWM_BUZZER__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWM_BUZZER__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWM_BUZZER__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWM_BUZZER__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWM_BUZZER__PS EQU CYREG_PRT1_PS
PWM_BUZZER__SHIFT EQU 2
PWM_BUZZER__SLW EQU CYREG_PRT1_SLW

/* PWM_Driver_PWMUDB */
PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Driver_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Driver_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Driver_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Driver_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Driver_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_Driver_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Driver_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_Driver_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Driver_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Driver_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Driver_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Driver_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Driver_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_Driver_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Driver_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_Driver_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_Driver_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_Driver_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_Driver_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_Driver_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_Driver_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_Driver_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_Driver_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_Driver_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_Driver_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB10_A0
PWM_Driver_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB10_A1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB10_D0
PWM_Driver_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB10_D1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Driver_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB10_F0
PWM_Driver_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB10_F1
PWM_Driver_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Driver_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

/* WaveDAC8_1_BuffAmp_ABuf */
WaveDAC8_1_BuffAmp_ABuf__CR EQU CYREG_OPAMP3_CR
WaveDAC8_1_BuffAmp_ABuf__MX EQU CYREG_OPAMP3_MX
WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK EQU 0x08
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK EQU 0x08
WaveDAC8_1_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
WaveDAC8_1_BuffAmp_ABuf__SW EQU CYREG_OPAMP3_SW
WaveDAC8_1_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP3_TR0
WaveDAC8_1_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC3_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST

/* WaveDAC8_1_Wave1_DMA */
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 1
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0

/* WaveDAC8_1_Wave2_DMA */
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 2
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

/* Pin_Current */
Pin_Current__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_Current__0__MASK EQU 0x40
Pin_Current__0__PC EQU CYREG_PRT2_PC6
Pin_Current__0__PORT EQU 2
Pin_Current__0__SHIFT EQU 6
Pin_Current__AG EQU CYREG_PRT2_AG
Pin_Current__AMUX EQU CYREG_PRT2_AMUX
Pin_Current__BIE EQU CYREG_PRT2_BIE
Pin_Current__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Current__BYP EQU CYREG_PRT2_BYP
Pin_Current__CTL EQU CYREG_PRT2_CTL
Pin_Current__DM0 EQU CYREG_PRT2_DM0
Pin_Current__DM1 EQU CYREG_PRT2_DM1
Pin_Current__DM2 EQU CYREG_PRT2_DM2
Pin_Current__DR EQU CYREG_PRT2_DR
Pin_Current__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Current__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Current__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Current__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Current__MASK EQU 0x40
Pin_Current__PORT EQU 2
Pin_Current__PRT EQU CYREG_PRT2_PRT
Pin_Current__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Current__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Current__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Current__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Current__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Current__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Current__PS EQU CYREG_PRT2_PS
Pin_Current__SHIFT EQU 6
Pin_Current__SLW EQU CYREG_PRT2_SLW

/* Pin_Voltage */
Pin_Voltage__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_Voltage__0__MASK EQU 0x80
Pin_Voltage__0__PC EQU CYREG_PRT2_PC7
Pin_Voltage__0__PORT EQU 2
Pin_Voltage__0__SHIFT EQU 7
Pin_Voltage__AG EQU CYREG_PRT2_AG
Pin_Voltage__AMUX EQU CYREG_PRT2_AMUX
Pin_Voltage__BIE EQU CYREG_PRT2_BIE
Pin_Voltage__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Voltage__BYP EQU CYREG_PRT2_BYP
Pin_Voltage__CTL EQU CYREG_PRT2_CTL
Pin_Voltage__DM0 EQU CYREG_PRT2_DM0
Pin_Voltage__DM1 EQU CYREG_PRT2_DM1
Pin_Voltage__DM2 EQU CYREG_PRT2_DM2
Pin_Voltage__DR EQU CYREG_PRT2_DR
Pin_Voltage__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Voltage__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Voltage__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Voltage__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Voltage__MASK EQU 0x80
Pin_Voltage__PORT EQU 2
Pin_Voltage__PRT EQU CYREG_PRT2_PRT
Pin_Voltage__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Voltage__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Voltage__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Voltage__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Voltage__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Voltage__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Voltage__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Voltage__PS EQU CYREG_PRT2_PS
Pin_Voltage__SHIFT EQU 7
Pin_Voltage__SLW EQU CYREG_PRT2_SLW

/* Counter_Buzz_CounterUDB */
Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Counter_Buzz_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Counter_Buzz_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Counter_Buzz_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Counter_Buzz_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Counter_Buzz_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Counter_Buzz_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Counter_Buzz_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Counter_Buzz_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Counter_Buzz_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Counter_Buzz_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Counter_Buzz_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Counter_Buzz_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Counter_Buzz_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_Buzz_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Counter_Buzz_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Counter_Buzz_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Counter_Buzz_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_Buzz_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_Buzz_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_Buzz_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_Buzz_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_Buzz_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Counter_Buzz_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_Buzz_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_Buzz_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_Buzz_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_Buzz_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_Buzz_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_Buzz_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_Buzz_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Counter_Buzz_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_Buzz_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* DRIVE_SELECT */
DRIVE_SELECT__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
DRIVE_SELECT__0__MASK EQU 0x01
DRIVE_SELECT__0__PC EQU CYREG_PRT2_PC0
DRIVE_SELECT__0__PORT EQU 2
DRIVE_SELECT__0__SHIFT EQU 0
DRIVE_SELECT__AG EQU CYREG_PRT2_AG
DRIVE_SELECT__AMUX EQU CYREG_PRT2_AMUX
DRIVE_SELECT__BIE EQU CYREG_PRT2_BIE
DRIVE_SELECT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DRIVE_SELECT__BYP EQU CYREG_PRT2_BYP
DRIVE_SELECT__CTL EQU CYREG_PRT2_CTL
DRIVE_SELECT__DM0 EQU CYREG_PRT2_DM0
DRIVE_SELECT__DM1 EQU CYREG_PRT2_DM1
DRIVE_SELECT__DM2 EQU CYREG_PRT2_DM2
DRIVE_SELECT__DR EQU CYREG_PRT2_DR
DRIVE_SELECT__INP_DIS EQU CYREG_PRT2_INP_DIS
DRIVE_SELECT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DRIVE_SELECT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DRIVE_SELECT__LCD_EN EQU CYREG_PRT2_LCD_EN
DRIVE_SELECT__MASK EQU 0x01
DRIVE_SELECT__PORT EQU 2
DRIVE_SELECT__PRT EQU CYREG_PRT2_PRT
DRIVE_SELECT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DRIVE_SELECT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DRIVE_SELECT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DRIVE_SELECT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DRIVE_SELECT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DRIVE_SELECT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DRIVE_SELECT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DRIVE_SELECT__PS EQU CYREG_PRT2_PS
DRIVE_SELECT__SHIFT EQU 0
DRIVE_SELECT__SLW EQU CYREG_PRT2_SLW

/* REV_POLARITY */
REV_POLARITY__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
REV_POLARITY__0__MASK EQU 0x02
REV_POLARITY__0__PC EQU CYREG_PRT0_PC1
REV_POLARITY__0__PORT EQU 0
REV_POLARITY__0__SHIFT EQU 1
REV_POLARITY__AG EQU CYREG_PRT0_AG
REV_POLARITY__AMUX EQU CYREG_PRT0_AMUX
REV_POLARITY__BIE EQU CYREG_PRT0_BIE
REV_POLARITY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
REV_POLARITY__BYP EQU CYREG_PRT0_BYP
REV_POLARITY__CTL EQU CYREG_PRT0_CTL
REV_POLARITY__DM0 EQU CYREG_PRT0_DM0
REV_POLARITY__DM1 EQU CYREG_PRT0_DM1
REV_POLARITY__DM2 EQU CYREG_PRT0_DM2
REV_POLARITY__DR EQU CYREG_PRT0_DR
REV_POLARITY__INP_DIS EQU CYREG_PRT0_INP_DIS
REV_POLARITY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
REV_POLARITY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
REV_POLARITY__LCD_EN EQU CYREG_PRT0_LCD_EN
REV_POLARITY__MASK EQU 0x02
REV_POLARITY__PORT EQU 0
REV_POLARITY__PRT EQU CYREG_PRT0_PRT
REV_POLARITY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
REV_POLARITY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
REV_POLARITY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
REV_POLARITY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
REV_POLARITY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
REV_POLARITY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
REV_POLARITY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
REV_POLARITY__PS EQU CYREG_PRT0_PS
REV_POLARITY__SHIFT EQU 1
REV_POLARITY__SLW EQU CYREG_PRT0_SLW

/* PWM_BACKLIGHT */
PWM_BACKLIGHT__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
PWM_BACKLIGHT__0__MASK EQU 0x20
PWM_BACKLIGHT__0__PC EQU CYREG_PRT3_PC5
PWM_BACKLIGHT__0__PORT EQU 3
PWM_BACKLIGHT__0__SHIFT EQU 5
PWM_BACKLIGHT__AG EQU CYREG_PRT3_AG
PWM_BACKLIGHT__AMUX EQU CYREG_PRT3_AMUX
PWM_BACKLIGHT__BIE EQU CYREG_PRT3_BIE
PWM_BACKLIGHT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_BACKLIGHT__BYP EQU CYREG_PRT3_BYP
PWM_BACKLIGHT__CTL EQU CYREG_PRT3_CTL
PWM_BACKLIGHT__DM0 EQU CYREG_PRT3_DM0
PWM_BACKLIGHT__DM1 EQU CYREG_PRT3_DM1
PWM_BACKLIGHT__DM2 EQU CYREG_PRT3_DM2
PWM_BACKLIGHT__DR EQU CYREG_PRT3_DR
PWM_BACKLIGHT__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_BACKLIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PWM_BACKLIGHT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_BACKLIGHT__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_BACKLIGHT__MASK EQU 0x20
PWM_BACKLIGHT__PORT EQU 3
PWM_BACKLIGHT__PRT EQU CYREG_PRT3_PRT
PWM_BACKLIGHT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_BACKLIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_BACKLIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_BACKLIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_BACKLIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_BACKLIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_BACKLIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_BACKLIGHT__PS EQU CYREG_PRT3_PS
PWM_BACKLIGHT__SHIFT EQU 5
PWM_BACKLIGHT__SLW EQU CYREG_PRT3_SLW

/* VOLTAGE_SELECT */
VOLTAGE_SELECT__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
VOLTAGE_SELECT__0__MASK EQU 0x80
VOLTAGE_SELECT__0__PC EQU CYREG_PRT12_PC7
VOLTAGE_SELECT__0__PORT EQU 12
VOLTAGE_SELECT__0__SHIFT EQU 7
VOLTAGE_SELECT__AG EQU CYREG_PRT12_AG
VOLTAGE_SELECT__BIE EQU CYREG_PRT12_BIE
VOLTAGE_SELECT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
VOLTAGE_SELECT__BYP EQU CYREG_PRT12_BYP
VOLTAGE_SELECT__DM0 EQU CYREG_PRT12_DM0
VOLTAGE_SELECT__DM1 EQU CYREG_PRT12_DM1
VOLTAGE_SELECT__DM2 EQU CYREG_PRT12_DM2
VOLTAGE_SELECT__DR EQU CYREG_PRT12_DR
VOLTAGE_SELECT__INP_DIS EQU CYREG_PRT12_INP_DIS
VOLTAGE_SELECT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
VOLTAGE_SELECT__MASK EQU 0x80
VOLTAGE_SELECT__PORT EQU 12
VOLTAGE_SELECT__PRT EQU CYREG_PRT12_PRT
VOLTAGE_SELECT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
VOLTAGE_SELECT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
VOLTAGE_SELECT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
VOLTAGE_SELECT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
VOLTAGE_SELECT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
VOLTAGE_SELECT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
VOLTAGE_SELECT__PS EQU CYREG_PRT12_PS
VOLTAGE_SELECT__SHIFT EQU 7
VOLTAGE_SELECT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
VOLTAGE_SELECT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
VOLTAGE_SELECT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
VOLTAGE_SELECT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
VOLTAGE_SELECT__SLW EQU CYREG_PRT12_SLW

/* ResistiveTouch_1_ADC_DEC */
ResistiveTouch_1_ADC_DEC__COHER EQU CYREG_DEC_COHER
ResistiveTouch_1_ADC_DEC__CR EQU CYREG_DEC_CR
ResistiveTouch_1_ADC_DEC__DR1 EQU CYREG_DEC_DR1
ResistiveTouch_1_ADC_DEC__DR2 EQU CYREG_DEC_DR2
ResistiveTouch_1_ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ResistiveTouch_1_ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ResistiveTouch_1_ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ResistiveTouch_1_ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ResistiveTouch_1_ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ResistiveTouch_1_ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ResistiveTouch_1_ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ResistiveTouch_1_ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ResistiveTouch_1_ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ResistiveTouch_1_ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ResistiveTouch_1_ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ResistiveTouch_1_ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ResistiveTouch_1_ADC_DEC__PM_ACT_MSK EQU 0x01
ResistiveTouch_1_ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ResistiveTouch_1_ADC_DEC__PM_STBY_MSK EQU 0x01
ResistiveTouch_1_ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ResistiveTouch_1_ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ResistiveTouch_1_ADC_DEC__SR EQU CYREG_DEC_SR
ResistiveTouch_1_ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ResistiveTouch_1_ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ResistiveTouch_1_ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ResistiveTouch_1_ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ResistiveTouch_1_ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ResistiveTouch_1_ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ResistiveTouch_1_ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ResistiveTouch_1_ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ResistiveTouch_1_ADC_DSM */
ResistiveTouch_1_ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ResistiveTouch_1_ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ResistiveTouch_1_ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ResistiveTouch_1_ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ResistiveTouch_1_ADC_DSM__CLK EQU CYREG_DSM0_CLK
ResistiveTouch_1_ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ResistiveTouch_1_ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ResistiveTouch_1_ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ResistiveTouch_1_ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ResistiveTouch_1_ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ResistiveTouch_1_ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ResistiveTouch_1_ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ResistiveTouch_1_ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ResistiveTouch_1_ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ResistiveTouch_1_ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ResistiveTouch_1_ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ResistiveTouch_1_ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ResistiveTouch_1_ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ResistiveTouch_1_ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ResistiveTouch_1_ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ResistiveTouch_1_ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ResistiveTouch_1_ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ResistiveTouch_1_ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ResistiveTouch_1_ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ResistiveTouch_1_ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ResistiveTouch_1_ADC_DSM__MISC EQU CYREG_DSM0_MISC
ResistiveTouch_1_ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ResistiveTouch_1_ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ResistiveTouch_1_ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ResistiveTouch_1_ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ResistiveTouch_1_ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ResistiveTouch_1_ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ResistiveTouch_1_ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ResistiveTouch_1_ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ResistiveTouch_1_ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ResistiveTouch_1_ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ResistiveTouch_1_ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ResistiveTouch_1_ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ResistiveTouch_1_ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ResistiveTouch_1_ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ResistiveTouch_1_ADC_DSM__TST1 EQU CYREG_DSM0_TST1

/* ResistiveTouch_1_ADC_Ext_CP_Clk */
ResistiveTouch_1_ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ResistiveTouch_1_ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ResistiveTouch_1_ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ResistiveTouch_1_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ResistiveTouch_1_ADC_Ext_CP_Clk__INDEX EQU 0x00
ResistiveTouch_1_ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ResistiveTouch_1_ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ResistiveTouch_1_ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ResistiveTouch_1_ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* ResistiveTouch_1_ADC_IRQ */
ResistiveTouch_1_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ResistiveTouch_1_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ResistiveTouch_1_ADC_IRQ__INTC_MASK EQU 0x20000000
ResistiveTouch_1_ADC_IRQ__INTC_NUMBER EQU 29
ResistiveTouch_1_ADC_IRQ__INTC_PRIOR_NUM EQU 7
ResistiveTouch_1_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ResistiveTouch_1_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ResistiveTouch_1_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ResistiveTouch_1_ADC_theACLK */
ResistiveTouch_1_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ResistiveTouch_1_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ResistiveTouch_1_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ResistiveTouch_1_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ResistiveTouch_1_ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ResistiveTouch_1_ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ResistiveTouch_1_ADC_theACLK__INDEX EQU 0x00
ResistiveTouch_1_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ResistiveTouch_1_ADC_theACLK__PM_ACT_MSK EQU 0x01
ResistiveTouch_1_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ResistiveTouch_1_ADC_theACLK__PM_STBY_MSK EQU 0x01

/* ResistiveTouch_1_xm */
ResistiveTouch_1_xm__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
ResistiveTouch_1_xm__0__MASK EQU 0x80
ResistiveTouch_1_xm__0__PC EQU CYREG_PRT1_PC7
ResistiveTouch_1_xm__0__PORT EQU 1
ResistiveTouch_1_xm__0__SHIFT EQU 7
ResistiveTouch_1_xm__AG EQU CYREG_PRT1_AG
ResistiveTouch_1_xm__AMUX EQU CYREG_PRT1_AMUX
ResistiveTouch_1_xm__BIE EQU CYREG_PRT1_BIE
ResistiveTouch_1_xm__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ResistiveTouch_1_xm__BYP EQU CYREG_PRT1_BYP
ResistiveTouch_1_xm__CTL EQU CYREG_PRT1_CTL
ResistiveTouch_1_xm__DM0 EQU CYREG_PRT1_DM0
ResistiveTouch_1_xm__DM1 EQU CYREG_PRT1_DM1
ResistiveTouch_1_xm__DM2 EQU CYREG_PRT1_DM2
ResistiveTouch_1_xm__DR EQU CYREG_PRT1_DR
ResistiveTouch_1_xm__INP_DIS EQU CYREG_PRT1_INP_DIS
ResistiveTouch_1_xm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ResistiveTouch_1_xm__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ResistiveTouch_1_xm__LCD_EN EQU CYREG_PRT1_LCD_EN
ResistiveTouch_1_xm__MASK EQU 0x80
ResistiveTouch_1_xm__PORT EQU 1
ResistiveTouch_1_xm__PRT EQU CYREG_PRT1_PRT
ResistiveTouch_1_xm__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ResistiveTouch_1_xm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ResistiveTouch_1_xm__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ResistiveTouch_1_xm__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ResistiveTouch_1_xm__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ResistiveTouch_1_xm__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ResistiveTouch_1_xm__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ResistiveTouch_1_xm__PS EQU CYREG_PRT1_PS
ResistiveTouch_1_xm__SHIFT EQU 7
ResistiveTouch_1_xm__SLW EQU CYREG_PRT1_SLW

/* ResistiveTouch_1_xp */
ResistiveTouch_1_xp__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
ResistiveTouch_1_xp__0__MASK EQU 0x40
ResistiveTouch_1_xp__0__PC EQU CYREG_PRT1_PC6
ResistiveTouch_1_xp__0__PORT EQU 1
ResistiveTouch_1_xp__0__SHIFT EQU 6
ResistiveTouch_1_xp__AG EQU CYREG_PRT1_AG
ResistiveTouch_1_xp__AMUX EQU CYREG_PRT1_AMUX
ResistiveTouch_1_xp__BIE EQU CYREG_PRT1_BIE
ResistiveTouch_1_xp__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ResistiveTouch_1_xp__BYP EQU CYREG_PRT1_BYP
ResistiveTouch_1_xp__CTL EQU CYREG_PRT1_CTL
ResistiveTouch_1_xp__DM0 EQU CYREG_PRT1_DM0
ResistiveTouch_1_xp__DM1 EQU CYREG_PRT1_DM1
ResistiveTouch_1_xp__DM2 EQU CYREG_PRT1_DM2
ResistiveTouch_1_xp__DR EQU CYREG_PRT1_DR
ResistiveTouch_1_xp__INP_DIS EQU CYREG_PRT1_INP_DIS
ResistiveTouch_1_xp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ResistiveTouch_1_xp__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ResistiveTouch_1_xp__LCD_EN EQU CYREG_PRT1_LCD_EN
ResistiveTouch_1_xp__MASK EQU 0x40
ResistiveTouch_1_xp__PORT EQU 1
ResistiveTouch_1_xp__PRT EQU CYREG_PRT1_PRT
ResistiveTouch_1_xp__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ResistiveTouch_1_xp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ResistiveTouch_1_xp__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ResistiveTouch_1_xp__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ResistiveTouch_1_xp__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ResistiveTouch_1_xp__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ResistiveTouch_1_xp__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ResistiveTouch_1_xp__PS EQU CYREG_PRT1_PS
ResistiveTouch_1_xp__SHIFT EQU 6
ResistiveTouch_1_xp__SLW EQU CYREG_PRT1_SLW

/* ResistiveTouch_1_ym */
ResistiveTouch_1_ym__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
ResistiveTouch_1_ym__0__MASK EQU 0x20
ResistiveTouch_1_ym__0__PC EQU CYREG_PRT1_PC5
ResistiveTouch_1_ym__0__PORT EQU 1
ResistiveTouch_1_ym__0__SHIFT EQU 5
ResistiveTouch_1_ym__AG EQU CYREG_PRT1_AG
ResistiveTouch_1_ym__AMUX EQU CYREG_PRT1_AMUX
ResistiveTouch_1_ym__BIE EQU CYREG_PRT1_BIE
ResistiveTouch_1_ym__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ResistiveTouch_1_ym__BYP EQU CYREG_PRT1_BYP
ResistiveTouch_1_ym__CTL EQU CYREG_PRT1_CTL
ResistiveTouch_1_ym__DM0 EQU CYREG_PRT1_DM0
ResistiveTouch_1_ym__DM1 EQU CYREG_PRT1_DM1
ResistiveTouch_1_ym__DM2 EQU CYREG_PRT1_DM2
ResistiveTouch_1_ym__DR EQU CYREG_PRT1_DR
ResistiveTouch_1_ym__INP_DIS EQU CYREG_PRT1_INP_DIS
ResistiveTouch_1_ym__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ResistiveTouch_1_ym__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ResistiveTouch_1_ym__LCD_EN EQU CYREG_PRT1_LCD_EN
ResistiveTouch_1_ym__MASK EQU 0x20
ResistiveTouch_1_ym__PORT EQU 1
ResistiveTouch_1_ym__PRT EQU CYREG_PRT1_PRT
ResistiveTouch_1_ym__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ResistiveTouch_1_ym__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ResistiveTouch_1_ym__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ResistiveTouch_1_ym__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ResistiveTouch_1_ym__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ResistiveTouch_1_ym__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ResistiveTouch_1_ym__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ResistiveTouch_1_ym__PS EQU CYREG_PRT1_PS
ResistiveTouch_1_ym__SHIFT EQU 5
ResistiveTouch_1_ym__SLW EQU CYREG_PRT1_SLW

/* ResistiveTouch_1_yp */
ResistiveTouch_1_yp__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
ResistiveTouch_1_yp__0__MASK EQU 0x10
ResistiveTouch_1_yp__0__PC EQU CYREG_PRT1_PC4
ResistiveTouch_1_yp__0__PORT EQU 1
ResistiveTouch_1_yp__0__SHIFT EQU 4
ResistiveTouch_1_yp__AG EQU CYREG_PRT1_AG
ResistiveTouch_1_yp__AMUX EQU CYREG_PRT1_AMUX
ResistiveTouch_1_yp__BIE EQU CYREG_PRT1_BIE
ResistiveTouch_1_yp__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ResistiveTouch_1_yp__BYP EQU CYREG_PRT1_BYP
ResistiveTouch_1_yp__CTL EQU CYREG_PRT1_CTL
ResistiveTouch_1_yp__DM0 EQU CYREG_PRT1_DM0
ResistiveTouch_1_yp__DM1 EQU CYREG_PRT1_DM1
ResistiveTouch_1_yp__DM2 EQU CYREG_PRT1_DM2
ResistiveTouch_1_yp__DR EQU CYREG_PRT1_DR
ResistiveTouch_1_yp__INP_DIS EQU CYREG_PRT1_INP_DIS
ResistiveTouch_1_yp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ResistiveTouch_1_yp__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ResistiveTouch_1_yp__LCD_EN EQU CYREG_PRT1_LCD_EN
ResistiveTouch_1_yp__MASK EQU 0x10
ResistiveTouch_1_yp__PORT EQU 1
ResistiveTouch_1_yp__PRT EQU CYREG_PRT1_PRT
ResistiveTouch_1_yp__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ResistiveTouch_1_yp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ResistiveTouch_1_yp__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ResistiveTouch_1_yp__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ResistiveTouch_1_yp__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ResistiveTouch_1_yp__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ResistiveTouch_1_yp__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ResistiveTouch_1_yp__PS EQU CYREG_PRT1_PS
ResistiveTouch_1_yp__SHIFT EQU 4
ResistiveTouch_1_yp__SLW EQU CYREG_PRT1_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 75000000
BCLK__BUS_CLK__KHZ EQU 75000
BCLK__BUS_CLK__MHZ EQU 75
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00008007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x00000007
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
