#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19cdaa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19a9160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x19c16f0 .functor NOT 1, L_0x19f5e30, C4<0>, C4<0>, C4<0>;
L_0x19f55b0 .functor XOR 5, L_0x19f5a60, L_0x19f5b90, C4<00000>, C4<00000>;
L_0x19f5d20 .functor XOR 5, L_0x19f55b0, L_0x19f5c80, C4<00000>, C4<00000>;
v0x19f22d0_0 .net *"_ivl_10", 4 0, L_0x19f5c80;  1 drivers
v0x19f23d0_0 .net *"_ivl_12", 4 0, L_0x19f5d20;  1 drivers
v0x19f24b0_0 .net *"_ivl_2", 4 0, L_0x19f59c0;  1 drivers
v0x19f2570_0 .net *"_ivl_4", 4 0, L_0x19f5a60;  1 drivers
v0x19f2650_0 .net *"_ivl_6", 4 0, L_0x19f5b90;  1 drivers
v0x19f2780_0 .net *"_ivl_8", 4 0, L_0x19f55b0;  1 drivers
v0x19f2860_0 .var "clk", 0 0;
v0x19f2900_0 .var/2u "stats1", 159 0;
v0x19f29c0_0 .var/2u "strobe", 0 0;
v0x19f2b10_0 .net "sum_dut", 4 0, L_0x19f5620;  1 drivers
v0x19f2bd0_0 .net "sum_ref", 4 0, L_0x19f32e0;  1 drivers
v0x19f2c70_0 .net "tb_match", 0 0, L_0x19f5e30;  1 drivers
v0x19f2d10_0 .net "tb_mismatch", 0 0, L_0x19c16f0;  1 drivers
v0x19f2dd0_0 .net "x", 3 0, v0x19eeb80_0;  1 drivers
v0x19f2e90_0 .net "y", 3 0, v0x19eec40_0;  1 drivers
L_0x19f59c0 .concat [ 5 0 0 0], L_0x19f32e0;
L_0x19f5a60 .concat [ 5 0 0 0], L_0x19f32e0;
L_0x19f5b90 .concat [ 5 0 0 0], L_0x19f5620;
L_0x19f5c80 .concat [ 5 0 0 0], L_0x19f32e0;
L_0x19f5e30 .cmp/eeq 5, L_0x19f59c0, L_0x19f5d20;
S_0x19cba80 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x19a9160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x19b30b0_0 .net *"_ivl_0", 4 0, L_0x19f2fd0;  1 drivers
L_0x7f4a068b8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19b8bb0_0 .net *"_ivl_3", 0 0, L_0x7f4a068b8018;  1 drivers
v0x19b5ff0_0 .net *"_ivl_4", 4 0, L_0x19f3160;  1 drivers
L_0x7f4a068b8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19b3400_0 .net *"_ivl_7", 0 0, L_0x7f4a068b8060;  1 drivers
v0x19ee510_0 .net "sum", 4 0, L_0x19f32e0;  alias, 1 drivers
v0x19ee640_0 .net "x", 3 0, v0x19eeb80_0;  alias, 1 drivers
v0x19ee720_0 .net "y", 3 0, v0x19eec40_0;  alias, 1 drivers
L_0x19f2fd0 .concat [ 4 1 0 0], v0x19eeb80_0, L_0x7f4a068b8018;
L_0x19f3160 .concat [ 4 1 0 0], v0x19eec40_0, L_0x7f4a068b8060;
L_0x19f32e0 .arith/sum 5, L_0x19f2fd0, L_0x19f3160;
S_0x19ee880 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x19a9160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x19eeaa0_0 .net "clk", 0 0, v0x19f2860_0;  1 drivers
v0x19eeb80_0 .var "x", 3 0;
v0x19eec40_0 .var "y", 3 0;
E_0x19bcb20/0 .event negedge, v0x19eeaa0_0;
E_0x19bcb20/1 .event posedge, v0x19eeaa0_0;
E_0x19bcb20 .event/or E_0x19bcb20/0, E_0x19bcb20/1;
S_0x19eed20 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x19a9160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x19f1b90_0 .net *"_ivl_45", 0 0, L_0x19f5850;  1 drivers
v0x19f1c90_0 .net "carry", 3 0, L_0x19f5510;  1 drivers
v0x19f1d70_0 .net "sum", 4 0, L_0x19f5620;  alias, 1 drivers
v0x19f1e30_0 .net "x", 3 0, v0x19eeb80_0;  alias, 1 drivers
v0x19f1ef0_0 .net "y", 3 0, v0x19eec40_0;  alias, 1 drivers
L_0x19f3920 .part v0x19eeb80_0, 0, 1;
L_0x19f3a50 .part v0x19eec40_0, 0, 1;
L_0x19f4080 .part v0x19eeb80_0, 1, 1;
L_0x19f41b0 .part v0x19eec40_0, 1, 1;
L_0x19f4310 .part L_0x19f5510, 0, 1;
L_0x19f48b0 .part v0x19eeb80_0, 2, 1;
L_0x19f4a20 .part v0x19eec40_0, 2, 1;
L_0x19f4b50 .part L_0x19f5510, 1, 1;
L_0x19f5130 .part v0x19eeb80_0, 3, 1;
L_0x19f5260 .part v0x19eec40_0, 3, 1;
L_0x19f5470 .part L_0x19f5510, 2, 1;
L_0x19f5510 .concat8 [ 1 1 1 1], L_0x19f37d0, L_0x19f3f30, L_0x19f4760, L_0x19f4fe0;
LS_0x19f5620_0_0 .concat8 [ 1 1 1 1], L_0x19f3420, L_0x19f3bf0, L_0x19f4420, L_0x19f4cb0;
LS_0x19f5620_0_4 .concat8 [ 1 0 0 0], L_0x19f5850;
L_0x19f5620 .concat8 [ 4 1 0 0], LS_0x19f5620_0_0, LS_0x19f5620_0_4;
L_0x19f5850 .part L_0x19f5510, 3, 1;
S_0x19eef00 .scope module, "fa0" "full_adder" 4 11, 4 20 0, S_0x19eed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x19cf490 .functor XOR 1, L_0x19f3920, L_0x19f3a50, C4<0>, C4<0>;
L_0x7f4a068b80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x19f3420 .functor XOR 1, L_0x19cf490, L_0x7f4a068b80a8, C4<0>, C4<0>;
L_0x19f34e0 .functor AND 1, L_0x19f3920, L_0x19f3a50, C4<1>, C4<1>;
L_0x19f3620 .functor XOR 1, L_0x19f3920, L_0x19f3a50, C4<0>, C4<0>;
L_0x19f36c0 .functor AND 1, L_0x7f4a068b80a8, L_0x19f3620, C4<1>, C4<1>;
L_0x19f37d0 .functor OR 1, L_0x19f34e0, L_0x19f36c0, C4<0>, C4<0>;
v0x19ef190_0 .net *"_ivl_0", 0 0, L_0x19cf490;  1 drivers
v0x19ef290_0 .net *"_ivl_4", 0 0, L_0x19f34e0;  1 drivers
v0x19ef370_0 .net *"_ivl_6", 0 0, L_0x19f3620;  1 drivers
v0x19ef460_0 .net *"_ivl_8", 0 0, L_0x19f36c0;  1 drivers
v0x19ef540_0 .net "a", 0 0, L_0x19f3920;  1 drivers
v0x19ef650_0 .net "b", 0 0, L_0x19f3a50;  1 drivers
v0x19ef710_0 .net "carry_in", 0 0, L_0x7f4a068b80a8;  1 drivers
v0x19ef7d0_0 .net "carry_out", 0 0, L_0x19f37d0;  1 drivers
v0x19ef890_0 .net "sum", 0 0, L_0x19f3420;  1 drivers
S_0x19ef9f0 .scope module, "fa1" "full_adder" 4 12, 4 20 0, S_0x19eed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x19f3b80 .functor XOR 1, L_0x19f4080, L_0x19f41b0, C4<0>, C4<0>;
L_0x19f3bf0 .functor XOR 1, L_0x19f3b80, L_0x19f4310, C4<0>, C4<0>;
L_0x19f3c90 .functor AND 1, L_0x19f4080, L_0x19f41b0, C4<1>, C4<1>;
L_0x19f3d80 .functor XOR 1, L_0x19f4080, L_0x19f41b0, C4<0>, C4<0>;
L_0x19f3e20 .functor AND 1, L_0x19f4310, L_0x19f3d80, C4<1>, C4<1>;
L_0x19f3f30 .functor OR 1, L_0x19f3c90, L_0x19f3e20, C4<0>, C4<0>;
v0x19efc50_0 .net *"_ivl_0", 0 0, L_0x19f3b80;  1 drivers
v0x19efd30_0 .net *"_ivl_4", 0 0, L_0x19f3c90;  1 drivers
v0x19efe10_0 .net *"_ivl_6", 0 0, L_0x19f3d80;  1 drivers
v0x19eff00_0 .net *"_ivl_8", 0 0, L_0x19f3e20;  1 drivers
v0x19effe0_0 .net "a", 0 0, L_0x19f4080;  1 drivers
v0x19f00f0_0 .net "b", 0 0, L_0x19f41b0;  1 drivers
v0x19f01b0_0 .net "carry_in", 0 0, L_0x19f4310;  1 drivers
v0x19f0270_0 .net "carry_out", 0 0, L_0x19f3f30;  1 drivers
v0x19f0330_0 .net "sum", 0 0, L_0x19f3bf0;  1 drivers
S_0x19f0520 .scope module, "fa2" "full_adder" 4 13, 4 20 0, S_0x19eed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x19f43b0 .functor XOR 1, L_0x19f48b0, L_0x19f4a20, C4<0>, C4<0>;
L_0x19f4420 .functor XOR 1, L_0x19f43b0, L_0x19f4b50, C4<0>, C4<0>;
L_0x19f44c0 .functor AND 1, L_0x19f48b0, L_0x19f4a20, C4<1>, C4<1>;
L_0x19f45b0 .functor XOR 1, L_0x19f48b0, L_0x19f4a20, C4<0>, C4<0>;
L_0x19f4650 .functor AND 1, L_0x19f4b50, L_0x19f45b0, C4<1>, C4<1>;
L_0x19f4760 .functor OR 1, L_0x19f44c0, L_0x19f4650, C4<0>, C4<0>;
v0x19f0790_0 .net *"_ivl_0", 0 0, L_0x19f43b0;  1 drivers
v0x19f0870_0 .net *"_ivl_4", 0 0, L_0x19f44c0;  1 drivers
v0x19f0950_0 .net *"_ivl_6", 0 0, L_0x19f45b0;  1 drivers
v0x19f0a40_0 .net *"_ivl_8", 0 0, L_0x19f4650;  1 drivers
v0x19f0b20_0 .net "a", 0 0, L_0x19f48b0;  1 drivers
v0x19f0c30_0 .net "b", 0 0, L_0x19f4a20;  1 drivers
v0x19f0cf0_0 .net "carry_in", 0 0, L_0x19f4b50;  1 drivers
v0x19f0db0_0 .net "carry_out", 0 0, L_0x19f4760;  1 drivers
v0x19f0e70_0 .net "sum", 0 0, L_0x19f4420;  1 drivers
S_0x19f1060 .scope module, "fa3" "full_adder" 4 14, 4 20 0, S_0x19eed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x19f4c40 .functor XOR 1, L_0x19f5130, L_0x19f5260, C4<0>, C4<0>;
L_0x19f4cb0 .functor XOR 1, L_0x19f4c40, L_0x19f5470, C4<0>, C4<0>;
L_0x19f4d20 .functor AND 1, L_0x19f5130, L_0x19f5260, C4<1>, C4<1>;
L_0x19f4e30 .functor XOR 1, L_0x19f5130, L_0x19f5260, C4<0>, C4<0>;
L_0x19f4ed0 .functor AND 1, L_0x19f5470, L_0x19f4e30, C4<1>, C4<1>;
L_0x19f4fe0 .functor OR 1, L_0x19f4d20, L_0x19f4ed0, C4<0>, C4<0>;
v0x19f12a0_0 .net *"_ivl_0", 0 0, L_0x19f4c40;  1 drivers
v0x19f13a0_0 .net *"_ivl_4", 0 0, L_0x19f4d20;  1 drivers
v0x19f1480_0 .net *"_ivl_6", 0 0, L_0x19f4e30;  1 drivers
v0x19f1570_0 .net *"_ivl_8", 0 0, L_0x19f4ed0;  1 drivers
v0x19f1650_0 .net "a", 0 0, L_0x19f5130;  1 drivers
v0x19f1760_0 .net "b", 0 0, L_0x19f5260;  1 drivers
v0x19f1820_0 .net "carry_in", 0 0, L_0x19f5470;  1 drivers
v0x19f18e0_0 .net "carry_out", 0 0, L_0x19f4fe0;  1 drivers
v0x19f19a0_0 .net "sum", 0 0, L_0x19f4cb0;  1 drivers
S_0x19f20d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x19a9160;
 .timescale -12 -12;
E_0x19bcfd0 .event anyedge, v0x19f29c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19f29c0_0;
    %nor/r;
    %assign/vec4 v0x19f29c0_0, 0;
    %wait E_0x19bcfd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19ee880;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19bcb20;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x19eec40_0, 0;
    %assign/vec4 v0x19eeb80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x19a9160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19f2860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19f29c0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x19a9160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x19f2860_0;
    %inv;
    %store/vec4 v0x19f2860_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x19a9160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19eeaa0_0, v0x19f2d10_0, v0x19f2dd0_0, v0x19f2e90_0, v0x19f2bd0_0, v0x19f2b10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x19a9160;
T_5 ;
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x19a9160;
T_6 ;
    %wait E_0x19bcb20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19f2900_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f2900_0, 4, 32;
    %load/vec4 v0x19f2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f2900_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19f2900_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f2900_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x19f2bd0_0;
    %load/vec4 v0x19f2bd0_0;
    %load/vec4 v0x19f2b10_0;
    %xor;
    %load/vec4 v0x19f2bd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f2900_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x19f2900_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19f2900_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/m2014_q4j/iter3/response3/top_module.sv";
