use std::collections::HashMap;

use crate::sim_builder::{
    build_simulation, read_wire_by_index, GateKind, GraphDesc, WireDesc,
};

use super::app::App;
use super::graph::{EditorGraph, EditorNodeKind};

impl App {
    // ─────────────────────────────────────────────────────────────────────────
    //  Build
    // ─────────────────────────────────────────────────────────────────────────

    /// (Re-)compile the current editor graph into a runnable [`Simulation`].
    pub fn build_simulation_from_graph(&mut self) {
        let current_desc = editor_graph_to_desc(&self.graph);
        let library_descs: HashMap<String, GraphDesc> = self
            .library
            .iter()
            .map(|(name, saved_gate)| (name.clone(), editor_graph_to_desc(&saved_gate.graph)))
            .collect();

        let port_to_wire_index = build_port_to_wire_index_map(&current_desc);

        match build_simulation(&current_desc, &library_descs) {
            Ok(simulation) => {
                self.simulation         = Some(simulation);
                self.port_to_wire_index = port_to_wire_index;
                self.simulation_error   = None;
            }
            Err(error_message) => {
                self.simulation         = None;
                self.port_to_wire_index = HashMap::new();
                self.simulation_error   = Some(error_message);
            }
        }
        self.live_wire_signals = HashMap::new();
        self.output_states     = vec![false; self.graph.outputs.len()];
    }

    // ─────────────────────────────────────────────────────────────────────────
    //  Step
    // ─────────────────────────────────────────────────────────────────────────

    /// Inject the current input states, advance the simulation by one tick, and
    /// snapshot the resulting wire signals into `live_wire_signals`.
    pub fn step_simulation(&mut self) {
        let Some(simulation) = &mut self.simulation else { return };

        for (input_index, &input_value) in self.input_states.iter().enumerate() {
            if input_index < simulation.input_wires.len() {
                simulation.force_set_wire(simulation.input_wires[input_index], input_value);
            }
        }

        simulation.run_one_tick();
        self.output_states = simulation.outputs().collect();

        self.live_wire_signals.clear();
        for &wire_index in self.port_to_wire_index.values() {
            let signal = read_wire_by_index(simulation, wire_index);
            self.live_wire_signals.insert(wire_index, signal);
        }
    }
}

// ─────────────────────────────────────────────────────────────────────────────
//  EditorGraph → GraphDesc translation
// ─────────────────────────────────────────────────────────────────────────────

pub fn editor_graph_to_desc(graph: &EditorGraph) -> GraphDesc {
    let input_count  = graph.inputs.len();
    let output_count = graph.outputs.len();
    GraphDesc {
        n_inputs:    input_count,
        n_outputs:   output_count,
        input_base:  0,
        output_base: input_count,
        gate_base:   input_count + output_count,
        gates: graph.nodes.iter().map(|node| {
            let kind = match &node.kind {
                EditorNodeKind::Nand           => GateKind::Nand,
                EditorNodeKind::SavedGate(name) => GateKind::SavedGate(name.clone()),
            };
            (node.input_count, node.output_count, kind)
        }).collect(),
        wires: graph.wires.iter().map(|wire| WireDesc {
            from: wire.from.clone(),
            to:   wire.to.clone(),
        }).collect(),
    }
}

pub fn build_port_to_wire_index_map(
    desc: &GraphDesc,
) -> HashMap<(usize, usize, bool), u32> {
    let mut port_to_wire: HashMap<(usize, usize, bool), u32> = HashMap::new();
    let mut next_wire_id: u32 = 0;

    for input_index in 0..desc.n_inputs {
        let node_id = desc.input_base + input_index;
        port_to_wire.insert((node_id, 0, true), next_wire_id);
        next_wire_id += 1;
    }

    for (gate_slot, (_, gate_output_count, _)) in desc.gates.iter().enumerate() {
        let node_id = desc.gate_base + gate_slot;
        for port_index in 0..*gate_output_count {
            port_to_wire.insert((node_id, port_index, true), next_wire_id);
            next_wire_id += 1;
        }
    }

    port_to_wire
}