// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2025.1.0.39.0
// Netlist written on Tue Sep  9 21:33:13 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/chris/onedrive/desktop/wu-e155-lab2/e155-lab2/lab2_aiprototype/source/impl_1/seven_seg_decoder_mux.sv"
// file 1 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v"
// file 2 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd"
// file 3 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v"
// file 23 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v"
// file 24 "c:/lscc/radiant/2025.1/ip/common/adder/rtl/lscc_adder.v"
// file 25 "c:/lscc/radiant/2025.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 26 "c:/lscc/radiant/2025.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 27 "c:/lscc/radiant/2025.1/ip/common/counter/rtl/lscc_cntr.v"
// file 28 "c:/lscc/radiant/2025.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 29 "c:/lscc/radiant/2025.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 30 "c:/lscc/radiant/2025.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 31 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 32 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 33 "c:/lscc/radiant/2025.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 34 "c:/lscc/radiant/2025.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 35 "c:/lscc/radiant/2025.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 36 "c:/lscc/radiant/2025.1/ip/common/rom/rtl/lscc_rom.v"
// file 37 "c:/lscc/radiant/2025.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 38 "c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v"
// file 39 "c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v"
// file 40 "c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v"
// file 41 "c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v"
// file 42 "c:/lscc/radiant/2025.1/ip/pmi/pmi_dsp.v"
// file 43 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v"
// file 44 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v"
// file 45 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v"
// file 46 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v"
// file 47 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v"
// file 48 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v"
// file 49 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v"
// file 50 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v"
// file 51 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v"
// file 52 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v"
// file 53 "c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v"
// file 54 "c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module seven_seg_decoder_mux
//

module seven_seg_decoder_mux (input clk, input rst_n, input [3:0]digit0_in, 
            input [3:0]digit1_in, output [6:0]seg0_out, output [6:0]seg1_out, 
            output digit0_enable, output digit1_enable);
    
    (* is_clock=1, lineinfo="@0(4[25],4[28])" *) wire clk_c;
    wire rst_n_c;
    wire digit0_in_c_3;
    wire digit0_in_c_2;
    wire digit0_in_c_1;
    wire digit0_in_c_0;
    wire digit1_in_c_3;
    wire digit1_in_c_2;
    wire digit1_in_c_1;
    wire digit1_in_c_0;
    wire digit1_enable_c_N_17;
    wire [3:0]mux_input;
    wire [6:0]decoded_seg;
    wire digit1_enable_c;
    wire seg0_out_c_6;
    wire seg0_out_c_5;
    wire seg0_out_c_4;
    wire seg0_out_c_3;
    wire seg0_out_c_2;
    wire seg0_out_c_1;
    wire seg0_out_c_0;
    wire seg1_out_c_6;
    wire seg1_out_c_5;
    wire seg1_out_c_4;
    wire seg1_out_c_3;
    wire seg1_out_c_2;
    wire seg1_out_c_1;
    wire seg1_out_c_0;
    wire [15:0]clk_counter;
    
    wire GND_net, VCC_net, n304, seg1_out_c_0_N_46, n298, n302, 
        n300, n296, n622, n294, n292, n637, n634, n2, n3, 
        n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, 
        n15, n16, n616;
    wire [15:0]clk_counter_15__N_15;
    
    wire n619, n631, n306, n628, n640, n625;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg1_reg_i0_i7 (.D(decoded_seg[6]), 
            .SP(digit1_enable_c), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg1_out_c_6));
    defparam seg1_reg_i0_i7.REGSET = "SET";
    defparam seg1_reg_i0_i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i16 (.D(clk_counter_15__N_15[15]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(clk_counter[15]));
    defparam clk_counter_27__i16.REGSET = "RESET";
    defparam clk_counter_27__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i15 (.D(clk_counter_15__N_15[14]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n2));
    defparam clk_counter_27__i15.REGSET = "RESET";
    defparam clk_counter_27__i15.SRMODE = "ASYNC";
    (* lineinfo="@0(27[9],34[12])" *) FD1P3XZ mux_select (.D(clk_counter[15]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(digit1_enable_c));
    defparam mux_select.REGSET = "RESET";
    defparam mux_select.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@0(88[28],88[39])" *) LUT4 digit1_enable_c_I_0_1_lut (.A(digit1_enable_c), 
            .Z(digit1_enable_c_N_17));
    defparam digit1_enable_c_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(39[9],42[16])" *) LUT4 digit1_enable_c_I_0_3_3_lut (.A(digit0_in_c_2), 
            .B(digit1_in_c_2), .C(digit1_enable_c), .Z(mux_input[2]));
    defparam digit1_enable_c_I_0_3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(39[9],42[16])" *) LUT4 digit1_enable_c_I_0_2_3_lut (.A(digit0_in_c_3), 
            .B(digit1_in_c_3), .C(digit1_enable_c), .Z(mux_input[3]));
    defparam digit1_enable_c_I_0_2_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(31[28],31[43])" *) FA2 clk_counter_27_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(clk_counter[15]), .D0(n306), .CI0(n306), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n640), .CI1(n640), 
            .CO0(n640), .S0(clk_counter_15__N_15[15]));
    defparam clk_counter_27_add_4_17.INIT0 = "0xc33c";
    defparam clk_counter_27_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(31[28],31[43])" *) FA2 clk_counter_27_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(n3), .D0(n304), .CI0(n304), .A1(GND_net), 
            .B1(GND_net), .C1(n2), .D1(n637), .CI1(n637), .CO0(n637), 
            .CO1(n306), .S0(clk_counter_15__N_15[13]), .S1(clk_counter_15__N_15[14]));
    defparam clk_counter_27_add_4_15.INIT0 = "0xc33c";
    defparam clk_counter_27_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(39[9],42[16])" *) LUT4 digit1_enable_c_I_0_5_3_lut (.A(digit0_in_c_0), 
            .B(digit1_in_c_0), .C(digit1_enable_c), .Z(mux_input[0]));
    defparam digit1_enable_c_I_0_5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(39[9],42[16])" *) LUT4 digit1_enable_c_I_0_4_3_lut (.A(digit0_in_c_1), 
            .B(digit1_in_c_1), .C(digit1_enable_c), .Z(mux_input[1]));
    defparam digit1_enable_c_I_0_4_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@0(48[9],65[16])" *) LUT4 decoded_seg_6__I_0_4_lut (.A(mux_input[1]), 
            .B(mux_input[0]), .C(mux_input[3]), .D(mux_input[2]), .Z(decoded_seg[6]));
    defparam decoded_seg_6__I_0_4_lut.INIT = "0x1805";
    (* lut_function="(A (B (C)+!B !(C+(D)))+!A !(B (C+(D))+!B !(C (D))))" *) LUT4 n547_bdd_4_lut_4_lut (.A(mux_input[2]), 
            .B(mux_input[0]), .C(mux_input[1]), .D(mux_input[3]), .Z(decoded_seg[3]));
    defparam n547_bdd_4_lut_4_lut.INIT = "0x9086";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i14 (.D(clk_counter_15__N_15[13]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n3));
    defparam clk_counter_27__i14.REGSET = "RESET";
    defparam clk_counter_27__i14.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@0(27[13],27[19])" *) LUT4 i6_1_lut (.A(rst_n_c), 
            .Z(seg1_out_c_0_N_46));
    defparam i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A ((D)+!C)+!A (B (D)+!B !(C))))", lineinfo="@0(48[9],65[16])" *) LUT4 decoded_seg_4__I_0_4_lut_4_lut (.A(mux_input[1]), 
            .B(mux_input[2]), .C(mux_input[0]), .D(mux_input[3]), .Z(decoded_seg[4]));
    defparam decoded_seg_4__I_0_4_lut_4_lut.INIT = "0x10f4";
    (* lineinfo="@0(7[25],7[34])" *) IB \digit1_in_pad[0]  (.I(digit1_in[0]), 
            .O(digit1_in_c_0));
    (* lineinfo="@0(7[25],7[34])" *) IB \digit1_in_pad[1]  (.I(digit1_in[1]), 
            .O(digit1_in_c_1));
    (* lineinfo="@0(7[25],7[34])" *) IB \digit1_in_pad[2]  (.I(digit1_in[2]), 
            .O(digit1_in_c_2));
    (* lineinfo="@0(7[25],7[34])" *) IB \digit1_in_pad[3]  (.I(digit1_in[3]), 
            .O(digit1_in_c_3));
    (* lineinfo="@0(6[25],6[34])" *) IB \digit0_in_pad[0]  (.I(digit0_in[0]), 
            .O(digit0_in_c_0));
    (* lineinfo="@0(6[25],6[34])" *) IB \digit0_in_pad[1]  (.I(digit0_in[1]), 
            .O(digit0_in_c_1));
    (* lineinfo="@0(6[25],6[34])" *) IB \digit0_in_pad[2]  (.I(digit0_in[2]), 
            .O(digit0_in_c_2));
    (* lineinfo="@0(6[25],6[34])" *) IB \digit0_in_pad[3]  (.I(digit0_in[3]), 
            .O(digit0_in_c_3));
    (* lineinfo="@0(5[25],5[30])" *) IB rst_n_pad (.I(rst_n), .O(rst_n_c));
    (* lineinfo="@0(4[25],4[28])" *) IB clk_pad (.I(clk), .O(clk_c));
    (* lineinfo="@0(11[25],11[38])" *) OB digit1_enable_pad (.I(digit1_enable_c), 
            .O(digit1_enable));
    (* lineinfo="@0(10[25],10[38])" *) OB digit0_enable_pad (.I(digit1_enable_c_N_17), 
            .O(digit0_enable));
    (* lineinfo="@0(9[25],9[33])" *) OB \seg1_out_pad[0]  (.I(seg1_out_c_0), 
            .O(seg1_out[0]));
    (* lineinfo="@0(9[25],9[33])" *) OB \seg1_out_pad[1]  (.I(seg1_out_c_1), 
            .O(seg1_out[1]));
    (* lineinfo="@0(9[25],9[33])" *) OB \seg1_out_pad[2]  (.I(seg1_out_c_2), 
            .O(seg1_out[2]));
    (* lineinfo="@0(9[25],9[33])" *) OB \seg1_out_pad[3]  (.I(seg1_out_c_3), 
            .O(seg1_out[3]));
    (* lineinfo="@0(9[25],9[33])" *) OB \seg1_out_pad[4]  (.I(seg1_out_c_4), 
            .O(seg1_out[4]));
    (* lineinfo="@0(9[25],9[33])" *) OB \seg1_out_pad[5]  (.I(seg1_out_c_5), 
            .O(seg1_out[5]));
    (* lineinfo="@0(9[25],9[33])" *) OB \seg1_out_pad[6]  (.I(seg1_out_c_6), 
            .O(seg1_out[6]));
    (* lineinfo="@0(8[25],8[33])" *) OB \seg0_out_pad[0]  (.I(seg0_out_c_0), 
            .O(seg0_out[0]));
    (* lineinfo="@0(8[25],8[33])" *) OB \seg0_out_pad[1]  (.I(seg0_out_c_1), 
            .O(seg0_out[1]));
    (* lineinfo="@0(8[25],8[33])" *) OB \seg0_out_pad[2]  (.I(seg0_out_c_2), 
            .O(seg0_out[2]));
    (* lineinfo="@0(8[25],8[33])" *) OB \seg0_out_pad[3]  (.I(seg0_out_c_3), 
            .O(seg0_out[3]));
    (* lineinfo="@0(8[25],8[33])" *) OB \seg0_out_pad[4]  (.I(seg0_out_c_4), 
            .O(seg0_out[4]));
    (* lineinfo="@0(8[25],8[33])" *) OB \seg0_out_pad[5]  (.I(seg0_out_c_5), 
            .O(seg0_out[5]));
    (* lineinfo="@0(8[25],8[33])" *) OB \seg0_out_pad[6]  (.I(seg0_out_c_6), 
            .O(seg0_out[6]));
    (* lut_function="(!(A (B+!(C (D)+!C !(D)))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@0(48[9],65[16])" *) LUT4 mux_input_3__I_0_4_lut (.A(mux_input[2]), 
            .B(mux_input[1]), .C(mux_input[3]), .D(mux_input[0]), .Z(decoded_seg[0]));
    defparam mux_input_3__I_0_4_lut.INIT = "0x6102";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C))+!A !(B ((D)+!C)+!B !(C (D))))", lineinfo="@0(48[9],65[16])" *) LUT4 decoded_seg_1__I_0_4_lut (.A(mux_input[1]), 
            .B(mux_input[3]), .C(mux_input[2]), .D(mux_input[0]), .Z(decoded_seg[1]));
    defparam decoded_seg_1__I_0_4_lut.INIT = "0x98e0";
    (* lut_function="(A (B (C (D)))+!A (B (D)+!B !((D)+!C)))", lineinfo="@0(48[9],65[16])" *) LUT4 decoded_seg_2__I_0_4_lut (.A(mux_input[0]), 
            .B(mux_input[3]), .C(mux_input[1]), .D(mux_input[2]), .Z(decoded_seg[2]));
    defparam decoded_seg_2__I_0_4_lut.INIT = "0xc410";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i13 (.D(clk_counter_15__N_15[12]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n4));
    defparam clk_counter_27__i13.REGSET = "RESET";
    defparam clk_counter_27__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i12 (.D(clk_counter_15__N_15[11]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n5));
    defparam clk_counter_27__i12.REGSET = "RESET";
    defparam clk_counter_27__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i11 (.D(clk_counter_15__N_15[10]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n6));
    defparam clk_counter_27__i11.REGSET = "RESET";
    defparam clk_counter_27__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i10 (.D(clk_counter_15__N_15[9]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n7));
    defparam clk_counter_27__i10.REGSET = "RESET";
    defparam clk_counter_27__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i9 (.D(clk_counter_15__N_15[8]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n8));
    defparam clk_counter_27__i9.REGSET = "RESET";
    defparam clk_counter_27__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i8 (.D(clk_counter_15__N_15[7]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n9));
    defparam clk_counter_27__i8.REGSET = "RESET";
    defparam clk_counter_27__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i7 (.D(clk_counter_15__N_15[6]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n10));
    defparam clk_counter_27__i7.REGSET = "RESET";
    defparam clk_counter_27__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i6 (.D(clk_counter_15__N_15[5]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n11));
    defparam clk_counter_27__i6.REGSET = "RESET";
    defparam clk_counter_27__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i5 (.D(clk_counter_15__N_15[4]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n12));
    defparam clk_counter_27__i5.REGSET = "RESET";
    defparam clk_counter_27__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i4 (.D(clk_counter_15__N_15[3]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n13));
    defparam clk_counter_27__i4.REGSET = "RESET";
    defparam clk_counter_27__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i3 (.D(clk_counter_15__N_15[2]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n14));
    defparam clk_counter_27__i3.REGSET = "RESET";
    defparam clk_counter_27__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i2 (.D(clk_counter_15__N_15[1]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n15));
    defparam clk_counter_27__i2.REGSET = "RESET";
    defparam clk_counter_27__i2.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg0_reg_i0_i6 (.D(decoded_seg[5]), 
            .SP(digit1_enable_c_N_17), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg0_out_c_5));
    defparam seg0_reg_i0_i6.REGSET = "SET";
    defparam seg0_reg_i0_i6.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg0_reg_i0_i5 (.D(decoded_seg[4]), 
            .SP(digit1_enable_c_N_17), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg0_out_c_4));
    defparam seg0_reg_i0_i5.REGSET = "SET";
    defparam seg0_reg_i0_i5.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg0_reg_i0_i4 (.D(decoded_seg[3]), 
            .SP(digit1_enable_c_N_17), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg0_out_c_3));
    defparam seg0_reg_i0_i4.REGSET = "SET";
    defparam seg0_reg_i0_i4.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg0_reg_i0_i3 (.D(decoded_seg[2]), 
            .SP(digit1_enable_c_N_17), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg0_out_c_2));
    defparam seg0_reg_i0_i3.REGSET = "SET";
    defparam seg0_reg_i0_i3.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg0_reg_i0_i2 (.D(decoded_seg[1]), 
            .SP(digit1_enable_c_N_17), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg0_out_c_1));
    defparam seg0_reg_i0_i2.REGSET = "SET";
    defparam seg0_reg_i0_i2.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg0_reg_i0_i1 (.D(decoded_seg[0]), 
            .SP(digit1_enable_c_N_17), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg0_out_c_0));
    defparam seg0_reg_i0_i1.REGSET = "SET";
    defparam seg0_reg_i0_i1.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg1_reg_i0_i6 (.D(decoded_seg[5]), 
            .SP(digit1_enable_c), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg1_out_c_5));
    defparam seg1_reg_i0_i6.REGSET = "SET";
    defparam seg1_reg_i0_i6.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg1_reg_i0_i5 (.D(decoded_seg[4]), 
            .SP(digit1_enable_c), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg1_out_c_4));
    defparam seg1_reg_i0_i5.REGSET = "SET";
    defparam seg1_reg_i0_i5.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg1_reg_i0_i4 (.D(decoded_seg[3]), 
            .SP(digit1_enable_c), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg1_out_c_3));
    defparam seg1_reg_i0_i4.REGSET = "SET";
    defparam seg1_reg_i0_i4.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg1_reg_i0_i3 (.D(decoded_seg[2]), 
            .SP(digit1_enable_c), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg1_out_c_2));
    defparam seg1_reg_i0_i3.REGSET = "SET";
    defparam seg1_reg_i0_i3.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg1_reg_i0_i2 (.D(decoded_seg[1]), 
            .SP(digit1_enable_c), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg1_out_c_1));
    defparam seg1_reg_i0_i2.REGSET = "SET";
    defparam seg1_reg_i0_i2.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg1_reg_i0_i1 (.D(decoded_seg[0]), 
            .SP(digit1_enable_c), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg1_out_c_0));
    defparam seg1_reg_i0_i1.REGSET = "SET";
    defparam seg1_reg_i0_i1.SRMODE = "ASYNC";
    (* lineinfo="@0(70[9],79[12])" *) FD1P3XZ seg0_reg_i0_i7 (.D(decoded_seg[6]), 
            .SP(digit1_enable_c_N_17), .CK(clk_c), .SR(seg1_out_c_0_N_46), 
            .Q(seg0_out_c_6));
    defparam seg0_reg_i0_i7.REGSET = "SET";
    defparam seg0_reg_i0_i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@0(31[28],31[43])" *) FD1P3XZ clk_counter_27__i1 (.D(clk_counter_15__N_15[0]), 
            .SP(VCC_net), .CK(clk_c), .SR(seg1_out_c_0_N_46), .Q(n16));
    defparam clk_counter_27__i1.REGSET = "RESET";
    defparam clk_counter_27__i1.SRMODE = "ASYNC";
    (* lineinfo="@0(31[28],31[43])" *) FA2 clk_counter_27_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(n5), .D0(n302), .CI0(n302), .A1(GND_net), 
            .B1(GND_net), .C1(n4), .D1(n634), .CI1(n634), .CO0(n634), 
            .CO1(n304), .S0(clk_counter_15__N_15[11]), .S1(clk_counter_15__N_15[12]));
    defparam clk_counter_27_add_4_13.INIT0 = "0xc33c";
    defparam clk_counter_27_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(31[28],31[43])" *) FA2 clk_counter_27_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(n7), .D0(n300), .CI0(n300), .A1(GND_net), 
            .B1(GND_net), .C1(n6), .D1(n631), .CI1(n631), .CO0(n631), 
            .CO1(n302), .S0(clk_counter_15__N_15[9]), .S1(clk_counter_15__N_15[10]));
    defparam clk_counter_27_add_4_11.INIT0 = "0xc33c";
    defparam clk_counter_27_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(31[28],31[43])" *) FA2 clk_counter_27_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n9), .D0(n298), .CI0(n298), .A1(GND_net), 
            .B1(GND_net), .C1(n8), .D1(n628), .CI1(n628), .CO0(n628), 
            .CO1(n300), .S0(clk_counter_15__N_15[7]), .S1(clk_counter_15__N_15[8]));
    defparam clk_counter_27_add_4_9.INIT0 = "0xc33c";
    defparam clk_counter_27_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(31[28],31[43])" *) FA2 clk_counter_27_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n11), .D0(n296), .CI0(n296), .A1(GND_net), 
            .B1(GND_net), .C1(n10), .D1(n625), .CI1(n625), .CO0(n625), 
            .CO1(n298), .S0(clk_counter_15__N_15[5]), .S1(clk_counter_15__N_15[6]));
    defparam clk_counter_27_add_4_7.INIT0 = "0xc33c";
    defparam clk_counter_27_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A !(B (C (D)+!C !(D)))))", lineinfo="@0(48[9],65[16])" *) LUT4 decoded_seg_5__I_0_4_lut_4_lut (.A(mux_input[1]), 
            .B(mux_input[0]), .C(mux_input[2]), .D(mux_input[3]), .Z(decoded_seg[5]));
    defparam decoded_seg_5__I_0_4_lut_4_lut.INIT = "0x408e";
    (* lineinfo="@0(31[28],31[43])" *) FA2 clk_counter_27_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n13), .D0(n294), .CI0(n294), .A1(GND_net), 
            .B1(GND_net), .C1(n12), .D1(n622), .CI1(n622), .CO0(n622), 
            .CO1(n296), .S0(clk_counter_15__N_15[3]), .S1(clk_counter_15__N_15[4]));
    defparam clk_counter_27_add_4_5.INIT0 = "0xc33c";
    defparam clk_counter_27_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(31[28],31[43])" *) FA2 clk_counter_27_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n15), .D0(n292), .CI0(n292), .A1(GND_net), 
            .B1(GND_net), .C1(n14), .D1(n619), .CI1(n619), .CO0(n619), 
            .CO1(n294), .S0(clk_counter_15__N_15[1]), .S1(clk_counter_15__N_15[2]));
    defparam clk_counter_27_add_4_3.INIT0 = "0xc33c";
    defparam clk_counter_27_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(31[28],31[43])" *) FA2 clk_counter_27_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n16), .D1(n616), .CI1(n616), .CO0(n616), .CO1(n292), 
            .S1(clk_counter_15__N_15[0]));
    defparam clk_counter_27_add_4_1.INIT0 = "0xc33c";
    defparam clk_counter_27_add_4_1.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    
endmodule
