

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_21_132'
================================================================
* Date:           Tue Feb  8 11:02:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      17|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|     196|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     196|      58|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U34  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_130_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln21_fu_124_p2  |      icmp|   0|  0|   8|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  17|           4|           3|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_48  |   9|          2|    2|          4|
    |i_fu_46                |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|    5|         10|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |b8_num_1_10_fu_62  |  32|   0|   32|          0|
    |b8_num_1_11_fu_66  |  32|   0|   32|          0|
    |b8_num_1_12_fu_70  |  32|   0|   32|          0|
    |b8_num_1_8_fu_54   |  32|   0|   32|          0|
    |b8_num_1_9_fu_58   |  32|   0|   32|          0|
    |b8_num_1_fu_50     |  32|   0|   32|          0|
    |i_fu_46            |   2|   0|    2|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 196|   0|  196|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_21_132|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_21_132|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_21_132|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_21_132|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_21_132|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_21_132|  return value|
|b8_num_2_0_out            |  out|   32|      ap_vld|                   b8_num_2_0_out|       pointer|
|b8_num_2_0_out_ap_vld     |  out|    1|      ap_vld|                   b8_num_2_0_out|       pointer|
|b8_num_1_0_out            |  out|   32|      ap_vld|                   b8_num_1_0_out|       pointer|
|b8_num_1_0_out_ap_vld     |  out|    1|      ap_vld|                   b8_num_1_0_out|       pointer|
|b8_num_0_0_out            |  out|   32|      ap_vld|                   b8_num_0_0_out|       pointer|
|b8_num_0_0_out_ap_vld     |  out|    1|      ap_vld|                   b8_num_0_0_out|       pointer|
|b8_num_load_2_out         |  out|   32|      ap_vld|                b8_num_load_2_out|       pointer|
|b8_num_load_2_out_ap_vld  |  out|    1|      ap_vld|                b8_num_load_2_out|       pointer|
|b8_num_load_1_out         |  out|   32|      ap_vld|                b8_num_load_1_out|       pointer|
|b8_num_load_1_out_ap_vld  |  out|    1|      ap_vld|                b8_num_load_1_out|       pointer|
|b8_num_load_out           |  out|   32|      ap_vld|                  b8_num_load_out|       pointer|
|b8_num_load_out_ap_vld    |  out|    1|      ap_vld|                  b8_num_load_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b8_num_1 = alloca i32 1"   --->   Operation 5 'alloca' 'b8_num_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b8_num_1_8 = alloca i32 1"   --->   Operation 6 'alloca' 'b8_num_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b8_num_1_9 = alloca i32 1"   --->   Operation 7 'alloca' 'b8_num_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b8_num_1_10 = alloca i32 1"   --->   Operation 8 'alloca' 'b8_num_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b8_num_1_11 = alloca i32 1"   --->   Operation 9 'alloca' 'b8_num_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b8_num_1_12 = alloca i32 1"   --->   Operation 10 'alloca' 'b8_num_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.exit491"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_48 = load i2 %i" [../src/ban.cpp:21]   --->   Operation 13 'load' 'i_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.44ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i_48, i2 3" [../src/ban.cpp:21]   --->   Operation 15 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %i_48, i2 1" [../src/ban.cpp:21]   --->   Operation 17 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split153, void %_ZN3BanC2EiPKf.exit499.preheader.exitStub" [../src/ban.cpp:21]   --->   Operation 18 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/ban.cpp:21]   --->   Operation 19 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.47ns)   --->   "%b8_num_1_14 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 -4.57702, i32 -2.3828, i32 9.02208, i2 %i_48" [../src/ban.cpp:22]   --->   Operation 20 'mux' 'b8_num_1_14' <Predicate = (!icmp_ln21)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%switch_ln22 = switch i2 %i_48, void %branch56, i2 0, void %.split153..split153481_crit_edge, i2 1, void %.split153..split153481_crit_edge1" [../src/ban.cpp:22]   --->   Operation 21 'switch' 'switch_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %b8_num_1_14, i32 %b8_num_1_11" [../src/ban.cpp:22]   --->   Operation 22 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_48 == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %b8_num_1_14, i32 %b8_num_1_8" [../src/ban.cpp:22]   --->   Operation 23 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_48 == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split153481" [../src/ban.cpp:22]   --->   Operation 24 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_48 == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %b8_num_1_14, i32 %b8_num_1_10" [../src/ban.cpp:22]   --->   Operation 25 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_48 == 0)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %b8_num_1_14, i32 %b8_num_1" [../src/ban.cpp:22]   --->   Operation 26 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_48 == 0)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split153481" [../src/ban.cpp:22]   --->   Operation 27 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_48 == 0)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %b8_num_1_14, i32 %b8_num_1_12" [../src/ban.cpp:22]   --->   Operation 28 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_48 != 0 & i_48 != 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %b8_num_1_14, i32 %b8_num_1_9" [../src/ban.cpp:22]   --->   Operation 29 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_48 != 0 & i_48 != 1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split153481" [../src/ban.cpp:22]   --->   Operation 30 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_48 != 0 & i_48 != 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i" [../src/ban.cpp:21]   --->   Operation 31 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.exit491"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%b8_num_1_load = load i32 %b8_num_1"   --->   Operation 33 'load' 'b8_num_1_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%b8_num_1_8_load = load i32 %b8_num_1_8"   --->   Operation 34 'load' 'b8_num_1_8_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%b8_num_1_9_load = load i32 %b8_num_1_9"   --->   Operation 35 'load' 'b8_num_1_9_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b8_num_1_10_load = load i32 %b8_num_1_10"   --->   Operation 36 'load' 'b8_num_1_10_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b8_num_1_11_load = load i32 %b8_num_1_11"   --->   Operation 37 'load' 'b8_num_1_11_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%b8_num_1_12_load = load i32 %b8_num_1_12"   --->   Operation 38 'load' 'b8_num_1_12_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b8_num_2_0_out, i32 %b8_num_1_12_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b8_num_1_0_out, i32 %b8_num_1_11_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b8_num_0_0_out, i32 %b8_num_1_10_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b8_num_load_2_out, i32 %b8_num_1_9_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b8_num_load_1_out, i32 %b8_num_1_8_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b8_num_load_out, i32 %b8_num_1_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b8_num_2_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b8_num_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b8_num_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b8_num_load_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b8_num_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b8_num_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01]
b8_num_1          (alloca           ) [ 01]
b8_num_1_8        (alloca           ) [ 01]
b8_num_1_9        (alloca           ) [ 01]
b8_num_1_10       (alloca           ) [ 01]
b8_num_1_11       (alloca           ) [ 01]
b8_num_1_12       (alloca           ) [ 01]
store_ln0         (store            ) [ 00]
br_ln0            (br               ) [ 00]
i_48              (load             ) [ 01]
specpipeline_ln0  (specpipeline     ) [ 00]
icmp_ln21         (icmp             ) [ 01]
empty             (speclooptripcount) [ 00]
add_ln21          (add              ) [ 00]
br_ln21           (br               ) [ 00]
specloopname_ln21 (specloopname     ) [ 00]
b8_num_1_14       (mux              ) [ 00]
switch_ln22       (switch           ) [ 00]
store_ln22        (store            ) [ 00]
store_ln22        (store            ) [ 00]
br_ln22           (br               ) [ 00]
store_ln22        (store            ) [ 00]
store_ln22        (store            ) [ 00]
br_ln22           (br               ) [ 00]
store_ln22        (store            ) [ 00]
store_ln22        (store            ) [ 00]
br_ln22           (br               ) [ 00]
store_ln21        (store            ) [ 00]
br_ln0            (br               ) [ 00]
b8_num_1_load     (load             ) [ 00]
b8_num_1_8_load   (load             ) [ 00]
b8_num_1_9_load   (load             ) [ 00]
b8_num_1_10_load  (load             ) [ 00]
b8_num_1_11_load  (load             ) [ 00]
b8_num_1_12_load  (load             ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
write_ln0         (write            ) [ 00]
ret_ln0           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b8_num_2_0_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_2_0_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b8_num_1_0_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b8_num_0_0_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b8_num_load_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_load_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b8_num_load_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b8_num_load_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_load_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="b8_num_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="b8_num_1_8_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_8/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b8_num_1_9_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_9/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="b8_num_1_10_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_10/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b8_num_1_11_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_11/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b8_num_1_12_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_12/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln0_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln0_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln0_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_48_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_48/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln21_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="2" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln21_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="b8_num_1_14_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="32" slack="0"/>
<pin id="141" dir="0" index="4" bw="2" slack="0"/>
<pin id="142" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b8_num_1_14/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln22_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln22_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln22_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln22_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln22_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln22_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln21_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="b8_num_1_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="b8_num_1_8_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_8_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="b8_num_1_9_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_9_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="b8_num_1_10_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_10_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="b8_num_1_11_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_11_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="b8_num_1_12_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_12_load/1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="214" class="1005" name="b8_num_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="b8_num_1_8_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_8 "/>
</bind>
</comp>

<comp id="226" class="1005" name="b8_num_1_9_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_9 "/>
</bind>
</comp>

<comp id="232" class="1005" name="b8_num_1_10_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_10 "/>
</bind>
</comp>

<comp id="238" class="1005" name="b8_num_1_11_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_11 "/>
</bind>
</comp>

<comp id="244" class="1005" name="b8_num_1_12_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="147"><net_src comp="121" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="152"><net_src comp="136" pin="5"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="136" pin="5"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="136" pin="5"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="136" pin="5"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="136" pin="5"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="136" pin="5"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="130" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="210"><net_src comp="46" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="217"><net_src comp="50" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="223"><net_src comp="54" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="229"><net_src comp="58" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="235"><net_src comp="62" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="241"><net_src comp="66" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="247"><net_src comp="70" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b8_num_2_0_out | {1 }
	Port: b8_num_1_0_out | {1 }
	Port: b8_num_0_0_out | {1 }
	Port: b8_num_load_2_out | {1 }
	Port: b8_num_load_1_out | {1 }
	Port: b8_num_load_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		i_48 : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		b8_num_1_14 : 2
		switch_ln22 : 2
		store_ln22 : 3
		store_ln22 : 3
		store_ln22 : 3
		store_ln22 : 3
		store_ln22 : 3
		store_ln22 : 3
		store_ln21 : 3
		b8_num_1_load : 1
		b8_num_1_8_load : 1
		b8_num_1_9_load : 1
		b8_num_1_10_load : 1
		b8_num_1_11_load : 1
		b8_num_1_12_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    mux   |   b8_num_1_14_fu_136   |    0    |    14   |
|----------|------------------------|---------|---------|
|    add   |     add_ln21_fu_130    |    0    |    9    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln21_fu_124    |    0    |    8    |
|----------|------------------------|---------|---------|
|          |  write_ln0_write_fu_74 |    0    |    0    |
|          |  write_ln0_write_fu_81 |    0    |    0    |
|   write  |  write_ln0_write_fu_88 |    0    |    0    |
|          |  write_ln0_write_fu_95 |    0    |    0    |
|          | write_ln0_write_fu_102 |    0    |    0    |
|          | write_ln0_write_fu_109 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    31   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|b8_num_1_10_reg_232|   32   |
|b8_num_1_11_reg_238|   32   |
|b8_num_1_12_reg_244|   32   |
| b8_num_1_8_reg_220|   32   |
| b8_num_1_9_reg_226|   32   |
|  b8_num_1_reg_214 |   32   |
|     i_reg_207     |    2   |
+-------------------+--------+
|       Total       |   194  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   194  |    -   |
+-----------+--------+--------+
|   Total   |   194  |   31   |
+-----------+--------+--------+
