Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2612
design__instance__area,24000.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,22
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.004537674598395824
power__switching__total,0.004903138615190983
power__leakage__total,2.5154616167810673E-8
power__total,0.009440838359296322
clock__skew__worst_hold__corner:nom_tt_025C_1v80,4.303209910206269
clock__skew__worst_setup__corner:nom_tt_025C_1v80,4.803209965717422
timing__hold__ws__corner:nom_tt_025C_1v80,0.3182282305520284
timing__setup__ws__corner:nom_tt_025C_1v80,13.216658364048579
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.318228
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.216659
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,22
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.769096808008793
clock__skew__worst_setup__corner:nom_ss_100C_1v60,5.269096863519946
timing__hold__ws__corner:nom_ss_100C_1v60,0.8731002834510484
timing__setup__ws__corner:nom_ss_100C_1v60,6.925647806826517
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.873100
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.925648
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,22
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,4.111709311629509
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.611709367140661
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11389323140301441
timing__setup__ws__corner:nom_ff_n40C_1v95,14.21936475479225
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113893
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,15.710497
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,9
design__max_fanout_violation__count,22
design__max_cap_violation__count,0
clock__skew__worst_hold,4.79758513162638
clock__skew__worst_setup,4.604447620175817
timing__hold__ws,0.11083173581487431
timing__setup__ws,6.777213648771388
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110832
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.777214
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2612
design__instance__area__stdcell,24000.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.700636
design__instance__utilization__stdcell,0.700636
design__instance__count__class:inverter,136
design__instance__count__class:sequential_cell,351
design__instance__count__class:multi_input_combinational_cell,1264
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1899
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,46459.1
design__violations,0
design__instance__count__class:timing_repair_buffer,352
design__instance__count__class:clock_buffer,33
design__instance__count__class:clock_inverter,19
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,209
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,2150
route__net__special,2
route__drc_errors__iter:1,762
route__wirelength__iter:1,53063
route__drc_errors__iter:2,283
route__wirelength__iter:2,52345
route__drc_errors__iter:3,288
route__wirelength__iter:3,52263
route__drc_errors__iter:4,10
route__wirelength__iter:4,52239
route__drc_errors__iter:5,0
route__wirelength__iter:5,52236
route__drc_errors,0
route__wirelength,52236
route__vias,14750
route__vias__singlecut,14750
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,493.71
timing__unannotated_net__count__corner:nom_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,22
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,4.288794329957626
clock__skew__worst_setup__corner:min_tt_025C_1v80,4.788794385468779
timing__hold__ws__corner:min_tt_025C_1v80,0.3138868698249034
timing__setup__ws__corner:min_tt_025C_1v80,13.275456665274078
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313887
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,13.285911
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,22
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,4.743263249762773
clock__skew__worst_setup__corner:min_ss_100C_1v60,5.243263305273926
timing__hold__ws__corner:min_ss_100C_1v60,0.8651068994922839
timing__setup__ws__corner:min_ss_100C_1v60,7.036635473469611
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.865107
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.036635
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,22
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,4.104447564664665
clock__skew__worst_setup__corner:min_ff_n40C_1v95,4.604447620175817
timing__hold__ws__corner:min_ff_n40C_1v95,0.11083173581487431
timing__setup__ws__corner:min_ff_n40C_1v95,14.248660432616177
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110832
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,15.756772
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,22
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.317091251120353
clock__skew__worst_setup__corner:max_tt_025C_1v80,4.817091306631506
timing__hold__ws__corner:max_tt_025C_1v80,0.32331438441628746
timing__setup__ws__corner:max_tt_025C_1v80,13.132880044062533
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323314
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.132880
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,9
design__max_fanout_violation__count__corner:max_ss_100C_1v60,22
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.79758513162638
clock__skew__worst_setup__corner:max_ss_100C_1v60,5.297585187137533
timing__hold__ws__corner:max_ss_100C_1v60,0.8819583091258448
timing__setup__ws__corner:max_ss_100C_1v60,6.777213648771388
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.881958
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.777214
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,22
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,4.119232627146353
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.619232682657505
timing__hold__ws__corner:max_ff_n40C_1v95,0.11766893348309503
timing__setup__ws__corner:max_ff_n40C_1v95,14.182142972526753
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117669
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,15.649899
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,47
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.798
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00200227
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00165533
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000841732
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00165533
design_powergrid__voltage__worst,0.00165533
design_powergrid__voltage__worst__net:VPWR,1.798
design_powergrid__drop__worst,0.00200227
design_powergrid__drop__worst__net:VPWR,0.00200227
design_powergrid__voltage__worst__net:VGND,0.00165533
design_powergrid__drop__worst__net:VGND,0.00165533
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000890999999999999973444853029747036998742260038852691650390625
ir__drop__worst,0.00200000000000000004163336342344337026588618755340576171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
