
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rs,rt,code,51}                      Premise(F2)
	S3= ICache[addr]={0,rs,rt,code,51}                          Premise(F3)
	S4= GPR[rs]=a                                               Premise(F4)
	S5= GPR[rt]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F6)
	S9= IMMU.PID=pid                                            Path(S6,S8)
	S10= PC.Out=>IMMU.IEA                                       Premise(F7)
	S11= IMMU.IEA=addr                                          Path(S7,S10)
	S12= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S11)
	S13= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S9,S11)
	S14= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S15= IAddrReg.In={pid,addr}                                 Path(S12,S14)
	S16= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S17= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S13,S16)
	S18= PC.Out=>ICache.IEA                                     Premise(F10)
	S19= ICache.IEA=addr                                        Path(S7,S18)
	S20= ICache.Hit=ICacheHit(addr)                             ICache-Search(S19)
	S21= ICache.Out={0,rs,rt,code,51}                           ICache-Search(S19,S3)
	S22= ICache.Out=>IR_IMMU.In                                 Premise(F11)
	S23= IR_IMMU.In={0,rs,rt,code,51}                           Path(S21,S22)
	S24= ICache.Out=>ICacheReg.In                               Premise(F12)
	S25= ICacheReg.In={0,rs,rt,code,51}                         Path(S21,S24)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F13)
	S27= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S20,S26)
	S28= ICache.Out=>IR_ID.In                                   Premise(F14)
	S29= IR_ID.In={0,rs,rt,code,51}                             Path(S21,S28)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F19)
	S35= FU.ICacheHit=ICacheHit(addr)                           Path(S20,S34)
	S36= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S37= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S38= CtrlASIDIn=0                                           Premise(F22)
	S39= CtrlCP0=0                                              Premise(F23)
	S40= CP0[ASID]=pid                                          CP0-Hold(S0,S39)
	S41= CtrlEPCIn=0                                            Premise(F24)
	S42= CtrlExCodeIn=0                                         Premise(F25)
	S43= CtrlIMMU=0                                             Premise(F26)
	S44= CtrlPC=0                                               Premise(F27)
	S45= CtrlPCInc=1                                            Premise(F28)
	S46= PC[Out]=addr+4                                         PC-Inc(S1,S44,S45)
	S47= PC[CIA]=addr                                           PC-Inc(S1,S44,S45)
	S48= CtrlIAddrReg=0                                         Premise(F29)
	S49= CtrlICache=0                                           Premise(F30)
	S50= ICache[addr]={0,rs,rt,code,51}                         ICache-Hold(S3,S49)
	S51= CtrlIR_IMMU=0                                          Premise(F31)
	S52= CtrlICacheReg=0                                        Premise(F32)
	S53= CtrlIR_ID=1                                            Premise(F33)
	S54= [IR_ID]={0,rs,rt,code,51}                              IR_ID-Write(S29,S53)
	S55= CtrlIMem=0                                             Premise(F34)
	S56= IMem[{pid,addr}]={0,rs,rt,code,51}                     IMem-Hold(S2,S55)
	S57= CtrlIRMux=0                                            Premise(F35)
	S58= CtrlGPR=0                                              Premise(F36)
	S59= GPR[rs]=a                                              GPR-Hold(S4,S58)
	S60= GPR[rt]=b                                              GPR-Hold(S5,S58)
	S61= CtrlA_EX=0                                             Premise(F37)
	S62= CtrlB_EX=0                                             Premise(F38)
	S63= CtrlIR_EX=0                                            Premise(F39)
	S64= CtrlConditionReg_MEM=0                                 Premise(F40)
	S65= CtrlIR_MEM=0                                           Premise(F41)
	S66= CtrlPIDReg=0                                           Premise(F42)
	S67= CtrlIR_DMMU1=0                                         Premise(F43)
	S68= CtrlIR_WB=0                                            Premise(F44)
	S69= CtrlA_MEM=0                                            Premise(F45)
	S70= CtrlA_WB=0                                             Premise(F46)
	S71= CtrlB_MEM=0                                            Premise(F47)
	S72= CtrlB_WB=0                                             Premise(F48)
	S73= CtrlConditionReg_DMMU1=0                               Premise(F49)
	S74= CtrlConditionReg_WB=0                                  Premise(F50)
	S75= CtrlIR_DMMU2=0                                         Premise(F51)
	S76= CtrlConditionReg_DMMU2=0                               Premise(F52)

ID	S77= CP0.ASID=pid                                           CP0-Read-ASID(S40)
	S78= PC.Out=addr+4                                          PC-Out(S46)
	S79= PC.CIA=addr                                            PC-Out(S47)
	S80= PC.CIA31_28=addr[31:28]                                PC-Out(S47)
	S81= IR_ID.Out={0,rs,rt,code,51}                            IR-Out(S54)
	S82= IR_ID.Out31_26=0                                       IR-Out(S54)
	S83= IR_ID.Out25_21=rs                                      IR-Out(S54)
	S84= IR_ID.Out20_16=rt                                      IR-Out(S54)
	S85= IR_ID.Out15_6=code                                     IR-Out(S54)
	S86= IR_ID.Out5_0=51                                        IR-Out(S54)
	S87= IR_ID.Out=>FU.IR_ID                                    Premise(F84)
	S88= FU.IR_ID={0,rs,rt,code,51}                             Path(S81,S87)
	S89= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F85)
	S90= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F86)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F87)
	S92= CU_ID.Op=0                                             Path(S82,S91)
	S93= IR_ID.Out25_21=>GPR.RReg1                              Premise(F88)
	S94= GPR.RReg1=rs                                           Path(S83,S93)
	S95= GPR.Rdata1=a                                           GPR-Read(S94,S59)
	S96= IR_ID.Out20_16=>GPR.RReg2                              Premise(F89)
	S97= GPR.RReg2=rt                                           Path(S84,S96)
	S98= GPR.Rdata2=b                                           GPR-Read(S97,S60)
	S99= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F90)
	S100= CU_ID.IRFunc=51                                       Path(S86,S99)
	S101= GPR.Rdata1=>FU.InID1                                  Premise(F91)
	S102= FU.InID1=a                                            Path(S95,S101)
	S103= FU.OutID1=FU(a)                                       FU-Forward(S102)
	S104= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F92)
	S105= FU.InID1_RReg=rs                                      Path(S83,S104)
	S106= FU.OutID1=>A_EX.In                                    Premise(F93)
	S107= A_EX.In=FU(a)                                         Path(S103,S106)
	S108= GPR.Rdata2=>FU.InID2                                  Premise(F94)
	S109= FU.InID2=b                                            Path(S98,S108)
	S110= FU.OutID2=FU(b)                                       FU-Forward(S109)
	S111= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F95)
	S112= FU.InID2_RReg=rt                                      Path(S84,S111)
	S113= FU.OutID2=>B_EX.In                                    Premise(F96)
	S114= B_EX.In=FU(b)                                         Path(S110,S113)
	S115= IR_ID.Out=>IR_EX.In                                   Premise(F97)
	S116= IR_EX.In={0,rs,rt,code,51}                            Path(S81,S115)
	S117= FU.Halt_ID=>CU_ID.Halt                                Premise(F98)
	S118= FU.Bub_ID=>CU_ID.Bub                                  Premise(F99)
	S119= CtrlASIDIn=0                                          Premise(F100)
	S120= CtrlCP0=0                                             Premise(F101)
	S121= CP0[ASID]=pid                                         CP0-Hold(S40,S120)
	S122= CtrlEPCIn=0                                           Premise(F102)
	S123= CtrlExCodeIn=0                                        Premise(F103)
	S124= CtrlIMMU=0                                            Premise(F104)
	S125= CtrlPC=0                                              Premise(F105)
	S126= CtrlPCInc=0                                           Premise(F106)
	S127= PC[CIA]=addr                                          PC-Hold(S47,S126)
	S128= PC[Out]=addr+4                                        PC-Hold(S46,S125,S126)
	S129= CtrlIAddrReg=0                                        Premise(F107)
	S130= CtrlICache=0                                          Premise(F108)
	S131= ICache[addr]={0,rs,rt,code,51}                        ICache-Hold(S50,S130)
	S132= CtrlIR_IMMU=0                                         Premise(F109)
	S133= CtrlICacheReg=0                                       Premise(F110)
	S134= CtrlIR_ID=0                                           Premise(F111)
	S135= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S54,S134)
	S136= CtrlIMem=0                                            Premise(F112)
	S137= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S56,S136)
	S138= CtrlIRMux=0                                           Premise(F113)
	S139= CtrlGPR=0                                             Premise(F114)
	S140= GPR[rs]=a                                             GPR-Hold(S59,S139)
	S141= GPR[rt]=b                                             GPR-Hold(S60,S139)
	S142= CtrlA_EX=1                                            Premise(F115)
	S143= [A_EX]=FU(a)                                          A_EX-Write(S107,S142)
	S144= CtrlB_EX=1                                            Premise(F116)
	S145= [B_EX]=FU(b)                                          B_EX-Write(S114,S144)
	S146= CtrlIR_EX=1                                           Premise(F117)
	S147= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Write(S116,S146)
	S148= CtrlConditionReg_MEM=0                                Premise(F118)
	S149= CtrlIR_MEM=0                                          Premise(F119)
	S150= CtrlPIDReg=0                                          Premise(F120)
	S151= CtrlIR_DMMU1=0                                        Premise(F121)
	S152= CtrlIR_WB=0                                           Premise(F122)
	S153= CtrlA_MEM=0                                           Premise(F123)
	S154= CtrlA_WB=0                                            Premise(F124)
	S155= CtrlB_MEM=0                                           Premise(F125)
	S156= CtrlB_WB=0                                            Premise(F126)
	S157= CtrlConditionReg_DMMU1=0                              Premise(F127)
	S158= CtrlConditionReg_WB=0                                 Premise(F128)
	S159= CtrlIR_DMMU2=0                                        Premise(F129)
	S160= CtrlConditionReg_DMMU2=0                              Premise(F130)

EX	S161= CP0.ASID=pid                                          CP0-Read-ASID(S121)
	S162= PC.CIA=addr                                           PC-Out(S127)
	S163= PC.CIA31_28=addr[31:28]                               PC-Out(S127)
	S164= PC.Out=addr+4                                         PC-Out(S128)
	S165= IR_ID.Out={0,rs,rt,code,51}                           IR-Out(S135)
	S166= IR_ID.Out31_26=0                                      IR-Out(S135)
	S167= IR_ID.Out25_21=rs                                     IR-Out(S135)
	S168= IR_ID.Out20_16=rt                                     IR-Out(S135)
	S169= IR_ID.Out15_6=code                                    IR-Out(S135)
	S170= IR_ID.Out5_0=51                                       IR-Out(S135)
	S171= A_EX.Out=FU(a)                                        A_EX-Out(S143)
	S172= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S143)
	S173= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S143)
	S174= B_EX.Out=FU(b)                                        B_EX-Out(S145)
	S175= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S145)
	S176= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S145)
	S177= IR_EX.Out={0,rs,rt,code,51}                           IR_EX-Out(S147)
	S178= IR_EX.Out31_26=0                                      IR_EX-Out(S147)
	S179= IR_EX.Out25_21=rs                                     IR_EX-Out(S147)
	S180= IR_EX.Out20_16=rt                                     IR_EX-Out(S147)
	S181= IR_EX.Out15_6=code                                    IR_EX-Out(S147)
	S182= IR_EX.Out5_0=51                                       IR_EX-Out(S147)
	S183= IR_EX.Out=>FU.IR_EX                                   Premise(F131)
	S184= FU.IR_EX={0,rs,rt,code,51}                            Path(S177,S183)
	S185= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F132)
	S186= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F133)
	S187= IR_EX.Out31_26=>CU_EX.Op                              Premise(F134)
	S188= CU_EX.Op=0                                            Path(S178,S187)
	S189= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F135)
	S190= CU_EX.IRFunc=51                                       Path(S182,S189)
	S191= A_EX.Out=>CMPU.A                                      Premise(F136)
	S192= CMPU.A=FU(a)                                          Path(S171,S191)
	S193= B_EX.Out=>CMPU.B                                      Premise(F137)
	S194= CMPU.B=FU(b)                                          Path(S174,S193)
	S195= CMPU.Func=6'b000000                                   Premise(F138)
	S196= CMPU.Out=CompareU(FU(a),FU(b))                        CMPU-CMPU(S192,S194)
	S197= CMPU.zero=CompareU(FU(a),FU(b))                       CMPU-CMPU(S192,S194)
	S198= CMPU.gt=CompareU(FU(a),FU(b))                         CMPU-CMPU(S192,S194)
	S199= CMPU.lt=CompareU(FU(a),FU(b))                         CMPU-CMPU(S192,S194)
	S200= CMPU.lt=>ConditionReg_MEM.In                          Premise(F139)
	S201= ConditionReg_MEM.In=CompareU(FU(a),FU(b))             Path(S199,S200)
	S202= IR_EX.Out=>IR_MEM.In                                  Premise(F140)
	S203= IR_MEM.In={0,rs,rt,code,51}                           Path(S177,S202)
	S204= FU.InEX_WReg=5'b00000                                 Premise(F141)
	S205= CtrlASIDIn=0                                          Premise(F142)
	S206= CtrlCP0=0                                             Premise(F143)
	S207= CP0[ASID]=pid                                         CP0-Hold(S121,S206)
	S208= CtrlEPCIn=0                                           Premise(F144)
	S209= CtrlExCodeIn=0                                        Premise(F145)
	S210= CtrlIMMU=0                                            Premise(F146)
	S211= CtrlPC=0                                              Premise(F147)
	S212= CtrlPCInc=0                                           Premise(F148)
	S213= PC[CIA]=addr                                          PC-Hold(S127,S212)
	S214= PC[Out]=addr+4                                        PC-Hold(S128,S211,S212)
	S215= CtrlIAddrReg=0                                        Premise(F149)
	S216= CtrlICache=0                                          Premise(F150)
	S217= ICache[addr]={0,rs,rt,code,51}                        ICache-Hold(S131,S216)
	S218= CtrlIR_IMMU=0                                         Premise(F151)
	S219= CtrlICacheReg=0                                       Premise(F152)
	S220= CtrlIR_ID=0                                           Premise(F153)
	S221= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S135,S220)
	S222= CtrlIMem=0                                            Premise(F154)
	S223= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S137,S222)
	S224= CtrlIRMux=0                                           Premise(F155)
	S225= CtrlGPR=0                                             Premise(F156)
	S226= GPR[rs]=a                                             GPR-Hold(S140,S225)
	S227= GPR[rt]=b                                             GPR-Hold(S141,S225)
	S228= CtrlA_EX=0                                            Premise(F157)
	S229= [A_EX]=FU(a)                                          A_EX-Hold(S143,S228)
	S230= CtrlB_EX=0                                            Premise(F158)
	S231= [B_EX]=FU(b)                                          B_EX-Hold(S145,S230)
	S232= CtrlIR_EX=0                                           Premise(F159)
	S233= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Hold(S147,S232)
	S234= CtrlConditionReg_MEM=1                                Premise(F160)
	S235= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Write(S201,S234)
	S236= CtrlIR_MEM=1                                          Premise(F161)
	S237= [IR_MEM]={0,rs,rt,code,51}                            IR_MEM-Write(S203,S236)
	S238= CtrlPIDReg=0                                          Premise(F162)
	S239= CtrlIR_DMMU1=0                                        Premise(F163)
	S240= CtrlIR_WB=0                                           Premise(F164)
	S241= CtrlA_MEM=0                                           Premise(F165)
	S242= CtrlA_WB=0                                            Premise(F166)
	S243= CtrlB_MEM=0                                           Premise(F167)
	S244= CtrlB_WB=0                                            Premise(F168)
	S245= CtrlConditionReg_DMMU1=0                              Premise(F169)
	S246= CtrlConditionReg_WB=0                                 Premise(F170)
	S247= CtrlIR_DMMU2=0                                        Premise(F171)
	S248= CtrlConditionReg_DMMU2=0                              Premise(F172)

MEM	S249= CP0.ASID=pid                                          CP0-Read-ASID(S207)
	S250= PC.CIA=addr                                           PC-Out(S213)
	S251= PC.CIA31_28=addr[31:28]                               PC-Out(S213)
	S252= PC.Out=addr+4                                         PC-Out(S214)
	S253= IR_ID.Out={0,rs,rt,code,51}                           IR-Out(S221)
	S254= IR_ID.Out31_26=0                                      IR-Out(S221)
	S255= IR_ID.Out25_21=rs                                     IR-Out(S221)
	S256= IR_ID.Out20_16=rt                                     IR-Out(S221)
	S257= IR_ID.Out15_6=code                                    IR-Out(S221)
	S258= IR_ID.Out5_0=51                                       IR-Out(S221)
	S259= A_EX.Out=FU(a)                                        A_EX-Out(S229)
	S260= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S229)
	S261= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S229)
	S262= B_EX.Out=FU(b)                                        B_EX-Out(S231)
	S263= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S231)
	S264= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S231)
	S265= IR_EX.Out={0,rs,rt,code,51}                           IR_EX-Out(S233)
	S266= IR_EX.Out31_26=0                                      IR_EX-Out(S233)
	S267= IR_EX.Out25_21=rs                                     IR_EX-Out(S233)
	S268= IR_EX.Out20_16=rt                                     IR_EX-Out(S233)
	S269= IR_EX.Out15_6=code                                    IR_EX-Out(S233)
	S270= IR_EX.Out5_0=51                                       IR_EX-Out(S233)
	S271= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))            ConditionReg_MEM-Out(S235)
	S272= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S235)
	S273= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S235)
	S274= IR_MEM.Out={0,rs,rt,code,51}                          IR_MEM-Out(S237)
	S275= IR_MEM.Out31_26=0                                     IR_MEM-Out(S237)
	S276= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S237)
	S277= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S237)
	S278= IR_MEM.Out15_6=code                                   IR_MEM-Out(S237)
	S279= IR_MEM.Out5_0=51                                      IR_MEM-Out(S237)
	S280= IR_MEM.Out=>FU.IR_MEM                                 Premise(F173)
	S281= FU.IR_MEM={0,rs,rt,code,51}                           Path(S274,S280)
	S282= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F174)
	S283= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F175)
	S284= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F176)
	S285= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F177)
	S286= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F178)
	S287= CU_MEM.Op=0                                           Path(S275,S286)
	S288= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F179)
	S289= CU_MEM.IRFunc=51                                      Path(S279,S288)
	S290= PC.Out=>CP0.EPCIn                                     Premise(F180)
	S291= CP0.EPCIn=addr+4                                      Path(S252,S290)
	S292= CP0.ExCodeIn=5'h0d                                    Premise(F181)
	S293= CU_MEM.TrapAddr=>PC.In                                Premise(F182)
	S294= CP0.ASID=>PIDReg.In                                   Premise(F183)
	S295= PIDReg.In=pid                                         Path(S249,S294)
	S296= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F184)
	S297= CU_MEM.lt=CompareU(FU(a),FU(b))                       Path(S271,S296)
	S298= IR_MEM.Out=>IR_DMMU1.In                               Premise(F185)
	S299= IR_DMMU1.In={0,rs,rt,code,51}                         Path(S274,S298)
	S300= IR_MEM.Out=>IR_WB.In                                  Premise(F186)
	S301= IR_WB.In={0,rs,rt,code,51}                            Path(S274,S300)
	S302= A_MEM.Out=>A_WB.In                                    Premise(F187)
	S303= B_MEM.Out=>B_WB.In                                    Premise(F188)
	S304= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F189)
	S305= ConditionReg_DMMU1.In=CompareU(FU(a),FU(b))           Path(S271,S304)
	S306= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F190)
	S307= ConditionReg_WB.In=CompareU(FU(a),FU(b))              Path(S271,S306)
	S308= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F191)
	S309= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F192)
	S310= FU.InMEM_WReg=5'b00000                                Premise(F193)
	S311= CtrlASIDIn=0                                          Premise(F194)
	S312= CtrlCP0=0                                             Premise(F195)
	S313= CP0[ASID]=pid                                         CP0-Hold(S207,S312)
	S314= CtrlEPCIn=1                                           Premise(F196)
	S315= CP0[EPC]=addr+4                                       CP0-Write-EPC(S291,S314)
	S316= CtrlExCodeIn=1                                        Premise(F197)
	S317= CP0[ExCode]=5'h0d                                     CP0-Write-ExCode(S292,S316)
	S318= CtrlIMMU=0                                            Premise(F198)
	S319= CtrlPC=1                                              Premise(F199)
	S320= CtrlPCInc=0                                           Premise(F200)
	S321= PC[CIA]=addr                                          PC-Hold(S213,S320)
	S322= CtrlIAddrReg=0                                        Premise(F201)
	S323= CtrlICache=0                                          Premise(F202)
	S324= ICache[addr]={0,rs,rt,code,51}                        ICache-Hold(S217,S323)
	S325= CtrlIR_IMMU=0                                         Premise(F203)
	S326= CtrlICacheReg=0                                       Premise(F204)
	S327= CtrlIR_ID=0                                           Premise(F205)
	S328= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S221,S327)
	S329= CtrlIMem=0                                            Premise(F206)
	S330= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S223,S329)
	S331= CtrlIRMux=0                                           Premise(F207)
	S332= CtrlGPR=0                                             Premise(F208)
	S333= GPR[rs]=a                                             GPR-Hold(S226,S332)
	S334= GPR[rt]=b                                             GPR-Hold(S227,S332)
	S335= CtrlA_EX=0                                            Premise(F209)
	S336= [A_EX]=FU(a)                                          A_EX-Hold(S229,S335)
	S337= CtrlB_EX=0                                            Premise(F210)
	S338= [B_EX]=FU(b)                                          B_EX-Hold(S231,S337)
	S339= CtrlIR_EX=0                                           Premise(F211)
	S340= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Hold(S233,S339)
	S341= CtrlConditionReg_MEM=0                                Premise(F212)
	S342= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Hold(S235,S341)
	S343= CtrlIR_MEM=0                                          Premise(F213)
	S344= [IR_MEM]={0,rs,rt,code,51}                            IR_MEM-Hold(S237,S343)
	S345= CtrlPIDReg=1                                          Premise(F214)
	S346= [PIDReg]=pid                                          PIDReg-Write(S295,S345)
	S347= CtrlIR_DMMU1=1                                        Premise(F215)
	S348= [IR_DMMU1]={0,rs,rt,code,51}                          IR_DMMU1-Write(S299,S347)
	S349= CtrlIR_WB=1                                           Premise(F216)
	S350= [IR_WB]={0,rs,rt,code,51}                             IR_WB-Write(S301,S349)
	S351= CtrlA_MEM=0                                           Premise(F217)
	S352= CtrlA_WB=1                                            Premise(F218)
	S353= CtrlB_MEM=0                                           Premise(F219)
	S354= CtrlB_WB=1                                            Premise(F220)
	S355= CtrlConditionReg_DMMU1=1                              Premise(F221)
	S356= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))            ConditionReg_DMMU1-Write(S305,S355)
	S357= CtrlConditionReg_WB=1                                 Premise(F222)
	S358= [ConditionReg_WB]=CompareU(FU(a),FU(b))               ConditionReg_WB-Write(S307,S357)
	S359= CtrlIR_DMMU2=0                                        Premise(F223)
	S360= CtrlConditionReg_DMMU2=0                              Premise(F224)

MEM(DMMU1)	S361= CP0.ASID=pid                                          CP0-Read-ASID(S313)
	S362= CP0.EPC=addr+4                                        CP0-Read-EPC(S315)
	S363= PC.CIA=addr                                           PC-Out(S321)
	S364= PC.CIA31_28=addr[31:28]                               PC-Out(S321)
	S365= IR_ID.Out={0,rs,rt,code,51}                           IR-Out(S328)
	S366= IR_ID.Out31_26=0                                      IR-Out(S328)
	S367= IR_ID.Out25_21=rs                                     IR-Out(S328)
	S368= IR_ID.Out20_16=rt                                     IR-Out(S328)
	S369= IR_ID.Out15_6=code                                    IR-Out(S328)
	S370= IR_ID.Out5_0=51                                       IR-Out(S328)
	S371= A_EX.Out=FU(a)                                        A_EX-Out(S336)
	S372= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S336)
	S373= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S336)
	S374= B_EX.Out=FU(b)                                        B_EX-Out(S338)
	S375= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S338)
	S376= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S338)
	S377= IR_EX.Out={0,rs,rt,code,51}                           IR_EX-Out(S340)
	S378= IR_EX.Out31_26=0                                      IR_EX-Out(S340)
	S379= IR_EX.Out25_21=rs                                     IR_EX-Out(S340)
	S380= IR_EX.Out20_16=rt                                     IR_EX-Out(S340)
	S381= IR_EX.Out15_6=code                                    IR_EX-Out(S340)
	S382= IR_EX.Out5_0=51                                       IR_EX-Out(S340)
	S383= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))            ConditionReg_MEM-Out(S342)
	S384= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S342)
	S385= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S342)
	S386= IR_MEM.Out={0,rs,rt,code,51}                          IR_MEM-Out(S344)
	S387= IR_MEM.Out31_26=0                                     IR_MEM-Out(S344)
	S388= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S344)
	S389= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S344)
	S390= IR_MEM.Out15_6=code                                   IR_MEM-Out(S344)
	S391= IR_MEM.Out5_0=51                                      IR_MEM-Out(S344)
	S392= PIDReg.Out=pid                                        PIDReg-Out(S346)
	S393= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S346)
	S394= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S346)
	S395= IR_DMMU1.Out={0,rs,rt,code,51}                        IR_DMMU1-Out(S348)
	S396= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S348)
	S397= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S348)
	S398= IR_DMMU1.Out20_16=rt                                  IR_DMMU1-Out(S348)
	S399= IR_DMMU1.Out15_6=code                                 IR_DMMU1-Out(S348)
	S400= IR_DMMU1.Out5_0=51                                    IR_DMMU1-Out(S348)
	S401= IR_WB.Out={0,rs,rt,code,51}                           IR-Out(S350)
	S402= IR_WB.Out31_26=0                                      IR-Out(S350)
	S403= IR_WB.Out25_21=rs                                     IR-Out(S350)
	S404= IR_WB.Out20_16=rt                                     IR-Out(S350)
	S405= IR_WB.Out15_6=code                                    IR-Out(S350)
	S406= IR_WB.Out5_0=51                                       IR-Out(S350)
	S407= ConditionReg_DMMU1.Out=CompareU(FU(a),FU(b))          ConditionReg_DMMU1-Out(S356)
	S408= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S356)
	S409= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S356)
	S410= ConditionReg_WB.Out=CompareU(FU(a),FU(b))             ConditionReg_WB-Out(S358)
	S411= ConditionReg_WB.Out1_0={CompareU(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S358)
	S412= ConditionReg_WB.Out4_0={CompareU(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S358)
	S413= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F225)
	S414= FU.IR_DMMU1={0,rs,rt,code,51}                         Path(S395,S413)
	S415= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F226)
	S416= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F227)
	S417= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F228)
	S418= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F229)
	S419= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F230)
	S420= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F231)
	S421= CU_DMMU1.Op=0                                         Path(S396,S420)
	S422= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F232)
	S423= CU_DMMU1.IRFunc=51                                    Path(S400,S422)
	S424= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F233)
	S425= IR_DMMU2.In={0,rs,rt,code,51}                         Path(S395,S424)
	S426= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F234)
	S427= ConditionReg_DMMU2.In=CompareU(FU(a),FU(b))           Path(S407,S426)
	S428= FU.InDMMU1_WReg=5'b00000                              Premise(F235)
	S429= CtrlASIDIn=0                                          Premise(F236)
	S430= CtrlCP0=0                                             Premise(F237)
	S431= CP0[ASID]=pid                                         CP0-Hold(S313,S430)
	S432= CP0[EPC]=addr+4                                       CP0-Hold(S315,S430)
	S433= CP0[ExCode]=5'h0d                                     CP0-Hold(S317,S430)
	S434= CtrlEPCIn=0                                           Premise(F238)
	S435= CtrlExCodeIn=0                                        Premise(F239)
	S436= CtrlIMMU=0                                            Premise(F240)
	S437= CtrlPC=0                                              Premise(F241)
	S438= CtrlPCInc=0                                           Premise(F242)
	S439= PC[CIA]=addr                                          PC-Hold(S321,S438)
	S440= CtrlIAddrReg=0                                        Premise(F243)
	S441= CtrlICache=0                                          Premise(F244)
	S442= ICache[addr]={0,rs,rt,code,51}                        ICache-Hold(S324,S441)
	S443= CtrlIR_IMMU=0                                         Premise(F245)
	S444= CtrlICacheReg=0                                       Premise(F246)
	S445= CtrlIR_ID=0                                           Premise(F247)
	S446= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S328,S445)
	S447= CtrlIMem=0                                            Premise(F248)
	S448= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S330,S447)
	S449= CtrlIRMux=0                                           Premise(F249)
	S450= CtrlGPR=0                                             Premise(F250)
	S451= GPR[rs]=a                                             GPR-Hold(S333,S450)
	S452= GPR[rt]=b                                             GPR-Hold(S334,S450)
	S453= CtrlA_EX=0                                            Premise(F251)
	S454= [A_EX]=FU(a)                                          A_EX-Hold(S336,S453)
	S455= CtrlB_EX=0                                            Premise(F252)
	S456= [B_EX]=FU(b)                                          B_EX-Hold(S338,S455)
	S457= CtrlIR_EX=0                                           Premise(F253)
	S458= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Hold(S340,S457)
	S459= CtrlConditionReg_MEM=0                                Premise(F254)
	S460= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Hold(S342,S459)
	S461= CtrlIR_MEM=0                                          Premise(F255)
	S462= [IR_MEM]={0,rs,rt,code,51}                            IR_MEM-Hold(S344,S461)
	S463= CtrlPIDReg=0                                          Premise(F256)
	S464= [PIDReg]=pid                                          PIDReg-Hold(S346,S463)
	S465= CtrlIR_DMMU1=0                                        Premise(F257)
	S466= [IR_DMMU1]={0,rs,rt,code,51}                          IR_DMMU1-Hold(S348,S465)
	S467= CtrlIR_WB=0                                           Premise(F258)
	S468= [IR_WB]={0,rs,rt,code,51}                             IR_WB-Hold(S350,S467)
	S469= CtrlA_MEM=0                                           Premise(F259)
	S470= CtrlA_WB=0                                            Premise(F260)
	S471= CtrlB_MEM=0                                           Premise(F261)
	S472= CtrlB_WB=0                                            Premise(F262)
	S473= CtrlConditionReg_DMMU1=0                              Premise(F263)
	S474= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S356,S473)
	S475= CtrlConditionReg_WB=0                                 Premise(F264)
	S476= [ConditionReg_WB]=CompareU(FU(a),FU(b))               ConditionReg_WB-Hold(S358,S475)
	S477= CtrlIR_DMMU2=1                                        Premise(F265)
	S478= [IR_DMMU2]={0,rs,rt,code,51}                          IR_DMMU2-Write(S425,S477)
	S479= CtrlConditionReg_DMMU2=1                              Premise(F266)
	S480= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))            ConditionReg_DMMU2-Write(S427,S479)

MEM(DMMU2)	S481= CP0.ASID=pid                                          CP0-Read-ASID(S431)
	S482= CP0.EPC=addr+4                                        CP0-Read-EPC(S432)
	S483= PC.CIA=addr                                           PC-Out(S439)
	S484= PC.CIA31_28=addr[31:28]                               PC-Out(S439)
	S485= IR_ID.Out={0,rs,rt,code,51}                           IR-Out(S446)
	S486= IR_ID.Out31_26=0                                      IR-Out(S446)
	S487= IR_ID.Out25_21=rs                                     IR-Out(S446)
	S488= IR_ID.Out20_16=rt                                     IR-Out(S446)
	S489= IR_ID.Out15_6=code                                    IR-Out(S446)
	S490= IR_ID.Out5_0=51                                       IR-Out(S446)
	S491= A_EX.Out=FU(a)                                        A_EX-Out(S454)
	S492= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S454)
	S493= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S454)
	S494= B_EX.Out=FU(b)                                        B_EX-Out(S456)
	S495= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S456)
	S496= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S456)
	S497= IR_EX.Out={0,rs,rt,code,51}                           IR_EX-Out(S458)
	S498= IR_EX.Out31_26=0                                      IR_EX-Out(S458)
	S499= IR_EX.Out25_21=rs                                     IR_EX-Out(S458)
	S500= IR_EX.Out20_16=rt                                     IR_EX-Out(S458)
	S501= IR_EX.Out15_6=code                                    IR_EX-Out(S458)
	S502= IR_EX.Out5_0=51                                       IR_EX-Out(S458)
	S503= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))            ConditionReg_MEM-Out(S460)
	S504= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S460)
	S505= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S460)
	S506= IR_MEM.Out={0,rs,rt,code,51}                          IR_MEM-Out(S462)
	S507= IR_MEM.Out31_26=0                                     IR_MEM-Out(S462)
	S508= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S462)
	S509= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S462)
	S510= IR_MEM.Out15_6=code                                   IR_MEM-Out(S462)
	S511= IR_MEM.Out5_0=51                                      IR_MEM-Out(S462)
	S512= PIDReg.Out=pid                                        PIDReg-Out(S464)
	S513= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S464)
	S514= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S464)
	S515= IR_DMMU1.Out={0,rs,rt,code,51}                        IR_DMMU1-Out(S466)
	S516= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S466)
	S517= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S466)
	S518= IR_DMMU1.Out20_16=rt                                  IR_DMMU1-Out(S466)
	S519= IR_DMMU1.Out15_6=code                                 IR_DMMU1-Out(S466)
	S520= IR_DMMU1.Out5_0=51                                    IR_DMMU1-Out(S466)
	S521= IR_WB.Out={0,rs,rt,code,51}                           IR-Out(S468)
	S522= IR_WB.Out31_26=0                                      IR-Out(S468)
	S523= IR_WB.Out25_21=rs                                     IR-Out(S468)
	S524= IR_WB.Out20_16=rt                                     IR-Out(S468)
	S525= IR_WB.Out15_6=code                                    IR-Out(S468)
	S526= IR_WB.Out5_0=51                                       IR-Out(S468)
	S527= ConditionReg_DMMU1.Out=CompareU(FU(a),FU(b))          ConditionReg_DMMU1-Out(S474)
	S528= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S474)
	S529= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S474)
	S530= ConditionReg_WB.Out=CompareU(FU(a),FU(b))             ConditionReg_WB-Out(S476)
	S531= ConditionReg_WB.Out1_0={CompareU(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S476)
	S532= ConditionReg_WB.Out4_0={CompareU(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S476)
	S533= IR_DMMU2.Out={0,rs,rt,code,51}                        IR_DMMU2-Out(S478)
	S534= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S478)
	S535= IR_DMMU2.Out25_21=rs                                  IR_DMMU2-Out(S478)
	S536= IR_DMMU2.Out20_16=rt                                  IR_DMMU2-Out(S478)
	S537= IR_DMMU2.Out15_6=code                                 IR_DMMU2-Out(S478)
	S538= IR_DMMU2.Out5_0=51                                    IR_DMMU2-Out(S478)
	S539= ConditionReg_DMMU2.Out=CompareU(FU(a),FU(b))          ConditionReg_DMMU2-Out(S480)
	S540= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU2-Out(S480)
	S541= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU2-Out(S480)
	S542= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F267)
	S543= FU.IR_DMMU2={0,rs,rt,code,51}                         Path(S533,S542)
	S544= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F268)
	S545= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F269)
	S546= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F270)
	S547= CU_DMMU2.Op=0                                         Path(S534,S546)
	S548= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F271)
	S549= CU_DMMU2.IRFunc=51                                    Path(S538,S548)
	S550= IR_DMMU2.Out=>IR_WB.In                                Premise(F272)
	S551= IR_WB.In={0,rs,rt,code,51}                            Path(S533,S550)
	S552= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F273)
	S553= ConditionReg_WB.In=CompareU(FU(a),FU(b))              Path(S539,S552)
	S554= FU.InDMMU2_WReg=5'b00000                              Premise(F274)
	S555= CtrlASIDIn=0                                          Premise(F275)
	S556= CtrlCP0=0                                             Premise(F276)
	S557= CP0[ASID]=pid                                         CP0-Hold(S431,S556)
	S558= CP0[EPC]=addr+4                                       CP0-Hold(S432,S556)
	S559= CP0[ExCode]=5'h0d                                     CP0-Hold(S433,S556)
	S560= CtrlEPCIn=0                                           Premise(F277)
	S561= CtrlExCodeIn=0                                        Premise(F278)
	S562= CtrlIMMU=0                                            Premise(F279)
	S563= CtrlPC=0                                              Premise(F280)
	S564= CtrlPCInc=0                                           Premise(F281)
	S565= PC[CIA]=addr                                          PC-Hold(S439,S564)
	S566= CtrlIAddrReg=0                                        Premise(F282)
	S567= CtrlICache=0                                          Premise(F283)
	S568= ICache[addr]={0,rs,rt,code,51}                        ICache-Hold(S442,S567)
	S569= CtrlIR_IMMU=0                                         Premise(F284)
	S570= CtrlICacheReg=0                                       Premise(F285)
	S571= CtrlIR_ID=0                                           Premise(F286)
	S572= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S446,S571)
	S573= CtrlIMem=0                                            Premise(F287)
	S574= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S448,S573)
	S575= CtrlIRMux=0                                           Premise(F288)
	S576= CtrlGPR=0                                             Premise(F289)
	S577= GPR[rs]=a                                             GPR-Hold(S451,S576)
	S578= GPR[rt]=b                                             GPR-Hold(S452,S576)
	S579= CtrlA_EX=0                                            Premise(F290)
	S580= [A_EX]=FU(a)                                          A_EX-Hold(S454,S579)
	S581= CtrlB_EX=0                                            Premise(F291)
	S582= [B_EX]=FU(b)                                          B_EX-Hold(S456,S581)
	S583= CtrlIR_EX=0                                           Premise(F292)
	S584= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Hold(S458,S583)
	S585= CtrlConditionReg_MEM=0                                Premise(F293)
	S586= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Hold(S460,S585)
	S587= CtrlIR_MEM=0                                          Premise(F294)
	S588= [IR_MEM]={0,rs,rt,code,51}                            IR_MEM-Hold(S462,S587)
	S589= CtrlPIDReg=0                                          Premise(F295)
	S590= [PIDReg]=pid                                          PIDReg-Hold(S464,S589)
	S591= CtrlIR_DMMU1=0                                        Premise(F296)
	S592= [IR_DMMU1]={0,rs,rt,code,51}                          IR_DMMU1-Hold(S466,S591)
	S593= CtrlIR_WB=1                                           Premise(F297)
	S594= [IR_WB]={0,rs,rt,code,51}                             IR_WB-Write(S551,S593)
	S595= CtrlA_MEM=0                                           Premise(F298)
	S596= CtrlA_WB=0                                            Premise(F299)
	S597= CtrlB_MEM=0                                           Premise(F300)
	S598= CtrlB_WB=0                                            Premise(F301)
	S599= CtrlConditionReg_DMMU1=0                              Premise(F302)
	S600= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S474,S599)
	S601= CtrlConditionReg_WB=1                                 Premise(F303)
	S602= [ConditionReg_WB]=CompareU(FU(a),FU(b))               ConditionReg_WB-Write(S553,S601)
	S603= CtrlIR_DMMU2=0                                        Premise(F304)
	S604= [IR_DMMU2]={0,rs,rt,code,51}                          IR_DMMU2-Hold(S478,S603)
	S605= CtrlConditionReg_DMMU2=0                              Premise(F305)
	S606= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))            ConditionReg_DMMU2-Hold(S480,S605)

WB	S607= CP0.ASID=pid                                          CP0-Read-ASID(S557)
	S608= CP0.EPC=addr+4                                        CP0-Read-EPC(S558)
	S609= PC.CIA=addr                                           PC-Out(S565)
	S610= PC.CIA31_28=addr[31:28]                               PC-Out(S565)
	S611= IR_ID.Out={0,rs,rt,code,51}                           IR-Out(S572)
	S612= IR_ID.Out31_26=0                                      IR-Out(S572)
	S613= IR_ID.Out25_21=rs                                     IR-Out(S572)
	S614= IR_ID.Out20_16=rt                                     IR-Out(S572)
	S615= IR_ID.Out15_6=code                                    IR-Out(S572)
	S616= IR_ID.Out5_0=51                                       IR-Out(S572)
	S617= A_EX.Out=FU(a)                                        A_EX-Out(S580)
	S618= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S580)
	S619= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S580)
	S620= B_EX.Out=FU(b)                                        B_EX-Out(S582)
	S621= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S582)
	S622= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S582)
	S623= IR_EX.Out={0,rs,rt,code,51}                           IR_EX-Out(S584)
	S624= IR_EX.Out31_26=0                                      IR_EX-Out(S584)
	S625= IR_EX.Out25_21=rs                                     IR_EX-Out(S584)
	S626= IR_EX.Out20_16=rt                                     IR_EX-Out(S584)
	S627= IR_EX.Out15_6=code                                    IR_EX-Out(S584)
	S628= IR_EX.Out5_0=51                                       IR_EX-Out(S584)
	S629= ConditionReg_MEM.Out=CompareU(FU(a),FU(b))            ConditionReg_MEM-Out(S586)
	S630= ConditionReg_MEM.Out1_0={CompareU(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S586)
	S631= ConditionReg_MEM.Out4_0={CompareU(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S586)
	S632= IR_MEM.Out={0,rs,rt,code,51}                          IR_MEM-Out(S588)
	S633= IR_MEM.Out31_26=0                                     IR_MEM-Out(S588)
	S634= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S588)
	S635= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S588)
	S636= IR_MEM.Out15_6=code                                   IR_MEM-Out(S588)
	S637= IR_MEM.Out5_0=51                                      IR_MEM-Out(S588)
	S638= PIDReg.Out=pid                                        PIDReg-Out(S590)
	S639= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S590)
	S640= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S590)
	S641= IR_DMMU1.Out={0,rs,rt,code,51}                        IR_DMMU1-Out(S592)
	S642= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S592)
	S643= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S592)
	S644= IR_DMMU1.Out20_16=rt                                  IR_DMMU1-Out(S592)
	S645= IR_DMMU1.Out15_6=code                                 IR_DMMU1-Out(S592)
	S646= IR_DMMU1.Out5_0=51                                    IR_DMMU1-Out(S592)
	S647= IR_WB.Out={0,rs,rt,code,51}                           IR-Out(S594)
	S648= IR_WB.Out31_26=0                                      IR-Out(S594)
	S649= IR_WB.Out25_21=rs                                     IR-Out(S594)
	S650= IR_WB.Out20_16=rt                                     IR-Out(S594)
	S651= IR_WB.Out15_6=code                                    IR-Out(S594)
	S652= IR_WB.Out5_0=51                                       IR-Out(S594)
	S653= ConditionReg_DMMU1.Out=CompareU(FU(a),FU(b))          ConditionReg_DMMU1-Out(S600)
	S654= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S600)
	S655= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S600)
	S656= ConditionReg_WB.Out=CompareU(FU(a),FU(b))             ConditionReg_WB-Out(S602)
	S657= ConditionReg_WB.Out1_0={CompareU(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S602)
	S658= ConditionReg_WB.Out4_0={CompareU(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S602)
	S659= IR_DMMU2.Out={0,rs,rt,code,51}                        IR_DMMU2-Out(S604)
	S660= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S604)
	S661= IR_DMMU2.Out25_21=rs                                  IR_DMMU2-Out(S604)
	S662= IR_DMMU2.Out20_16=rt                                  IR_DMMU2-Out(S604)
	S663= IR_DMMU2.Out15_6=code                                 IR_DMMU2-Out(S604)
	S664= IR_DMMU2.Out5_0=51                                    IR_DMMU2-Out(S604)
	S665= ConditionReg_DMMU2.Out=CompareU(FU(a),FU(b))          ConditionReg_DMMU2-Out(S606)
	S666= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),FU(b))}[1:0]ConditionReg_DMMU2-Out(S606)
	S667= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),FU(b))}[4:0]ConditionReg_DMMU2-Out(S606)
	S668= IR_WB.Out=>FU.IR_WB                                   Premise(F306)
	S669= FU.IR_WB={0,rs,rt,code,51}                            Path(S647,S668)
	S670= IR_WB.Out31_26=>CU_WB.Op                              Premise(F307)
	S671= CU_WB.Op=0                                            Path(S648,S670)
	S672= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F308)
	S673= CU_WB.IRFunc=51                                       Path(S652,S672)
	S674= FU.InWB_WReg=5'b00000                                 Premise(F309)
	S675= CtrlASIDIn=0                                          Premise(F310)
	S676= CtrlCP0=0                                             Premise(F311)
	S677= CP0[ASID]=pid                                         CP0-Hold(S557,S676)
	S678= CP0[EPC]=addr+4                                       CP0-Hold(S558,S676)
	S679= CP0[ExCode]=5'h0d                                     CP0-Hold(S559,S676)
	S680= CtrlEPCIn=0                                           Premise(F312)
	S681= CtrlExCodeIn=0                                        Premise(F313)
	S682= CtrlIMMU=0                                            Premise(F314)
	S683= CtrlPC=0                                              Premise(F315)
	S684= CtrlPCInc=0                                           Premise(F316)
	S685= PC[CIA]=addr                                          PC-Hold(S565,S684)
	S686= CtrlIAddrReg=0                                        Premise(F317)
	S687= CtrlICache=0                                          Premise(F318)
	S688= ICache[addr]={0,rs,rt,code,51}                        ICache-Hold(S568,S687)
	S689= CtrlIR_IMMU=0                                         Premise(F319)
	S690= CtrlICacheReg=0                                       Premise(F320)
	S691= CtrlIR_ID=0                                           Premise(F321)
	S692= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S572,S691)
	S693= CtrlIMem=0                                            Premise(F322)
	S694= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S574,S693)
	S695= CtrlIRMux=0                                           Premise(F323)
	S696= CtrlGPR=0                                             Premise(F324)
	S697= GPR[rs]=a                                             GPR-Hold(S577,S696)
	S698= GPR[rt]=b                                             GPR-Hold(S578,S696)
	S699= CtrlA_EX=0                                            Premise(F325)
	S700= [A_EX]=FU(a)                                          A_EX-Hold(S580,S699)
	S701= CtrlB_EX=0                                            Premise(F326)
	S702= [B_EX]=FU(b)                                          B_EX-Hold(S582,S701)
	S703= CtrlIR_EX=0                                           Premise(F327)
	S704= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Hold(S584,S703)
	S705= CtrlConditionReg_MEM=0                                Premise(F328)
	S706= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Hold(S586,S705)
	S707= CtrlIR_MEM=0                                          Premise(F329)
	S708= [IR_MEM]={0,rs,rt,code,51}                            IR_MEM-Hold(S588,S707)
	S709= CtrlPIDReg=0                                          Premise(F330)
	S710= [PIDReg]=pid                                          PIDReg-Hold(S590,S709)
	S711= CtrlIR_DMMU1=0                                        Premise(F331)
	S712= [IR_DMMU1]={0,rs,rt,code,51}                          IR_DMMU1-Hold(S592,S711)
	S713= CtrlIR_WB=0                                           Premise(F332)
	S714= [IR_WB]={0,rs,rt,code,51}                             IR_WB-Hold(S594,S713)
	S715= CtrlA_MEM=0                                           Premise(F333)
	S716= CtrlA_WB=0                                            Premise(F334)
	S717= CtrlB_MEM=0                                           Premise(F335)
	S718= CtrlB_WB=0                                            Premise(F336)
	S719= CtrlConditionReg_DMMU1=0                              Premise(F337)
	S720= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S600,S719)
	S721= CtrlConditionReg_WB=0                                 Premise(F338)
	S722= [ConditionReg_WB]=CompareU(FU(a),FU(b))               ConditionReg_WB-Hold(S602,S721)
	S723= CtrlIR_DMMU2=0                                        Premise(F339)
	S724= [IR_DMMU2]={0,rs,rt,code,51}                          IR_DMMU2-Hold(S604,S723)
	S725= CtrlConditionReg_DMMU2=0                              Premise(F340)
	S726= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))            ConditionReg_DMMU2-Hold(S606,S725)

POST	S677= CP0[ASID]=pid                                         CP0-Hold(S557,S676)
	S678= CP0[EPC]=addr+4                                       CP0-Hold(S558,S676)
	S679= CP0[ExCode]=5'h0d                                     CP0-Hold(S559,S676)
	S685= PC[CIA]=addr                                          PC-Hold(S565,S684)
	S688= ICache[addr]={0,rs,rt,code,51}                        ICache-Hold(S568,S687)
	S692= [IR_ID]={0,rs,rt,code,51}                             IR_ID-Hold(S572,S691)
	S694= IMem[{pid,addr}]={0,rs,rt,code,51}                    IMem-Hold(S574,S693)
	S697= GPR[rs]=a                                             GPR-Hold(S577,S696)
	S698= GPR[rt]=b                                             GPR-Hold(S578,S696)
	S700= [A_EX]=FU(a)                                          A_EX-Hold(S580,S699)
	S702= [B_EX]=FU(b)                                          B_EX-Hold(S582,S701)
	S704= [IR_EX]={0,rs,rt,code,51}                             IR_EX-Hold(S584,S703)
	S706= [ConditionReg_MEM]=CompareU(FU(a),FU(b))              ConditionReg_MEM-Hold(S586,S705)
	S708= [IR_MEM]={0,rs,rt,code,51}                            IR_MEM-Hold(S588,S707)
	S710= [PIDReg]=pid                                          PIDReg-Hold(S590,S709)
	S712= [IR_DMMU1]={0,rs,rt,code,51}                          IR_DMMU1-Hold(S592,S711)
	S714= [IR_WB]={0,rs,rt,code,51}                             IR_WB-Hold(S594,S713)
	S720= [ConditionReg_DMMU1]=CompareU(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S600,S719)
	S722= [ConditionReg_WB]=CompareU(FU(a),FU(b))               ConditionReg_WB-Hold(S602,S721)
	S724= [IR_DMMU2]={0,rs,rt,code,51}                          IR_DMMU2-Hold(S604,S723)
	S726= [ConditionReg_DMMU2]=CompareU(FU(a),FU(b))            ConditionReg_DMMU2-Hold(S606,S725)

