library verilog;
use verilog.vl_types.all;
entity subtract1bit is
    port(
        A               : in     vl_logic;
        B               : in     vl_logic;
        borrow_in       : in     vl_logic;
        diff            : out    vl_logic;
        borrow_out      : out    vl_logic
    );
end subtract1bit;
