#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Feb 17 10:25:23 2026
# Process ID         : 38823
# Current directory  : /mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1
# Command line       : vivado -log cpu_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cpu_system_wrapper.tcl -notrace
# Log file           : /mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1/cpu_system_wrapper.vdi
# Journal file       : /mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1/vivado.jou
# Running On         : fpgalab
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.4 LTS
# Processor Detail   : Intel(R) Core(TM) i5-4460  CPU @ 3.20GHz
# CPU Frequency      : 3245.567 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16429 MB
# Swap memory        : 17179 MB
# Total Virtual      : 33609 MB
# Available Virtual  : 22404 MB
#-----------------------------------------------------------
source cpu_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/2025.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.434 ; gain = 76.508 ; free physical = 2304 ; free virtual = 20878
Command: link_design -top cpu_system_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_gpio_0_0/cpu_system_axi_gpio_0_0.dcp' for cell 'cpu_system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_proc_sys_reset_0_0/cpu_system_proc_sys_reset_0_0.dcp' for cell 'cpu_system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/cpu_system_smartconnect_0_0.dcp' for cell 'cpu_system_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_system_ila_0_0/cpu_system_system_ila_0_0.dcp' for cell 'cpu_system_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_zynq_ultra_ps_e_0_0/cpu_system_zynq_ultra_ps_e_0_0.dcp' for cell 'cpu_system_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2689.066 ; gain = 0.000 ; free physical = 1292 ; free virtual = 19866
INFO: [Netlist 29-17] Analyzing 3760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: cpu_system_i/system_ila_0/inst/ila_lib UUID: 233074c3-fd83-5e0e-934e-b5bafe94c41b 
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_zynq_ultra_ps_e_0_0/cpu_system_zynq_ultra_ps_e_0_0.xdc] for cell 'cpu_system_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2689.066 ; gain = 0.000 ; free physical = 1282 ; free virtual = 19857
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_zynq_ultra_ps_e_0_0/cpu_system_zynq_ultra_ps_e_0_0.xdc] for cell 'cpu_system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_proc_sys_reset_0_0/cpu_system_proc_sys_reset_0_0_board.xdc] for cell 'cpu_system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_proc_sys_reset_0_0/cpu_system_proc_sys_reset_0_0_board.xdc] for cell 'cpu_system_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_1/bd_7c56_psr_aclk_0_board.xdc] for cell 'cpu_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_1/bd_7c56_psr_aclk_0_board.xdc] for cell 'cpu_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/smartconnect.xdc] for cell 'cpu_system_i/smartconnect_0/inst'
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/smartconnect.xdc] for cell 'cpu_system_i/smartconnect_0/inst'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_gpio_0_0/cpu_system_axi_gpio_0_0_board.xdc] for cell 'cpu_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_gpio_0_0/cpu_system_axi_gpio_0_0_board.xdc] for cell 'cpu_system_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'cpu_system_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc:40]
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'cpu_system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'cpu_system_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:130]
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'cpu_system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.srcs/constrs_1/new/pinout.xdc]
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.srcs/constrs_1/new/pinout.xdc]
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3487.766 ; gain = 0.000 ; free physical = 660 ; free virtual = 19236
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2748 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2728 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 12 instances

19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 3487.801 ; gain = 1836.367 ; free physical = 660 ; free virtual = 19235
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3487.801 ; gain = 0.000 ; free physical = 648 ; free virtual = 19224

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1361238f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3487.801 ; gain = 0.000 ; free physical = 641 ; free virtual = 19217

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3870.391 ; gain = 0.000 ; free physical = 3407 ; free virtual = 18573
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3870.391 ; gain = 0.000 ; free physical = 3412 ; free virtual = 18581
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b0d9730a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:53 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3412 ; free virtual = 18581
Phase 1.1 Core Generation And Design Setup | Checksum: 1b0d9730a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:53 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3412 ; free virtual = 18581

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b0d9730a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:53 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3412 ; free virtual = 18581
Phase 1 Initialization | Checksum: 1b0d9730a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:53 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3412 ; free virtual = 18581

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 1b0d9730a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:53 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3396 ; free virtual = 18565

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 1b0d9730a

Time (s): cpu = 00:02:04 ; elapsed = 00:01:53 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3396 ; free virtual = 18565

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 1b0d9730a

Time (s): cpu = 00:02:04 ; elapsed = 00:01:53 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3393 ; free virtual = 18562
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b0d9730a

Time (s): cpu = 00:02:04 ; elapsed = 00:01:53 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3393 ; free virtual = 18562

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 35 inverter(s) to 206 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cpu_system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1fd225063

Time (s): cpu = 00:02:05 ; elapsed = 00:01:54 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3391 ; free virtual = 18560
Retarget | Checksum: 1fd225063
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 324 cells
INFO: [Opt 31-1021] In phase Retarget, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16c480f9c

Time (s): cpu = 00:02:05 ; elapsed = 00:01:54 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3391 ; free virtual = 18560
Constant propagation | Checksum: 16c480f9c
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Constant propagation, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3870.391 ; gain = 0.000 ; free physical = 3391 ; free virtual = 18560
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3870.391 ; gain = 0.000 ; free physical = 3391 ; free virtual = 18560
Phase 5 Sweep | Checksum: 1d0fbe965

Time (s): cpu = 00:02:06 ; elapsed = 00:01:56 . Memory (MB): peak = 3870.391 ; gain = 23.812 ; free physical = 3391 ; free virtual = 18560
Sweep | Checksum: 1d0fbe965
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Sweep, 2139 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1d0fbe965

Time (s): cpu = 00:02:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3902.406 ; gain = 55.828 ; free physical = 3391 ; free virtual = 18560
BUFG optimization | Checksum: 1d0fbe965
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d0fbe965

Time (s): cpu = 00:02:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3902.406 ; gain = 55.828 ; free physical = 3391 ; free virtual = 18560
Shift Register Optimization | Checksum: 1d0fbe965
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23b99602d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3902.406 ; gain = 55.828 ; free physical = 3391 ; free virtual = 18560
Post Processing Netlist | Checksum: 23b99602d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b7271c15

Time (s): cpu = 00:02:23 ; elapsed = 00:02:12 . Memory (MB): peak = 3902.406 ; gain = 55.828 ; free physical = 3390 ; free virtual = 18560

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3902.406 ; gain = 0.000 ; free physical = 3390 ; free virtual = 18560
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b7271c15

Time (s): cpu = 00:02:23 ; elapsed = 00:02:12 . Memory (MB): peak = 3902.406 ; gain = 55.828 ; free physical = 3390 ; free virtual = 18560
Phase 9 Finalization | Checksum: 1b7271c15

Time (s): cpu = 00:02:23 ; elapsed = 00:02:12 . Memory (MB): peak = 3902.406 ; gain = 55.828 ; free physical = 3390 ; free virtual = 18560
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |             324  |                                             87  |
|  Constant propagation         |               5  |              27  |                                             67  |
|  Sweep                        |               4  |              88  |                                           2139  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             77  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b7271c15

Time (s): cpu = 00:02:23 ; elapsed = 00:02:12 . Memory (MB): peak = 3902.406 ; gain = 55.828 ; free physical = 3390 ; free virtual = 18560

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 19 newly gated: 0 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 250a9bcca

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4006.426 ; gain = 0.000 ; free physical = 3321 ; free virtual = 18504
Ending Power Optimization Task | Checksum: 250a9bcca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4006.426 ; gain = 104.020 ; free physical = 3321 ; free virtual = 18504

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 250a9bcca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.426 ; gain = 0.000 ; free physical = 3321 ; free virtual = 18504
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4006.426 ; gain = 0.000 ; free physical = 3321 ; free virtual = 18504
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:25 . Memory (MB): peak = 4006.426 ; gain = 518.625 ; free physical = 3321 ; free virtual = 18504
INFO: [Vivado 12-24828] Executing command : report_drc -file cpu_system_wrapper_drc_opted.rpt -pb cpu_system_wrapper_drc_opted.pb -rpx cpu_system_wrapper_drc_opted.rpx
Command: report_drc -file cpu_system_wrapper_drc_opted.rpt -pb cpu_system_wrapper_drc_opted.pb -rpx cpu_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1/cpu_system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4396.824 ; gain = 390.398 ; free physical = 2699 ; free virtual = 18040
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4396.824 ; gain = 390.398 ; free physical = 2699 ; free virtual = 18040
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4396.824 ; gain = 0.000 ; free physical = 2699 ; free virtual = 18040
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4396.824 ; gain = 0.000 ; free physical = 2699 ; free virtual = 18040
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4396.824 ; gain = 0.000 ; free physical = 2699 ; free virtual = 18044
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4396.824 ; gain = 0.000 ; free physical = 2699 ; free virtual = 18044
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4396.824 ; gain = 0.000 ; free physical = 2696 ; free virtual = 18045
Write Physdb Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4396.824 ; gain = 0.000 ; free physical = 2696 ; free virtual = 18045
Write ShapeDB Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4396.824 ; gain = 0.000 ; free physical = 2696 ; free virtual = 18048
INFO: [Common 17-1381] The checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1/cpu_system_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4396.859 ; gain = 0.000 ; free physical = 2725 ; free virtual = 18079
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b6b296b1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4396.859 ; gain = 0.000 ; free physical = 2725 ; free virtual = 18079
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4396.859 ; gain = 0.000 ; free physical = 2717 ; free virtual = 18071

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1fd7319c6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4396.859 ; gain = 0.000 ; free physical = 2716 ; free virtual = 18076

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 205015a6c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4428.840 ; gain = 31.980 ; free physical = 2716 ; free virtual = 18081

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 205015a6c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4428.840 ; gain = 31.980 ; free physical = 2716 ; free virtual = 18081
Phase 1 Placer Initialization | Checksum: 205015a6c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4428.840 ; gain = 31.980 ; free physical = 2716 ; free virtual = 18081

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 22df37322

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4428.840 ; gain = 31.980 ; free physical = 2553 ; free virtual = 17932

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 22df37322

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 4428.840 ; gain = 31.980 ; free physical = 2550 ; free virtual = 17932

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 22df37322

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 4703.828 ; gain = 306.969 ; free physical = 1750 ; free virtual = 17571

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2ae9438fa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4735.844 ; gain = 338.984 ; free physical = 1750 ; free virtual = 17571

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2ae9438fa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4735.844 ; gain = 338.984 ; free physical = 1750 ; free virtual = 17571
Phase 2.1.1 Partition Driven Placement | Checksum: 2ae9438fa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4735.844 ; gain = 338.984 ; free physical = 1750 ; free virtual = 17571
Phase 2.1 Floorplanning | Checksum: 1fdc5dc27

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4735.844 ; gain = 338.984 ; free physical = 1750 ; free virtual = 17571

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fdc5dc27

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4735.844 ; gain = 338.984 ; free physical = 1750 ; free virtual = 17571

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fdc5dc27

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4735.844 ; gain = 338.984 ; free physical = 1750 ; free virtual = 17571

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 26af7f136

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 4790.844 ; gain = 393.984 ; free physical = 1600 ; free virtual = 17445

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 30220733d

Time (s): cpu = 00:01:23 ; elapsed = 00:00:44 . Memory (MB): peak = 4790.844 ; gain = 393.984 ; free physical = 1592 ; free virtual = 17437

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 438 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 208 nets or LUTs. Breaked 0 LUT, combined 208 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4790.844 ; gain = 0.000 ; free physical = 1588 ; free virtual = 17436

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            208  |                   208  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            208  |                   208  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22b042a48

Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 4790.844 ; gain = 393.984 ; free physical = 1588 ; free virtual = 17436
Phase 2.5 Global Place Phase2 | Checksum: 2b3402c72

Time (s): cpu = 00:01:42 ; elapsed = 00:00:52 . Memory (MB): peak = 4790.844 ; gain = 393.984 ; free physical = 1587 ; free virtual = 17436
Phase 2 Global Placement | Checksum: 2b3402c72

Time (s): cpu = 00:01:42 ; elapsed = 00:00:52 . Memory (MB): peak = 4790.844 ; gain = 393.984 ; free physical = 1587 ; free virtual = 17436

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 228e35f46

Time (s): cpu = 00:01:57 ; elapsed = 00:00:57 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1632 ; free virtual = 17483

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2bbb1959e

Time (s): cpu = 00:02:02 ; elapsed = 00:01:00 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1632 ; free virtual = 17483

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 26d9d957e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:05 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1586 ; free virtual = 17437

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 29549c09d

Time (s): cpu = 00:02:17 ; elapsed = 00:01:06 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1586 ; free virtual = 17437
Phase 3.3.2 Slice Area Swap | Checksum: 29549c09d

Time (s): cpu = 00:02:17 ; elapsed = 00:01:06 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1586 ; free virtual = 17437
Phase 3.3 Small Shape DP | Checksum: 16bc5c4db

Time (s): cpu = 00:02:24 ; elapsed = 00:01:09 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1586 ; free virtual = 17437

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 247778eb9

Time (s): cpu = 00:02:25 ; elapsed = 00:01:10 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1586 ; free virtual = 17438

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2cf0dcbb8

Time (s): cpu = 00:02:25 ; elapsed = 00:01:10 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1586 ; free virtual = 17438
Phase 3 Detail Placement | Checksum: 2cf0dcbb8

Time (s): cpu = 00:02:25 ; elapsed = 00:01:10 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1586 ; free virtual = 17438

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 291f20028

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.768 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d865e82e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4822.859 ; gain = 0.000 ; free physical = 1594 ; free virtual = 17448
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 307cb4a0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4822.859 ; gain = 0.000 ; free physical = 1594 ; free virtual = 17448
Phase 4.1.1.1 BUFG Insertion | Checksum: 291f20028

Time (s): cpu = 00:02:54 ; elapsed = 00:01:22 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1594 ; free virtual = 17448

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.768. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2706c3620

Time (s): cpu = 00:02:55 ; elapsed = 00:01:22 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1594 ; free virtual = 17448

Time (s): cpu = 00:02:55 ; elapsed = 00:01:22 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1594 ; free virtual = 17448
Phase 4.1 Post Commit Optimization | Checksum: 2706c3620

Time (s): cpu = 00:02:55 ; elapsed = 00:01:22 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1594 ; free virtual = 17448
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4822.859 ; gain = 0.000 ; free physical = 1532 ; free virtual = 17391

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e322746f

Time (s): cpu = 00:03:11 ; elapsed = 00:01:30 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1531 ; free virtual = 17390

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e322746f

Time (s): cpu = 00:03:12 ; elapsed = 00:01:30 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1531 ; free virtual = 17390
Phase 4.3 Placer Reporting | Checksum: 1e322746f

Time (s): cpu = 00:03:12 ; elapsed = 00:01:30 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1531 ; free virtual = 17391

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4822.859 ; gain = 0.000 ; free physical = 1531 ; free virtual = 17391

Time (s): cpu = 00:03:12 ; elapsed = 00:01:30 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1531 ; free virtual = 17391
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1df810274

Time (s): cpu = 00:03:12 ; elapsed = 00:01:30 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1531 ; free virtual = 17391
Ending Placer Task | Checksum: 17a7d2512

Time (s): cpu = 00:03:12 ; elapsed = 00:01:30 . Memory (MB): peak = 4822.859 ; gain = 426.000 ; free physical = 1531 ; free virtual = 17390
113 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:19 ; elapsed = 00:01:34 . Memory (MB): peak = 4822.859 ; gain = 426.035 ; free physical = 1531 ; free virtual = 17390
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file cpu_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4822.859 ; gain = 0.000 ; free physical = 1515 ; free virtual = 17374
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file cpu_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4822.859 ; gain = 0.000 ; free physical = 1496 ; free virtual = 17356
INFO: [Vivado 12-24828] Executing command : report_utilization -file cpu_system_wrapper_utilization_placed.rpt -pb cpu_system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1492 ; free virtual = 17366
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1470 ; free virtual = 17360
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1470 ; free virtual = 17360
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1470 ; free virtual = 17361
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1462 ; free virtual = 17354
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1462 ; free virtual = 17358
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1462 ; free virtual = 17358
INFO: [Common 17-1381] The checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1/cpu_system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1467 ; free virtual = 17337
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.773 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1455 ; free virtual = 17341
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1443 ; free virtual = 17343
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1443 ; free virtual = 17343
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1442 ; free virtual = 17342
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1440 ; free virtual = 17342
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1436 ; free virtual = 17341
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1436 ; free virtual = 17341
INFO: [Common 17-1381] The checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1/cpu_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: efd782ff ConstDB: 0 ShapeSum: 51d7dd78 RouteDB: 38cdc49b
Nodegraph reading from file.  Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.67 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1439 ; free virtual = 17321
Post Restoration Checksum: NetGraph: e78e929a | NumContArr: 96c05157 | Constraints: 5dfd7276 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29ef55104

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17333

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29ef55104

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17333

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29ef55104

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17333

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 23e9672f7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17334

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 3014c976b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1448 ; free virtual = 17334
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.986  | TNS=0.000  | WHS=-0.076 | THS=-20.225|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 232e7c841

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1452 ; free virtual = 17338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.986  | TNS=0.000  | WHS=-0.127 | THS=-3.157 |

Phase 2.5 Update Timing for Bus Skew | Checksum: 241d8d14e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1452 ; free virtual = 17338

Phase 2.6 Soft Constraint Pins - Fast Budgeting
Phase 2.6 Soft Constraint Pins - Fast Budgeting | Checksum: 241d8d14e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1452 ; free virtual = 17338

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000274382 %
  Global Horizontal Routing Utilization  = 0.00084957 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24015
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22315
  Number of Partially Routed Nets     = 1700
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bb9bdc5d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1451 ; free virtual = 17337

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1bb9bdc5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1451 ; free virtual = 17337

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1d0b458cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1386 ; free virtual = 17267
Phase 4 Initial Routing | Checksum: 20a5b0f46

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1386 ; free virtual = 17267

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4085
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.080  | TNS=0.000  | WHS=-0.043 | THS=-0.248 |

Phase 5.1 Global Iteration 0 | Checksum: 2c4a988a5

Time (s): cpu = 00:01:41 ; elapsed = 00:00:46 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17331

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 2a98b773d

Time (s): cpu = 00:01:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17331
Phase 5 Rip-up And Reroute | Checksum: 2a98b773d

Time (s): cpu = 00:01:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17331

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.080  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.080  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 2e9bcfbf7

Time (s): cpu = 00:01:48 ; elapsed = 00:00:49 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17332

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2e9bcfbf7

Time (s): cpu = 00:01:48 ; elapsed = 00:00:49 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17332
Phase 6 Delay and Skew Optimization | Checksum: 2e9bcfbf7

Time (s): cpu = 00:01:48 ; elapsed = 00:00:49 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17332

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.080  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 21f12a55b

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17332
Phase 7 Post Hold Fix | Checksum: 21f12a55b

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1449 ; free virtual = 17332

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.56803 %
  Global Horizontal Routing Utilization  = 3.37307 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 21f12a55b

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1435 ; free virtual = 17335

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21f12a55b

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1428 ; free virtual = 17322

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21f12a55b

Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1427 ; free virtual = 17331

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 21f12a55b

Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1427 ; free virtual = 17331

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 21f12a55b

Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1427 ; free virtual = 17331

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.080  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 21f12a55b

Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1427 ; free virtual = 17331
Total Elapsed time in route_design: 52.88 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: c4b597b2

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1427 ; free virtual = 17331
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: c4b597b2

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1427 ; free virtual = 17331

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:56 ; elapsed = 00:00:54 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1427 ; free virtual = 17331
INFO: [Vivado 12-24828] Executing command : report_drc -file cpu_system_wrapper_drc_routed.rpt -pb cpu_system_wrapper_drc_routed.pb -rpx cpu_system_wrapper_drc_routed.rpx
Command: report_drc -file cpu_system_wrapper_drc_routed.rpt -pb cpu_system_wrapper_drc_routed.pb -rpx cpu_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1/cpu_system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1407 ; free virtual = 17312
INFO: [Vivado 12-24828] Executing command : report_methodology -file cpu_system_wrapper_methodology_drc_routed.rpt -pb cpu_system_wrapper_methodology_drc_routed.pb -rpx cpu_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cpu_system_wrapper_methodology_drc_routed.rpt -pb cpu_system_wrapper_methodology_drc_routed.pb -rpx cpu_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1/cpu_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file cpu_system_wrapper_timing_summary_routed.rpt -pb cpu_system_wrapper_timing_summary_routed.pb -rpx cpu_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file cpu_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file cpu_system_wrapper_bus_skew_routed.rpt -pb cpu_system_wrapper_bus_skew_routed.pb -rpx cpu_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file cpu_system_wrapper_route_status.rpt -pb cpu_system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file cpu_system_wrapper_power_routed.rpt -pb cpu_system_wrapper_power_summary_routed.pb -rpx cpu_system_wrapper_power_routed.rpx
Command: report_power -file cpu_system_wrapper_power_routed.rpt -pb cpu_system_wrapper_power_summary_routed.pb -rpx cpu_system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
158 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1265 ; free virtual = 17206
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file cpu_system_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1288 ; free virtual = 17231
generate_parallel_reports: Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1288 ; free virtual = 17231
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1272 ; free virtual = 17225
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1263 ; free virtual = 17235
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1263 ; free virtual = 17235
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1261 ; free virtual = 17239
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1258 ; free virtual = 17238
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1254 ; free virtual = 17237
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1254 ; free virtual = 17237
INFO: [Common 17-1381] The checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/impl_1/cpu_system_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force cpu_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cpu_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 4833.844 ; gain = 0.000 ; free physical = 1234 ; free virtual = 17221
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 10:33:18 2026...
