static inline long F_1 ( unsigned long * V_1 , unsigned long V_2 )\r\n{\r\nunsigned long V_3 , V_4 ;\r\nasm volatile(" ldarx %0,0,%2\n"\r\n" and. %1,%0,%3\n"\r\n" bne 2f\n"\r\n" ori %0,%0,%4\n"\r\n" stdcx. %0,0,%2\n"\r\n" beq+ 2f\n"\r\n" li %1,%3\n"\r\n"2: isync"\r\n: "=&r" (tmp), "=&r" (old)\r\n: "r" (hpte), "r" (bits), "i" (HPTE_V_HVLOCK)\r\n: "cc", "memory");\r\nreturn V_4 == 0 ;\r\n}\r\nlong F_2 ( struct V_5 * V_6 , unsigned long V_7 ,\r\nlong V_8 , unsigned long V_9 , unsigned long V_10 )\r\n{\r\nunsigned long V_11 ;\r\nstruct V_12 * V_12 = V_6 -> V_12 ;\r\nunsigned long V_13 , V_14 , V_15 ;\r\nunsigned long * V_1 ;\r\nV_11 = 12 ;\r\nif ( V_9 & V_16 ) {\r\nif ( F_3 ( V_17 ) &&\r\n( V_10 & 0xf000 ) == 0x1000 ) {\r\nV_11 = 16 ;\r\n} else if ( ( V_10 & 0xff000 ) == 0 ) {\r\nV_11 = 24 ;\r\nif ( V_9 & 0x80 )\r\nreturn V_18 ;\r\n} else\r\nreturn V_18 ;\r\n}\r\nV_14 = ( V_10 & V_19 ) >> V_12 -> V_20 . V_21 ;\r\nif ( V_14 >= V_12 -> V_20 . V_22 || V_11 > V_12 -> V_20 . V_21 )\r\nreturn V_18 ;\r\nV_15 = V_12 -> V_20 . V_23 [ V_14 ] . V_24 << V_25 ;\r\nif ( ! V_15 )\r\nreturn V_18 ;\r\nif ( ( V_10 & V_26 ) != V_27 &&\r\n( V_10 & V_26 ) != ( V_28 | V_29 | V_27 ) )\r\nreturn V_18 ;\r\nV_9 &= ~ 0x60UL ;\r\nV_10 &= ~ ( V_30 - V_12 -> V_20 . V_31 ) ;\r\nV_10 |= V_15 ;\r\nif ( V_8 >= ( V_32 << 3 ) )\r\nreturn V_18 ;\r\nif ( F_4 ( ( V_7 & V_33 ) == 0 ) ) {\r\nV_8 &= ~ 7UL ;\r\nV_1 = ( unsigned long * ) ( V_12 -> V_20 . V_34 + ( V_8 << 4 ) ) ;\r\nfor ( V_13 = 0 ; ; ++ V_13 ) {\r\nif ( V_13 == 8 )\r\nreturn V_35 ;\r\nif ( ( * V_1 & V_36 ) == 0 &&\r\nF_1 ( V_1 , V_37 | V_36 ) )\r\nbreak;\r\nV_1 += 2 ;\r\n}\r\n} else {\r\nV_13 = 0 ;\r\nV_1 = ( unsigned long * ) ( V_12 -> V_20 . V_34 + ( V_8 << 4 ) ) ;\r\nif ( ! F_1 ( V_1 , V_37 | V_36 ) )\r\nreturn V_35 ;\r\n}\r\nV_1 [ 1 ] = V_10 ;\r\nF_5 () ;\r\nV_1 [ 0 ] = V_9 ;\r\nasm volatile("ptesync" : : : "memory");\r\nF_6 ( & V_12 -> V_20 . V_23 [ V_14 ] . V_38 ) ;\r\nV_6 -> V_20 . V_39 [ 4 ] = V_8 + V_13 ;\r\nreturn V_40 ;\r\n}\r\nstatic inline int F_7 ( unsigned int * V_41 )\r\n{\r\nunsigned int V_3 , V_4 ;\r\nunsigned int V_42 = V_43 ;\r\nasm volatile("1:lwarx %1,0,%2\n"\r\n" cmpwi cr0,%1,0\n"\r\n" bne 2f\n"\r\n" stwcx. %3,0,%2\n"\r\n" bne- 1b\n"\r\n" isync\n"\r\n"2:"\r\n: "=&r" (tmp), "=&r" (old)\r\n: "r" (lock), "r" (token)\r\n: "cc", "memory");\r\nreturn V_4 == 0 ;\r\n}\r\nlong F_8 ( struct V_5 * V_6 , unsigned long V_7 ,\r\nunsigned long V_8 , unsigned long V_44 ,\r\nunsigned long V_45 )\r\n{\r\nstruct V_12 * V_12 = V_6 -> V_12 ;\r\nunsigned long * V_1 ;\r\nunsigned long V_46 , V_47 , V_48 ;\r\nif ( V_8 >= ( V_32 << 3 ) )\r\nreturn V_18 ;\r\nV_1 = ( unsigned long * ) ( V_12 -> V_20 . V_34 + ( V_8 << 4 ) ) ;\r\nwhile ( ! F_1 ( V_1 , V_37 ) )\r\nF_9 () ;\r\nif ( ( V_1 [ 0 ] & V_36 ) == 0 ||\r\n( ( V_7 & V_49 ) && ( V_1 [ 0 ] & ~ 0x7fUL ) != V_44 ) ||\r\n( ( V_7 & V_50 ) && ( V_1 [ 0 ] & V_44 ) != 0 ) ) {\r\nV_1 [ 0 ] &= ~ V_37 ;\r\nreturn V_51 ;\r\n}\r\nif ( F_10 ( & V_12 -> V_52 ) == 1 )\r\nV_7 |= V_53 ;\r\nV_6 -> V_20 . V_39 [ 4 ] = V_46 = V_1 [ 0 ] & ~ V_37 ;\r\nV_6 -> V_20 . V_39 [ 5 ] = V_47 = V_1 [ 1 ] ;\r\nV_48 = F_11 ( V_46 , V_47 , V_8 ) ;\r\nV_1 [ 0 ] = 0 ;\r\nif ( ! ( V_7 & V_53 ) ) {\r\nwhile( ! F_7 ( & V_12 -> V_20 . V_54 ) )\r\nF_9 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_12 -> V_20 . V_54 = 0 ;\r\n} else {\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile("tlbiel %0" : : "r" (rb));\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\nreturn V_40 ;\r\n}\r\nlong F_12 ( struct V_5 * V_6 )\r\n{\r\nstruct V_12 * V_12 = V_6 -> V_12 ;\r\nunsigned long * args = & V_6 -> V_20 . V_39 [ 4 ] ;\r\nunsigned long * V_55 , V_56 [ 4 ] ;\r\nlong int V_13 , V_57 ;\r\nlong int V_58 = 0 ;\r\nunsigned long V_7 , V_59 , V_8 ;\r\nlong int V_60 = 0 ;\r\nlong int V_61 = V_40 ;\r\nif ( F_10 ( & V_12 -> V_52 ) == 1 )\r\nV_60 = 1 ;\r\nfor ( V_13 = 0 ; V_13 < 4 ; ++ V_13 ) {\r\nV_8 = args [ V_13 * 2 ] ;\r\nV_7 = V_8 >> 56 ;\r\nV_8 &= ( ( 1ul << 56 ) - 1 ) ;\r\nV_59 = V_7 >> 6 ;\r\nV_7 &= 3 ;\r\nif ( V_59 == 3 )\r\nbreak;\r\nif ( V_59 != 1 || V_7 == 3 ||\r\nV_8 >= ( V_32 << 3 ) ) {\r\nargs [ V_13 * 2 ] = ( ( 0xa0 | V_7 ) << 56 ) + V_8 ;\r\nV_61 = V_18 ;\r\nbreak;\r\n}\r\nV_55 = ( unsigned long * ) ( V_12 -> V_20 . V_34 + ( V_8 << 4 ) ) ;\r\nwhile ( ! F_1 ( V_55 , V_37 ) )\r\nF_9 () ;\r\nV_57 = 0 ;\r\nif ( V_55 [ 0 ] & V_36 ) {\r\nswitch ( V_7 & 3 ) {\r\ncase 0 :\r\nV_57 = 1 ;\r\nbreak;\r\ncase 1 :\r\nif ( ! ( V_55 [ 0 ] & args [ V_13 * 2 + 1 ] ) )\r\nV_57 = 1 ;\r\nbreak;\r\ncase 2 :\r\nif ( ( V_55 [ 0 ] & ~ 0x7fUL ) == args [ V_13 * 2 + 1 ] )\r\nV_57 = 1 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_57 ) {\r\nV_55 [ 0 ] &= ~ V_37 ;\r\nargs [ V_13 * 2 ] = ( ( 0x90 | V_7 ) << 56 ) + V_8 ;\r\ncontinue;\r\n}\r\nV_7 |= ( V_55 [ 1 ] >> 5 ) & 0x0c ;\r\nargs [ V_13 * 2 ] = ( ( 0x80 | V_7 ) << 56 ) + V_8 ;\r\nV_56 [ V_58 ++ ] = F_11 ( V_55 [ 0 ] , V_55 [ 1 ] , V_8 ) ;\r\nV_55 [ 0 ] = 0 ;\r\n}\r\nif ( V_58 == 0 )\r\nreturn V_61 ;\r\nif ( ! V_60 ) {\r\nwhile( ! F_7 ( & V_12 -> V_20 . V_54 ) )\r\nF_9 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nfor ( V_13 = 0 ; V_13 < V_58 ; ++ V_13 )\r\nasm volatile(PPC_TLBIE(%1,%0)\r\n: : "r" (tlbrb[i]), "r" (kvm->arch.lpid));\r\nasm volatile("eieio; tlbsync; ptesync" : : : "memory");\r\nV_12 -> V_20 . V_54 = 0 ;\r\n} else {\r\nasm volatile("ptesync" : : : "memory");\r\nfor ( V_13 = 0 ; V_13 < V_58 ; ++ V_13 )\r\nasm volatile("tlbiel %0" : : "r" (tlbrb[i]));\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\nreturn V_61 ;\r\n}\r\nlong F_13 ( struct V_5 * V_6 , unsigned long V_7 ,\r\nunsigned long V_8 , unsigned long V_44 ,\r\nunsigned long V_45 )\r\n{\r\nstruct V_12 * V_12 = V_6 -> V_12 ;\r\nunsigned long * V_1 ;\r\nunsigned long V_46 , V_47 , V_48 ;\r\nif ( V_8 >= ( V_32 << 3 ) )\r\nreturn V_18 ;\r\nV_1 = ( unsigned long * ) ( V_12 -> V_20 . V_34 + ( V_8 << 4 ) ) ;\r\nwhile ( ! F_1 ( V_1 , V_37 ) )\r\nF_9 () ;\r\nif ( ( V_1 [ 0 ] & V_36 ) == 0 ||\r\n( ( V_7 & V_49 ) && ( V_1 [ 0 ] & ~ 0x7fUL ) != V_44 ) ) {\r\nV_1 [ 0 ] &= ~ V_37 ;\r\nreturn V_51 ;\r\n}\r\nif ( F_10 ( & V_12 -> V_52 ) == 1 )\r\nV_7 |= V_53 ;\r\nV_46 = V_1 [ 0 ] ;\r\nV_47 = V_1 [ 1 ] & ~ ( V_30 | V_62 | V_63 |\r\nV_64 | V_65 ) ;\r\nV_47 |= ( V_7 << 55 ) & V_30 ;\r\nV_47 |= ( V_7 << 48 ) & V_64 ;\r\nV_47 |= V_7 & ( V_62 | V_63 | V_65 ) ;\r\nV_48 = F_11 ( V_46 , V_47 , V_8 ) ;\r\nV_1 [ 0 ] = V_46 & ~ V_36 ;\r\nif ( ! ( V_7 & V_53 ) ) {\r\nwhile( ! F_7 ( & V_12 -> V_20 . V_54 ) )\r\nF_9 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_12 -> V_20 . V_54 = 0 ;\r\n} else {\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile("tlbiel %0" : : "r" (rb));\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\nV_1 [ 1 ] = V_47 ;\r\nF_5 () ;\r\nV_1 [ 0 ] = V_46 & ~ V_37 ;\r\nasm volatile("ptesync" : : : "memory");\r\nreturn V_40 ;\r\n}\r\nstatic unsigned long F_14 ( struct V_12 * V_12 , unsigned long V_66 )\r\n{\r\nlong int V_13 ;\r\nunsigned long V_67 , V_68 ;\r\nV_67 = V_66 & ( V_12 -> V_20 . V_31 - 1 ) ;\r\nV_68 = ( V_66 - V_67 ) >> V_25 ;\r\nfor ( V_13 = 0 ; V_13 < V_12 -> V_20 . V_22 ; ++ V_13 )\r\nif ( V_68 == V_12 -> V_20 . V_23 [ V_13 ] . V_24 )\r\nreturn ( V_13 << V_25 ) + V_67 ;\r\nreturn V_19 ;\r\n}\r\nlong F_15 ( struct V_5 * V_6 , unsigned long V_7 ,\r\nunsigned long V_8 )\r\n{\r\nstruct V_12 * V_12 = V_6 -> V_12 ;\r\nunsigned long * V_1 , V_47 ;\r\nint V_13 , V_69 = 1 ;\r\nif ( V_8 >= ( V_32 << 3 ) )\r\nreturn V_18 ;\r\nif ( V_7 & V_70 ) {\r\nV_8 &= ~ 3 ;\r\nV_69 = 4 ;\r\n}\r\nfor ( V_13 = 0 ; V_13 < V_69 ; ++ V_13 , ++ V_8 ) {\r\nV_1 = ( unsigned long * ) ( V_12 -> V_20 . V_34 + ( V_8 << 4 ) ) ;\r\nV_47 = V_1 [ 1 ] ;\r\nif ( ( V_7 & V_71 ) && ( V_1 [ 0 ] & V_36 ) )\r\nV_47 = F_14 ( V_12 , V_47 & V_19 ) |\r\n( V_47 & ~ V_19 ) ;\r\nV_6 -> V_20 . V_39 [ 4 + V_13 * 2 ] = V_1 [ 0 ] ;\r\nV_6 -> V_20 . V_39 [ 5 + V_13 * 2 ] = V_47 ;\r\n}\r\nreturn V_40 ;\r\n}
