m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog
valu
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 DXx4 work 8 typedefs 0 22 <7]g?SS^k1[TZQE^KO1[72
!s110 1609589207
!i10b 1
!s100 z`kY8DR`:f?odY`Gl<Cfi0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGWje]Dn4IkL9SL8NgYgI90
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1609589195
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv
!i122 22
L0 1 30
Z5 OV;L;2020.1_3;71
r1
!s85 0
31
!s108 1609589207.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
valu_test
R1
R2
DXx4 work 16 alu_test_sv_unit 0 22 e^@h8^eJh;>e@I`eJWUC83
Z8 !s110 1609588947
R4
r1
!s85 0
!i10b 1
!s100 9IFcQdPoannT=d_ajO8R21
IMLL>=[0RmDF:8b03m8:l;1
!s105 alu_test_sv_unit
S1
R0
Z9 w1518181990
Z10 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv
Z11 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv
!i122 18
L0 16 67
R5
31
Z12 !s108 1609588947.000000
Z13 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv|
Z14 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv|
!i113 1
R6
R7
Xalu_test_sv_unit
R1
R2
R8
Ve^@h8^eJh;>e@I`eJWUC83
r1
!s85 0
!i10b 1
!s100 KoiGkVMdkKZ14klY]@78@0
Ie^@h8^eJh;>e@I`eJWUC83
!i103 1
S1
R0
R9
R10
R11
!i122 18
Z15 L0 14 0
R5
31
R12
R13
R14
!i113 1
R6
R7
vcontrol
R1
Z16 DXx4 work 8 typedefs 0 22 dFnEYllo]ldWfSShQnONk1
!s110 1609588133
!i10b 1
!s100 I1Y9438]82`iA4mQ3bLgh0
R3
IdEILcJ0Vnjiojb5:2F6_A0
R4
S1
R0
w1609588098
Z17 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv
Z18 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv
!i122 16
L0 15 76
R5
r1
!s85 0
31
!s108 1609588133.000000
Z19 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv|
Z20 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv|
!i113 1
R6
R7
Xcontrol_sv_unit
R1
R16
!s110 1609585054
VmCDjTUUMJmclUHhZP^zU52
r1
!s85 0
!i10b 1
!s100 2SJElMzl6Q?`9XkT4A@Zd3
ImCDjTUUMJmclUHhZP^zU52
!i103 1
S1
R0
w1609585033
R17
R18
!i122 15
R15
R5
31
!s108 1609585054.000000
R19
R20
!i113 1
R6
R7
vcontrol_test
R1
R16
!s110 1609584819
!i10b 1
!s100 ngoBVKJ;1KOCl73oP?W>G3
R3
I7d_EIcSU<g_GoV[SG?lGD0
R4
S1
R0
w1609584806
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv
!i122 14
L0 13 91
R5
r1
!s85 0
31
!s108 1609584819.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv|
!i113 1
R6
R7
vcounter
R1
Z21 !s110 1609535699
!i10b 1
!s100 C54S2@FY6CM<>ELD:9VhI1
R3
I;;[3D6`GBlgIl0EgVoiFg3
R4
S1
R0
w1609535683
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv
!i122 4
L0 1 22
R5
r1
!s85 0
31
Z22 !s108 1609535699.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv|
!i113 1
R6
R7
vcounter_test
R1
R21
!i10b 1
!s100 aZ2kV9]HVP19B[Cb9BEDN0
R3
I]SIjb^b@iTKM`B1I]=?OI0
R4
S1
R0
R9
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv
!i122 5
L0 13 74
R5
r1
!s85 0
31
R22
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv|
!i113 1
R6
R7
vmem
R1
Z23 !s110 1609714199
!i10b 1
!s100 zSzmXa_[@^[G=>LiYHDjP2
R3
I]eKCmM2eZGOP_XbEBTGJJ2
R4
S1
R0
R9
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/mem.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/mem.sv
!i122 23
L0 20 25
R5
r1
!s85 0
31
Z24 !s108 1609714199.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/mem.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/mem.sv|
!i113 1
R6
R7
vmem_test
R1
!s110 1609715995
!i10b 1
!s100 W=nGOZ]>?Wg9dX]dmDnUz1
R3
I0`;0JKi]mje9Hz?cMl[D?1
R4
S1
R0
w1609715981
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/mem_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/mem_test.sv
!i122 35
L0 13 111
R5
r1
!s85 0
31
!s108 1609715995.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/mem_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/mem_test.sv|
!i113 1
R6
R7
vregister
R1
Z25 !s110 1609528553
!i10b 1
!s100 of_UNe8Z0jH`Jo1LQ`Nm=3
R3
IFddO]:afM0?47W2OCe6zb1
R4
S1
R0
w1609528316
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv
!i122 0
Z26 L0 1 19
R5
r1
!s85 0
31
Z27 !s108 1609528553.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv|
!i113 1
R6
R7
vregister_test
R1
R25
!i10b 1
!s100 UBZ@T^ZT5?Be@5TbT[a@`3
R3
I_L8T1QX9_z7[gZ3fz:Ym^2
R4
S1
R0
R9
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv
!i122 1
L0 13 55
R5
r1
!s85 0
31
R27
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv|
!i113 1
R6
R7
vscale_mux
R1
!s110 1609529137
!i10b 1
!s100 5WXFDD<_:5jL0Q7dOSTo;1
R3
I7VDfX_`D3PXF07Vgl8Q[_1
R4
S1
R0
w1609529126
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv
!i122 3
R26
R5
r1
!s85 0
31
!s108 1609529137.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv|
!i113 1
R6
R7
vscale_mux_test
R1
!s110 1609529081
!i10b 1
!s100 jWRoCdXG4V;<fYoR1m[R90
R3
IOJM`lT5lQlMka_FhD7A1I1
R4
S1
R0
R9
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux_test.sv
!i122 2
L0 13 49
R5
r1
!s85 0
31
!s108 1609529081.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux_test.sv|
!i113 1
R6
R7
vtop
R1
R23
!i10b 1
!s100 =Kf`FBJWSPo?kP3h_?21>1
R3
I>Jo:Ag3U;AT1ESS2[i6PY2
R4
S1
R0
R9
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/top.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/top.sv
!i122 24
L0 15 24
R5
r1
!s85 0
31
R24
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/top.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab06-mem/top.sv|
!i113 1
R6
R7
Xtypedefs
R1
R8
!i10b 1
!s100 Q<Y1DW6k6Ba^U_R]Nk:i42
R3
I<7]g?SS^k1[TZQE^KO1[72
V<7]g?SS^k1[TZQE^KO1[72
S1
R0
w1609583091
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/typedefs.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/typedefs.sv
!i122 17
L0 1 0
R5
r1
!s85 0
31
R12
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/typedefs.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/typedefs.sv|
!i113 1
R6
R7
