irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Mar 25, 2019 at 05:58:53 IST
irun
	-access +rwc
	counter.v
	tes3.sv
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
irun: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
DEFINE sdadc_working_lay /projects/tigershare/sdadc_working_lay
|
ncsim: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,7): cds.lib Permission denied '/projects/tigershare/sdadc_working_lay' (cds.lib command ignored).
DEFINE sdadc_working /projects/tigershare/sdadc_working
|
ncsim: *W,DLCPTH (/tools/cadence/IC617/share/cdssetup/cds.lib,8): cds.lib Permission denied '/projects/tigershare/sdadc_working' (cds.lib command ignored).
Loading snapshot worklib.tb_top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
[DRV] : RESET DONE
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=0
[SCO]: mod=1, count=0
[SCOREBOARD] FAIL: Time=150, Expected=1, dutout=0
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=0
[SCO]: mod=0, count=0
[SCOREBOARD] PASS: Time=190, Expected=0, dutout=0
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=230, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=270, Expected=0, dutout=6
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=310, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=350, Expected=0, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=0
[SCO]: mod=1, count=0
[SCOREBOARD] FAIL: Time=390, Expected=1, dutout=0
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=0
[SCO]: mod=0, count=0
[SCOREBOARD] PASS: Time=430, Expected=0, dutout=0
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=470, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=510, Expected=0, dutout=6
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=550, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=590, Expected=0, dutout=6
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=630, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=670, Expected=0, dutout=6
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=710, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=750, Expected=0, dutout=6
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=790, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=830, Expected=0, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=0
[SCO]: mod=1, count=0
[SCOREBOARD] FAIL: Time=870, Expected=1, dutout=0
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=0
[SCO]: mod=0, count=0
[SCOREBOARD] PASS: Time=910, Expected=0, dutout=0
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=0
[SCO]: mod=1, count=0
[SCOREBOARD] FAIL: Time=950, Expected=1, dutout=0
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=0
[SCO]: mod=0, count=0
[SCOREBOARD] PASS: Time=990, Expected=0, dutout=0
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=0
[SCO]: mod=1, count=0
[SCOREBOARD] FAIL: Time=1030, Expected=1, dutout=0
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=0
[SCO]: mod=0, count=0
[SCOREBOARD] PASS: Time=1070, Expected=0, dutout=0
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=1110, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=1150, Expected=0, dutout=6
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=1190, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=1230, Expected=0, dutout=6
------------------------------
[[GEN]]: mod=0, count=0
[DRV]: mod=0, count=0
[MONITOR]: mod=0, count=6
[SCO]: mod=0, count=6
[SCOREBOARD] FAIL: Time=1270, Expected=7, dutout=6
------------------------------
[[GEN]]: mod=1, count=0
[DRV]: mod=1, count=0
[MONITOR]: mod=1, count=6
[SCO]: mod=1, count=6
[SCOREBOARD] FAIL: Time=1310, Expected=0, dutout=6
------------------------------
[gen] : all transaction generated
Simulation complete via $finish(1) at time 1310 NS + 0
./tes3.sv:246     $finish();
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Mar 25, 2019 at 05:58:54 IST  (total: 00:00:01)
