//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33492891
// Cuda compilation tools, release 12.3, V12.3.103
// Based on NVVM 7.0.1
//

.version 8.3
.target sm_52
.address_size 64

	// .globl	_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0
)
;

.visible .entry _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii(
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_0,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_1,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_2,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_3,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_4,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_5,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_6,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_7,
	.param .f32 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_8,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_9,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_10,
	.param .u64 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_11,
	.param .u32 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_12,
	.param .u32 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_13,
	.param .u32 _Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_14
)
{
	.reg .pred 	%p<228>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<241>;
	.reg .f64 	%fd<230>;
	.reg .b64 	%rd<87>;


	ld.param.u64 	%rd28, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_1];
	ld.param.u64 	%rd29, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_2];
	ld.param.f32 	%f10, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_8];
	ld.param.u64 	%rd35, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_9];
	ld.param.u64 	%rd36, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_10];
	ld.param.u32 	%r32, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_12];
	ld.param.u32 	%r33, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_13];
	cvta.to.global.u64 	%rd1, %rd36;
	mov.u32 	%r35, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r36, %tid.x;
	mad.lo.s32 	%r2, %r1, %r35, %r36;
	mov.u32 	%r37, %ctaid.y;
	mov.u32 	%r38, %ntid.y;
	mov.u32 	%r39, %tid.y;
	mad.lo.s32 	%r3, %r38, %r37, %r39;
	mov.u32 	%r40, %ctaid.z;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r41, %tid.z;
	mad.lo.s32 	%r238, %r4, %r40, %r41;
	mov.u32 	%r42, %nctaid.y;
	mul.lo.s32 	%r6, %r42, %r38;
	add.s32 	%r43, %r32, -1;
	cvta.to.global.u64 	%rd2, %rd35;
	mul.wide.s32 	%rd37, %r43, 4;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.f32 	%f1, [%rd38];
	cvt.f64.f32 	%fd1, %f1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd1;
	}
	mov.f64 	%fd107, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd107;
	}
	and.b32  	%r9, %r8, 2146435072;
	setp.eq.s32 	%p10, %r9, 1062207488;
	abs.f64 	%fd2, %fd1;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd205, [retval0+0];
	} // callseq 0
	setp.lt.s32 	%p11, %r7, 0;
	and.pred  	%p1, %p11, %p10;
	not.pred 	%p12, %p1;
	@%p12 bra 	$L__BB0_2;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd205;
	}
	xor.b32  	%r45, %r44, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd205;
	}
	mov.b64 	%fd205, {%r46, %r45};

$L__BB0_2:
	setp.eq.f32 	%p13, %f1, 0f00000000;
	@%p13 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	selp.b32 	%r47, %r7, 0, %p10;
	mov.u32 	%r48, 0;
	or.b32  	%r49, %r47, 2146435072;
	setp.lt.s32 	%p17, %r8, 0;
	selp.b32 	%r50, %r49, %r47, %p17;
	mov.b64 	%fd205, {%r48, %r50};
	bra.uni 	$L__BB0_7;

$L__BB0_3:
	setp.gt.s32 	%p14, %r7, -1;
	@%p14 bra 	$L__BB0_7;

	mov.f64 	%fd108, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd109, %fd108;
	setp.eq.f64 	%p15, %fd109, 0d4000000000000000;
	@%p15 bra 	$L__BB0_7;

	mov.f64 	%fd205, 0dFFF8000000000000;

$L__BB0_7:
	add.f64 	%fd111, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd111;
	}
	and.b32  	%r52, %r51, 2146435072;
	setp.ne.s32 	%p18, %r52, 2146435072;
	@%p18 bra 	$L__BB0_14;

	setp.gtu.f64 	%p19, %fd2, 0d7FF0000000000000;
	@%p19 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_9;

$L__BB0_13:
	mov.f64 	%fd113, 0d4000000000000000;
	add.rn.f64 	%fd205, %fd1, %fd113;
	bra.uni 	$L__BB0_14;

$L__BB0_9:
	mov.f64 	%fd112, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r53, %temp}, %fd112;
	}
	and.b32  	%r10, %r8, 2147483647;
	setp.eq.s32 	%p20, %r10, 2146435072;
	setp.eq.s32 	%p21, %r53, 0;
	and.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_10;

$L__BB0_12:
	setp.gt.f64 	%p29, %fd2, 0d3FF0000000000000;
	selp.b32 	%r60, 2146435072, 0, %p29;
	mov.u32 	%r61, 0;
	xor.b32  	%r62, %r60, 2146435072;
	setp.lt.s32 	%p30, %r8, 0;
	selp.b32 	%r63, %r62, %r60, %p30;
	setp.eq.f32 	%p31, %f1, 0fBF800000;
	selp.b32 	%r64, 1072693248, %r63, %p31;
	mov.b64 	%fd205, {%r61, %r64};
	bra.uni 	$L__BB0_14;

$L__BB0_10:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r54, %temp}, %fd1;
	}
	and.b32  	%r55, %r7, 2147483647;
	setp.ne.s32 	%p23, %r55, 2146435072;
	setp.ne.s32 	%p24, %r54, 0;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_14;

	setp.gt.s32 	%p26, %r8, -1;
	selp.b32 	%r56, 2146435072, 0, %p26;
	mov.u32 	%r57, 0;
	setp.ne.s32 	%p27, %r10, 1071644672;
	and.pred  	%p28, %p27, %p1;
	or.b32  	%r58, %r56, -2147483648;
	selp.b32 	%r59, %r58, %r56, %p28;
	mov.b64 	%fd205, {%r57, %r59};

$L__BB0_14:
	setp.eq.f32 	%p32, %f1, 0f3F800000;
	selp.f64 	%fd12, 0d3FF0000000000000, %fd205, %p32;
	add.s32 	%r65, %r33, -1;
	mul.wide.s32 	%rd39, %r65, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.f32 	%f2, [%rd40];
	cvt.f64.f32 	%fd13, %f2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd13;
	}
	abs.f64 	%fd14, %fd13;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd14;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd208, [retval0+0];
	} // callseq 1
	setp.lt.s32 	%p33, %r11, 0;
	and.pred  	%p2, %p33, %p10;
	not.pred 	%p35, %p2;
	@%p35 bra 	$L__BB0_16;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd208;
	}
	xor.b32  	%r67, %r66, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r68, %temp}, %fd208;
	}
	mov.b64 	%fd208, {%r68, %r67};

$L__BB0_16:
	setp.eq.f32 	%p36, %f2, 0f00000000;
	@%p36 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_17;

$L__BB0_20:
	selp.b32 	%r69, %r11, 0, %p10;
	mov.u32 	%r70, 0;
	or.b32  	%r71, %r69, 2146435072;
	setp.lt.s32 	%p40, %r8, 0;
	selp.b32 	%r72, %r71, %r69, %p40;
	mov.b64 	%fd208, {%r70, %r72};
	bra.uni 	$L__BB0_21;

$L__BB0_17:
	setp.gt.s32 	%p37, %r11, -1;
	@%p37 bra 	$L__BB0_21;

	mov.f64 	%fd114, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd115, %fd114;
	setp.eq.f64 	%p38, %fd115, 0d4000000000000000;
	@%p38 bra 	$L__BB0_21;

	mov.f64 	%fd208, 0dFFF8000000000000;

$L__BB0_21:
	add.f64 	%fd117, %fd13, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd117;
	}
	and.b32  	%r74, %r73, 2146435072;
	setp.ne.s32 	%p41, %r74, 2146435072;
	@%p41 bra 	$L__BB0_28;

	setp.gtu.f64 	%p42, %fd14, 0d7FF0000000000000;
	@%p42 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_23;

$L__BB0_27:
	mov.f64 	%fd119, 0d4000000000000000;
	add.rn.f64 	%fd208, %fd13, %fd119;
	bra.uni 	$L__BB0_28;

$L__BB0_23:
	mov.f64 	%fd118, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd118;
	}
	and.b32  	%r12, %r8, 2147483647;
	setp.eq.s32 	%p43, %r12, 2146435072;
	setp.eq.s32 	%p44, %r75, 0;
	and.pred  	%p45, %p43, %p44;
	@%p45 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_24;

$L__BB0_26:
	setp.gt.f64 	%p52, %fd14, 0d3FF0000000000000;
	selp.b32 	%r82, 2146435072, 0, %p52;
	mov.u32 	%r83, 0;
	xor.b32  	%r84, %r82, 2146435072;
	setp.lt.s32 	%p53, %r8, 0;
	selp.b32 	%r85, %r84, %r82, %p53;
	setp.eq.f32 	%p54, %f2, 0fBF800000;
	selp.b32 	%r86, 1072693248, %r85, %p54;
	mov.b64 	%fd208, {%r83, %r86};
	bra.uni 	$L__BB0_28;

$L__BB0_24:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd13;
	}
	and.b32  	%r77, %r11, 2147483647;
	setp.ne.s32 	%p46, %r77, 2146435072;
	setp.ne.s32 	%p47, %r76, 0;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB0_28;

	setp.gt.s32 	%p49, %r8, -1;
	selp.b32 	%r78, 2146435072, 0, %p49;
	mov.u32 	%r79, 0;
	setp.ne.s32 	%p50, %r12, 1071644672;
	and.pred  	%p51, %p50, %p2;
	or.b32  	%r80, %r78, -2147483648;
	selp.b32 	%r81, %r80, %r78, %p51;
	mov.b64 	%fd208, {%r79, %r81};

$L__BB0_28:
	ld.param.u32 	%r237, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_14];
	setp.eq.f32 	%p55, %f2, 0f3F800000;
	selp.f64 	%fd120, 0d3FF0000000000000, %fd208, %p55;
	add.f64 	%fd121, %fd12, %fd120;
	cvt.rn.f32.f64 	%f11, %fd121;
	sqrt.rn.f32 	%f12, %f11;
	mul.f32 	%f3, %f12, 0f3E800000;
	setp.ge.s32 	%p56, %r238, %r237;
	@%p56 bra 	$L__BB0_137;

	cvt.f64.f32 	%fd24, %f10;
	cvt.f64.f32 	%fd25, %f3;
	add.f64 	%fd26, %fd25, 0d4000000000000000;
	and.b32  	%r13, %r8, 2147483647;
	setp.gt.s32 	%p57, %r8, -1;
	selp.b32 	%r14, 2146435072, 0, %p57;
	or.b32  	%r15, %r14, -2147483648;
	mul.wide.s32 	%rd41, %r3, 4;
	add.s64 	%rd3, %rd1, %rd41;
	mul.wide.s32 	%rd4, %r6, 4;
	mov.u32 	%r87, %nctaid.z;
	mul.lo.s32 	%r16, %r87, %r4;
	mov.u32 	%r88, %nctaid.x;
	mul.lo.s32 	%r17, %r88, %r1;
	cvta.to.global.u64 	%rd6, %rd28;
	cvta.to.global.u64 	%rd7, %rd29;

$L__BB0_30:
	setp.ge.s32 	%p58, %r2, %r32;
	@%p58 bra 	$L__BB0_136;

	mov.u32 	%r239, %r2;

$L__BB0_32:
	setp.ge.s32 	%p59, %r3, %r33;
	@%p59 bra 	$L__BB0_135;

	mul.lo.s32 	%r231, %r238, %r32;
	add.s32 	%r89, %r239, %r231;
	mad.lo.s32 	%r90, %r89, %r33, %r3;
	mul.wide.s32 	%rd85, %r90, 4;
	mov.u64 	%rd86, %rd3;
	mov.u32 	%r240, %r3;

$L__BB0_34:
	ld.param.u64 	%rd70, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_9];
	mul.wide.s32 	%rd69, %r239, 4;
	cvta.to.global.u64 	%rd68, %rd70;
	add.s64 	%rd67, %rd68, %rd69;
	ld.global.f32 	%f4, [%rd67];
	cvt.f64.f32 	%fd27, %f4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd27;
	}
	abs.f64 	%fd28, %fd27;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd28;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd211, [retval0+0];
	} // callseq 2
	setp.lt.s32 	%p60, %r22, 0;
	and.pred  	%p3, %p60, %p10;
	not.pred 	%p62, %p3;
	@%p62 bra 	$L__BB0_36;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd211;
	}
	xor.b32  	%r92, %r91, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r93, %temp}, %fd211;
	}
	mov.b64 	%fd211, {%r93, %r92};

$L__BB0_36:
	setp.eq.f32 	%p63, %f4, 0f00000000;
	@%p63 bra 	$L__BB0_40;
	bra.uni 	$L__BB0_37;

$L__BB0_40:
	setp.lt.s32 	%p66, %r8, 0;
	mov.u32 	%r94, 0;
	selp.b32 	%r95, %r22, 0, %p10;
	or.b32  	%r96, %r95, 2146435072;
	selp.b32 	%r97, %r96, %r95, %p66;
	mov.b64 	%fd211, {%r94, %r97};
	bra.uni 	$L__BB0_41;

$L__BB0_37:
	setp.gt.s32 	%p64, %r22, -1;
	@%p64 bra 	$L__BB0_41;

	mov.f64 	%fd122, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd123, %fd122;
	setp.eq.f64 	%p65, %fd123, 0d4000000000000000;
	@%p65 bra 	$L__BB0_41;

	mov.f64 	%fd211, 0dFFF8000000000000;

$L__BB0_41:
	add.f64 	%fd125, %fd27, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd125;
	}
	and.b32  	%r99, %r98, 2146435072;
	setp.ne.s32 	%p68, %r99, 2146435072;
	@%p68 bra 	$L__BB0_48;

	setp.gtu.f64 	%p69, %fd28, 0d7FF0000000000000;
	@%p69 bra 	$L__BB0_47;
	bra.uni 	$L__BB0_43;

$L__BB0_47:
	mov.f64 	%fd127, 0d4000000000000000;
	add.rn.f64 	%fd211, %fd27, %fd127;
	bra.uni 	$L__BB0_48;

$L__BB0_43:
	setp.eq.s32 	%p70, %r13, 2146435072;
	mov.f64 	%fd126, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r100, %temp}, %fd126;
	}
	setp.eq.s32 	%p71, %r100, 0;
	and.pred  	%p72, %p70, %p71;
	@%p72 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_44;

$L__BB0_46:
	setp.lt.s32 	%p78, %r8, 0;
	mov.u32 	%r105, 0;
	setp.gt.f64 	%p79, %fd28, 0d3FF0000000000000;
	selp.b32 	%r106, 2146435072, 0, %p79;
	xor.b32  	%r107, %r106, 2146435072;
	selp.b32 	%r108, %r107, %r106, %p78;
	setp.eq.f32 	%p80, %f4, 0fBF800000;
	selp.b32 	%r109, 1072693248, %r108, %p80;
	mov.b64 	%fd211, {%r105, %r109};
	bra.uni 	$L__BB0_48;

$L__BB0_44:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r101, %temp}, %fd27;
	}
	and.b32  	%r102, %r22, 2147483647;
	setp.ne.s32 	%p73, %r102, 2146435072;
	setp.ne.s32 	%p74, %r101, 0;
	or.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB0_48;

	setp.ne.s32 	%p76, %r13, 1071644672;
	and.pred  	%p77, %p76, %p3;
	selp.b32 	%r103, %r15, %r14, %p77;
	mov.u32 	%r104, 0;
	mov.b64 	%fd211, {%r104, %r103};

$L__BB0_48:
	setp.eq.f32 	%p81, %f4, 0f3F800000;
	selp.f64 	%fd38, 0d3FF0000000000000, %fd211, %p81;
	ld.global.f32 	%f5, [%rd86];
	cvt.f64.f32 	%fd39, %f5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd39;
	}
	abs.f64 	%fd40, %fd39;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd214, [retval0+0];
	} // callseq 3
	setp.lt.s32 	%p82, %r23, 0;
	and.pred  	%p4, %p82, %p10;
	not.pred 	%p84, %p4;
	@%p84 bra 	$L__BB0_50;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd214;
	}
	xor.b32  	%r111, %r110, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r112, %temp}, %fd214;
	}
	mov.b64 	%fd214, {%r112, %r111};

$L__BB0_50:
	setp.eq.f32 	%p85, %f5, 0f00000000;
	@%p85 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_51;

$L__BB0_54:
	setp.lt.s32 	%p88, %r8, 0;
	mov.u32 	%r113, 0;
	selp.b32 	%r114, %r23, 0, %p10;
	or.b32  	%r115, %r114, 2146435072;
	selp.b32 	%r116, %r115, %r114, %p88;
	mov.b64 	%fd214, {%r113, %r116};
	bra.uni 	$L__BB0_55;

$L__BB0_51:
	setp.gt.s32 	%p86, %r23, -1;
	@%p86 bra 	$L__BB0_55;

	mov.f64 	%fd128, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd129, %fd128;
	setp.eq.f64 	%p87, %fd129, 0d4000000000000000;
	@%p87 bra 	$L__BB0_55;

	mov.f64 	%fd214, 0dFFF8000000000000;

$L__BB0_55:
	add.f64 	%fd131, %fd39, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd131;
	}
	and.b32  	%r118, %r117, 2146435072;
	setp.ne.s32 	%p90, %r118, 2146435072;
	@%p90 bra 	$L__BB0_62;

	cvt.f64.f32 	%fd184, %f5;
	abs.f64 	%fd183, %fd184;
	setp.gtu.f64 	%p91, %fd183, 0d7FF0000000000000;
	@%p91 bra 	$L__BB0_61;
	bra.uni 	$L__BB0_57;

$L__BB0_61:
	mov.f64 	%fd133, 0d4000000000000000;
	add.rn.f64 	%fd214, %fd39, %fd133;
	bra.uni 	$L__BB0_62;

$L__BB0_57:
	setp.eq.s32 	%p92, %r13, 2146435072;
	mov.f64 	%fd132, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r119, %temp}, %fd132;
	}
	setp.eq.s32 	%p93, %r119, 0;
	and.pred  	%p94, %p92, %p93;
	@%p94 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_58;

$L__BB0_60:
	cvt.f64.f32 	%fd187, %f5;
	abs.f64 	%fd186, %fd187;
	setp.lt.s32 	%p100, %r8, 0;
	mov.u32 	%r124, 0;
	setp.gt.f64 	%p101, %fd186, 0d3FF0000000000000;
	selp.b32 	%r125, 2146435072, 0, %p101;
	xor.b32  	%r126, %r125, 2146435072;
	selp.b32 	%r127, %r126, %r125, %p100;
	setp.eq.f32 	%p102, %f5, 0fBF800000;
	selp.b32 	%r128, 1072693248, %r127, %p102;
	mov.b64 	%fd214, {%r124, %r128};
	bra.uni 	$L__BB0_62;

$L__BB0_58:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r120, %temp}, %fd39;
	}
	and.b32  	%r121, %r23, 2147483647;
	setp.ne.s32 	%p95, %r121, 2146435072;
	setp.ne.s32 	%p96, %r120, 0;
	or.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_62;

	cvt.f64.f32 	%fd185, %f5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r233}, %fd185;
	}
	setp.lt.s32 	%p221, %r233, 0;
	and.pred  	%p220, %p221, %p10;
	setp.ne.s32 	%p98, %r13, 1071644672;
	and.pred  	%p99, %p98, %p220;
	selp.b32 	%r122, %r15, %r14, %p99;
	mov.u32 	%r123, 0;
	mov.b64 	%fd214, {%r123, %r122};

$L__BB0_62:
	ld.param.u64 	%rd82, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_7];
	cvta.to.global.u64 	%rd81, %rd82;
	ld.param.u64 	%rd80, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_6];
	cvta.to.global.u64 	%rd79, %rd80;
	ld.param.u64 	%rd78, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_5];
	cvta.to.global.u64 	%rd77, %rd78;
	ld.param.u64 	%rd76, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_4];
	cvta.to.global.u64 	%rd75, %rd76;
	ld.param.u64 	%rd74, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_3];
	cvta.to.global.u64 	%rd73, %rd74;
	ld.param.u64 	%rd72, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_0];
	cvta.to.global.u64 	%rd71, %rd72;
	setp.eq.f32 	%p103, %f5, 0f3F800000;
	selp.f64 	%fd134, 0d3FF0000000000000, %fd214, %p103;
	add.f64 	%fd135, %fd38, %fd134;
	cvt.rn.f32.f64 	%f13, %fd135;
	sqrt.rn.f32 	%f6, %f13;
	add.s64 	%rd17, %rd71, %rd85;
	mov.u32 	%r129, 953267991;
	st.global.u32 	[%rd17], %r129;
	add.s64 	%rd18, %rd6, %rd85;
	mov.u32 	%r130, 0;
	st.global.u32 	[%rd18], %r130;
	add.s64 	%rd19, %rd7, %rd85;
	st.global.u32 	[%rd19], %r130;
	add.s64 	%rd20, %rd73, %rd85;
	st.global.u32 	[%rd20], %r130;
	add.s64 	%rd21, %rd75, %rd85;
	st.global.u32 	[%rd21], %r130;
	add.s64 	%rd22, %rd77, %rd85;
	st.global.u32 	[%rd22], %r130;
	add.s64 	%rd23, %rd79, %rd85;
	st.global.u32 	[%rd23], %r130;
	add.s64 	%rd24, %rd81, %rd85;
	st.global.u32 	[%rd24], %r130;
	setp.geu.f32 	%p104, %f6, %f3;
	@%p104 bra 	$L__BB0_134;

	ld.param.u64 	%rd84, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_0];
	add.s64 	%rd83, %rd71, %rd85;
	mov.u32 	%r131, 1065353216;
	st.global.u32 	[%rd83], %r131;
	st.global.u32 	[%rd18], %r130;
	st.global.u32 	[%rd19], %r130;
	cvt.f64.f32 	%fd50, %f6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd50;
	}
	abs.f64 	%fd51, %fd50;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd51;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd217, [retval0+0];
	} // callseq 4
	setp.lt.s32 	%p106, %r24, 0;
	and.pred  	%p5, %p106, %p10;
	not.pred 	%p107, %p5;
	@%p107 bra 	$L__BB0_65;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r133}, %fd217;
	}
	xor.b32  	%r134, %r133, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r135, %temp}, %fd217;
	}
	mov.b64 	%fd217, {%r135, %r134};

$L__BB0_65:
	setp.eq.f32 	%p108, %f6, 0f00000000;
	@%p108 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_66;

$L__BB0_69:
	setp.lt.s32 	%p111, %r8, 0;
	mov.u32 	%r136, 0;
	selp.b32 	%r137, %r24, 0, %p10;
	or.b32  	%r138, %r137, 2146435072;
	selp.b32 	%r139, %r138, %r137, %p111;
	mov.b64 	%fd217, {%r136, %r139};
	bra.uni 	$L__BB0_70;

$L__BB0_66:
	setp.gt.s32 	%p109, %r24, -1;
	@%p109 bra 	$L__BB0_70;

	mov.f64 	%fd136, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd137, %fd136;
	setp.eq.f64 	%p110, %fd137, 0d4000000000000000;
	@%p110 bra 	$L__BB0_70;

	mov.f64 	%fd217, 0dFFF8000000000000;

$L__BB0_70:
	add.f64 	%fd139, %fd50, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd139;
	}
	and.b32  	%r141, %r140, 2146435072;
	setp.ne.s32 	%p113, %r141, 2146435072;
	@%p113 bra 	$L__BB0_77;

	cvt.f64.f32 	%fd179, %f6;
	abs.f64 	%fd178, %fd179;
	setp.gtu.f64 	%p114, %fd178, 0d7FF0000000000000;
	@%p114 bra 	$L__BB0_76;
	bra.uni 	$L__BB0_72;

$L__BB0_76:
	mov.f64 	%fd141, 0d4000000000000000;
	add.rn.f64 	%fd217, %fd50, %fd141;
	bra.uni 	$L__BB0_77;

$L__BB0_72:
	setp.eq.s32 	%p115, %r13, 2146435072;
	mov.f64 	%fd140, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r142, %temp}, %fd140;
	}
	setp.eq.s32 	%p116, %r142, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_75;
	bra.uni 	$L__BB0_73;

$L__BB0_75:
	cvt.f64.f32 	%fd182, %f6;
	abs.f64 	%fd181, %fd182;
	setp.lt.s32 	%p123, %r8, 0;
	mov.u32 	%r147, 0;
	setp.gt.f64 	%p124, %fd181, 0d3FF0000000000000;
	selp.b32 	%r148, 2146435072, 0, %p124;
	xor.b32  	%r149, %r148, 2146435072;
	selp.b32 	%r150, %r149, %r148, %p123;
	setp.eq.f32 	%p125, %f6, 0fBF800000;
	selp.b32 	%r151, 1072693248, %r150, %p125;
	mov.b64 	%fd217, {%r147, %r151};
	bra.uni 	$L__BB0_77;

$L__BB0_73:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r143, %temp}, %fd50;
	}
	and.b32  	%r144, %r24, 2147483647;
	setp.ne.s32 	%p118, %r144, 2146435072;
	setp.ne.s32 	%p119, %r143, 0;
	or.pred  	%p120, %p118, %p119;
	@%p120 bra 	$L__BB0_77;

	cvt.f64.f32 	%fd180, %f6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r232}, %fd180;
	}
	setp.lt.s32 	%p219, %r232, 0;
	and.pred  	%p218, %p219, %p10;
	setp.ne.s32 	%p121, %r13, 1071644672;
	and.pred  	%p122, %p121, %p218;
	selp.b32 	%r145, %r15, %r14, %p122;
	mov.u32 	%r146, 0;
	mov.b64 	%fd217, {%r146, %r145};

$L__BB0_77:
	setp.eq.f32 	%p126, %f6, 0f3F800000;
	selp.f64 	%fd61, 0d3FF0000000000000, %fd217, %p126;
	abs.f64 	%fd62, %fd25;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd62;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd220, [retval0+0];
	} // callseq 5
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd25;
	}
	setp.lt.s32 	%p127, %r25, 0;
	and.pred  	%p6, %p127, %p10;
	not.pred 	%p129, %p6;
	@%p129 bra 	$L__BB0_79;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd220;
	}
	xor.b32  	%r153, %r152, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r154, %temp}, %fd220;
	}
	mov.b64 	%fd220, {%r154, %r153};

$L__BB0_79:
	setp.eq.f32 	%p130, %f3, 0f00000000;
	@%p130 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_80;

$L__BB0_83:
	setp.lt.s32 	%p133, %r8, 0;
	mov.u32 	%r155, 0;
	selp.b32 	%r156, %r25, 0, %p10;
	or.b32  	%r157, %r156, 2146435072;
	selp.b32 	%r158, %r157, %r156, %p133;
	mov.b64 	%fd220, {%r155, %r158};
	bra.uni 	$L__BB0_84;

$L__BB0_80:
	setp.gt.s32 	%p131, %r25, -1;
	@%p131 bra 	$L__BB0_84;

	mov.f64 	%fd142, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd143, %fd142;
	setp.eq.f64 	%p132, %fd143, 0d4000000000000000;
	@%p132 bra 	$L__BB0_84;

	mov.f64 	%fd220, 0dFFF8000000000000;

$L__BB0_84:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd26;
	}
	and.b32  	%r160, %r159, 2146435072;
	setp.ne.s32 	%p135, %r160, 2146435072;
	@%p135 bra 	$L__BB0_91;

	setp.gtu.f64 	%p136, %fd62, 0d7FF0000000000000;
	@%p136 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_86;

$L__BB0_90:
	mov.f64 	%fd146, 0d4000000000000000;
	add.rn.f64 	%fd220, %fd25, %fd146;
	bra.uni 	$L__BB0_91;

$L__BB0_86:
	setp.eq.s32 	%p137, %r13, 2146435072;
	mov.f64 	%fd145, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r161, %temp}, %fd145;
	}
	setp.eq.s32 	%p138, %r161, 0;
	and.pred  	%p139, %p137, %p138;
	@%p139 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_87;

$L__BB0_89:
	setp.lt.s32 	%p145, %r8, 0;
	mov.u32 	%r166, 0;
	setp.gt.f64 	%p146, %fd62, 0d3FF0000000000000;
	selp.b32 	%r167, 2146435072, 0, %p146;
	xor.b32  	%r168, %r167, 2146435072;
	selp.b32 	%r169, %r168, %r167, %p145;
	setp.eq.f32 	%p147, %f3, 0fBF800000;
	selp.b32 	%r170, 1072693248, %r169, %p147;
	mov.b64 	%fd220, {%r166, %r170};
	bra.uni 	$L__BB0_91;

$L__BB0_87:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r162, %temp}, %fd25;
	}
	and.b32  	%r163, %r25, 2147483647;
	setp.ne.s32 	%p140, %r163, 2146435072;
	setp.ne.s32 	%p141, %r162, 0;
	or.pred  	%p142, %p140, %p141;
	@%p142 bra 	$L__BB0_91;

	setp.ne.s32 	%p143, %r13, 1071644672;
	and.pred  	%p144, %p143, %p6;
	selp.b32 	%r164, %r15, %r14, %p144;
	mov.u32 	%r165, 0;
	mov.b64 	%fd220, {%r165, %r164};

$L__BB0_91:
	ld.param.u64 	%rd54, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_6];
	cvta.to.global.u64 	%rd53, %rd54;
	add.s64 	%rd52, %rd53, %rd85;
	ld.param.u64 	%rd51, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_5];
	cvta.to.global.u64 	%rd50, %rd51;
	add.s64 	%rd49, %rd50, %rd85;
	ld.param.u64 	%rd48, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_4];
	cvta.to.global.u64 	%rd47, %rd48;
	add.s64 	%rd46, %rd47, %rd85;
	ld.param.u64 	%rd45, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_3];
	cvta.to.global.u64 	%rd44, %rd45;
	add.s64 	%rd43, %rd44, %rd85;
	setp.eq.f32 	%p148, %f3, 0f3F800000;
	mov.u32 	%r171, 1065353216;
	selp.f64 	%fd147, 0d3FF0000000000000, %fd220, %p148;
	mov.f64 	%fd148, 0d3FF0000000000000;
	div.rn.f64 	%fd149, %fd61, %fd147;
	sub.f64 	%fd150, %fd148, %fd149;
	mul.f64 	%fd151, %fd150, %fd24;
	cvt.rn.f32.f64 	%f14, %fd151;
	st.global.f32 	[%rd43], %f14;
	mov.u32 	%r172, 0;
	st.global.u32 	[%rd46], %r172;
	st.global.u32 	[%rd49], %r172;
	st.global.u32 	[%rd52], %r171;
	ld.global.f32 	%f7, [%rd43];
	cvt.f64.f32 	%fd72, %f7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd72;
	}
	abs.f64 	%fd73, %fd72;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd73;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd223, [retval0+0];
	} // callseq 6
	setp.lt.s32 	%p149, %r26, 0;
	and.pred  	%p7, %p149, %p10;
	not.pred 	%p151, %p7;
	@%p151 bra 	$L__BB0_93;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r173}, %fd223;
	}
	xor.b32  	%r174, %r173, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r175, %temp}, %fd223;
	}
	mov.b64 	%fd223, {%r175, %r174};

$L__BB0_93:
	setp.eq.f32 	%p152, %f7, 0f00000000;
	@%p152 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_94;

$L__BB0_97:
	setp.lt.s32 	%p155, %r8, 0;
	mov.u32 	%r176, 0;
	selp.b32 	%r177, %r26, 0, %p10;
	or.b32  	%r178, %r177, 2146435072;
	selp.b32 	%r179, %r178, %r177, %p155;
	mov.b64 	%fd223, {%r176, %r179};
	bra.uni 	$L__BB0_98;

$L__BB0_94:
	setp.gt.s32 	%p153, %r26, -1;
	@%p153 bra 	$L__BB0_98;

	mov.f64 	%fd152, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd153, %fd152;
	setp.eq.f64 	%p154, %fd153, 0d4000000000000000;
	@%p154 bra 	$L__BB0_98;

	mov.f64 	%fd223, 0dFFF8000000000000;

$L__BB0_98:
	add.f64 	%fd155, %fd72, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r180}, %fd155;
	}
	and.b32  	%r181, %r180, 2146435072;
	setp.ne.s32 	%p157, %r181, 2146435072;
	@%p157 bra 	$L__BB0_105;

	cvt.f64.f32 	%fd189, %f7;
	abs.f64 	%fd188, %fd189;
	setp.gtu.f64 	%p158, %fd188, 0d7FF0000000000000;
	@%p158 bra 	$L__BB0_104;
	bra.uni 	$L__BB0_100;

$L__BB0_104:
	mov.f64 	%fd157, 0d4000000000000000;
	add.rn.f64 	%fd223, %fd72, %fd157;
	bra.uni 	$L__BB0_105;

$L__BB0_100:
	setp.eq.s32 	%p159, %r13, 2146435072;
	mov.f64 	%fd156, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r182, %temp}, %fd156;
	}
	setp.eq.s32 	%p160, %r182, 0;
	and.pred  	%p161, %p159, %p160;
	@%p161 bra 	$L__BB0_103;
	bra.uni 	$L__BB0_101;

$L__BB0_103:
	cvt.f64.f32 	%fd192, %f7;
	abs.f64 	%fd191, %fd192;
	setp.lt.s32 	%p167, %r8, 0;
	mov.u32 	%r187, 0;
	setp.gt.f64 	%p168, %fd191, 0d3FF0000000000000;
	selp.b32 	%r188, 2146435072, 0, %p168;
	xor.b32  	%r189, %r188, 2146435072;
	selp.b32 	%r190, %r189, %r188, %p167;
	setp.eq.f32 	%p169, %f7, 0fBF800000;
	selp.b32 	%r191, 1072693248, %r190, %p169;
	mov.b64 	%fd223, {%r187, %r191};
	bra.uni 	$L__BB0_105;

$L__BB0_101:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r183, %temp}, %fd72;
	}
	and.b32  	%r184, %r26, 2147483647;
	setp.ne.s32 	%p162, %r184, 2146435072;
	setp.ne.s32 	%p163, %r183, 0;
	or.pred  	%p164, %p162, %p163;
	@%p164 bra 	$L__BB0_105;

	cvt.f64.f32 	%fd190, %f7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r234}, %fd190;
	}
	setp.lt.s32 	%p223, %r234, 0;
	and.pred  	%p222, %p223, %p10;
	setp.ne.s32 	%p165, %r13, 1071644672;
	and.pred  	%p166, %p165, %p222;
	selp.b32 	%r185, %r15, %r14, %p166;
	mov.u32 	%r186, 0;
	mov.b64 	%fd223, {%r186, %r185};

$L__BB0_105:
	ld.param.u64 	%rd60, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_4];
	cvta.to.global.u64 	%rd59, %rd60;
	add.s64 	%rd58, %rd59, %rd85;
	ld.param.u64 	%rd57, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_0];
	cvta.to.global.u64 	%rd56, %rd57;
	add.s64 	%rd55, %rd56, %rd85;
	setp.eq.f32 	%p170, %f7, 0f3F800000;
	selp.f64 	%fd158, 0d3FF0000000000000, %fd223, %p170;
	ld.global.f32 	%f15, [%rd55];
	cvt.f64.f32 	%fd159, %f15;
	add.f64 	%fd160, %fd159, %fd159;
	div.rn.f64 	%fd83, %fd158, %fd160;
	ld.global.f32 	%f8, [%rd58];
	cvt.f64.f32 	%fd84, %f8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd84;
	}
	abs.f64 	%fd85, %fd84;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd85;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd226, [retval0+0];
	} // callseq 7
	setp.lt.s32 	%p171, %r27, 0;
	and.pred  	%p8, %p171, %p10;
	not.pred 	%p173, %p8;
	@%p173 bra 	$L__BB0_107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r192}, %fd226;
	}
	xor.b32  	%r193, %r192, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r194, %temp}, %fd226;
	}
	mov.b64 	%fd226, {%r194, %r193};

$L__BB0_107:
	setp.eq.f32 	%p174, %f8, 0f00000000;
	@%p174 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_108;

$L__BB0_111:
	setp.lt.s32 	%p177, %r8, 0;
	mov.u32 	%r195, 0;
	selp.b32 	%r196, %r27, 0, %p10;
	or.b32  	%r197, %r196, 2146435072;
	selp.b32 	%r198, %r197, %r196, %p177;
	mov.b64 	%fd226, {%r195, %r198};
	bra.uni 	$L__BB0_112;

$L__BB0_108:
	setp.gt.s32 	%p175, %r27, -1;
	@%p175 bra 	$L__BB0_112;

	mov.f64 	%fd161, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd162, %fd161;
	setp.eq.f64 	%p176, %fd162, 0d4000000000000000;
	@%p176 bra 	$L__BB0_112;

	mov.f64 	%fd226, 0dFFF8000000000000;

$L__BB0_112:
	add.f64 	%fd164, %fd84, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r199}, %fd164;
	}
	and.b32  	%r200, %r199, 2146435072;
	setp.ne.s32 	%p179, %r200, 2146435072;
	@%p179 bra 	$L__BB0_119;

	cvt.f64.f32 	%fd194, %f8;
	abs.f64 	%fd193, %fd194;
	setp.gtu.f64 	%p180, %fd193, 0d7FF0000000000000;
	@%p180 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_114;

$L__BB0_118:
	mov.f64 	%fd166, 0d4000000000000000;
	add.rn.f64 	%fd226, %fd84, %fd166;
	bra.uni 	$L__BB0_119;

$L__BB0_114:
	setp.eq.s32 	%p181, %r13, 2146435072;
	mov.f64 	%fd165, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r201, %temp}, %fd165;
	}
	setp.eq.s32 	%p182, %r201, 0;
	and.pred  	%p183, %p181, %p182;
	@%p183 bra 	$L__BB0_117;
	bra.uni 	$L__BB0_115;

$L__BB0_117:
	cvt.f64.f32 	%fd197, %f8;
	abs.f64 	%fd196, %fd197;
	setp.lt.s32 	%p189, %r8, 0;
	mov.u32 	%r206, 0;
	setp.gt.f64 	%p190, %fd196, 0d3FF0000000000000;
	selp.b32 	%r207, 2146435072, 0, %p190;
	xor.b32  	%r208, %r207, 2146435072;
	selp.b32 	%r209, %r208, %r207, %p189;
	setp.eq.f32 	%p191, %f8, 0fBF800000;
	selp.b32 	%r210, 1072693248, %r209, %p191;
	mov.b64 	%fd226, {%r206, %r210};
	bra.uni 	$L__BB0_119;

$L__BB0_115:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r202, %temp}, %fd84;
	}
	and.b32  	%r203, %r27, 2147483647;
	setp.ne.s32 	%p184, %r203, 2146435072;
	setp.ne.s32 	%p185, %r202, 0;
	or.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB0_119;

	cvt.f64.f32 	%fd195, %f8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r235}, %fd195;
	}
	setp.lt.s32 	%p225, %r235, 0;
	and.pred  	%p224, %p225, %p10;
	setp.ne.s32 	%p187, %r13, 1071644672;
	and.pred  	%p188, %p187, %p224;
	selp.b32 	%r204, %r15, %r14, %p188;
	mov.u32 	%r205, 0;
	mov.b64 	%fd226, {%r205, %r204};

$L__BB0_119:
	ld.param.u64 	%rd63, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_5];
	cvta.to.global.u64 	%rd62, %rd63;
	add.s64 	%rd61, %rd62, %rd85;
	setp.eq.f32 	%p192, %f8, 0f3F800000;
	selp.f64 	%fd167, 0d3FF0000000000000, %fd226, %p192;
	add.f64 	%fd168, %fd83, 0d3FF7FFFFFFFFFFFF;
	add.f64 	%fd95, %fd168, %fd167;
	ld.global.f32 	%f9, [%rd61];
	cvt.f64.f32 	%fd96, %f9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd96;
	}
	abs.f64 	%fd97, %fd96;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd97;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd229, [retval0+0];
	} // callseq 8
	setp.lt.s32 	%p193, %r28, 0;
	and.pred  	%p9, %p193, %p10;
	not.pred 	%p195, %p9;
	@%p195 bra 	$L__BB0_121;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r211}, %fd229;
	}
	xor.b32  	%r212, %r211, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r213, %temp}, %fd229;
	}
	mov.b64 	%fd229, {%r213, %r212};

$L__BB0_121:
	setp.eq.f32 	%p196, %f9, 0f00000000;
	@%p196 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_122;

$L__BB0_125:
	setp.lt.s32 	%p199, %r8, 0;
	mov.u32 	%r214, 0;
	selp.b32 	%r215, %r28, 0, %p10;
	or.b32  	%r216, %r215, 2146435072;
	selp.b32 	%r217, %r216, %r215, %p199;
	mov.b64 	%fd229, {%r214, %r217};
	bra.uni 	$L__BB0_126;

$L__BB0_122:
	setp.gt.s32 	%p197, %r28, -1;
	@%p197 bra 	$L__BB0_126;

	mov.f64 	%fd169, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd170, %fd169;
	setp.eq.f64 	%p198, %fd170, 0d4000000000000000;
	@%p198 bra 	$L__BB0_126;

	mov.f64 	%fd229, 0dFFF8000000000000;

$L__BB0_126:
	add.f64 	%fd172, %fd96, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r218}, %fd172;
	}
	and.b32  	%r219, %r218, 2146435072;
	setp.ne.s32 	%p201, %r219, 2146435072;
	@%p201 bra 	$L__BB0_133;

	cvt.f64.f32 	%fd199, %f9;
	abs.f64 	%fd198, %fd199;
	setp.gtu.f64 	%p202, %fd198, 0d7FF0000000000000;
	@%p202 bra 	$L__BB0_132;
	bra.uni 	$L__BB0_128;

$L__BB0_132:
	mov.f64 	%fd174, 0d4000000000000000;
	add.rn.f64 	%fd229, %fd96, %fd174;
	bra.uni 	$L__BB0_133;

$L__BB0_128:
	setp.eq.s32 	%p203, %r13, 2146435072;
	mov.f64 	%fd173, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r220, %temp}, %fd173;
	}
	setp.eq.s32 	%p204, %r220, 0;
	and.pred  	%p205, %p203, %p204;
	@%p205 bra 	$L__BB0_131;
	bra.uni 	$L__BB0_129;

$L__BB0_131:
	cvt.f64.f32 	%fd202, %f9;
	abs.f64 	%fd201, %fd202;
	setp.lt.s32 	%p211, %r8, 0;
	mov.u32 	%r225, 0;
	setp.gt.f64 	%p212, %fd201, 0d3FF0000000000000;
	selp.b32 	%r226, 2146435072, 0, %p212;
	xor.b32  	%r227, %r226, 2146435072;
	selp.b32 	%r228, %r227, %r226, %p211;
	setp.eq.f32 	%p213, %f9, 0fBF800000;
	selp.b32 	%r229, 1072693248, %r228, %p213;
	mov.b64 	%fd229, {%r225, %r229};
	bra.uni 	$L__BB0_133;

$L__BB0_129:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r221, %temp}, %fd96;
	}
	and.b32  	%r222, %r28, 2147483647;
	setp.ne.s32 	%p206, %r222, 2146435072;
	setp.ne.s32 	%p207, %r221, 0;
	or.pred  	%p208, %p206, %p207;
	@%p208 bra 	$L__BB0_133;

	cvt.f64.f32 	%fd200, %f9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r236}, %fd200;
	}
	setp.lt.s32 	%p227, %r236, 0;
	and.pred  	%p226, %p227, %p10;
	setp.ne.s32 	%p209, %r13, 1071644672;
	and.pred  	%p210, %p209, %p226;
	selp.b32 	%r223, %r15, %r14, %p210;
	mov.u32 	%r224, 0;
	mov.b64 	%fd229, {%r224, %r223};

$L__BB0_133:
	ld.param.u64 	%rd66, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_7];
	cvta.to.global.u64 	%rd65, %rd66;
	add.s64 	%rd64, %rd65, %rd85;
	setp.eq.f32 	%p214, %f9, 0f3F800000;
	selp.f64 	%fd175, 0d3FF0000000000000, %fd229, %p214;
	add.f64 	%fd176, %fd95, %fd175;
	add.f64 	%fd177, %fd176, 0d3FF0000000000000;
	cvt.rn.f32.f64 	%f16, %fd177;
	st.global.f32 	[%rd64], %f16;

$L__BB0_134:
	add.s64 	%rd86, %rd86, %rd4;
	add.s64 	%rd85, %rd85, %rd4;
	add.s32 	%r240, %r240, %r6;
	setp.lt.s32 	%p215, %r240, %r33;
	@%p215 bra 	$L__BB0_34;

$L__BB0_135:
	add.s32 	%r239, %r239, %r17;
	setp.lt.s32 	%p216, %r239, %r32;
	@%p216 bra 	$L__BB0_32;

$L__BB0_136:
	ld.param.u32 	%r230, [_Z17InitialConditionsPfS_S_S_S_S_S_S_fPKfS1_S1_iii_param_14];
	add.s32 	%r238, %r238, %r16;
	setp.lt.s32 	%p217, %r238, %r230;
	@%p217 bra 	$L__BB0_30;

$L__BB0_137:
	ret;

}
	// .globl	_Z14InitializeGridfffffffffPfS_S_iii
.visible .entry _Z14InitializeGridfffffffffPfS_S_iii(
	.param .f32 _Z14InitializeGridfffffffffPfS_S_iii_param_0,
	.param .f32 _Z14InitializeGridfffffffffPfS_S_iii_param_1,
	.param .f32 _Z14InitializeGridfffffffffPfS_S_iii_param_2,
	.param .f32 _Z14InitializeGridfffffffffPfS_S_iii_param_3,
	.param .f32 _Z14InitializeGridfffffffffPfS_S_iii_param_4,
	.param .f32 _Z14InitializeGridfffffffffPfS_S_iii_param_5,
	.param .f32 _Z14InitializeGridfffffffffPfS_S_iii_param_6,
	.param .f32 _Z14InitializeGridfffffffffPfS_S_iii_param_7,
	.param .f32 _Z14InitializeGridfffffffffPfS_S_iii_param_8,
	.param .u64 _Z14InitializeGridfffffffffPfS_S_iii_param_9,
	.param .u64 _Z14InitializeGridfffffffffPfS_S_iii_param_10,
	.param .u64 _Z14InitializeGridfffffffffPfS_S_iii_param_11,
	.param .u32 _Z14InitializeGridfffffffffPfS_S_iii_param_12,
	.param .u32 _Z14InitializeGridfffffffffPfS_S_iii_param_13,
	.param .u32 _Z14InitializeGridfffffffffPfS_S_iii_param_14
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<85>;
	.reg .b64 	%rd<43>;


	ld.param.f32 	%f1, [_Z14InitializeGridfffffffffPfS_S_iii_param_0];
	ld.param.f32 	%f2, [_Z14InitializeGridfffffffffPfS_S_iii_param_2];
	ld.param.f32 	%f3, [_Z14InitializeGridfffffffffPfS_S_iii_param_4];
	ld.param.f32 	%f4, [_Z14InitializeGridfffffffffPfS_S_iii_param_6];
	ld.param.f32 	%f5, [_Z14InitializeGridfffffffffPfS_S_iii_param_7];
	ld.param.f32 	%f6, [_Z14InitializeGridfffffffffPfS_S_iii_param_8];
	ld.param.u64 	%rd19, [_Z14InitializeGridfffffffffPfS_S_iii_param_9];
	ld.param.u64 	%rd20, [_Z14InitializeGridfffffffffPfS_S_iii_param_10];
	ld.param.u64 	%rd21, [_Z14InitializeGridfffffffffPfS_S_iii_param_11];
	ld.param.u32 	%r34, [_Z14InitializeGridfffffffffPfS_S_iii_param_12];
	ld.param.u32 	%r35, [_Z14InitializeGridfffffffffPfS_S_iii_param_13];
	ld.param.u32 	%r36, [_Z14InitializeGridfffffffffPfS_S_iii_param_14];
	cvta.to.global.u64 	%rd1, %rd21;
	cvta.to.global.u64 	%rd2, %rd19;
	cvta.to.global.u64 	%rd3, %rd20;
	mov.u32 	%r37, %ntid.x;
	mov.u32 	%r38, %ctaid.x;
	mov.u32 	%r39, %tid.x;
	mad.lo.s32 	%r79, %r38, %r37, %r39;
	mov.u32 	%r40, %ntid.y;
	mov.u32 	%r41, %ctaid.y;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r83, %r41, %r40, %r42;
	mov.u32 	%r43, %ntid.z;
	mov.u32 	%r44, %ctaid.z;
	mov.u32 	%r45, %tid.z;
	mad.lo.s32 	%r75, %r44, %r43, %r45;
	mov.u32 	%r46, %nctaid.x;
	mul.lo.s32 	%r4, %r46, %r37;
	mov.u32 	%r47, %nctaid.y;
	mul.lo.s32 	%r5, %r47, %r40;
	mov.u32 	%r48, %nctaid.z;
	mul.lo.s32 	%r6, %r48, %r43;
	setp.ge.s32 	%p1, %r75, %r36;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r49, %r6, %r36;
	add.s32 	%r50, %r75, %r6;
	not.b32 	%r51, %r50;
	add.s32 	%r52, %r49, %r51;
	div.u32 	%r7, %r52, %r6;
	add.s32 	%r53, %r7, 1;
	and.b32  	%r74, %r53, 3;
	setp.eq.s32 	%p2, %r74, 0;
	@%p2 bra 	$L__BB1_4;

	mul.wide.s32 	%rd22, %r75, 4;
	add.s64 	%rd40, %rd1, %rd22;
	mul.wide.s32 	%rd5, %r6, 4;

$L__BB1_3:
	.pragma "nounroll";
	cvt.rn.f32.s32 	%f7, %r75;
	fma.rn.f32 	%f8, %f7, %f6, %f3;
	st.global.f32 	[%rd40], %f8;
	add.s32 	%r75, %r75, %r6;
	add.s64 	%rd40, %rd40, %rd5;
	add.s32 	%r74, %r74, -1;
	setp.ne.s32 	%p3, %r74, 0;
	@%p3 bra 	$L__BB1_3;

$L__BB1_4:
	setp.lt.u32 	%p4, %r7, 3;
	@%p4 bra 	$L__BB1_7;

	mul.wide.s32 	%rd8, %r6, 4;

$L__BB1_6:
	cvt.rn.f32.s32 	%f9, %r75;
	fma.rn.f32 	%f10, %f9, %f6, %f3;
	mul.wide.s32 	%rd23, %r75, 4;
	add.s64 	%rd24, %rd1, %rd23;
	st.global.f32 	[%rd24], %f10;
	add.s32 	%r54, %r75, %r6;
	cvt.rn.f32.s32 	%f11, %r54;
	fma.rn.f32 	%f12, %f11, %f6, %f3;
	add.s64 	%rd25, %rd24, %rd8;
	st.global.f32 	[%rd25], %f12;
	add.s32 	%r55, %r54, %r6;
	cvt.rn.f32.s32 	%f13, %r55;
	fma.rn.f32 	%f14, %f13, %f6, %f3;
	add.s64 	%rd26, %rd25, %rd8;
	st.global.f32 	[%rd26], %f14;
	add.s32 	%r56, %r55, %r6;
	cvt.rn.f32.s32 	%f15, %r56;
	fma.rn.f32 	%f16, %f15, %f6, %f3;
	add.s64 	%rd27, %rd26, %rd8;
	st.global.f32 	[%rd27], %f16;
	add.s32 	%r75, %r56, %r6;
	setp.lt.s32 	%p5, %r75, %r36;
	@%p5 bra 	$L__BB1_6;

$L__BB1_7:
	setp.ge.s32 	%p6, %r79, %r34;
	@%p6 bra 	$L__BB1_14;

	add.s32 	%r57, %r4, %r34;
	add.s32 	%r58, %r79, %r4;
	not.b32 	%r59, %r58;
	add.s32 	%r60, %r57, %r59;
	div.u32 	%r16, %r60, %r4;
	add.s32 	%r61, %r16, 1;
	and.b32  	%r78, %r61, 3;
	setp.eq.s32 	%p7, %r78, 0;
	@%p7 bra 	$L__BB1_11;

	mul.wide.s32 	%rd28, %r79, 4;
	add.s64 	%rd41, %rd2, %rd28;
	mul.wide.s32 	%rd10, %r4, 4;

$L__BB1_10:
	.pragma "nounroll";
	cvt.rn.f32.s32 	%f17, %r79;
	fma.rn.f32 	%f18, %f17, %f4, %f1;
	st.global.f32 	[%rd41], %f18;
	add.s32 	%r79, %r79, %r4;
	add.s64 	%rd41, %rd41, %rd10;
	add.s32 	%r78, %r78, -1;
	setp.ne.s32 	%p8, %r78, 0;
	@%p8 bra 	$L__BB1_10;

$L__BB1_11:
	setp.lt.u32 	%p9, %r16, 3;
	@%p9 bra 	$L__BB1_14;

	mul.wide.s32 	%rd13, %r4, 4;

$L__BB1_13:
	cvt.rn.f32.s32 	%f19, %r79;
	fma.rn.f32 	%f20, %f19, %f4, %f1;
	mul.wide.s32 	%rd29, %r79, 4;
	add.s64 	%rd30, %rd2, %rd29;
	st.global.f32 	[%rd30], %f20;
	add.s32 	%r62, %r79, %r4;
	cvt.rn.f32.s32 	%f21, %r62;
	fma.rn.f32 	%f22, %f21, %f4, %f1;
	add.s64 	%rd31, %rd30, %rd13;
	st.global.f32 	[%rd31], %f22;
	add.s32 	%r63, %r62, %r4;
	cvt.rn.f32.s32 	%f23, %r63;
	fma.rn.f32 	%f24, %f23, %f4, %f1;
	add.s64 	%rd32, %rd31, %rd13;
	st.global.f32 	[%rd32], %f24;
	add.s32 	%r64, %r63, %r4;
	cvt.rn.f32.s32 	%f25, %r64;
	fma.rn.f32 	%f26, %f25, %f4, %f1;
	add.s64 	%rd33, %rd32, %rd13;
	st.global.f32 	[%rd33], %f26;
	add.s32 	%r79, %r64, %r4;
	setp.lt.s32 	%p10, %r79, %r34;
	@%p10 bra 	$L__BB1_13;

$L__BB1_14:
	setp.ge.s32 	%p11, %r83, %r35;
	@%p11 bra 	$L__BB1_21;

	add.s32 	%r65, %r5, %r35;
	add.s32 	%r66, %r83, %r5;
	not.b32 	%r67, %r66;
	add.s32 	%r68, %r65, %r67;
	div.u32 	%r25, %r68, %r5;
	add.s32 	%r69, %r25, 1;
	and.b32  	%r82, %r69, 3;
	setp.eq.s32 	%p12, %r82, 0;
	@%p12 bra 	$L__BB1_18;

	mul.wide.s32 	%rd34, %r83, 4;
	add.s64 	%rd42, %rd3, %rd34;
	mul.wide.s32 	%rd15, %r5, 4;

$L__BB1_17:
	.pragma "nounroll";
	cvt.rn.f32.s32 	%f27, %r83;
	fma.rn.f32 	%f28, %f27, %f5, %f2;
	st.global.f32 	[%rd42], %f28;
	add.s32 	%r83, %r83, %r5;
	add.s64 	%rd42, %rd42, %rd15;
	add.s32 	%r82, %r82, -1;
	setp.ne.s32 	%p13, %r82, 0;
	@%p13 bra 	$L__BB1_17;

$L__BB1_18:
	setp.lt.u32 	%p14, %r25, 3;
	@%p14 bra 	$L__BB1_21;

	mul.wide.s32 	%rd18, %r5, 4;

$L__BB1_20:
	cvt.rn.f32.s32 	%f29, %r83;
	fma.rn.f32 	%f30, %f29, %f5, %f2;
	mul.wide.s32 	%rd35, %r83, 4;
	add.s64 	%rd36, %rd3, %rd35;
	st.global.f32 	[%rd36], %f30;
	add.s32 	%r70, %r83, %r5;
	cvt.rn.f32.s32 	%f31, %r70;
	fma.rn.f32 	%f32, %f31, %f5, %f2;
	add.s64 	%rd37, %rd36, %rd18;
	st.global.f32 	[%rd37], %f32;
	add.s32 	%r71, %r70, %r5;
	cvt.rn.f32.s32 	%f33, %r71;
	fma.rn.f32 	%f34, %f33, %f5, %f2;
	add.s64 	%rd38, %rd37, %rd18;
	st.global.f32 	[%rd38], %f34;
	add.s32 	%r72, %r71, %r5;
	cvt.rn.f32.s32 	%f35, %r72;
	fma.rn.f32 	%f36, %f35, %f5, %f2;
	add.s64 	%rd39, %rd38, %rd18;
	st.global.f32 	[%rd39], %f36;
	add.s32 	%r83, %r72, %r5;
	setp.lt.s32 	%p15, %r83, %r35;
	@%p15 bra 	$L__BB1_20;

$L__BB1_21:
	ret;

}
	// .globl	_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii
.visible .entry _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii(
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_0,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_1,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_2,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_3,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_4,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_5,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_6,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_7,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_8,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_9,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_10,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_11,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_12,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_13,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_14,
	.param .u64 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_15,
	.param .u32 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_16,
	.param .u32 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_17,
	.param .u32 _Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_18
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<54>;


	ld.param.u64 	%rd21, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_0];
	ld.param.u64 	%rd22, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_1];
	ld.param.u64 	%rd23, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_2];
	ld.param.u64 	%rd24, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_3];
	ld.param.u64 	%rd25, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_4];
	ld.param.u64 	%rd26, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_5];
	ld.param.u64 	%rd27, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_6];
	ld.param.u64 	%rd28, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_7];
	ld.param.u64 	%rd29, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_8];
	ld.param.u64 	%rd30, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_9];
	ld.param.u64 	%rd31, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_10];
	ld.param.u64 	%rd32, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_11];
	ld.param.u64 	%rd33, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_12];
	ld.param.u64 	%rd34, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_13];
	ld.param.u64 	%rd35, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_14];
	ld.param.u64 	%rd36, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_15];
	ld.param.u32 	%r16, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_16];
	ld.param.u32 	%r17, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_17];
	ld.param.u32 	%r18, [_Z20InitializeIntAndSwapPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_S_iii_param_18];
	mov.u32 	%r19, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r20, %tid.x;
	mad.lo.s32 	%r2, %r1, %r19, %r20;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r23, %tid.y;
	mad.lo.s32 	%r3, %r22, %r21, %r23;
	mov.u32 	%r24, %ctaid.z;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r25, %tid.z;
	mad.lo.s32 	%r32, %r4, %r24, %r25;
	mov.u32 	%r26, %nctaid.y;
	mul.lo.s32 	%r6, %r22, %r26;
	setp.ge.s32 	%p1, %r32, %r18;
	@%p1 bra 	$L__BB2_9;

	mul.wide.s32 	%rd1, %r6, 4;
	mov.u32 	%r27, %nctaid.z;
	mul.lo.s32 	%r7, %r4, %r27;
	mov.u32 	%r28, %nctaid.x;
	mul.lo.s32 	%r8, %r1, %r28;
	cvta.to.global.u64 	%rd2, %rd21;
	cvta.to.global.u64 	%rd3, %rd22;
	cvta.to.global.u64 	%rd4, %rd23;
	cvta.to.global.u64 	%rd5, %rd24;
	cvta.to.global.u64 	%rd6, %rd25;
	cvta.to.global.u64 	%rd7, %rd26;
	cvta.to.global.u64 	%rd8, %rd27;
	cvta.to.global.u64 	%rd9, %rd28;
	cvta.to.global.u64 	%rd10, %rd29;
	cvta.to.global.u64 	%rd11, %rd30;
	cvta.to.global.u64 	%rd12, %rd31;
	cvta.to.global.u64 	%rd13, %rd32;
	cvta.to.global.u64 	%rd14, %rd33;
	cvta.to.global.u64 	%rd15, %rd34;
	cvta.to.global.u64 	%rd16, %rd35;
	cvta.to.global.u64 	%rd17, %rd36;

$L__BB2_2:
	setp.ge.s32 	%p2, %r2, %r16;
	@%p2 bra 	$L__BB2_8;

	mul.lo.s32 	%r10, %r32, %r16;
	mov.u32 	%r33, %r2;

$L__BB2_4:
	setp.ge.s32 	%p3, %r3, %r17;
	@%p3 bra 	$L__BB2_7;

	add.s32 	%r29, %r33, %r10;
	mad.lo.s32 	%r30, %r29, %r17, %r3;
	mul.wide.s32 	%rd53, %r30, 4;
	mov.u32 	%r34, %r3;

$L__BB2_6:
	add.s64 	%rd37, %rd2, %rd53;
	mov.u32 	%r31, 0;
	st.global.u32 	[%rd37], %r31;
	add.s64 	%rd38, %rd3, %rd53;
	st.global.u32 	[%rd38], %r31;
	add.s64 	%rd39, %rd4, %rd53;
	st.global.u32 	[%rd39], %r31;
	add.s64 	%rd40, %rd5, %rd53;
	st.global.u32 	[%rd40], %r31;
	add.s64 	%rd41, %rd6, %rd53;
	st.global.u32 	[%rd41], %r31;
	add.s64 	%rd42, %rd7, %rd53;
	st.global.u32 	[%rd42], %r31;
	add.s64 	%rd43, %rd8, %rd53;
	st.global.u32 	[%rd43], %r31;
	add.s64 	%rd44, %rd9, %rd53;
	st.global.u32 	[%rd44], %r31;
	add.s64 	%rd45, %rd10, %rd53;
	st.global.u32 	[%rd45], %r31;
	add.s64 	%rd46, %rd11, %rd53;
	st.global.u32 	[%rd46], %r31;
	add.s64 	%rd47, %rd12, %rd53;
	st.global.u32 	[%rd47], %r31;
	add.s64 	%rd48, %rd13, %rd53;
	st.global.u32 	[%rd48], %r31;
	add.s64 	%rd49, %rd14, %rd53;
	st.global.u32 	[%rd49], %r31;
	add.s64 	%rd50, %rd15, %rd53;
	st.global.u32 	[%rd50], %r31;
	add.s64 	%rd51, %rd16, %rd53;
	st.global.u32 	[%rd51], %r31;
	add.s64 	%rd52, %rd17, %rd53;
	st.global.u32 	[%rd52], %r31;
	add.s64 	%rd53, %rd53, %rd1;
	add.s32 	%r34, %r34, %r6;
	setp.lt.s32 	%p4, %r34, %r17;
	@%p4 bra 	$L__BB2_6;

$L__BB2_7:
	add.s32 	%r33, %r33, %r8;
	setp.lt.s32 	%p5, %r33, %r16;
	@%p5 bra 	$L__BB2_4;

$L__BB2_8:
	add.s32 	%r32, %r32, %r7;
	setp.lt.s32 	%p6, %r32, %r18;
	@%p6 bra 	$L__BB2_2;

$L__BB2_9:
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB3_2;

	mul.f64 	%fd13, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd13;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd13;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB3_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB3_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB3_4:
	add.f64 	%fd14, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd15, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd14;
	neg.f64 	%fd17, %fd14;
	fma.rn.f64 	%fd18, %fd17, %fd16, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd16, %fd16;
	add.f64 	%fd21, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd22, %fd21, %fd20;
	fma.rn.f64 	%fd23, %fd21, %fd20, %fd22;
	mul.f64 	%fd24, %fd23, %fd23;
	mov.f64 	%fd25, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd26, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F6249249242B910;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F89999999999DFB;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	sub.f64 	%fd38, %fd21, %fd23;
	add.f64 	%fd39, %fd38, %fd38;
	mov.f64 	%fd40, 0d4000000000000000;
	neg.f64 	%fd41, %fd23;
	fma.rn.f64 	%fd42, %fd41, %fd21, %fd39;
	mul.f64 	%fd43, %fd20, %fd42;
	fma.rn.f64 	%fd44, %fd24, %fd37, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd24, %fd37, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd23, %fd23;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd23, %fd23, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd23, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd23;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd23, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd23, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd23, %fd68;
	sub.f64 	%fd72, %fd23, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd40;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd40;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd15;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB3_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB3_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB3_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB3_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB3_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

