<div align="center">
  <img src="assets/banner.png" alt="Profile Banner" width="100%">
  <br/>
  <h1>Hi, I'm <a href="https://github.com/ridash2005">ridash</a> ðŸ‘‹</h1>
  <h3>Hardware Architect | System-on-Chip (SoC) Developer | VLSI Enthusiast</h3>
  
  <p align="center">
    <a href="https://linkedin.com/in/YOUR_LINKEDIN_USERNAME" target="_blank">
        <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn" />
    </a>
    <a href="mailto:your.email@example.com">
        <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email" />
    </a>
    <a href="https://github.com/ridash2005">
        <img src="https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white" alt="GitHub" />
    </a>
  </p>
</div>

---

### ðŸš€ About Me
I am a passionate **Computer Architect** and **Digital System Designer** with a focus on **RISC-V** implementations and **VLSI Automation**. I love bridging the gap between hardware and software, optimizing performance from the gate level up to the application layer.

- ðŸ”­ **Currently working on**: High-performance RISC-V core optimizations and automated physical design flows.
- âš¡ **Key Interests**: ISA Design, Heterogeneous Computing, RTL Verification, and AI-accelerated Hardware.
- ðŸŽ“ **Academic Focus**: Enhancing VLSI placement efficiency using modern heuristics.

<p align="left">
  <img src="https://komarev.com/ghpvc/?username=ridash2005&label=Profile%20views&color=0e75b6&style=flat" alt="Profile Views" />
</p>

---

### ðŸ”¬ Research Interests
- **Hardware Accelerators**: Optimizing Systolic Arrays and Neural Engines for edge-AI.
- **Computer Architecture**: Exploring Multi-Precision arithmetic in RISC-V cores.
- **VLSI EDA**: Improving placement and routing algorithms for sub-7nm processes.


### ðŸ’» Technical Arsenal

<table align="center">
  <tr>
    <td align="center" width="200"><strong>Hardware Design</strong></td>
    <td align="center" width="200"><strong>Software & Scripting</strong></td>
    <td align="center" width="200"><strong>Tools & Environments</strong></td>
  </tr>
  <tr>
    <td>
      <img src="https://img.shields.io/badge/Verilog-F0E68C?style=flat-square&logo=verilog&logoColor=black" /> <br/>
      <img src="https://img.shields.io/badge/SystemVerilog-0058AD?style=flat-square" /> <br/>
      <img src="https://img.shields.io/badge/RISC--V-67AC4F?style=flat-square" /> <br/>
      <img src="https://img.shields.io/badge/FPGA-BB0000?style=flat-square" />
    </td>
    <td>
      <img src="https://img.shields.io/badge/C++-00599C?style=flat-square&logo=c%2B%2B&logoColor=white" /> <br/>
      <img src="https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white" /> <br/>
      <img src="https://img.shields.io/badge/Bash-4EAA25?style=flat-square&logo=gnu-bash&logoColor=white" /> <br/>
      <img src="https://img.shields.io/badge/Rust-000000?style=flat-square&logo=rust&logoColor=white" />
    </td>
    <td>
      <img src="https://img.shields.io/badge/Vivado-007ACC?style=flat-square" /> <br/>
      <img src="https://img.shields.io/badge/GTKWave-003366?style=flat-square" /> <br/>
      <img src="https://img.shields.io/badge/ModelSim-005A9C?style=flat-square" /> <br/>
      <img src="https://img.shields.io/badge/Git-F05032?style=flat-square&logo=git&logoColor=white" />
    </td>
  </tr>
</table>

---

### ðŸŒŸ Featured Orchestrations

| Project | Description | Tech Stack |
| :--- | :--- | :--- |
| **[Bit-Serial Neural Engine](https://github.com/ridash2005/Bit-Serial_Neural_Computation_Engine)** | A hardware accelerator for neural computation using bit-serial arithmetic for high efficiency. | Verilog, RTL, Neural Arch |
| **[Systolic Array CNN Accelerator](https://github.com/ridash2005/Systolic-Array-based-Hardware-Accelerator-for-CNNs)** | High-throughput systolic array architecture optimized for Convolutional Neural Networks. | SystemVerilog, Vivado, CNNs |
| **[RISC-V Multi-Precision Core](https://github.com/ridash2005/RISC_V_Single_Cycle_Processor)** | A complete RV32I/RV64I implementation with multi-precision support. | Verilog, RISC-V ISA |
| **[AutoPlacer](https://github.com/ridash2005/AutoPlacer)** | Automated VLSI cell placement optimizer for high-density layouts. | Python, NumPy, Matplotlib |
| **[CUDA Kernels](https://github.com/ridash2005/CUDA_Kernels)** | High-performance custom CUDA kernels for mathematical and neural operations. | CUDA, C++, GPU |


---

### ðŸ“Š GitHub Analytics

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=ridash2005&show_icons=true&theme=tokyonight&hide_border=true&count_private=true" alt="GitHub Stats" height="150" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=ridash2005&layout=compact&theme=tokyonight&hide_border=true&langs_count=8" alt="Top Languages" height="150" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=ridash2005&theme=tokyonight&hide_border=true" alt="GitHub Streak" />
</p>

---

<div align="center">
  <h3>Let's build the future of silicon together! ðŸ”Œ</h3>
  <p><i>"The hardware is only as good as the software it runs, and the software is only as fast as the hardware allows."</i></p>
</div>
