0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGA/xuehao3/xuehao3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/FPGA/xuehao3/xuehao3.srcs/sources_1/new/xuehao.v,1746266124,verilog,,,,x7_4bit;xuehao,,,,,,,,
