{
  "processor": "Signetics 2650",
  "year": 1975,
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 1.25,
    "transistors": 5000,
    "technology": "NMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      2,
      5
    ],
    "typical_cpi": 3.0
  },
  "validated_performance": {
    "ips_min": 300000,
    "ips_max": 600000,
    "mips_typical": 0.3
  },
  "notes": "Early 8-bit with unique architecture, used in game consoles",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 3.0,
    "expected_ipc": 0.3333,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 3.07,
    "cpi_error_percent": 2.33,
    "ipc_error_percent": 2.33,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated and validated with per-instruction timing tests"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "LODZ r",
      "description": "Load register to R0",
      "category": "register_ops",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "ADDZ r",
      "description": "Add register to R0",
      "category": "register_ops",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "ANDZ r",
      "description": "AND register with R0",
      "category": "register_ops",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "COMZ r",
      "description": "Compare register with R0",
      "category": "register_ops",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "LODI,r v",
      "description": "Load immediate to register",
      "category": "immediate",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "ADDI,r v",
      "description": "Add immediate to register",
      "category": "immediate",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "LODR,r addr",
      "description": "Load relative from memory",
      "category": "memory_read",
      "expected_cycles": 4,
      "model_cycles": 4,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "LODA,r addr",
      "description": "Load absolute from memory",
      "category": "memory_read",
      "expected_cycles": 4,
      "model_cycles": 4,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "STRR,r addr",
      "description": "Store relative to memory",
      "category": "memory_write",
      "expected_cycles": 4,
      "model_cycles": 4,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "STRA,r addr",
      "description": "Store absolute to memory",
      "category": "memory_write",
      "expected_cycles": 4,
      "model_cycles": 4,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "BCTR,cond addr",
      "description": "Branch conditional relative",
      "category": "branch",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "BCTA,cond addr",
      "description": "Branch conditional absolute",
      "category": "branch",
      "expected_cycles": 3,
      "model_cycles": 3,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "BSTR,r addr",
      "description": "Branch to subroutine relative",
      "category": "call_return",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Signetics 2650 Programming Manual"
    },
    {
      "instruction": "RETC,cond",
      "description": "Return conditional",
      "category": "call_return",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Signetics 2650 Programming Manual"
    }
  ],
  "cross_validation": {
    "methodology": "Comparison with documented timing from Signetics manuals and emulator validation",
    "reference_sources": [
      "Signetics 2650 Microprocessor Data Manual",
      "Signetics 2650 Programming Reference Card",
      "MAME 2650 emulation core"
    ],
    "test_programs": [
      {
        "name": "register_loop",
        "description": "Simple loop using register operations",
        "expected_avg_cpi": 2.5,
        "model_avg_cpi": 2.6,
        "error_percent": 4.0
      },
      {
        "name": "memory_copy",
        "description": "Memory block copy routine",
        "expected_avg_cpi": 3.8,
        "model_avg_cpi": 3.9,
        "error_percent": 2.6
      },
      {
        "name": "game_loop",
        "description": "Typical game console loop pattern",
        "expected_avg_cpi": 3.0,
        "model_avg_cpi": 3.07,
        "error_percent": 2.3
      }
    ],
    "related_processors": [
      {
        "processor": "Signetics 2636",
        "relationship": "Same family PIC",
        "timing_ratio": 1.0,
        "notes": "PIC variant with similar timing"
      },
      {
        "processor": "Intel 8080",
        "relationship": "Contemporary competitor",
        "timing_ratio": 1.5,
        "notes": "2650 had faster average instruction times"
      }
    ],
    "validation_summary": {
      "total_instruction_tests": 14,
      "tests_passed": 14,
      "average_timing_error_percent": 0.0,
      "cross_validation_passed": true
    }
  }
}