0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv,1718572801,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axil_axis.sv,,axi_ctrl_logic,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axil_axis.sv,1718572801,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axilite_master.sv,,AXIL_AXIS,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axilite_master.sv,1718572801,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axilite_slave.sv,,axilite_master,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axilite_slave.sv,1718572801,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axis_master.sv,,axilite_slave,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axis_master.sv,1718572801,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axis_slave.sv,,axis_master,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axis_slave.sv,1718572801,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axis_switch/rtl/sw_caravel.v,,axis_slave,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axis_switch/rtl/sw_caravel.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/config_ctrl/rtl/config_ctrl.v,,AXIS_SW,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/config_ctrl/rtl/config_ctrl.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v,,CFG_CTRL,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v,,FSIC_CLKRST,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v,,fsic_coreclk_phase_cnt,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/io_serdes/rtl/io_serdes.v,,fsic_io_serdes_rx,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/io_serdes/rtl/io_serdes.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v,,IO_SERDES,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/logic_analyzer/rtl/Sram.v,,LOGIC_ANLZ,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/logic_analyzer/rtl/Sram.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/mprj_io/rtl/fsic_mprj_io.v,,sram,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/mprj_io/rtl/fsic_mprj_io.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/rtl/user_subsys.v,,MPRJ_IO,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/rtl/fsic.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv,,FSIC,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/testbench/fpga.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/testbench/fsic_clock.v,,fpga,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/testbench/fsic_clock.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/rtl/fsic.v,,fsic_clock_div,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/testbench/tb_fsic.v,1718591639,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/testbench/fpga.v,,tb_fsic,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v,,AXIL_SLAV,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v,,AXIS_MSTR,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v,,AXIS_SLAV,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/la_mux/rtl/la_mux.v,,IRQ_MUX,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/la_mux/rtl/la_mux.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v,,LA_MUX,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/rtl/user_subsys.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v,,USER_SUBSYS,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v,,EdgeDetect_HorDer;EdgeDetect_HorDer_run;EdgeDetect_HorDer_run_dx_rsci;EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl;EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp;EdgeDetect_HorDer_run_pix_in_rsci;EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl;EdgeDetect_HorDer_run_pix_out_rsci;EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl;EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp;EdgeDetect_HorDer_run_run_fsm;EdgeDetect_HorDer_run_staller;EdgeDetect_MagAng;EdgeDetect_MagAng_run;EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj;EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl;EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj;EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl;EdgeDetect_MagAng_run_dat_out_rsci;EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl;EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp;EdgeDetect_MagAng_run_dx_in_rsci;EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl;EdgeDetect_MagAng_run_dy_in_rsci;EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl;EdgeDetect_MagAng_run_pix_in_rsci;EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl;EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp;EdgeDetect_MagAng_run_run_fsm;EdgeDetect_MagAng_run_staller;EdgeDetect_Top;EdgeDetect_Top_struct;EdgeDetect_VerDer;EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen;EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen;EdgeDetect_VerDer_run;EdgeDetect_VerDer_run_dat_in_rsci;EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl;EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp;EdgeDetect_VerDer_run_dy_rsci;EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl;EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp;EdgeDetect_VerDer_run_pix_out_rsci;EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl;EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp;EdgeDetect_VerDer_run_run_fsm;EdgeDetect_VerDer_run_staller;EdgeDetect_VerDer_run_wait_dp;ccs_in_wait_v1;ccs_out_v1;mgc_io_sync_v2,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v,,,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v,,USER_PRJ0,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj1/rtl/bram11.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v,,bram11,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v,,fir,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v,,multiplier_adder,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v,1717665400,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj1/rtl/bram11.v,,USER_PRJ1,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v,1719144288,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v,,OpticalFlow_Top;OpticalFlow_flow_calc;OpticalFlow_flow_calc_run;OpticalFlow_flow_calc_run_output_rsci;OpticalFlow_flow_calc_run_output_rsci_output_wait_ctrl;OpticalFlow_flow_calc_run_output_rsci_output_wait_dp;OpticalFlow_flow_calc_run_run_fsm;OpticalFlow_flow_calc_run_shift_rsci;OpticalFlow_flow_calc_run_shift_rsci_shift_wait_ctrl;OpticalFlow_flow_calc_run_staller;OpticalFlow_flow_calc_run_tensor_shift_rsci;OpticalFlow_flow_calc_run_tensor_shift_rsci_tensor_shift_wait_ctrl;OpticalFlow_flow_calc_struct;OpticalFlow_gradient_weight_x;OpticalFlow_gradient_weight_x_run;OpticalFlow_gradient_weight_x_run_filtered_gradient_rsci;OpticalFlow_gradient_weight_x_run_filtered_gradient_rsci_filtered_gradient_wait_ctrl;OpticalFlow_gradient_weight_x_run_filtered_gradient_rsci_filtered_gradient_wait_dp;OpticalFlow_gradient_weight_x_run_run_fsm;OpticalFlow_gradient_weight_x_run_staller;OpticalFlow_gradient_weight_x_run_y_filtered_rsci;OpticalFlow_gradient_weight_x_run_y_filtered_rsci_y_filtered_wait_ctrl;OpticalFlow_gradient_weight_x_struct;OpticalFlow_gradient_weight_y;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_10_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_11_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_12_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_13_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_14_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_15_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_16_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_17_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_18_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_19_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_20_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_21_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_22_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_23_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_24_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_7_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_8_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_9_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_weight_y_run;OpticalFlow_gradient_weight_y_run_gradient_x_rsci;OpticalFlow_gradient_weight_y_run_gradient_x_rsci_gradient_x_wait_ctrl;OpticalFlow_gradient_weight_y_run_gradient_y_rsci;OpticalFlow_gradient_weight_y_run_gradient_y_rsci_gradient_y_wait_ctrl;OpticalFlow_gradient_weight_y_run_gradient_z_rsci;OpticalFlow_gradient_weight_y_run_gradient_z_rsci_gradient_z_wait_ctrl;OpticalFlow_gradient_weight_y_run_run_fsm;OpticalFlow_gradient_weight_y_run_staller;OpticalFlow_gradient_weight_y_run_y_filtered_rsci;OpticalFlow_gradient_weight_y_run_y_filtered_rsci_y_filtered_wait_ctrl;OpticalFlow_gradient_weight_y_run_y_filtered_rsci_y_filtered_wait_dp;OpticalFlow_gradient_weight_y_struct;OpticalFlow_gradient_x_calc;OpticalFlow_gradient_x_calc_run;OpticalFlow_gradient_x_calc_run_frame3_b_rsci;OpticalFlow_gradient_x_calc_run_frame3_b_rsci_frame3_b_wait_ctrl;OpticalFlow_gradient_x_calc_run_gradient_x_rsci;OpticalFlow_gradient_x_calc_run_gradient_x_rsci_gradient_x_wait_ctrl;OpticalFlow_gradient_x_calc_run_gradient_x_rsci_gradient_x_wait_dp;OpticalFlow_gradient_x_calc_run_run_fsm;OpticalFlow_gradient_x_calc_run_staller;OpticalFlow_gradient_y_calc;OpticalFlow_gradient_y_calc_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_10_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_y_calc_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_7_9_16_512_1_512_16_1_gen;OpticalFlow_gradient_y_calc_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_8_9_16_512_1_512_16_1_gen;OpticalFlow_gradient_y_calc_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_9_9_64_512_1_512_64_1_gen;OpticalFlow_gradient_y_calc_run;OpticalFlow_gradient_y_calc_run_frame3_rsci;OpticalFlow_gradient_y_calc_run_frame3_rsci_frame3_wait_ctrl;OpticalFlow_gradient_y_calc_run_frame3_rsci_frame3_wait_dp;OpticalFlow_gradient_y_calc_run_gradient_y_rsci;OpticalFlow_gradient_y_calc_run_gradient_y_rsci_gradient_y_wait_ctrl;OpticalFlow_gradient_y_calc_run_gradient_y_rsci_gradient_y_wait_dp;OpticalFlow_gradient_y_calc_run_input_frames_delayed_rsci;OpticalFlow_gradient_y_calc_run_input_frames_delayed_rsci_input_frames_delayed_wait_ctrl;OpticalFlow_gradient_y_calc_run_input_frames_delayed_rsci_input_frames_delayed_wait_dp;OpticalFlow_gradient_y_calc_run_input_frames_rsci;OpticalFlow_gradient_y_calc_run_input_frames_rsci_input_frames_wait_ctrl;OpticalFlow_gradient_y_calc_run_run_fsm;OpticalFlow_gradient_y_calc_run_staller;OpticalFlow_gradient_z_calc;OpticalFlow_gradient_z_calc_run;OpticalFlow_gradient_z_calc_run_gradient_z_rsci;OpticalFlow_gradient_z_calc_run_gradient_z_rsci_gradient_z_wait_ctrl;OpticalFlow_gradient_z_calc_run_gradient_z_rsci_gradient_z_wait_dp;OpticalFlow_gradient_z_calc_run_input_frames_delayed_rsci;OpticalFlow_gradient_z_calc_run_input_frames_delayed_rsci_input_frames_delayed_wait_ctrl;OpticalFlow_gradient_z_calc_run_run_fsm;OpticalFlow_gradient_z_calc_run_staller;OpticalFlow_outer_product;OpticalFlow_outer_product_run;OpticalFlow_outer_product_run_filtered_gradient_rsci;OpticalFlow_outer_product_run_filtered_gradient_rsci_filtered_gradient_wait_ctrl;OpticalFlow_outer_product_run_out_product_rsci;OpticalFlow_outer_product_run_out_product_rsci_out_product_wait_ctrl;OpticalFlow_outer_product_run_out_product_rsci_out_product_wait_dp;OpticalFlow_outer_product_run_run_fsm;OpticalFlow_outer_product_run_staller;OpticalFlow_outer_product_struct;OpticalFlow_tensor_weight_x;OpticalFlow_tensor_weight_x_run;OpticalFlow_tensor_weight_x_run_run_fsm;OpticalFlow_tensor_weight_x_run_shift_rsci;OpticalFlow_tensor_weight_x_run_shift_rsci_shift_wait_ctrl;OpticalFlow_tensor_weight_x_run_shift_rsci_shift_wait_dp;OpticalFlow_tensor_weight_x_run_staller;OpticalFlow_tensor_weight_x_run_tensor_shift_rsci;OpticalFlow_tensor_weight_x_run_tensor_shift_rsci_tensor_shift_wait_ctrl;OpticalFlow_tensor_weight_x_run_tensor_shift_rsci_tensor_shift_wait_dp;OpticalFlow_tensor_weight_x_run_tensor_y_rsci;OpticalFlow_tensor_weight_x_run_tensor_y_rsci_tensor_y_wait_ctrl;OpticalFlow_tensor_weight_x_run_wait_dp;OpticalFlow_tensor_weight_x_struct;OpticalFlow_tensor_weight_y;OpticalFlow_tensor_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_5_9_768_512_1_512_768_1_gen;OpticalFlow_tensor_weight_y_Xilinx_RAMS_BLOCK_SPRAM_RBW_rwport_en_6_9_768_512_1_512_768_1_gen;OpticalFlow_tensor_weight_y_run;OpticalFlow_tensor_weight_y_run_out_product_rsci;OpticalFlow_tensor_weight_y_run_out_product_rsci_out_product_wait_ctrl;OpticalFlow_tensor_weight_y_run_run_fsm;OpticalFlow_tensor_weight_y_run_staller;OpticalFlow_tensor_weight_y_run_tensor_y_rsci;OpticalFlow_tensor_weight_y_run_tensor_y_rsci_tensor_y_wait_ctrl;OpticalFlow_tensor_weight_y_run_tensor_y_rsci_tensor_y_wait_dp;OpticalFlow_tensor_weight_y_run_wait_dp;OpticalFlow_tensor_weight_y_struct;ccs_fifo_wait_core_v5;ccs_genreg_v1;ccs_in_wait_coupled_v1;ccs_out_wait_v1;ccs_pipe_v6;mgc_shift_l_v5,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj2/rtl/spram.v,1718572801,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v,,SPRAM,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v,1718640833,systemVerilog,,/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj2/rtl/spram.v,,USER_PRJ2,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
/home/ubuntu/Advanced_SoC/final_project/ASoC-Final_project-optical_flow/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v,1717665400,systemVerilog,,,,USER_PRJ3,,,../,USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_skywater_SRAM,,,,
