(_flow fab_demo "2020.3-dev1"
    (_comment "Generated by Fabric Compiler (version on 2020.3-dev1<build 60045>) at Sat Jul 01 10:21:04 +0800 2023")
    (_version "1.0.3")
    (_status "initial")
    (_project
        (_option prj_work_dir (_string ""))
        (_option prj_impl_dir (_string ""))
    )
    (_task tsk_setup
        (_widget wgt_select_arch
            (_input
                (_part
                    (_family Logos)
                    (_device PGL50H)
                    (_speedgrade -6)
                    (_package FBG484)
                )
            )
        )
        (_command cmd_load_arch
        (_gci_state (_integer 0))
        )
        (_widget wgt_my_design_src
            (_input
                (_file "../../example_design/rtl/ipsl_expd_apb_mux.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_apb_ctr_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_apb_mif_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_clk_gen_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_cmd_parser_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_fifo_top_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_uart2apb_top_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_uart_rx_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_uart_top_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_uart_tx_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/rstn_sync_32bit.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_cfg_ctrl/rtl/ipsl_pcie_cfg_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_cfg_ctrl/rtl/ipsl_pcie_cfg_ctrl_apb.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_cfg_ctrl/rtl/ipsl_pcie_cfg_trans.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_ram/ipsl_pcie_dma_ram.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_dma_ram.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_controller.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_cpld_tx_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_mrd_tx_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_mwr_tx_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_rx_cpld_wr_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_rx_mwr_wr_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_wr_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_tlp_rcv.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_rx_top.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_tx_top.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_tlp_tx_mux.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_tx_cpld_rd_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_tx_mwr_rd_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_dma_rd_ctrl.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/rtl/ipsl_pcie_dma_ctrl/ipsl_pcie_reg.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_apb_cross_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_apb_mux_v1_1.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_apb2dbi_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_top_v1_3.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_hard_ctrl_v1_3.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_seio_intf_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_cfg_init_v1_3.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_sync_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/ipsl_pcie_ext_rcvd_ram.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/ipsl_pcie_ext_rcvh_ram.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/ipsl_pcie_retryd_ram.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_soft_phy_v1_2a.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsstl_phy_mac_rdata_proc.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsst_rst_cross_sync_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsst_rst_debounce_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsst_rst_wtchdg_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/ipml_pcie_hsst_x1_top.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/ipml_pcie_hsst_x2_top.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/ipml_pcie_hsst_x4_top.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x1_wrapper_v1_3e.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x2_wrapper_v1_3e.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x4_wrapper_v1_3e.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../pcie_test.v"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
                (_file "../../example_design/bench/pango_pcie_top.v" + "pango_pcie_top"
                    (_format verilog)
                    (_timespec "2023-07-01T10:21:04")
                )
            )
        )
        (_widget wgt_my_ips_src
        )
        (_widget wgt_import_logic_con_file
            (_input
                (_file "pango_pcie_top.fdc"
                    (_format fdc)
                    (_timespec "2023-07-01T10:21:04")
                )
            )
        )
        (_widget wgt_edit_user_cons
            (_attribute _click_to_run (_switch ON))
        )
    )
    (_task tsk_synthesis
        (_command cmd_synthesize
        (_gci_state (_integer 4))
            (_option ads (_switch ON))
            (_option selected_syn_tool_opt (_integer 2))
        )
    )
    (_task tsk_devmap
        (_command cmd_devmap
        (_gci_state (_integer 4))
        )
        (_widget wgt_edit_placement_cons
            (_attribute _click_to_run (_switch ON))
        )
    )
    (_task tsk_pnr
        (_command cmd_pnr
        (_gci_state (_integer 4))
        )
        (_command cmd_report_post_pnr_timing
        (_gci_state (_integer 4))
            (_attribute _auto_exe_lock (_switch OFF))
            (_option configuration (_switch ON))
        )
        (_widget wgt_arch_browser
            (_attribute _click_to_run (_switch ON))
        )
    )
    (_task tsk_gen_bitstream
        (_command cmd_gen_bitstream
        (_gci_state (_integer 4))
        )
    )
)
