//-----------------------------------------------
// System Verilog run file for lab04
//------------------------------------------------

counter.sv // compile src file
counter_test.sv            // compile top level module
