
*** Running vivado
    with args -log systemTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source systemTop.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source systemTop.tcl -notrace
Command: synth_design -top systemTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.238 ; gain = 230.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'systemTop' [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/systemTop.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/systemTop.v:32]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/arbiter.v:22]
	Parameter RR bound to: 5 - type: integer 
WARNING: [Synth 8-6090] variable 'target' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/arbiter.v:65]
WARNING: [Synth 8-6090] variable 'target' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/arbiter.v:65]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (1#1) [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/arbiter.v:22]
WARNING: [Synth 8-7023] instance 'u1' of module 'arbiter' has 6 connections declared, but only 0 given [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/systemTop.v:32]
INFO: [Synth 8-6157] synthesizing module 'spiGen' [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/spiGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spiGen' (2#1) [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/spiGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'systemTop' (3#1) [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/systemTop.v:23]
WARNING: [Synth 8-3331] design systemTop has unconnected port clk
WARNING: [Synth 8-3331] design systemTop has unconnected port btnC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.871 ; gain = 303.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.871 ; gain = 303.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.871 ; gain = 303.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:186]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:188]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc:204]
Finished Parsing XDC File [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/systemTop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA/ISDN4KDproj/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/systemTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/systemTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1251.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1251.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design systemTop has unconnected port clk
WARNING: [Synth 8-3331] design systemTop has unconnected port btnC
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance u2 of module spiGen having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |    16|
|2     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1251.031 ; gain = 393.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1251.031 ; gain = 303.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1251.031 ; gain = 393.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1262.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1265.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1265.809 ; gain = 689.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1265.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/ISDN4KDproj/ISDN4KDproj.runs/synth_1/systemTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file systemTop_utilization_synth.rpt -pb systemTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  5 22:33:40 2020...
