
---------- Begin Simulation Statistics ----------
final_tick                                57639366500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208830                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436544                       # Number of bytes of host memory used
host_op_rate                                   343376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.33                       # Real time elapsed on the host
host_tick_rate                              675459018                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17820236                       # Number of instructions simulated
sim_ops                                      29301556                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057639                       # Number of seconds simulated
sim_ticks                                 57639366500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.527872                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920450                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871004                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365547                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28453                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       95308685                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086746                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313329                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          266                       # TLB misses on write requests
system.cpu0.numCycles                       115278733                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19970048                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               75                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     75                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    7820235                       # Number of instructions committed
system.cpu1.committedOps                     14792188                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.741067                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2732295                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1966906                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        26310                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1440218                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          998                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       89606791                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.067838                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2609405                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          210                       # TLB misses on write requests
system.cpu1.numCycles                       115278610                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31005      0.21%      0.21% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11599071     78.41%     78.62% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 30628      0.21%     78.83% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.84% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                19657      0.13%     78.97% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.97% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.97% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.97% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.97% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.98% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.98% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.99% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 21948      0.15%     79.14% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89456      0.60%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1608602     10.87%     90.62% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1305785      8.83%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            51630      0.35%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           30450      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14792188                       # Class of committed instruction
system.cpu1.tickCycles                       25671819                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1437481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2876005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2703312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        40291                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5406690                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          40291                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             499865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       952386                       # Transaction distribution
system.membus.trans_dist::CleanEvict           485095                       # Transaction distribution
system.membus.trans_dist::ReadExReq            938658                       # Transaction distribution
system.membus.trans_dist::ReadExResp           938658                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        499866                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4314528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4314528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4314528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    153018176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    153018176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               153018176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1438524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1438524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1438524                       # Request fanout histogram
system.membus.reqLayer4.occupancy          7103896500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7591760000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302147                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302147                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11115                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11115                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11115                       # number of overall misses
system.cpu0.icache.overall_misses::total        11115                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    274015000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    274015000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    274015000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    274015000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313262                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313262                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313262                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313262                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004805                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004805                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004805                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004805                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24652.721547                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24652.721547                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24652.721547                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24652.721547                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11099                       # number of writebacks
system.cpu0.icache.writebacks::total            11099                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11115                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11115                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11115                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11115                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    262900000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    262900000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    262900000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    262900000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004805                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004805                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004805                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004805                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23652.721547                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23652.721547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23652.721547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23652.721547                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11099                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11115                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11115                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    274015000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    274015000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313262                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313262                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004805                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004805                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24652.721547                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24652.721547                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11115                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11115                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    262900000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    262900000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004805                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004805                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23652.721547                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23652.721547                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999763                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313262                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11115                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.120738                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517211                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517211                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320188                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320188                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320188                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320188                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465657                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465657                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465657                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465657                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  98975594000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  98975594000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  98975594000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  98975594000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785845                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785845                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785845                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785845                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166820                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67529.847707                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67529.847707                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67529.847707                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67529.847707                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       913329                       # number of writebacks
system.cpu0.dcache.writebacks::total           913329                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546080                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546080                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546080                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546080                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919577                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919577                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  78255137000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  78255137000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  78255137000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  78255137000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85099.058589                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85099.058589                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85099.058589                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85099.058589                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919560                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495643                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495643                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9370                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9370                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    327315500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    327315500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006226                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006226                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 34932.283885                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34932.283885                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    304134500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    304134500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 33654.365387                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33654.365387                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824545                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824545                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456287                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456287                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  98648278500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  98648278500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67739.586016                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67739.586016                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545747                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545747                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  77951002500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  77951002500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85609.640982                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85609.640982                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999778                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239764                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919576                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960395                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999778                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206336                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206336                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1341652                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1341652                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1341652                       # number of overall hits
system.cpu1.icache.overall_hits::total        1341652                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1267700                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1267700                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1267700                       # number of overall misses
system.cpu1.icache.overall_misses::total      1267700                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  43964583500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  43964583500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  43964583500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  43964583500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2609352                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2609352                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2609352                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2609352                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485829                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485829                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485829                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485829                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34680.589651                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34680.589651                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34680.589651                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34680.589651                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1267683                       # number of writebacks
system.cpu1.icache.writebacks::total          1267683                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1267700                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1267700                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1267700                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1267700                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  42696884500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  42696884500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  42696884500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  42696884500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485829                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485829                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485829                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485829                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33680.590439                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33680.590439                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33680.590439                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33680.590439                       # average overall mshr miss latency
system.cpu1.icache.replacements               1267683                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1341652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1341652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1267700                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1267700                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  43964583500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  43964583500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2609352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2609352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485829                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485829                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34680.589651                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34680.589651                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1267700                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1267700                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  42696884500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  42696884500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485829                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485829                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33680.590439                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33680.590439                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999752                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2609351                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1267699                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.058336                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999752                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22142515                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22142515                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2672671                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2672671                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2672671                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2672671                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       573058                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        573058                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       573058                       # number of overall misses
system.cpu1.dcache.overall_misses::total       573058                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  22086124000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22086124000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  22086124000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22086124000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3245729                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3245729                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3245729                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3245729                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176558                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176558                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176558                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176558                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 38540.817858                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38540.817858                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 38540.817858                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38540.817858                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       323613                       # number of writebacks
system.cpu1.dcache.writebacks::total           323613                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        68072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        68072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        68072                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        68072                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       504986                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       504986                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       504986                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       504986                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  19163062000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19163062000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  19163062000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19163062000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.155585                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.155585                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.155585                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.155585                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 37947.709441                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 37947.709441                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 37947.709441                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37947.709441                       # average overall mshr miss latency
system.cpu1.dcache.replacements                504970                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1540569                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1540569                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       369408                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       369408                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  15679708500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15679708500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1909977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1909977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193410                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193410                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 42445.503346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42445.503346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        14284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       355124                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       355124                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  14911692500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14911692500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.185931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.185931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 41990.100641                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41990.100641                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1132102                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1132102                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       203650                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       203650                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   6406415500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6406415500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1335752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1335752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.152461                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.152461                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 31457.969556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31457.969556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        53788                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        53788                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       149862                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       149862                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4251369500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4251369500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112193                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112193                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 28368.562411                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28368.562411                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999768                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3177657                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           504986                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.292565                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999768                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26470818                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26470818                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9348                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              898989                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              348779                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1264853                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9348                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7737                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             898989                       # number of overall hits
system.l2.overall_hits::.cpu1.data             348779                       # number of overall hits
system.l2.overall_hits::total                 1264853                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            368711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            156207                       # number of demand (read+write) misses
system.l2.demand_misses::total                1438525                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1767                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911840                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           368711                       # number of overall misses
system.l2.overall_misses::.cpu1.data           156207                       # number of overall misses
system.l2.overall_misses::total               1438525                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    142790000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76762921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  31299687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  14519049000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     122724448000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    142790000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76762921500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  31299687500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  14519049000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    122724448000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11115                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1267700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          504986                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2703378                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11115                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1267700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         504986                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2703378                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.158974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.290850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.309329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532121                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.158974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.290850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.309329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532121                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80809.281268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84184.639301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84889.486617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92947.492750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85312.697381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80809.281268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84184.639301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84889.486617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92947.492750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85312.697381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              952386                       # number of writebacks
system.l2.writebacks::total                    952386                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       368711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       156207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1438525                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       368711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       156207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1438525                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    125120000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67644531500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  27612587500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  12956979000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 108339218000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    125120000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67644531500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  27612587500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  12956979000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 108339218000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.158974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.290850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.309329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.532121                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.158974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.290850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.309329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.532121                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70809.281268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74184.650268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74889.513738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82947.492750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75312.711284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70809.281268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74184.650268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74889.513738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82947.492750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75312.711284                       # average overall mshr miss latency
system.l2.replacements                        1441460                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1236942                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1236942                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1236942                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1236942                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1278782                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1278782                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1278782                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1278782                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        36312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         36312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           120335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121743                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          29527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              938659                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76540575500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2747902500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   79288478000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       149862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1060402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.197028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84190.827625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93064.060013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84469.949151                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         938659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67449265500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2452632500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  69901898000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.197028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74190.838624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83064.060013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74469.959804                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        898989                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             908337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       368711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           370478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    142790000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  31299687500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  31442477500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1267700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1278815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.158974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.290850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.289704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80809.281268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84889.486617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84870.026020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       368711                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       370478                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    125120000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  27612587500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  27737707500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.158974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.290850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.289704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70809.281268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74889.513738                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74870.053013                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       228444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            234773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       126680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          129388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    222346000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  11771146500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11993492500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       355124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        364161                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.299657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.356720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.355304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82107.090103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92920.322861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92694.009491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       126680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       129388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    195266000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10504346500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10699612500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.299657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.356720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.355304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72107.090103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82920.322861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82694.009491                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.418588                       # Cycle average of tags in use
system.l2.tags.total_refs                     5370376                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1442484                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.723006                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.554690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.836173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      795.043777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       57.370523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       70.613424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.095268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.776410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.056026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.068958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999432                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44696004                       # Number of tag accesses
system.l2.tags.data_accesses                 44696004                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        113088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58357696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      23597504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9997248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           92065536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       113088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     23597504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23710592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     60952704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60952704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         368711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         156207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1438524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       952386                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             952386                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1961992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1012462481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        409399087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        173444793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1597268353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1961992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    409399087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        411361079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1057483933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1057483933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1057483933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1961992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1012462481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       409399087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       173444793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2654752286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    952112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    368711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    152094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000212462750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59276                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59276                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3637291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             894325                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1438524                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     952386                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1438524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   952386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   274                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             59518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             90872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             91344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             72434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             60097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             92821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            160227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             84818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            79364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           165341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           161306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            69702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58858                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22121852000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7171950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49016664500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15422.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34172.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1171262                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  845271                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1438524                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               952386                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  715350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  532150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  167714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  62508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       369936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    412.857921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.238526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.919406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       116519     31.50%     31.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        67068     18.13%     49.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35606      9.62%     59.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21110      5.71%     64.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16631      4.50%     69.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12980      3.51%     72.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11154      3.02%     75.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10041      2.71%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78827     21.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       369936                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        59276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.198411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.878547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.363048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          58913     99.39%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           297      0.50%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           18      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59276                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.061998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.057075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.422664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57753     97.43%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              433      0.73%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              348      0.59%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              458      0.77%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              249      0.42%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59276                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               91800960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  264576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60933824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                92065536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60952704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1592.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1057.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1597.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1057.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57639328000                       # Total gap between requests
system.mem_ctrls.avgGap                      24107.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       113088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58356352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     23597504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9734016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     60933824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1961992.417109580943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1012439163.431818842888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 409399086.646797239780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 168877914.367778509855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1057156379.399138689041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       368711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       156207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       952386                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     52635750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30037586500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  12411576000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   6514866250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1446690160250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29788.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32941.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33662.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41706.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1519016.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1547459340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            822471375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6046273380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2461042080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4549565280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26049989520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196683840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41673484815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        723.003866                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    272322250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1924520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  55442524250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1093969380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            581435745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4195271220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2508872940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4549565280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25667591910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        518702880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39115409355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        678.623166                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1117076250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1924520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54597770250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1642975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2189328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1278782                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          676662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1060402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1060401                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1278815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       364161                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3803082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1514942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8110066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1421696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117305920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    162264448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     53030336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              334022400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1441460                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60952704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4144838                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009721                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.098114                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4104547     99.03%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  40291      0.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4144838                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5219069000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         757518920                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1901613368                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1384389429                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16681981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57639366500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
