
---------- Begin Simulation Statistics ----------
simSeconds                                   0.044459                       # Number of seconds simulated (Second)
simTicks                                  44459155000                       # Number of ticks simulated (Tick)
finalTick                                 44459155000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    496.01                       # Real time elapsed on the host (Second)
hostTickRate                                 89633635                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8774428                       # Number of bytes of host memory used (Byte)
simInsts                                    100000002                       # Number of instructions simulated (Count)
simOps                                      176212553                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   201609                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     355260                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         88918311                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.889183                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.124628                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       197283301                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    40149                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      191834019                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 131512                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             21110833                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          29999443                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               22620                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            87661242                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.188356                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.577359                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  42448663     48.42%     48.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4591682      5.24%     53.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6107570      6.97%     60.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6945772      7.92%     68.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   7715925      8.80%     77.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   5919844      6.75%     84.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   6703220      7.65%     91.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   4320887      4.93%     96.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2907679      3.32%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              87661242                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2274663     75.17%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    21      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     43      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     75.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 157510      5.21%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     39      0.00%     80.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  27223      0.90%     81.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  8219      0.27%     81.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     81.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     81.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     81.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                  389      0.01%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 440457     14.56%     96.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 78921      2.61%     98.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             21211      0.70%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            17426      0.58%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1648650      0.86%      0.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     114818813     59.85%     60.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       878006      0.46%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         83724      0.04%     61.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2338352      1.22%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         6930      0.00%     62.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       179240      0.09%     62.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     10922464      5.69%     68.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp         2754      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       320959      0.17%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1771718      0.92%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult           12      0.00%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        10944      0.01%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      3474312      1.81%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      5656840      2.95%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      2606726      1.36%     75.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      3910542      2.04%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt       434030      0.23%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     23692649     12.35%     90.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9000928      4.69%     94.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      7901900      4.12%     98.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2173526      1.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      191834019                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.157419                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3026122                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015775                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                384995510                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               172816189                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       144922583                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  89491400                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 45622475                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         44544448                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   148352838                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     44858653                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1579357                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           52916                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1257069                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       32415602                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11763595                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1289048                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       389552                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         6123      0.03%      0.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1389754      7.03%      7.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1315137      6.65%     13.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       103277      0.52%     14.23% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     13743043     69.49%     83.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1642329      8.30%     92.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     92.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1577610      7.98%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       19777273                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         5074      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       263712      6.29%      6.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       268480      6.40%     12.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        23882      0.57%     13.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      2529765     60.33%     73.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       421364     10.05%     83.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     83.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       681263     16.25%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       4193540                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch         1567      0.22%      0.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         4642      0.65%      0.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        45052      6.32%      7.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect        20141      2.82%     10.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       471109     66.06%     76.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        50432      7.07%     83.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     83.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       120173     16.85%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       713116                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch         1049      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1126042      7.23%      7.23% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1046657      6.72%     13.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        79395      0.51%     14.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     11213276     71.96%     86.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1220965      7.83%     94.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     94.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       896347      5.75%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     15583731                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch         1049      0.16%      0.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         2342      0.37%      0.53% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        40518      6.35%      6.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect        19821      3.10%      9.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       425777     66.68%     76.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        34482      5.40%     82.06% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     82.06% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       114585     17.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       638574                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     10240502     51.78%     51.78% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      7148228     36.14%     87.92% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1389748      7.03%     94.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       998795      5.05%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     19777273                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       422743     59.98%     59.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       232061     32.93%     92.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         4642      0.66%     93.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        45350      6.43%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       704796                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          13749164                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      4391891                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            713116                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         108696                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       492114                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        221002                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             19777273                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               345591                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                11438543                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.578368                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          114513                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1680887                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             998795                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           682092                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         6123      0.03%      0.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1389754      7.03%      7.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1315137      6.65%     13.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       103277      0.52%     14.23% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     13743043     69.49%     83.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1642329      8.30%     92.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     92.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1577610      7.98%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     19777273                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          686      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1305200     15.65%     15.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        51843      0.62%     16.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       101551      1.22%     17.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      5245706     62.91%     80.41% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        56134      0.67%     81.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     81.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1577610     18.92%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       8338730                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        45052     13.04%     13.04% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     13.04% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       250107     72.37%     85.41% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        50432     14.59%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       345591                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        45052     13.04%     13.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       250107     72.37%     85.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        50432     14.59%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       345591                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1680887                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       998795                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       682092                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       140314                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1821201                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1682126                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1682116                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             556074                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1126042                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1123700                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              2342                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        21091659                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           17529                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            613655                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     84642087                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.081855                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.998030                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        45075380     53.25%     53.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10491884     12.40%     65.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3731509      4.41%     70.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         5570035      6.58%     76.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1908035      2.25%     78.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1829875      2.16%     81.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1147019      1.36%     82.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1222883      1.44%     83.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        13665467     16.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     84642087                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       10744                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1126052                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1188602      0.67%      0.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    103586376     58.78%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       870222      0.49%     59.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        76066      0.04%     60.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2289189      1.30%     61.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2512      0.00%     61.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     61.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     61.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     61.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     61.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       174942      0.10%     61.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     10785911      6.12%     67.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp         1882      0.00%     67.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       308724      0.18%     67.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1741624      0.99%     68.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         6584      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      3459011      1.96%     70.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      5621859      3.19%     73.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      2594052      1.47%     75.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      3891108      2.21%     77.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt       432341      0.25%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     21386914     12.14%     89.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7953092      4.51%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      7734355      4.39%     98.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2107187      1.20%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    176212553                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      13665467                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            100000002                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              176212553                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      100000002                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        176212553                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.889183                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.124628                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           39181548                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           44035491                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         142212075                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         29121269                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        10060279                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1188602      0.67%      0.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    103586376     58.78%     59.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       870222      0.49%     59.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        76066      0.04%     60.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      2289189      1.30%     61.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     61.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         2512      0.00%     61.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     61.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     61.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     61.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       174942      0.10%     61.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu     10785911      6.12%     67.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1882      0.00%     67.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       308724      0.18%     67.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      1741624      0.99%     68.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         6584      0.00%     68.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      3459011      1.96%     70.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      5621859      3.19%     73.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      2594052      1.47%     75.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      3891108      2.21%     77.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt       432341      0.25%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     21386914     12.14%     89.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7953092      4.51%     94.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      7734355      4.39%     98.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      2107187      1.20%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    176212553                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     15583731                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     13480898                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2101784                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     11213276                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      4369406                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1126052                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1126042                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       37856931                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          37856931                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      37857183                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         37857183                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       546307                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          546307                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       546462                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         546462                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  29908346981                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  29908346981                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  29908346981                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  29908346981                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     38403238                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      38403238                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     38403645                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     38403645                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.014226                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.014226                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.014229                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.014229                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54746.409951                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54746.409951                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 54730.881527                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 54730.881527                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        83184                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         9594                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2753                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           89                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      30.215765                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   107.797753                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       299978                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            299978                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       123265                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        123265                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       123265                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       123265                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       423042                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       423042                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       423192                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       423192                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  24679704981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  24679704981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  24686918981                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  24686918981                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.011016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.011016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.011020                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.011020                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58338.663728                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58338.663728                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58335.032281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58335.032281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 420996                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         5370                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         5370                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        26000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        26000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         5372                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         5372                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.000372                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.000372                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data     17035000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     17035000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.000372                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.000372                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      8517500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      8517500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         5372                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         5372                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         5372                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         5372                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     28045297                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        28045297                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       298860                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        298860                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  10052607000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  10052607000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     28344157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     28344157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.010544                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.010544                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 33636.508733                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 33636.508733                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       123106                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       123106                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       175754                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       175754                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   5079976000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5079976000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006201                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006201                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 28903.899769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 28903.899769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          252                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           252                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data          155                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          155                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data          407                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          407                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.380835                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.380835                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          150                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          150                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      7214000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      7214000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.368550                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.368550                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 48093.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 48093.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      9811634                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        9811634                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       247447                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       247447                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  19855739981                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  19855739981                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     10059081                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10059081                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.024599                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.024599                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 80242.395264                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 80242.395264                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          159                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          159                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       247288                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       247288                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  19599728981                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  19599728981                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.024584                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.024584                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 79258.714458                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79258.714458                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.656085                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             38291282                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             421508                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              90.843547                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.656085                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999328                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999328                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          396                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          307736620                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         307736620                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 16638559                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              39275766                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  29705811                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1419185                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 621921                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7039616                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                102132                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              204671612                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                365052                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts           190254658                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         16827958                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        31286486                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       11010842                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.139657                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       69499353                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      49576636                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       75547971                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      41828782                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     177586865                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    107029026                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          42297328                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     77035010                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites         1413                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            9536771                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      69093013                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1445790                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1620                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         13312                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  15159853                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                242356                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           87661242                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.386627                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.370255                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 54780870     62.49%     62.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1274328      1.45%     63.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1655352      1.89%     65.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2427357      2.77%     68.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2129593      2.43%     71.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2759657      3.15%     74.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2133023      2.43%     76.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1775716      2.03%     78.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 18725346     21.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             87661242                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             117164270                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.317662                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           19777273                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.222421                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     17830227                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       15034053                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          15034053                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      15034053                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         15034053                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       125798                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          125798                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       125798                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         125798                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2719254494                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2719254494                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2719254494                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2719254494                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     15159851                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      15159851                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     15159851                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     15159851                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.008298                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.008298                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.008298                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.008298                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 21616.039158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 21616.039158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 21616.039158                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 21616.039158                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3071                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           52                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      59.057692                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       114703                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            114703                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         8880                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          8880                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         8880                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         8880                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       116918                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       116918                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       116918                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       116918                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2346335996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2346335996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2346335996                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2346335996                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.007712                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.007712                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.007712                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.007712                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 20068.218717                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 20068.218717                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 20068.218717                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 20068.218717                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 114703                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     15034053                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        15034053                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       125798                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        125798                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2719254494                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2719254494                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     15159851                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     15159851                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.008298                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.008298                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 21616.039158                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 21616.039158                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         8880                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         8880                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       116918                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       116918                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2346335996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2346335996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.007712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.007712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 20068.218717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 20068.218717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           509.716633                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             15150971                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             116918                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             129.586300                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   509.716633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.995540                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.995540                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          121395726                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         121395726                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    621921                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4012198                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  9590045                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              197323450                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               110324                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 32415602                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                11763595                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 13346                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     25378                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  9497270                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4813                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         303459                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       412603                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               716062                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                189836259                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               189467031                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 139541122                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 225520151                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.130799                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.618752                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2902834                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3294319                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 7921                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4813                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1703315                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2857                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2031                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           29121267                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.769947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.001762                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               28877747     99.16%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 9164      0.03%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               150742      0.52%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6755      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  554      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  511      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  531      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  907      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1254      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  752      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1567      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1621      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2135      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4485      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              34568      0.12%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3230      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1673      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               9797      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1136      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1555      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               7051      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                650      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                125      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 63      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 75      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 91      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                111      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 78      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                143      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                198      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1998      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              942                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             29121267                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                31311026                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11023863                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     67254                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     24833                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                15162033                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      7239                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 621921                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 17448168                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                14730959                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          26235                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  30171774                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              24662185                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              202094023                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                298710                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 663536                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1721974                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               21927394                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             660                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           302759870                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   626481328                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                192740240                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  76086259                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             265307410                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 37452345                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1527                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1507                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5628582                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        268222540                       # The number of ROB reads (Count)
system.cpu.rob.writes                       397645946                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                100000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  176212553                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   262                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 101954                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 145679                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    247633                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                101954                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                145679                       # number of overall hits (Count)
system.l2.overallHits::total                   247633                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                13183                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               275830                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  289013                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst               13183                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              275830                       # number of overall misses (Count)
system.l2.overallMisses::total                 289013                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      1087663000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     22409599000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        23497262000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     1087663000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    22409599000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       23497262000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             115137                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             421509                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                536646                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            115137                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            421509                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               536646                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.114498                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.654387                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.538554                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.114498                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.654387                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.538554                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82504.968520                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 81244.241018                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81301.747672                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82504.968520                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 81244.241018                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81301.747672                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               235268                       # number of writebacks (Count)
system.l2.writebacks::total                    235268                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst            13183                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           275830                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              289013                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           13183                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          275830                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             289013                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    955833000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  19651309000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    20607142000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    955833000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  19651309000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   20607142000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.114498                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.654387                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.538554                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.114498                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.654387                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.538554                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72504.968520                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71244.277272                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71301.782273                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72504.968520                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71244.277272                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71301.782273                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         288763                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          379                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            379                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst          101954                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             101954                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         13183                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            13183                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   1087663000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1087663000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       115137                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         115137                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.114498                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.114498                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82504.968520                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82504.968520                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst        13183                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        13183                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    955833000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    955833000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.114498                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.114498                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72504.968520                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72504.968520                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              11050                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 11050                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           234562                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              234562                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  19012912000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    19012912000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         245612                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            245612                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.955010                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.955010                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81057.085120                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81057.085120                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       234562                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          234562                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  16667302000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  16667302000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.955010                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.955010                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71057.127753                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71057.127753                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         134629                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            134629                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        41268                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           41268                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   3396687000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   3396687000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       175897                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        175897                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.234615                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.234615                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82308.011050                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82308.011050                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        41268                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        41268                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2984007000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2984007000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.234615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.234615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72308.011050                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72308.011050                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              1685                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 1685                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data          1685                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             1685                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks       114629                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           114629                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       114629                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       114629                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       299978                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           299978                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       299978                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       299978                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4083.616702                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1071555                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     292859                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.658945                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     113.133488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       479.842832                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3490.640382                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.027620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.117149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.852207                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.996977                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  108                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  972                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3016                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    8868339                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   8868339                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    235263.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     13183.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    275535.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003865895500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        14611                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        14611                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              807782                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             220941                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      289012                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     235268                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    289012                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   235268                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    294                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                289012                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               235268                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  274403                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   11880                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  14529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  14589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  14619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  14624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  14633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  14628                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  14629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  14631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  14633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  14645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  14637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  14639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  14646                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  14611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  14611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  14612                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        14611                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.760249                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.202722                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     60.333760                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         14548     99.57%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           43      0.29%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            7      0.05%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            4      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         14611                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        14611                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.100609                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.094446                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.464931                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            13915     95.24%     95.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               57      0.39%     95.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              512      3.50%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              120      0.82%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                6      0.04%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         14611                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   18816                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                18496768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             15057152                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              416039576.10080534                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              338673823.19794428                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   44459097000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      84800.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       843712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     17634240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     15055744                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 18977238.771182224154                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 396639117.410126209259                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 338642153.680158793926                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        13183                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       275829                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       235268                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    413085250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   8277180000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1068366748250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31334.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30008.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4541062.74                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       843712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     17652992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       18496704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       843712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       843712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     15057152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     15057152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        13183                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       275828                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          289011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       235268                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         235268                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       18977239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      397060898                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         416038137                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     18977239                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      18977239                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    338673823                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        338673823                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    338673823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      18977239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     397060898                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        754711960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               288718                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              235246                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        18561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        18778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        18146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        18023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        17776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        18249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        18108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        17994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        18328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        17970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        17758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        17077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        17337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        18085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        18137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        18391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        14830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        15037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        14735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        14728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        14731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        14597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        14691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        14531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        15040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        14552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        14596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        14314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        14655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        14581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        14602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        15026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3276802750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1443590000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         8690265250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11349.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30099.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              239808                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             205681                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            83.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           87.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        78472                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   427.316138                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   293.412246                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   322.678735                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        14493     18.47%     18.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        13376     17.05%     35.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        11815     15.06%     50.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         5892      7.51%     58.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        11530     14.69%     72.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3172      4.04%     76.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6878      8.76%     85.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1982      2.53%     88.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         9334     11.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        78472                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          18477952                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       15055744                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              415.616356                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              338.642154                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.89                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.25                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               85.02                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       285100200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       151526760                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1039826760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     615323160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3508979760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  12183067710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   6812890080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   24596714430                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   553.242958                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  17591014500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1484340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25383800500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       275211300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       146274480                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1021612620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     612650520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3508979760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  12218057160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   6783425280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   24566211120                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   552.556861                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  17515050500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1484340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25459764500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               54451                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        235268                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             49133                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             234561                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            234560                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          54451                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       862425                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       862425                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  862425                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     33553856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     33553856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 33553856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             289013                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   289013    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               289013                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1639337500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1530517500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         573414                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       284402                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             292815                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       535246                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       114703                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           174513                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             1685                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            1685                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            245612                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           245611                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         116918                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        175897                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       346758                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1267383                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1614141                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     14709760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46175104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                60884864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          290544                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  15171136                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            828875                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.013725                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.116408                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  817505     98.63%     98.63% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   11364      1.37%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       6      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              828875                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  44459155000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          952586500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         175401451                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         633126955                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1075811                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       535718                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         6510                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            4860                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         4854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
