Info: constraining clock net 'clk25' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:         0/24288     0%
Info:         logic LUTs:      0/24288     0%
Info:         carry LUTs:      0/24288     0%
Info:           RAM LUTs:      0/ 3036     0%
Info:          RAMW LUTs:      0/ 6072     0%

Info:      Total DFFs:         0/24288     0%

Info: Packing IOs..
Info: pin 'led[3]$tr_io' constrained to Bel 'X67/Y0/PIOA'.
Info: pin 'led[2]$tr_io' constrained to Bel 'X67/Y0/PIOB'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'key[1]$tr_io' constrained to Bel 'X60/Y0/PIOB'.
Info: pin 'key[0]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'clk25$tr_io' constrained to Bel 'X38/Y0/PIOA'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     0 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info: Promoting globals...
Info: Checksum: 0xb3560ea6

Info: Device utilisation:
Info: 	          TRELLIS_IO:       7/    197     3%
Info: 	                DCCA:       0/     56     0%
Info: 	              DP16KD:       0/     56     0%
Info: 	          MULT18X18D:       0/     28     0%
Info: 	              ALU54B:       0/     14     0%
Info: 	             EHXPLLL:       0/      2     0%
Info: 	             EXTREFB:       0/      1     0%
Info: 	                DCUA:       0/      1     0%
Info: 	           PCSCLKDIV:       0/      2     0%
Info: 	             IOLOGIC:       0/    128     0%
Info: 	            SIOLOGIC:       0/     69     0%
Info: 	                 GSR:       0/      1     0%
Info: 	               JTAGG:       0/      1     0%
Info: 	                OSCG:       0/      1     0%
Info: 	               SEDGA:       0/      1     0%
Info: 	                 DTR:       0/      1     0%
Info: 	             USRMCLK:       0/      1     0%
Info: 	             CLKDIVF:       0/      4     0%
Info: 	           ECLKSYNCB:       0/     10     0%
Info: 	             DLLDELD:       0/      8     0%
Info: 	              DDRDLL:       0/      4     0%
Info: 	             DQSBUFM:       0/      8     0%
Info: 	     TRELLIS_ECLKBUF:       0/      8     0%
Info: 	        ECLKBRIDGECS:       0/      2     0%
Info: 	                DCSC:       0/      2     0%
Info: 	          TRELLIS_FF:       0/  24288     0%
Info: 	        TRELLIS_COMB:       1/  24288     0%
Info: 	        TRELLIS_RAMW:       0/   3036     0%

Info: Placed 7 cells based on constraints.
Info: Creating initial analytic placement for 1 cells, random placement wirelen = 59.
Info:     at initial placer iter 0, wirelen = 2
Info:     at initial placer iter 1, wirelen = 2
Info:     at initial placer iter 2, wirelen = 2
Info:     at initial placer iter 3, wirelen = 2
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 6; time = 0.01s
Info:     at iteration #2, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 6; time = 0.00s
Info:     at iteration #3, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 6; time = 0.00s
Info:     at iteration #4, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 5; time = 0.00s
Info:     at iteration #5, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 4; time = 0.00s
Info:     at iteration #6, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 5; time = 0.00s
Info:     at iteration #7, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 4; time = 0.00s
Info:     at iteration #8, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 4; time = 0.00s
Info:     at iteration #9, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 7; time = 0.00s
Info:     at iteration #10, type TRELLIS_COMB: wirelen solved = 2, spread = 2, legal = 5; time = 0.00s
Info: HeAP Placer Time: 0.02s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 4
Info:   at iteration #2: temp = 0.000000, timing cost = 0, wirelen = 4 
Info: SA placement time 0.00s

Info: No Fmax available; no interior timing paths found in design.
Info: Checksum: 0xe53872a2
Info: Routing globals...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:          4 |        0          4 |    0     4 |         0|       0.00       0.00|
Info: Routing complete.
Info: Router1 time 0.00s
Info: Checksum: 0x7435f2c8

Info: No Fmax available; no interior timing paths found in design.

Info: Program finished normally.
