// Seed: 1353596523
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  assign id_1 = id_0;
  assign id_1 = 1;
  assign id_1 = 1'd0;
  wire id_3;
  assign id_3 = id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1
);
  supply0 id_3;
  assign id_3 = id_0;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.type_0 = 0;
  id_4(
      .id_0((id_1)), .id_1(), .id_2(1)
  );
endmodule
