var group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#aa92f3af51719ded0322456408f89767e", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#a261e2c53b1c687bd84bda87a881b0940", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga2954c906c174bf33443da3d76879b193", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga68ab3bfe89cc3a6b14f349676183679c", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gad5cb54d33963921912882423f24a6f0b", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga5056d4cb2e11407220db6c1f8a8700bf", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gab7139a55be40acdc0e1c93bceb5ff4be", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga55b38e492d475302add39b03266ff670", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga16a29f2e1d2fef3ca4bad1cfcd74d4b9", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga0bf2a889ccfd6a42e76cb4450744b219", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga09c4ec8bfd95a22ac69653093a3da41d", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gadf9e8c9112a7cfcf5fb0c6e69db0ad1f", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gaf454f71e1a454598f3d6572994b53f5d", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga62a84e85f0fb0ad0ba74220704b040fe", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga9eff184cb743fb7a79f49e3efecb3785", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gac42bbc2ce3d94ed4ca03819a081fbc87", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gafcbbb711d71aefa308ece087491455bd", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gaf97b79dcff51f533c0a970fd5e70ad12", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#gac14cc311b04b7afdfed75b5150cca846", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga83ce66583e1f664d4a0acdbbd1fb6dec", null ],
    [ "ALT_PINMUX_FPGA_SPIS1_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga952ce10333d44d0bf8a2ec78aa13502e", null ]
];