#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 31 23:07:28 2022
# Process ID: 26668
# Current directory: C:/Xilinx_projects/detour_project/detour_project.runs/synth_1
# Command line: vivado.exe -log detour_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source detour_top.tcl
# Log file: C:/Xilinx_projects/detour_project/detour_project.runs/synth_1/detour_top.vds
# Journal file: C:/Xilinx_projects/detour_project/detour_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source detour_top.tcl -notrace
Command: synth_design -top detour_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 815.754 ; gain = 235.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'detour_top' [C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour_top.vhd:32]
INFO: [Synth 8-3491] module 'BUFGP' declared at 'D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1231' bound to instance 'BUF_GP_1' of component 'BUFGP' [C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour_top.vhd:129]
INFO: [Synth 8-6157] synthesizing module 'BUFGP' [D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1231]
INFO: [Synth 8-6155] done synthesizing module 'BUFGP' (1#1) [D:/vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1231]
WARNING: [Synth 8-614] signal 'divclk' is read in the process but is not in the sensitivity list [C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour_top.vhd:142]
INFO: [Synth 8-3491] module 'detour' declared at 'C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour.vhd:13' bound to instance 'detour_1' of component 'detour' [C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour_top.vhd:183]
INFO: [Synth 8-638] synthesizing module 'detour' [C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'detour' (2#1) [C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour.vhd:25]
INFO: [Synth 8-3491] module 'ila_Racheal_Dheeraj' declared at 'C:/Xilinx_projects/detour_project/detour_project.runs/synth_1/.Xil/Vivado-26668-StoneXu/realtime/ila_Racheal_Dheeraj_stub.vhdl:5' bound to instance 'ILA_RD' of component 'ila_Racheal_Dheeraj' [C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour_top.vhd:231]
INFO: [Synth 8-638] synthesizing module 'ila_Racheal_Dheeraj' [C:/Xilinx_projects/detour_project/detour_project.runs/synth_1/.Xil/Vivado-26668-StoneXu/realtime/ila_Racheal_Dheeraj_stub.vhdl:19]
INFO: [Synth 8-226] default block is never used [C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour_top.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'detour_top' (3#1) [C:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/imports/detour_project/detour_top.vhd:32]
WARNING: [Synth 8-3917] design detour_top has port AN1 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN2 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN4 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN5 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN6 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN7 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port QuadSpiFlashCS driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 891.973 ; gain = 311.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 891.973 ; gain = 311.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 891.973 ; gain = 311.328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 891.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/ip/ila_Racheal_Dheeraj/ila_Racheal_Dheeraj/ila_Racheal_Dheeraj_in_context.xdc] for cell 'ILA_RD'
Finished Parsing XDC File [c:/Xilinx_projects/detour_project/detour_project.srcs/sources_1/ip/ila_Racheal_Dheeraj/ila_Racheal_Dheeraj/ila_Racheal_Dheeraj_in_context.xdc] for cell 'ILA_RD'
Parsing XDC File [C:/Xilinx_projects/detour_project/detour_project.srcs/constrs_1/imports/detour_project/detour_top.xdc]
Finished Parsing XDC File [C:/Xilinx_projects/detour_project/detour_project.srcs/constrs_1/imports/detour_project/detour_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx_projects/detour_project/detour_project.srcs/constrs_1/imports/detour_project/detour_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/detour_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/detour_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 977.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (BUFG, IBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 977.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 977.480 ; gain = 396.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 977.480 ; gain = 396.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ILA_RD. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 977.480 ; gain = 396.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_enu_reg' in module 'detour'
INFO: [Synth 8-5544] ROM "state_encoded" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            idle_start_0 |                    0000000000001 |                             0000
            idle_start_1 |                    0000000000010 |                             0001
              idle_state |                    0000000000100 |                             0010
                r1_state |                    0000000001000 |                             0011
               r12_state |                    0000000010000 |                             0100
              r123_state |                    0000000100000 |                             0101
          r123_dis_state |                    0000001000000 |                             0110
          r123_rea_state |                    0000010000000 |                             0111
                l1_state |                    0000100000000 |                             1000
               l12_state |                    0001000000000 |                             1001
              l123_state |                    0010000000000 |                             1010
          l123_dis_state |                    0100000000000 |                             1011
          l123_rea_state |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_enu_reg' using encoding 'one-hot' in module 'detour'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 977.480 ; gain = 396.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module detour_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module detour 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design detour_top has port AN1 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN2 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN4 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN5 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN6 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port AN7 driven by constant 1
WARNING: [Synth 8-3917] design detour_top has port QuadSpiFlashCS driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 977.480 ; gain = 396.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 977.480 ; gain = 396.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 977.480 ; gain = 396.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 982.320 ; gain = 401.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 989.102 ; gain = 408.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 989.102 ; gain = 408.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 989.102 ; gain = 408.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 989.102 ; gain = 408.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 989.102 ; gain = 408.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 989.102 ; gain = 408.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ila_Racheal_Dheeraj |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |ila_Racheal_Dheeraj_bbox_0 |     1|
|2     |CARRY4                     |     7|
|3     |LUT1                       |     8|
|4     |LUT2                       |     6|
|5     |LUT3                       |     7|
|6     |LUT4                       |     7|
|7     |LUT5                       |     9|
|8     |LUT6                       |    18|
|9     |FDCE                       |    46|
|10    |FDPE                       |     1|
|11    |BUFGP                      |     1|
|12    |IBUF                       |     7|
|13    |OBUF                       |    25|
+------+---------------------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   142|
|2     |  detour_1 |detour |    56|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 989.102 ; gain = 408.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 989.102 ; gain = 322.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 989.102 ; gain = 408.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 989.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (BUFG, IBUF): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1004.898 ; gain = 709.586
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1004.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx_projects/detour_project/detour_project.runs/synth_1/detour_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file detour_top_utilization_synth.rpt -pb detour_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 31 23:08:09 2022...
