\hypertarget{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t}{\section{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T Struct Reference}
\label{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t}\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T}}
}


L\+P\+C17\+X\+X/40\+X\+X Clock and Power P\+L\+L register block structure.  




{\ttfamily \#include $<$sysctl\+\_\+17xx\+\_\+40xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a1fb97445f7a92913133769bb098df316}{P\+L\+L\+C\+O\+N}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a7f6a92521303bcd5522acdac74af3210}{P\+L\+L\+C\+F\+G}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a9cc1486fbc5a9888ccdd70df2b57ebec}{P\+L\+L\+S\+T\+A\+T}
\item 
\+\_\+\+\_\+\+O uint32\+\_\+t \hyperlink{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a658116aa66b1d9e27f12cf0e429663f7}{P\+L\+L\+F\+E\+E\+D}
\item 
\hypertarget{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a8f564110c46a5fba4e6d306cd4137bd3}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}4\mbox{]}}\label{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a8f564110c46a5fba4e6d306cd4137bd3}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+C17\+X\+X/40\+X\+X Clock and Power P\+L\+L register block structure. 

\subsection{Member Data Documentation}
\hypertarget{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a7f6a92521303bcd5522acdac74af3210}{\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T}!P\+L\+L\+C\+F\+G@{P\+L\+L\+C\+F\+G}}
\index{P\+L\+L\+C\+F\+G@{P\+L\+L\+C\+F\+G}!S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T}}
\subsubsection[{P\+L\+L\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T\+::\+P\+L\+L\+C\+F\+G}}\label{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a7f6a92521303bcd5522acdac74af3210}
(R/\+W) P\+L\+L Configuration Register \hypertarget{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a1fb97445f7a92913133769bb098df316}{\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T}!P\+L\+L\+C\+O\+N@{P\+L\+L\+C\+O\+N}}
\index{P\+L\+L\+C\+O\+N@{P\+L\+L\+C\+O\+N}!S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T}}
\subsubsection[{P\+L\+L\+C\+O\+N}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T\+::\+P\+L\+L\+C\+O\+N}}\label{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a1fb97445f7a92913133769bb098df316}
(R/\+W) P\+L\+L Control Register \hypertarget{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a658116aa66b1d9e27f12cf0e429663f7}{\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T}!P\+L\+L\+F\+E\+E\+D@{P\+L\+L\+F\+E\+E\+D}}
\index{P\+L\+L\+F\+E\+E\+D@{P\+L\+L\+F\+E\+E\+D}!S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T}}
\subsubsection[{P\+L\+L\+F\+E\+E\+D}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+O uint32\+\_\+t S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T\+::\+P\+L\+L\+F\+E\+E\+D}}\label{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a658116aa66b1d9e27f12cf0e429663f7}
( /\+W) P\+L\+L Feed Register \hypertarget{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a9cc1486fbc5a9888ccdd70df2b57ebec}{\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T}!P\+L\+L\+S\+T\+A\+T@{P\+L\+L\+S\+T\+A\+T}}
\index{P\+L\+L\+S\+T\+A\+T@{P\+L\+L\+S\+T\+A\+T}!S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T}}
\subsubsection[{P\+L\+L\+S\+T\+A\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T\+::\+P\+L\+L\+S\+T\+A\+T}}\label{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t_a9cc1486fbc5a9888ccdd70df2b57ebec}
(R/ ) P\+L\+L Status Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
sysctl\+\_\+17xx\+\_\+40xx.\+h\end{DoxyCompactItemize}
