<doctype html>
<html lang="ja">
<head>
<meta charset="utf-8">
<script src="https://cdn.rawgit.com/google/code-prettify/master/loader/run_prettify.js"></script>
<style>
    code{
        font-family: Monaco, 'Courier New';
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
    }
    code_line{
        font-family: Monaco, 'Courier New';
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
        color:#303134;
    }
    blue{
        background-color:#BEEDE8;
    }
    yellow{
        background-color:#FFFF99;
    }
    red{
        background-color:#FF99AC;
    }
</style>

</head>
<body>
<table summary='blob content' class='blob' cellspacing="15">
<tr><td align="right"><pre><code_line>1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35<br>36<br>37<br>38<br>39<br>40<br>41<br>42<br>43<br>44<br>45<br>46<br>47<br>48<br>49<br>50<br>51<br>52<br>53<br>54<br>55<br>56<br>57<br>58<br>59<br>60<br>61<br>62<br>63<br>64<br>65<br>66<br>67<br>68<br>69<br>70<br>71<br>72<br>73<br>74<br>75<br>76<br>77<br>78<br>79<br>80<br>81<br>82<br>83<br>84<br>85<br>86<br>87<br>88<br>89<br>90<br>91<br>92<br>93<br>94<br>95<br>96<br>97<br>98<br>99<br>100<br>101<br>102<br>103<br>104<br>105<br>106<br>107<br>108<br>109<br>110<br>111<br>112<br>113<br>114<br>115<br>116<br>117<br>118<br>119<br>120<br>121<br>122<br>123<br>124<br>125<br>126<br>127<br>128<br>129<br>130<br>131<br>132<br>133<br>134<br>135<br>136<br>137<br>138<br>139<br>140<br>141<br>142<br>143<br>144<br>145<br>146<br>147<br>148<br>149<br>150<br>151<br>152<br>153<br>154<br>155<br>156<br>157<br>158<br>159<br>160<br>161<br>162<br>163<br>164<br>165<br>166<br>167<br>168<br>169<br>170<br>171<br>172<br>173<br>174<br>175<br>176<br>177<br>178<br>179<br>180<br>181<br>182<br>183<br>184<br>185<br>186<br>187<br>188<br>189<br>190<br>191<br>192<br>193<br>194<br>195<br>196<br>197<br>198<br>199<br>200<br>201<br>202<br>203<br>204<br>205<br>206<br>207<br>208<br>209<br>210<br>211<br>212<br>213<br>214<br>215<br>216<br>217<br>218<br>219<br>220<br>221<br>222<br>223<br>224<br>225<br>226<br>227<br>228<br>229<br>230<br>231<br>232<br>233<br>234<br>235<br>236<br>237<br>238<br>239<br>240<br>241<br>242<br>243<br>244<br>245<br>246<br>247<br>248<br>249<br>250<br>251<br>252<br>253<br>254<br>255<br>256<br>257<br>258<br>259<br>260<br>261<br>262<br>263<br>264<br>265<br>266<br>267<br>268<br>269<br>270<br>271<br>272<br>273<br>274<br>275<br>276<br>277<br>278<br>279<br>280<br>281<br>282<br>283<br>284<br>285<br>286<br>287<br>288<br>289<br>290<br>291<br>292<br>293<br>294<br>295<br>296<br>297<br>298<br>299<br>300<br>301<br>302<br>303<br>304<br>305<br>306<br>307<br>308<br>309<br>310<br>311<br>312<br>313<br>314<br>315<br>316<br>317<br>318<br>319<br>320<br>321<br>322<br>323<br>324<br>325<br>326<br>327<br>328<br>329<br>330<br>331<br>332<br>333<br>334<br>335<br>336<br>337<br>338<br>339<br>340<br>341<br>342<br>343<br>344<br>345<br>346<br>347<br>348<br>349<br>350<br>351<br>352<br>353<br>354<br>355<br>356<br>357<br>358<br>359<br>360<br>361<br>362<br>363<br>364<br>365<br>366<br>367<br>368<br>369<br>370<br>371<br>372<br>373<br>374<br>375<br>376<br>377<br>378<br>379<br>380<br>381<br>382<br>383<br>384<br>385<br>386<br>387<br>388<br>389<br>390<br>391<br>392<br>393<br>394<br>395<br>396<br>397<br>398<br>399<br>400<br>401<br>402<br>403<br>404<br>405<br>406<br>407<br>408<br>409<br>410<br>411<br>412<br>413<br>414<br>415<br>416<br>417<br>418<br>419<br>420<br>421<br>422<br>423<br>424<br>425<br>426<br>427<br>428<br>429<br>430<br>431<br>432<br>433<br>434<br>435<br>436<br>437<br>438<br>439<br>440<br>441<br>442<br>443<br>444<br>445<br>446<br>447<br>448<br>449<br>450<br>451<br>452<br>453<br>454<br>455<br>456<br>457<br>458<br>459<br>460<br>461<br>462<br>463<br>464<br>465<br>466<br>467<br>468<br>469<br>470<br>471<br>472<br>473<br>474<br>475<br>476<br>477<br>478<br>479<br>480<br>481<br>482<br>483<br>484<br>485<br>486<br>487<br>488<br>489<br>490<br>491<br>492<br>493<br>494<br>495<br>496<br>497<br>498<br>499<br>500<br>501<br>502<br>503<br>504<br>505<br>506<br>507<br>508<br>509<br>510<br>511<br>512<br>513<br>514<br>515<br>516<br>517<br>518<br>519<br>520<br>521<br>522<br>523<br>524<br>525<br>526<br>527<br>528<br>529<br>530<br>531<br>532<br>533<br>534<br>535<br>536<br>537<br>538<br>539<br>540<br>541<br>542<br>543<br>544<br>545<br>546<br>547<br>548<br>549<br>550<br>551<br>552<br>553<br>554<br>555<br>556<br>557<br>558<br>559<br>560<br>561<br>562<br>563<br>564<br>565<br>566<br>567<br>568<br>569<br>570<br>571<br>572<br>573<br>574<br>575<br>576<br>577<br>578<br>579<br>580<br>581<br>582<br>583<br>584<br>585<br>586<br>587<br>588<br>589<br>590<br>591<br>592<br>593<br>594<br>595<br>596<br>597<br>598<br>599<br>600<br>601<br>602<br>603<br>604<br>605<br>606<br>607<br>608<br>609<br>610<br>611<br>612<br>613<br>614<br>615<br>616<br>617<br>618<br>619<br>620<br>621<br>622<br>623<br>624<br>625<br>626<br>627<br>628<br>629<br>630<br>631<br>632<br>633<br>634<br>635<br>636<br>637<br>638<br>639<br>640<br>641<br>642<br>643<br>644<br>645<br>646<br>647<br>648<br>649<br>650<br>651<br>652<br>653<br>654<br>655<br>656<br>657<br>658<br>659<br>660<br>661<br>662<br>663<br>664<br>665<br>666<br>667<br>668<br>669<br>670<br>671<br>672<br>673<br>674<br>675<br>676<br>677<br>678<br>679<br>680<br>681<br>682<br>683<br>684<br>685<br>686<br>687<br>688<br>689<br>690<br>691<br>692<br>693<br>694<br>695<br>696<br>697<br>698<br>699<br>700<br>701<br>702<br>703<br>704<br>705<br>706<br>707<br>708<br>709<br>710<br>711<br>712<br>713<br>714<br>715<br>716<br>717<br>718<br>719<br>720<br>721<br>722<br>723<br>724<br>725<br>726<br>727<br>728<br>729<br>730<br>731<br>732<br>733<br>734<br>735<br>736<br>737<br>738<br>739<br>740<br>741<br>742<br>743<br>744<br>745<br>746<br></code_line></pre></td>
<td class='lines'><pre><code class="prettyprint">/*
 *  Copyright (C) 2001  MandrakeSoft S.A.
 *  Copyright 2010 Red Hat, Inc. and/or its affiliates.
 *
 *    MandrakeSoft S.A.
 *    43, rue d&#x27;Aboukir
 *    75002 Paris - France
 *    http://www.linux-mandrake.com/
 *    http://www.mandrakesoft.com/
 *
 *  This library is free software; you can redistribute it and/or
 *  modify it under the terms of the GNU Lesser General Public
 *  License as published by the Free Software Foundation; either
 *  version 2 of the License, or (at your option) any later version.
 *
 *  This library is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 *  Lesser General Public License for more details.
 *
 *  You should have received a copy of the GNU Lesser General Public
 *  License along with this library; if not, write to the Free Software
 *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 *
 *  Yunhong Jiang &lt;yunhong.jiang@intel.com&gt;
 *  Yaozu (Eddie) Dong &lt;eddie.dong@intel.com&gt;
 *  Based on Xen 3.1 code.
 */

#include &lt;linux/kvm_host.h&gt;
#include &lt;linux/kvm.h&gt;
#include &lt;linux/mm.h&gt;
#include &lt;linux/highmem.h&gt;
#include &lt;linux/smp.h&gt;
#include &lt;linux/hrtimer.h&gt;
#include &lt;linux/io.h&gt;
#include &lt;linux/slab.h&gt;
#include &lt;linux/export.h&gt;
#include &lt;linux/nospec.h&gt;
#include &lt;asm/processor.h&gt;
#include &lt;asm/page.h&gt;
#include &lt;asm/current.h&gt;
#include &lt;trace/events/kvm.h&gt;

#include &quot;ioapic.h&quot;
#include &quot;lapic.h&quot;
#include &quot;irq.h&quot;

static int ioapic_service(struct kvm_ioapic *vioapic, int irq,
		bool line_status);

static void kvm_ioapic_update_eoi_one(struct kvm_vcpu *vcpu,
				      struct kvm_ioapic *ioapic,
				      int trigger_mode,
				      int pin);

static unsigned long ioapic_read_indirect(struct kvm_ioapic *ioapic)
{
	unsigned long result = 0;

<yellow>	switch (ioapic->ioregsel) {</yellow>
	case IOAPIC_REG_VERSION:
		result = ((((IOAPIC_NUM_PINS - 1) &amp; 0xff) &lt;&lt; 16)
			  | (IOAPIC_VERSION_ID &amp; 0xff));
		break;

	case IOAPIC_REG_APIC_ID:
	case IOAPIC_REG_ARB_ID:
<yellow>		result = ((ioapic->id & 0xf) << 24);</yellow>
		break;

	default:
		{
<yellow>			u32 redir_index = (ioapic->ioregsel - 0x10) >> 1;</yellow>
			u64 redir_content = ~0ULL;

			if (redir_index &lt; IOAPIC_NUM_PINS) {
<yellow>				u32 index = array_index_nospec(</yellow>
					redir_index, IOAPIC_NUM_PINS);

				redir_content = ioapic-&gt;redirtbl[index].bits;
			}

<yellow>			result = (ioapic->ioregsel & 0x1) ?</yellow>
<yellow>			    (redir_content >> 32) & 0xffffffff :</yellow>
			    redir_content &amp; 0xffffffff;
			break;
		}
	}

	return result;
}

static void rtc_irq_eoi_tracking_reset(struct kvm_ioapic *ioapic)
{
<blue>	ioapic->rtc_status.pending_eoi = 0;</blue>
	bitmap_zero(ioapic-&gt;rtc_status.dest_map.map, KVM_MAX_VCPU_IDS);
}

static void kvm_rtc_eoi_tracking_restore_all(struct kvm_ioapic *ioapic);

static void rtc_status_pending_eoi_check_valid(struct kvm_ioapic *ioapic)
{
<yellow>	if (WARN_ON(ioapic->rtc_status.pending_eoi < 0))</yellow>
		kvm_rtc_eoi_tracking_restore_all(ioapic);
}

static void __rtc_irq_eoi_tracking_restore_one(struct kvm_vcpu *vcpu)
{
	bool new_val, old_val;
<blue>	struct kvm_ioapic *ioapic = vcpu->kvm->arch.vioapic;</blue>
	struct dest_map *dest_map = &amp;ioapic-&gt;rtc_status.dest_map;
	union kvm_ioapic_redirect_entry *e;

	e = &amp;ioapic-&gt;redirtbl[RTC_GSI];
	if (!kvm_apic_match_dest(vcpu, NULL, APIC_DEST_NOSHORT,
				 e-&gt;fields.dest_id,
				 kvm_lapic_irq_dest_mode(!!e-&gt;fields.dest_mode)))
		return;

<blue>	new_val = kvm_apic_pending_eoi(vcpu, e->fields.vector);</blue>
	old_val = test_bit(vcpu-&gt;vcpu_id, dest_map-&gt;map);

	if (new_val == old_val)
		return;

	if (new_val) {
<blue>		__set_bit(vcpu->vcpu_id, dest_map->map);</blue>
		dest_map-&gt;vectors[vcpu-&gt;vcpu_id] = e-&gt;fields.vector;
		ioapic-&gt;rtc_status.pending_eoi++;
	} else {
<blue>		__clear_bit(vcpu->vcpu_id, dest_map->map);</blue>
		ioapic-&gt;rtc_status.pending_eoi--;
<yellow>		rtc_status_pending_eoi_check_valid(ioapic);</yellow>
	}
<blue>}</blue>

void kvm_rtc_eoi_tracking_restore_one(struct kvm_vcpu *vcpu)
{
<blue>	struct kvm_ioapic *ioapic = vcpu->kvm->arch.vioapic;</blue>

	spin_lock(&amp;ioapic-&gt;lock);
	__rtc_irq_eoi_tracking_restore_one(vcpu);
	spin_unlock(&amp;ioapic-&gt;lock);
}

static void kvm_rtc_eoi_tracking_restore_all(struct kvm_ioapic *ioapic)
<blue>{</blue>
	struct kvm_vcpu *vcpu;
	unsigned long i;

	if (RTC_GSI &gt;= IOAPIC_NUM_PINS)
		return;

<blue>	rtc_irq_eoi_tracking_reset(ioapic);</blue>
	kvm_for_each_vcpu(i, vcpu, ioapic-&gt;kvm)
<blue>	    __rtc_irq_eoi_tracking_restore_one(vcpu);</blue>
}

static void rtc_irq_eoi(struct kvm_ioapic *ioapic, struct kvm_vcpu *vcpu,
			int vector)
{
	struct dest_map *dest_map = &amp;ioapic-&gt;rtc_status.dest_map;

	/* RTC special handling */
<blue>	if (test_bit(vcpu->vcpu_id, dest_map->map) &&</blue>
<yellow>	    (vector == dest_map->vectors[vcpu->vcpu_id]) &&</yellow>
<yellow>	    (test_and_clear_bit(vcpu->vcpu_id,</yellow>
				ioapic-&gt;rtc_status.dest_map.map))) {
<yellow>		--ioapic->rtc_status.pending_eoi;</yellow>
<yellow>		rtc_status_pending_eoi_check_valid(ioapic);</yellow>
	}
<blue>}</blue>

static bool rtc_irq_check_coalesced(struct kvm_ioapic *ioapic)
{
<blue>	if (ioapic->rtc_status.pending_eoi > 0)</blue>
		return true; /* coalesced */

	return false;
}

static void ioapic_lazy_update_eoi(struct kvm_ioapic *ioapic, int irq)
{
	unsigned long i;
	struct kvm_vcpu *vcpu;
<blue>	union kvm_ioapic_redirect_entry *entry = &ioapic->redirtbl[irq];</blue>

<blue>	kvm_for_each_vcpu(i, vcpu, ioapic->kvm) {</blue>
		if (!kvm_apic_match_dest(vcpu, NULL, APIC_DEST_NOSHORT,
					 entry-&gt;fields.dest_id,
<blue>					 entry->fields.dest_mode) ||</blue>
<blue>		    kvm_apic_pending_eoi(vcpu, entry->fields.vector))</blue>
			continue;

		/*
		 * If no longer has pending EOI in LAPICs, update
		 * EOI for this vector.
		 */
<blue>		rtc_irq_eoi(ioapic, vcpu, entry->fields.vector);</blue>
		break;
	}
<blue>}</blue>

static int ioapic_set_irq(struct kvm_ioapic *ioapic, unsigned int irq,
		int irq_level, bool line_status)
<blue>{</blue>
	union kvm_ioapic_redirect_entry entry;
<blue>	u32 mask = 1 << irq;</blue>
	u32 old_irr;
	int edge, ret;

	entry = ioapic-&gt;redirtbl[irq];
<blue>	edge = (entry.fields.trig_mode == IOAPIC_EDGE_TRIG);</blue>

	if (!irq_level) {
<blue>		ioapic->irr &= ~mask;</blue>
		ret = 1;
		goto out;
	}

	/*
	 * AMD SVM AVIC accelerate EOI write iff the interrupt is edge
	 * triggered, in which case the in-kernel IOAPIC will not be able
	 * to receive the EOI.  In this case, we do a lazy update of the
	 * pending EOI when trying to set IOAPIC irq.
	 */
<blue>	if (edge && kvm_apicv_activated(ioapic->kvm))</blue>
<blue>		ioapic_lazy_update_eoi(ioapic, irq);</blue>

	/*
	 * Return 0 for coalesced interrupts; for edge-triggered interrupts,
	 * this only happens if a previous edge has not been delivered due
	 * to masking.  For level interrupts, the remote_irr field tells
	 * us if the interrupt is waiting for an EOI.
	 *
	 * RTC is special: it is edge-triggered, but userspace likes to know
	 * if it has been already ack-ed via EOI because coalesced RTC
	 * interrupts lead to time drift in Windows guests.  So we track
	 * EOI manually for the RTC interrupt.
	 */
<blue>	if (irq == RTC_GSI && line_status &&</blue>
<blue>		rtc_irq_check_coalesced(ioapic)) {</blue>
		ret = 0;
		goto out;
	}

<blue>	old_irr = ioapic->irr;</blue>
	ioapic-&gt;irr |= mask;
	if (edge) {
<blue>		ioapic->irr_delivered &= ~mask;</blue>
		if (old_irr == ioapic-&gt;irr) {
			ret = 0;
			goto out;
		}
	}

<blue>	ret = ioapic_service(ioapic, irq, line_status);</blue>

out:
<blue>	trace_kvm_ioapic_set_irq(entry.bits, irq, ret == 0);</blue>
	return ret;
}

static void kvm_ioapic_inject_all(struct kvm_ioapic *ioapic, unsigned long irr)
{
	u32 idx;

	rtc_irq_eoi_tracking_reset(ioapic);
<blue>	for_each_set_bit(idx, &irr, IOAPIC_NUM_PINS)</blue>
<blue>		ioapic_set_irq(ioapic, idx, 1, true);</blue>

<blue>	kvm_rtc_eoi_tracking_restore_all(ioapic);</blue>
}


void kvm_ioapic_scan_entry(struct kvm_vcpu *vcpu, ulong *ioapic_handled_vectors)
{
<blue>	struct kvm_ioapic *ioapic = vcpu->kvm->arch.vioapic;</blue>
	struct dest_map *dest_map = &amp;ioapic-&gt;rtc_status.dest_map;
	union kvm_ioapic_redirect_entry *e;
	int index;

	spin_lock(&amp;ioapic-&gt;lock);

	/* Make sure we see any missing RTC EOI */
	if (test_bit(vcpu-&gt;vcpu_id, dest_map-&gt;map))
<blue>		__set_bit(dest_map->vectors[vcpu->vcpu_id],</blue>
			  ioapic_handled_vectors);

<blue>	for (index = 0; index < IOAPIC_NUM_PINS; index++) {</blue>
<blue>		e = &ioapic->redirtbl[index];</blue>
		if (e-&gt;fields.trig_mode == IOAPIC_LEVEL_TRIG ||
<blue>		    kvm_irq_has_notifier(ioapic->kvm, KVM_IRQCHIP_IOAPIC, index) ||</blue>
		    index == RTC_GSI) {
<blue>			u16 dm = kvm_lapic_irq_dest_mode(!!e->fields.dest_mode);</blue>

			if (kvm_apic_match_dest(vcpu, NULL, APIC_DEST_NOSHORT,
						e-&gt;fields.dest_id, dm) ||
<blue>			    kvm_apic_pending_eoi(vcpu, e->fields.vector))</blue>
<blue>				__set_bit(e->fields.vector,</blue>
					  ioapic_handled_vectors);
		}
	}
<blue>	spin_unlock(&ioapic->lock);</blue>
}

void kvm_arch_post_irq_ack_notifier_list_update(struct kvm *kvm)
{
<blue>	if (!ioapic_in_kernel(kvm))</blue>
		return;
<blue>	kvm_make_scan_ioapic_request(kvm);</blue>
<blue>}</blue>

static void ioapic_write_indirect(struct kvm_ioapic *ioapic, u32 val)
<yellow>{</yellow>
	unsigned index;
	bool mask_before, mask_after;
	union kvm_ioapic_redirect_entry *e;
	int old_remote_irr, old_delivery_status, old_dest_id, old_dest_mode;
	DECLARE_BITMAP(vcpu_bitmap, KVM_MAX_VCPUS);

<yellow>	switch (ioapic->ioregsel) {</yellow>
	case IOAPIC_REG_VERSION:
		/* Writes are ignored. */
		break;

	case IOAPIC_REG_APIC_ID:
<yellow>		ioapic->id = (val >> 24) & 0xf;</yellow>
		break;

	case IOAPIC_REG_ARB_ID:
		break;

	default:
<yellow>		index = (ioapic->ioregsel - 0x10) >> 1;</yellow>

		if (index &gt;= IOAPIC_NUM_PINS)
			return;
<yellow>		index = array_index_nospec(index, IOAPIC_NUM_PINS);</yellow>
		e = &amp;ioapic-&gt;redirtbl[index];
		mask_before = e-&gt;fields.mask;
		/* Preserve read-only fields */
		old_remote_irr = e-&gt;fields.remote_irr;
		old_delivery_status = e-&gt;fields.delivery_status;
		old_dest_id = e-&gt;fields.dest_id;
		old_dest_mode = e-&gt;fields.dest_mode;
		if (ioapic-&gt;ioregsel &amp; 1) {
<yellow>			e->bits &= 0xffffffff;</yellow>
			e-&gt;bits |= (u64) val &lt;&lt; 32;
		} else {
<yellow>			e->bits &= ~0xffffffffULL;</yellow>
<yellow>			e->bits |= (u32) val;</yellow>
		}
		e-&gt;fields.remote_irr = old_remote_irr;
		e-&gt;fields.delivery_status = old_delivery_status;

		/*
		 * Some OSes (Linux, Xen) assume that Remote IRR bit will
		 * be cleared by IOAPIC hardware when the entry is configured
		 * as edge-triggered. This behavior is used to simulate an
		 * explicit EOI on IOAPICs that don&#x27;t have the EOI register.
		 */
		if (e-&gt;fields.trig_mode == IOAPIC_EDGE_TRIG)
<yellow>			e->fields.remote_irr = 0;</yellow>

		mask_after = e-&gt;fields.mask;
		if (mask_before != mask_after)
<yellow>			kvm_fire_mask_notifiers(ioapic->kvm, KVM_IRQCHIP_IOAPIC, index, mask_after);</yellow>
<yellow>		if (e->fields.trig_mode == IOAPIC_LEVEL_TRIG</yellow>
<yellow>		    && ioapic->irr & (1 << index))</yellow>
<yellow>			ioapic_service(ioapic, index, false);</yellow>
<yellow>		if (e->fields.delivery_mode == APIC_DM_FIXED) {</yellow>
			struct kvm_lapic_irq irq;

<yellow>			irq.vector = e->fields.vector;</yellow>
			irq.delivery_mode = e-&gt;fields.delivery_mode &lt;&lt; 8;
			irq.dest_mode =
			    kvm_lapic_irq_dest_mode(!!e-&gt;fields.dest_mode);
			irq.level = false;
			irq.trig_mode = e-&gt;fields.trig_mode;
			irq.shorthand = APIC_DEST_NOSHORT;
			irq.dest_id = e-&gt;fields.dest_id;
			irq.msi_redir_hint = false;
			bitmap_zero(vcpu_bitmap, KVM_MAX_VCPUS);
			kvm_bitmap_or_dest_vcpus(ioapic-&gt;kvm, &amp;irq,
						 vcpu_bitmap);
			if (old_dest_mode != e-&gt;fields.dest_mode ||
<yellow>			    old_dest_id != e->fields.dest_id) {</yellow>
				/*
				 * Update vcpu_bitmap with vcpus specified in
				 * the previous request as well. This is done to
				 * keep ioapic_handled_vectors synchronized.
				 */
<yellow>				irq.dest_id = old_dest_id;</yellow>
				irq.dest_mode =
				    kvm_lapic_irq_dest_mode(
					!!e-&gt;fields.dest_mode);
				kvm_bitmap_or_dest_vcpus(ioapic-&gt;kvm, &amp;irq,
							 vcpu_bitmap);
			}
<yellow>			kvm_make_scan_ioapic_request_mask(ioapic->kvm,</yellow>
							  vcpu_bitmap);
		} else {
<yellow>			kvm_make_scan_ioapic_request(ioapic->kvm);</yellow>
		}
		break;
	}
}

static int ioapic_service(struct kvm_ioapic *ioapic, int irq, bool line_status)
<blue>{</blue>
<blue>	union kvm_ioapic_redirect_entry *entry = &ioapic->redirtbl[irq];</blue>
	struct kvm_lapic_irq irqe;
	int ret;

	if (entry-&gt;fields.mask ||
<blue>	    (entry->fields.trig_mode == IOAPIC_LEVEL_TRIG &&</blue>
	    entry-&gt;fields.remote_irr))
		return -1;

<blue>	irqe.dest_id = entry->fields.dest_id;</blue>
	irqe.vector = entry-&gt;fields.vector;
	irqe.dest_mode = kvm_lapic_irq_dest_mode(!!entry-&gt;fields.dest_mode);
	irqe.trig_mode = entry-&gt;fields.trig_mode;
	irqe.delivery_mode = entry-&gt;fields.delivery_mode &lt;&lt; 8;
	irqe.level = 1;
	irqe.shorthand = APIC_DEST_NOSHORT;
	irqe.msi_redir_hint = false;

	if (irqe.trig_mode == IOAPIC_EDGE_TRIG)
<blue>		ioapic->irr_delivered |= 1 << irq;</blue>

<blue>	if (irq == RTC_GSI && line_status) {</blue>
		/*
		 * pending_eoi cannot ever become negative (see
		 * rtc_status_pending_eoi_check_valid) and the caller
		 * ensures that it is only called if it is &gt;= zero, namely
		 * if rtc_irq_check_coalesced returns false).
		 */
<blue>		BUG_ON(ioapic->rtc_status.pending_eoi != 0);</blue>
<blue>		ret = kvm_irq_delivery_to_apic(ioapic->kvm, NULL, &irqe,</blue>
					       &amp;ioapic-&gt;rtc_status.dest_map);
		ioapic-&gt;rtc_status.pending_eoi = (ret &lt; 0 ? 0 : ret);
	} else
<blue>		ret = kvm_irq_delivery_to_apic(ioapic->kvm, NULL, &irqe, NULL);</blue>

<blue>	if (ret && irqe.trig_mode == IOAPIC_LEVEL_TRIG)</blue>
<blue>		entry->fields.remote_irr = 1;</blue>

	return ret;
}

int kvm_ioapic_set_irq(struct kvm_ioapic *ioapic, int irq, int irq_source_id,
		       int level, bool line_status)
{
	int ret, irq_level;

<blue>	BUG_ON(irq < 0 || irq >= IOAPIC_NUM_PINS);</blue>

<blue>	spin_lock(&ioapic->lock);</blue>
<blue>	irq_level = __kvm_irq_line_state(&ioapic->irq_states[irq],</blue>
					 irq_source_id, level);
	ret = ioapic_set_irq(ioapic, irq, irq_level, line_status);

	spin_unlock(&amp;ioapic-&gt;lock);

	return ret;
}

void kvm_ioapic_clear_all(struct kvm_ioapic *ioapic, int irq_source_id)
{
	int i;

<yellow>	spin_lock(&ioapic->lock);</yellow>
	for (i = 0; i &lt; KVM_IOAPIC_NUM_PINS; i++)
<yellow>		__clear_bit(irq_source_id, &ioapic->irq_states[i]);</yellow>
<yellow>	spin_unlock(&ioapic->lock);</yellow>
}

static void kvm_ioapic_eoi_inject_work(struct work_struct *work)
{
	int i;
<yellow>	struct kvm_ioapic *ioapic = container_of(work, struct kvm_ioapic,</yellow>
						 eoi_inject.work);
	spin_lock(&amp;ioapic-&gt;lock);
<yellow>	for (i = 0; i < IOAPIC_NUM_PINS; i++) {</yellow>
<yellow>		union kvm_ioapic_redirect_entry *ent = &ioapic->redirtbl[i];</yellow>

		if (ent-&gt;fields.trig_mode != IOAPIC_LEVEL_TRIG)
			continue;

<yellow>		if (ioapic->irr & (1 << i) && !ent->fields.remote_irr)</yellow>
<yellow>			ioapic_service(ioapic, i, false);</yellow>
	}
<yellow>	spin_unlock(&ioapic->lock);</yellow>
}

#define IOAPIC_SUCCESSIVE_IRQ_MAX_COUNT 10000
static void kvm_ioapic_update_eoi_one(struct kvm_vcpu *vcpu,
				      struct kvm_ioapic *ioapic,
				      int trigger_mode,
				      int pin)
{
	struct kvm_lapic *apic = vcpu-&gt;arch.apic;
	union kvm_ioapic_redirect_entry *ent = &amp;ioapic-&gt;redirtbl[pin];

	/*
	 * We are dropping lock while calling ack notifiers because ack
	 * notifier callbacks for assigned devices call into IOAPIC
	 * recursively. Since remote_irr is cleared only after call
	 * to notifiers if the same vector will be delivered while lock
	 * is dropped it will be put into irr and will be delivered
	 * after ack notifier returns.
	 */
	spin_unlock(&amp;ioapic-&gt;lock);
	kvm_notify_acked_irq(ioapic-&gt;kvm, KVM_IRQCHIP_IOAPIC, pin);
	spin_lock(&amp;ioapic-&gt;lock);

	if (trigger_mode != IOAPIC_LEVEL_TRIG ||
<yellow>	    kvm_lapic_get_reg(apic, APIC_SPIV) & APIC_SPIV_DIRECTED_EOI)</yellow>
		return;

	ASSERT(ent-&gt;fields.trig_mode == IOAPIC_LEVEL_TRIG);
<yellow>	ent->fields.remote_irr = 0;</yellow>
<yellow>	if (!ent->fields.mask && (ioapic->irr & (1 << pin))) {</yellow>
<yellow>		++ioapic->irq_eoi[pin];</yellow>
		if (ioapic-&gt;irq_eoi[pin] == IOAPIC_SUCCESSIVE_IRQ_MAX_COUNT) {
			/*
			 * Real hardware does not deliver the interrupt
			 * immediately during eoi broadcast, and this
			 * lets a buggy guest make slow progress
			 * even if it does not correctly handle a
			 * level-triggered interrupt.  Emulate this
			 * behavior if we detect an interrupt storm.
			 */
<yellow>			schedule_delayed_work(&ioapic->eoi_inject, HZ / 100);</yellow>
			ioapic-&gt;irq_eoi[pin] = 0;
<yellow>			trace_kvm_ioapic_delayed_eoi_inj(ent->bits);</yellow>
		} else {
<yellow>			ioapic_service(ioapic, pin, false);</yellow>
		}
	} else {
<yellow>		ioapic->irq_eoi[pin] = 0;</yellow>
	}
}

void kvm_ioapic_update_eoi(struct kvm_vcpu *vcpu, int vector, int trigger_mode)
{
	int i;
<yellow>	struct kvm_ioapic *ioapic = vcpu->kvm->arch.vioapic;</yellow>

	spin_lock(&amp;ioapic-&gt;lock);
	rtc_irq_eoi(ioapic, vcpu, vector);
<yellow>	for (i = 0; i < IOAPIC_NUM_PINS; i++) {</yellow>
<yellow>		union kvm_ioapic_redirect_entry *ent = &ioapic->redirtbl[i];</yellow>

		if (ent-&gt;fields.vector != vector)
			continue;
<yellow>		kvm_ioapic_update_eoi_one(vcpu, ioapic, trigger_mode, i);</yellow>
	}
<yellow>	spin_unlock(&ioapic->lock);</yellow>
}

static inline struct kvm_ioapic *to_ioapic(struct kvm_io_device *dev)
{
	return container_of(dev, struct kvm_ioapic, dev);
}

static inline int ioapic_in_range(struct kvm_ioapic *ioapic, gpa_t addr)
{
<yellow>	return ((addr >= ioapic->base_address &&</yellow>
<yellow>		 (addr < ioapic->base_address + IOAPIC_MEM_LENGTH)));</yellow>
}

static int ioapic_mmio_read(struct kvm_vcpu *vcpu, struct kvm_io_device *this,
				gpa_t addr, int len, void *val)
<yellow>{</yellow>
	struct kvm_ioapic *ioapic = to_ioapic(this);
	u32 result;
<yellow>	if (!ioapic_in_range(ioapic, addr))</yellow>
		return -EOPNOTSUPP;

	ASSERT(!(addr &amp; 0xf));	/* check alignment */

	addr &amp;= 0xff;
<yellow>	spin_lock(&ioapic->lock);</yellow>
	switch (addr) {
	case IOAPIC_REG_SELECT:
<yellow>		result = ioapic->ioregsel;</yellow>
		break;

	case IOAPIC_REG_WINDOW:
<yellow>		result = ioapic_read_indirect(ioapic);</yellow>
		break;

	default:
		result = 0;
		break;
	}
<yellow>	spin_unlock(&ioapic->lock);</yellow>

	switch (len) {
	case 8:
<yellow>		*(u64 *) val = result;</yellow>
		break;
	case 1:
	case 2:
	case 4:
<yellow>		memcpy(val, (char *)&result, len);</yellow>
		break;
	default:
<yellow>		printk(KERN_WARNING "ioapic: wrong length %d\n", len);</yellow>
	}
	return 0;
}

static int ioapic_mmio_write(struct kvm_vcpu *vcpu, struct kvm_io_device *this,
				 gpa_t addr, int len, const void *val)
{
	struct kvm_ioapic *ioapic = to_ioapic(this);
	u32 data;
<yellow>	if (!ioapic_in_range(ioapic, addr))</yellow>
		return -EOPNOTSUPP;

	ASSERT(!(addr &amp; 0xf));	/* check alignment */

<yellow>	switch (len) {</yellow>
	case 8:
	case 4:
<yellow>		data = *(u32 *) val;</yellow>
		break;
	case 2:
<yellow>		data = *(u16 *) val;</yellow>
		break;
	case 1:
<yellow>		data = *(u8  *) val;</yellow>
		break;
	default:
<yellow>		printk(KERN_WARNING "ioapic: Unsupported size %d\n", len);</yellow>
		return 0;
	}

	addr &amp;= 0xff;
<yellow>	spin_lock(&ioapic->lock);</yellow>
	switch (addr) {
	case IOAPIC_REG_SELECT:
<yellow>		ioapic->ioregsel = data & 0xFF; /* 8-bit register */</yellow>
		break;

	case IOAPIC_REG_WINDOW:
<yellow>		ioapic_write_indirect(ioapic, data);</yellow>
		break;

	default:
		break;
	}
<yellow>	spin_unlock(&ioapic->lock);</yellow>
	return 0;
<yellow>}</yellow>

static void kvm_ioapic_reset(struct kvm_ioapic *ioapic)
{
	int i;

	cancel_delayed_work_sync(&amp;ioapic-&gt;eoi_inject);
	for (i = 0; i &lt; IOAPIC_NUM_PINS; i++)
<blue>		ioapic->redirtbl[i].fields.mask = 1;</blue>
<blue>	ioapic->base_address = IOAPIC_DEFAULT_BASE_ADDRESS;</blue>
	ioapic-&gt;ioregsel = 0;
	ioapic-&gt;irr = 0;
	ioapic-&gt;irr_delivered = 0;
	ioapic-&gt;id = 0;
	memset(ioapic-&gt;irq_eoi, 0x00, sizeof(ioapic-&gt;irq_eoi));
	rtc_irq_eoi_tracking_reset(ioapic);
}

static const struct kvm_io_device_ops ioapic_mmio_ops = {
	.read     = ioapic_mmio_read,
	.write    = ioapic_mmio_write,
};

int kvm_ioapic_init(struct kvm *kvm)
{
	struct kvm_ioapic *ioapic;
	int ret;

<blue>	ioapic = kzalloc(sizeof(struct kvm_ioapic), GFP_KERNEL_ACCOUNT);</blue>
	if (!ioapic)
		return -ENOMEM;
<blue>	spin_lock_init(&ioapic->lock);</blue>
	INIT_DELAYED_WORK(&amp;ioapic-&gt;eoi_inject, kvm_ioapic_eoi_inject_work);
	kvm-&gt;arch.vioapic = ioapic;
<blue>	kvm_ioapic_reset(ioapic);</blue>
	kvm_iodevice_init(&amp;ioapic-&gt;dev, &amp;ioapic_mmio_ops);
	ioapic-&gt;kvm = kvm;
	mutex_lock(&amp;kvm-&gt;slots_lock);
	ret = kvm_io_bus_register_dev(kvm, KVM_MMIO_BUS, ioapic-&gt;base_address,
				      IOAPIC_MEM_LENGTH, &amp;ioapic-&gt;dev);
	mutex_unlock(&amp;kvm-&gt;slots_lock);
	if (ret &lt; 0) {
<yellow>		kvm->arch.vioapic = NULL;</yellow>
		kfree(ioapic);
	}

	return ret;
<blue>}</blue>

void kvm_ioapic_destroy(struct kvm *kvm)
{
<yellow>	struct kvm_ioapic *ioapic = kvm->arch.vioapic;</yellow>

	if (!ioapic)
		return;

	cancel_delayed_work_sync(&amp;ioapic-&gt;eoi_inject);
<yellow>	mutex_lock(&kvm->slots_lock);</yellow>
	kvm_io_bus_unregister_dev(kvm, KVM_MMIO_BUS, &amp;ioapic-&gt;dev);
	mutex_unlock(&amp;kvm-&gt;slots_lock);
	kvm-&gt;arch.vioapic = NULL;
	kfree(ioapic);
<yellow>}</yellow>

void kvm_get_ioapic(struct kvm *kvm, struct kvm_ioapic_state *state)
{
<blue>	struct kvm_ioapic *ioapic = kvm->arch.vioapic;</blue>

	spin_lock(&amp;ioapic-&gt;lock);
	memcpy(state, ioapic, sizeof(struct kvm_ioapic_state));
	state-&gt;irr &amp;= ~ioapic-&gt;irr_delivered;
	spin_unlock(&amp;ioapic-&gt;lock);
}

void kvm_set_ioapic(struct kvm *kvm, struct kvm_ioapic_state *state)
{
<blue>	struct kvm_ioapic *ioapic = kvm->arch.vioapic;</blue>

	spin_lock(&amp;ioapic-&gt;lock);
	memcpy(ioapic, state, sizeof(struct kvm_ioapic_state));
	ioapic-&gt;irr = 0;
	ioapic-&gt;irr_delivered = 0;
	kvm_make_scan_ioapic_request(kvm);
<blue>	kvm_ioapic_inject_all(ioapic, state->irr);</blue>
	spin_unlock(&amp;ioapic-&gt;lock);
}


</code></pre></td></tr></table>
</body>
</html>
