
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.153114                       # Number of seconds simulated
sim_ticks                                153113543500                       # Number of ticks simulated
final_tick                               153113543500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31542                       # Simulator instruction rate (inst/s)
host_op_rate                                    49887                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19243495                       # Simulator tick rate (ticks/s)
host_mem_usage                                4746940                       # Number of bytes of host memory used
host_seconds                                  7956.64                       # Real time elapsed on the host
sim_insts                                   250967601                       # Number of instructions simulated
sim_ops                                     396934376                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          156736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14740608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14897344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       156736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        156736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8022464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8022464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           230322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        125351                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             125351                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1023659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           96272398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              97296057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1023659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1023659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        52395522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52395522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        52395522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1023659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          96272398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            149691578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      232771                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     125351                       # Number of write requests accepted
system.mem_ctrls.readBursts                    232771                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   125351                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14893376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8020672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14897344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8022464                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9176                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  153113520500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                232771                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               125351                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       108552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.082320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.302345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.623493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63507     58.50%     58.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17672     16.28%     74.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9034      8.32%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3776      3.48%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3312      3.05%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1974      1.82%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1589      1.46%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1565      1.44%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6123      5.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       108552                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.471713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.682623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    373.193849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         7634     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.412127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.390838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.861764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6102     79.91%     79.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              195      2.55%     82.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1082     14.17%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              245      3.21%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7636                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5732243750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10095537500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1163545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24632.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43382.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        97.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     97.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   159078                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   90393                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     427545.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                387473520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                205931880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               750035580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              300614580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6746288640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3727533810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            227491680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23169720240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7918404960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      17900541840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            61334883900                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            400.584315                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         144344872750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    272221500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2858380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  72913207250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  20621308500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5638017500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  50810408750                       # Time in different power states
system.mem_ctrls_1.actEnergy                387652020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                206022960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               911506680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              353571480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6883353360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3956461770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            234283200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     24184262670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7742929440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17309541000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            62170294320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            406.040464                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         143826641000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    264743250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2915892000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  70625857500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  20164500500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6106189250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  53036361000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                96868965                       # Number of BP lookups
system.cpu.branchPred.condPredicted          96868965                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8117454                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             69803593                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6985944                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             151111                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        69803593                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           46136499                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         23667094                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2732016                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    60294252                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27399892                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        214984                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        499613                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    75306220                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           605                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        306227088                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           78897456                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      602478213                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    96868965                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           53122443                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     219011634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16246586                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  403                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2438                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  75305781                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2840256                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          306035327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.131583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.473498                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                147548802     48.21%     48.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10671397      3.49%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8811917      2.88%     54.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 14749629      4.82%     59.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6288795      2.05%     61.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 13998747      4.57%     66.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 13108911      4.28%     70.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 14828513      4.85%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 76028616     24.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            306035327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.316330                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.967423                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 57037897                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             108182023                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 114971497                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              17720617                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8123293                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              898907104                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8123293                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 67241667                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                67475155                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8944                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 120767663                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              42418605                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              860343512                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                245542                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               25863418                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1006028                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13081685                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              322                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1218811603                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2040212716                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1274515570                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5287491                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             575032053                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                643779550                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                678                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            697                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  71859601                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             70429208                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            37434096                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          11350624                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         11682647                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  788415674                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2411                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 659634374                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2894213                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       391483708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    503397821                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2060                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     306035327                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.155419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.291225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           122929947     40.17%     40.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            29524713      9.65%     49.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            32904903     10.75%     60.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28924950      9.45%     70.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            33061560     10.80%     80.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            23289755      7.61%     88.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            22804760      7.45%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             8756482      2.86%     98.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3838257      1.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       306035327                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6381916     98.58%     98.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4660      0.07%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17656      0.27%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3063      0.05%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             54057      0.84%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12504      0.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          12098969      1.83%      1.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             549064690     83.24%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                25453      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                424593      0.06%     85.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1484437      0.23%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  38      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 32      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  12      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             66898299     10.14%     95.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28558117      4.33%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          746799      0.11%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         332935      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              659634374                       # Type of FU issued
system.cpu.iq.rate                           2.154069                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6473856                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009814                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1627982753                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1176231995                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    625409512                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             6689391                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3677227                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3115581                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              650640752                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3368509                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 662528587                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         10724992                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      2981766                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     33890105                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       122899                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8877                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     19378837                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1492                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         54672                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8123293                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                53756733                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9869880                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           788418085                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            729398                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              70429208                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             37434096                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1189                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 145121                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9494797                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8877                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3591673                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6522296                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             10113969                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             634329158                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              60266730                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          20538624                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     87658797                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 59163819                       # Number of branches executed
system.cpu.iew.exec_stores                   27392067                       # Number of stores executed
system.cpu.iew.exec_rate                     2.071434                       # Inst execution rate
system.cpu.iew.wb_sent                      631620970                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     628525093                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 481566376                       # num instructions producing a value
system.cpu.iew.wb_consumers                 778632789                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.052480                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.618477                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       391486704                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             351                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8117826                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               5466                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1185270                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    251796343                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.576410                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.121727                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    100341542     39.85%     39.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     68374331     27.15%     67.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29135144     11.57%     78.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     18747800      7.45%     86.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10036902      3.99%     90.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6874399      2.73%     92.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2140676      0.85%     93.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2481694      0.99%     94.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     13663855      5.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    251796343                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            250967601                       # Number of instructions committed
system.cpu.commit.committedOps              396934376                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       54594362                       # Number of memory references committed
system.cpu.commit.loads                      36539103                       # Number of loads committed
system.cpu.commit.membars                         128                       # Number of memory barriers committed
system.cpu.commit.branches                   38946409                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3080905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 390131954                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3796504                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4618850      1.16%      1.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        335848875     84.61%     85.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           24949      0.01%     85.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           397848      0.10%     85.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1449464      0.37%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            16      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             12      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        35963627      9.06%     95.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17731892      4.47%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       575476      0.14%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       323367      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         396934376                       # Class of committed instruction
system.cpu.commit.bw_lim_events              13663855                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1026553568                       # The number of ROB reads
system.cpu.rob.rob_writes                  1631471205                       # The number of ROB writes
system.cpu.timesIdled                            1737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          191761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   250967601                       # Number of Instructions Simulated
system.cpu.committedOps                     396934376                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.220186                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.220186                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.819547                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.819547                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                846966916                       # number of integer regfile reads
system.cpu.int_regfile_writes               531907278                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   5069547                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2809468                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 297365722                       # number of cc regfile reads
system.cpu.cc_regfile_writes                326913546                       # number of cc regfile writes
system.cpu.misc_regfile_reads               215233040                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    208                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1108447                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1019.922692                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            68443779                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1108447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.747453                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1019.922692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          919                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         142076547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        142076547                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     50831561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        50831561                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17635654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17635654                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      68467215                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         68467215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     68467215                       # number of overall hits
system.cpu.dcache.overall_hits::total        68467215                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1589511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1589511                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       426812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       426812                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2016323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2016323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2016323                       # number of overall misses
system.cpu.dcache.overall_misses::total       2016323                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  64303630500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  64303630500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14728706903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14728706903                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  79032337403                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  79032337403                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  79032337403                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  79032337403                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     52421072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     52421072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18062466                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18062466                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     70483538                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     70483538                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     70483538                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     70483538                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.030322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030322                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023630                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028607                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40454.976719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40454.976719                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34508.652294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34508.652294                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39196.268357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39196.268357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39196.268357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39196.268357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       517216                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        44713                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7317                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             364                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.686894                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   122.837912                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       966469                       # number of writebacks
system.cpu.dcache.writebacks::total            966469                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       906828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       906828                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       906852                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       906852                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       906852                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       906852                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       682683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       682683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       426788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       426788                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1109471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1109471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1109471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1109471                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18447603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18447603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14300534904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14300534904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  32748138404                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32748138404                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  32748138404                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32748138404                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.013023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015741                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015741                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015741                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27022.210162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27022.210162                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33507.350029                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33507.350029                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29516.894451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29516.894451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29516.894451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29516.894451                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3680                       # number of replacements
system.cpu.icache.tags.tagsinuse           502.962856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            61693260                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16764.472826                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   502.962856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.982349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         150615753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        150615753                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     75300619                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        75300619                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      75300619                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         75300619                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     75300619                       # number of overall hits
system.cpu.icache.overall_hits::total        75300619                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5162                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5162                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5162                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5162                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5162                       # number of overall misses
system.cpu.icache.overall_misses::total          5162                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    331570997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    331570997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    331570997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    331570997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    331570997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    331570997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     75305781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     75305781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     75305781                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     75305781                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     75305781                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     75305781                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64233.048625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64233.048625                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64233.048625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64233.048625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64233.048625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64233.048625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1576                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.260870                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3680                       # number of writebacks
system.cpu.icache.writebacks::total              3680                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          970                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          970                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          970                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          970                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          970                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          970                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4192                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4192                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    272985997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    272985997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    272985997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    272985997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    272985997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    272985997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 65120.705391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65120.705391                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 65120.705391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65120.705391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 65120.705391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65120.705391                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    201072                       # number of replacements
system.l2.tags.tagsinuse                 23571.186728                       # Cycle average of tags in use
system.l2.tags.total_refs                     1721525                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.561734                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       47.367177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        834.562178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      22689.257373                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.025469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.692421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.719336                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18040136                       # Number of tag accesses
system.l2.tags.data_accesses                 18040136                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       966469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           966469                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3677                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3677                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             319524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                319524                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1742                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         559625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            559625                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1742                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                879149                       # number of demand (read+write) hits
system.l2.demand_hits::total                   880891                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1742                       # number of overall hits
system.l2.overall_hits::cpu.data               879149                       # number of overall hits
system.l2.overall_hits::total                  880891                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           107265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107265                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2450                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       123057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          123057                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2450                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              230322                       # number of demand (read+write) misses
system.l2.demand_misses::total                 232772                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2450                       # number of overall misses
system.l2.overall_misses::cpu.data             230322                       # number of overall misses
system.l2.overall_misses::total                232772                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10251244000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10251244000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    248225000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    248225000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  11504286000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11504286000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     248225000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   21755530000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22003755000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    248225000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  21755530000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22003755000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       966469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       966469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3677                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3677                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         426789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            426789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       682682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        682682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4192                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1109471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1113663                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4192                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1109471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1113663                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.251330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251330                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.584447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.584447                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.180255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180255                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.584447                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.207596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209015                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.584447                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.207596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209015                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95569.328299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95569.328299                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101316.326531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101316.326531                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93487.457032                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93487.457032                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101316.326531                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94457.021040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94529.217432                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101316.326531                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94457.021040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94529.217432                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               125351                       # number of writebacks
system.l2.writebacks::total                    125351                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       107265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107265                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2450                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       123057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       123057                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         230322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            232772                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        230322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           232772                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9178594000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9178594000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    223735000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    223735000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  10273716000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10273716000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    223735000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  19452310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19676045000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    223735000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  19452310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19676045000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.251330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.584447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.584447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.180255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180255                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.584447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.207596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.584447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.207596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209015                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85569.328299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85569.328299                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 91320.408163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91320.408163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83487.457032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83487.457032                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 91320.408163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84457.021040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84529.260392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 91320.408163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84457.021040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84529.260392                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        432608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       199837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             125506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       125351                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74486                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107265                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        125506                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       665379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       665379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 665379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22919808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22919808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22919808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            232771                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  232771    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              232771                       # Request fanout histogram
system.membus.reqLayer2.occupancy           988656500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1243767250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2225790                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1112127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1237                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 153113543500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            686873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1091820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          217699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           426789                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          426789                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4192                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       682682                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3327389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3339452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       503744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    132860160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              133363904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          201072                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8022464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1314735                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000943                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1313495     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1240      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1314735                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2083044000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6288995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1664206999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
