// Seed: 1991317114
module module_0 (
    input wand id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri0 id_11
);
  assign id_11 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output logic id_2
    , id_14,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output tri1 id_7,
    input wand id_8,
    output tri0 id_9,
    input wand id_10,
    output tri id_11,
    input wire id_12
);
  always @(id_10 ==? +id_8) begin
    id_2 <= 1;
  end
  module_0(
      id_8, id_9, id_6, id_12, id_5, id_8, id_6, id_9, id_11, id_6, id_10, id_3
  );
endmodule
