#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jul 19 13:43:14 2025
# Process ID: 11864
# Current directory: D:/mapping_layer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15700 D:\mapping_layer\mapping_layer.xpr
# Log file: D:/mapping_layer/vivado.log
# Journal file: D:/mapping_layer\vivado.jou
# Running On: DESKTOP-DD0PJLS, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17103 MB
#-----------------------------------------------------------
start_gui
open_project D:/mapping_layer/mapping_layer.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.781 ; gain = 377.461
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_run impl_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2816.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.733 . Memory (MB): peak = 3266.828 ; gain = 27.418
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.735 . Memory (MB): peak = 3266.828 ; gain = 27.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3715.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 331 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 37 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 294 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3935.742 ; gain = 2074.414
report_utilization -name utilization_1
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_PE_array'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mapping_layer/mapping_layer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/mapping_layer/mapping_layer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PE_array' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mapping_layer/mapping_layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PE_array_vlog.prj"
"xvhdl --incr --relax -prj tb_PE_array_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mapping_layer/mapping_layer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L dsp_macro_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PE_array_behav xil_defaultlib.tb_PE_array xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L dsp_macro_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PE_array_behav xil_defaultlib.tb_PE_array xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE_Array.v:144]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:36]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:46]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [D:/mapping_layer/mapping_layer.srcs/sources_1/PE.v:56]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mapping_layer/mapping_layer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PE_array_behav -key {Behavioral:sim_1:Functional:tb_PE_array} -tclbatch {tb_PE_array.tcl} -view {D:/mapping_layer/mapping_layer.srcs/sim_1/imports/mapping_layer/pixelArranger_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/mapping_layer/mapping_layer.srcs/sim_1/imports/mapping_layer/pixelArranger_behav.wcfg
source tb_PE_array.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PE_array_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 5201.656 ; gain = 0.000
save_wave_config {D:/mapping_layer/mapping_layer.srcs/sim_1/imports/mapping_layer/pixelArranger_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 5201.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.703 . Memory (MB): peak = 5201.656 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 5201.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5201.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 331 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 37 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 294 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 5201.656 ; gain = 0.000
report_utilization -name utilization_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/mapping_layer/mapping_layer.gen/sources_1/ip/dsp_Requant/dsp_Requant.dcp' for cell 'DSP_Requant'
INFO: [Project 1-454] Reading design checkpoint 'd:/mapping_layer/mapping_layer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'pe0/DSP0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 5623.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/mapping_layer/mapping_layer.srcs/constrs_1/new/zcu102.xdc]
Finished Parsing XDC File [D:/mapping_layer/mapping_layer.srcs/constrs_1/new/zcu102.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5623.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 331 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 37 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 294 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5623.504 ; gain = 0.000
report_utilization -name utilization_1
set_property top rom_6x24_ff_async [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/mapping_layer/mapping_layer.srcs/sources_1/rom_weights.v [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/mapping_layer/mapping_layer.srcs/utils_1/imports/synth_1/pixelArranger.dcp with file D:/mapping_layer/mapping_layer.runs/synth_1/PE_Array.dcp
launch_runs synth_1 -jobs 12
WARNING: [filemgmt 20-736] The current top specification, "rom_6x24_ff_async" (Library: xil_defaultlib, File: D:/mapping_layer/mapping_layer.srcs/sources_1/rom_weights.v), does not uniquely identify a single design element. Using "rom_6x24_ff_async" (Library: xil_defaultlib, File: D:/mapping_layer/mapping_layer.srcs/sources_1/rom_weights.v).
[Sat Jul 19 14:41:08 2025] Launched synth_1...
Run output will be captured here: D:/mapping_layer/mapping_layer.runs/synth_1/runme.log
close_design
set_property top PE_Array [current_fileset]
update_compile_order -fileset sources_1
