// Copyright 2009-2015 Sandia Corporation. Under the terms
// of Contract DE-AC04-94AL85000 with Sandia Corporation, the U.S.
// Government retains certain rights in this software.
//
// Copyright (c) 2009-2015, Sandia Corporation
// All rights reserved.
//
// This file is part of the SST software package. For license
// information, see the LICENSE file in the top level directory of the
// distribution.

#ifndef _streamCPU_H
#define _streamCPU_H

#ifndef __STDC_FORMAT_MACROS
#define __STDC_FORMAT_MACROS
#endif
#include <inttypes.h>

#include <sst/core/event.h>
#include <sst/core/sst_types.h>
#include <sst/core/component.h>
#include <sst/core/link.h>
#include <sst/core/timeConverter.h>
#include <sst/core/output.h>

#include <sst/core/rng/marsaglia.h>
#include "memEvent.h"

namespace SST {
namespace MemHierarchy {

class streamCPU : public SST::Component {
public:

	streamCPU(SST::ComponentId_t id, SST::Params& params);
	void init();
	void finish() {
		out.output("streamCPU Finished after %" PRIu64 " issued reads, %" PRIu64 " returned\n",
				num_reads_issued, num_reads_returned);
        out.output("Completed @ %" PRIu64 " ns\n", getCurrentSimTimeNano());
	}

private:
	streamCPU();  // for serialization only
	streamCPU(const streamCPU&); // do not implement
	void operator=(const streamCPU&); // do not implement
	void init(unsigned int phase);

	void handleEvent( SST::Event *ev );
	virtual bool clockTic( SST::Cycle_t );

    Output out;
    int numLS;
	int commFreq;
	bool do_write;
	uint32_t maxAddr;
	uint32_t nextAddr;
	uint64_t num_reads_issued, num_reads_returned;
	uint64_t addrOffset;

	std::map<MemEvent::id_type, SimTime_t> requests;

	SST::Link* mem_link;

    SST::RNG::MarsagliaRNG rng;

    TimeConverter *clockTC;
    Clock::HandlerBase *clockHandler;

};

}
}
#endif /* _streamCPU_H */
