// Seed: 2395262942
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output logic id_5,
    input logic id_6
);
  logic id_7;
  assign id_7 = 1 ? id_1 : ~(1) ? 1'b0 : id_6;
  assign id_7 = 1;
endmodule
