// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv2d_3x3_4chan_rev_HH_
#define _conv2d_3x3_4chan_rev_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_mux_42_48_1_1.h"
#include "CNN_mul_mul_18s_2g8j.h"

namespace ap_rtl {

struct conv2d_3x3_4chan_rev : public sc_module {
    // Port declarations 86
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<48> > bias_0_V_dout;
    sc_in< sc_logic > bias_0_V_empty_n;
    sc_out< sc_logic > bias_0_V_read;
    sc_in< sc_lv<48> > bias_1_V_dout;
    sc_in< sc_logic > bias_1_V_empty_n;
    sc_out< sc_logic > bias_1_V_read;
    sc_in< sc_lv<48> > bias_2_V_dout;
    sc_in< sc_logic > bias_2_V_empty_n;
    sc_out< sc_logic > bias_2_V_read;
    sc_in< sc_lv<48> > bias_3_V_dout;
    sc_in< sc_logic > bias_3_V_empty_n;
    sc_out< sc_logic > bias_3_V_read;
    sc_out< sc_lv<10> > in_image_0_V_address0;
    sc_out< sc_logic > in_image_0_V_ce0;
    sc_in< sc_lv<25> > in_image_0_V_q0;
    sc_out< sc_lv<10> > in_image_0_V_address1;
    sc_out< sc_logic > in_image_0_V_ce1;
    sc_in< sc_lv<25> > in_image_0_V_q1;
    sc_out< sc_lv<10> > in_image_1_V_address0;
    sc_out< sc_logic > in_image_1_V_ce0;
    sc_in< sc_lv<25> > in_image_1_V_q0;
    sc_out< sc_lv<10> > in_image_1_V_address1;
    sc_out< sc_logic > in_image_1_V_ce1;
    sc_in< sc_lv<25> > in_image_1_V_q1;
    sc_out< sc_lv<2> > kernel_0_V_address0;
    sc_out< sc_logic > kernel_0_V_ce0;
    sc_in< sc_lv<18> > kernel_0_V_q0;
    sc_out< sc_lv<2> > kernel_1_V_address0;
    sc_out< sc_logic > kernel_1_V_ce0;
    sc_in< sc_lv<18> > kernel_1_V_q0;
    sc_out< sc_lv<2> > kernel_2_V_address0;
    sc_out< sc_logic > kernel_2_V_ce0;
    sc_in< sc_lv<18> > kernel_2_V_q0;
    sc_out< sc_lv<2> > kernel_3_V_address0;
    sc_out< sc_logic > kernel_3_V_ce0;
    sc_in< sc_lv<18> > kernel_3_V_q0;
    sc_out< sc_lv<2> > kernel_4_V_address0;
    sc_out< sc_logic > kernel_4_V_ce0;
    sc_in< sc_lv<18> > kernel_4_V_q0;
    sc_out< sc_lv<2> > kernel_5_V_address0;
    sc_out< sc_logic > kernel_5_V_ce0;
    sc_in< sc_lv<18> > kernel_5_V_q0;
    sc_out< sc_lv<2> > kernel_6_V_address0;
    sc_out< sc_logic > kernel_6_V_ce0;
    sc_in< sc_lv<18> > kernel_6_V_q0;
    sc_out< sc_lv<2> > kernel_7_V_address0;
    sc_out< sc_logic > kernel_7_V_ce0;
    sc_in< sc_lv<18> > kernel_7_V_q0;
    sc_out< sc_lv<2> > kernel_8_V_address0;
    sc_out< sc_logic > kernel_8_V_ce0;
    sc_in< sc_lv<18> > kernel_8_V_q0;
    sc_out< sc_lv<7> > out_image_0_V_address0;
    sc_out< sc_logic > out_image_0_V_ce0;
    sc_out< sc_logic > out_image_0_V_we0;
    sc_out< sc_lv<48> > out_image_0_V_d0;
    sc_out< sc_lv<7> > out_image_1_V_address0;
    sc_out< sc_logic > out_image_1_V_ce0;
    sc_out< sc_logic > out_image_1_V_we0;
    sc_out< sc_lv<48> > out_image_1_V_d0;
    sc_out< sc_lv<7> > out_image_2_V_address0;
    sc_out< sc_logic > out_image_2_V_ce0;
    sc_out< sc_logic > out_image_2_V_we0;
    sc_out< sc_lv<48> > out_image_2_V_d0;
    sc_out< sc_lv<7> > out_image_3_V_address0;
    sc_out< sc_logic > out_image_3_V_ce0;
    sc_out< sc_logic > out_image_3_V_we0;
    sc_out< sc_lv<48> > out_image_3_V_d0;
    sc_out< sc_lv<7> > out_image_4_V_address0;
    sc_out< sc_logic > out_image_4_V_ce0;
    sc_out< sc_logic > out_image_4_V_we0;
    sc_out< sc_lv<48> > out_image_4_V_d0;
    sc_out< sc_lv<7> > out_image_5_V_address0;
    sc_out< sc_logic > out_image_5_V_ce0;
    sc_out< sc_logic > out_image_5_V_we0;
    sc_out< sc_lv<48> > out_image_5_V_d0;
    sc_out< sc_lv<7> > out_image_6_V_address0;
    sc_out< sc_logic > out_image_6_V_ce0;
    sc_out< sc_logic > out_image_6_V_we0;
    sc_out< sc_lv<48> > out_image_6_V_d0;


    // Module declarations
    conv2d_3x3_4chan_rev(sc_module_name name);
    SC_HAS_PROCESS(conv2d_3x3_4chan_rev);

    ~conv2d_3x3_4chan_rev();

    sc_trace_file* mVcdFile;

    CNN_mux_42_48_1_1<1,1,48,48,48,48,2,48>* CNN_mux_42_48_1_1_U152;
    CNN_mul_mul_18s_2g8j<1,2,18,25,41>* CNN_mul_mul_18s_2g8j_U153;
    CNN_mul_mul_18s_2g8j<1,2,18,25,41>* CNN_mul_mul_18s_2g8j_U154;
    CNN_mul_mul_18s_2g8j<1,2,18,25,41>* CNN_mul_mul_18s_2g8j_U155;
    CNN_mul_mul_18s_2g8j<1,2,18,25,41>* CNN_mul_mul_18s_2g8j_U156;
    CNN_mul_mul_18s_2g8j<1,2,18,25,41>* CNN_mul_mul_18s_2g8j_U157;
    CNN_mul_mul_18s_2g8j<1,2,18,25,41>* CNN_mul_mul_18s_2g8j_U158;
    CNN_mul_mul_18s_2g8j<1,2,18,25,41>* CNN_mul_mul_18s_2g8j_U159;
    CNN_mul_mul_18s_2g8j<1,2,18,25,41>* CNN_mul_mul_18s_2g8j_U160;
    CNN_mul_mul_18s_2g8j<1,2,18,25,41>* CNN_mul_mul_18s_2g8j_U161;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1410;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_535_p6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > bias_0_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > bias_1_V_blk_n;
    sc_signal< sc_logic > bias_2_V_blk_n;
    sc_signal< sc_logic > bias_3_V_blk_n;
    sc_signal< sc_lv<1> > tmp_i1_reg_472;
    sc_signal< sc_lv<1> > tmp_i1_reg_472_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_i1_reg_472_pp0_iter2_reg;
    sc_signal< sc_lv<9> > i_i_reg_487;
    sc_signal< sc_lv<3> > k_i_reg_501;
    sc_signal< sc_lv<10> > indvar_flatten_reg_515;
    sc_signal< sc_lv<1> > do_init_reg_530;
    sc_signal< sc_lv<48> > bias_3_V_load_rewin_reg_547;
    sc_signal< sc_lv<48> > bias_2_V_load_rewin_reg_562;
    sc_signal< sc_lv<48> > bias_1_V_load_rewin_reg_577;
    sc_signal< sc_lv<48> > bias_0_V_load_rewin_reg_592;
    sc_signal< sc_lv<32> > y_i_reg_607;
    sc_signal< sc_lv<32> > x_i_reg_621;
    sc_signal< sc_lv<48> > bias_3_V_load_phi_reg_635;
    sc_signal< sc_lv<48> > bias_2_V_load_phi_reg_647;
    sc_signal< sc_lv<48> > bias_1_V_load_phi_reg_659;
    sc_signal< sc_lv<48> > bias_0_V_load_phi_reg_671;
    sc_signal< sc_lv<25> > reg_683;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<25> > reg_687;
    sc_signal< sc_lv<25> > reg_691;
    sc_signal< sc_lv<9> > i_i_mid2_fu_701_p3;
    sc_signal< sc_lv<9> > i_i_mid2_reg_1182;
    sc_signal< sc_lv<3> > k_i_mid2_fu_709_p3;
    sc_signal< sc_lv<3> > k_i_mid2_reg_1188;
    sc_signal< sc_lv<3> > k_i_mid2_reg_1188_pp0_iter1_reg;
    sc_signal< sc_lv<3> > k_i_mid2_reg_1188_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_50_i_fu_717_p1;
    sc_signal< sc_lv<64> > tmp_50_i_reg_1195;
    sc_signal< sc_lv<64> > tmp_51_i_fu_724_p1;
    sc_signal< sc_lv<64> > tmp_51_i_reg_1205;
    sc_signal< sc_lv<64> > tmp_70_cast_fu_751_p1;
    sc_signal< sc_lv<64> > tmp_70_cast_reg_1220;
    sc_signal< sc_lv<2> > tmp_16_fu_756_p1;
    sc_signal< sc_lv<2> > tmp_16_reg_1250;
    sc_signal< sc_lv<2> > tmp_16_reg_1250_pp0_iter1_reg;
    sc_signal< sc_lv<2> > tmp_16_reg_1250_pp0_iter2_reg;
    sc_signal< sc_lv<11> > tmp_51_i_cast1_fu_760_p1;
    sc_signal< sc_lv<11> > tmp_51_i_cast1_reg_1255;
    sc_signal< sc_lv<18> > kernel_0_V_load_reg_1280;
    sc_signal< sc_lv<18> > kernel_1_V_load_reg_1285;
    sc_signal< sc_lv<18> > kernel_6_V_load_reg_1310;
    sc_signal< sc_lv<25> > in_image_1_V_load_2_reg_1320;
    sc_signal< sc_lv<18> > kernel_2_V_load_reg_1355;
    sc_signal< sc_lv<18> > kernel_3_V_load_reg_1360;
    sc_signal< sc_lv<18> > kernel_4_V_load_reg_1365;
    sc_signal< sc_lv<18> > kernel_5_V_load_reg_1370;
    sc_signal< sc_lv<18> > kernel_7_V_load_reg_1385;
    sc_signal< sc_lv<18> > kernel_8_V_load_reg_1390;
    sc_signal< sc_lv<25> > in_image_1_V_load_3_reg_1395;
    sc_signal< sc_lv<9> > i_fu_806_p2;
    sc_signal< sc_lv<9> > i_reg_1400;
    sc_signal< sc_lv<1> > tmp_i_fu_811_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_1405;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_817_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1410_pp0_iter1_reg;
    sc_signal< sc_lv<41> > grp_fu_1128_p2;
    sc_signal< sc_lv<41> > p_Val2_9_i_reg_1414;
    sc_signal< sc_lv<41> > grp_fu_1134_p2;
    sc_signal< sc_lv<41> > p_Val2_9_1_i_reg_1419;
    sc_signal< sc_lv<41> > grp_fu_1140_p2;
    sc_signal< sc_lv<41> > p_Val2_9_6_i_reg_1444;
    sc_signal< sc_lv<41> > grp_fu_1146_p2;
    sc_signal< sc_lv<41> > p_Val2_9_2_i_reg_1459;
    sc_signal< sc_lv<41> > grp_fu_1152_p2;
    sc_signal< sc_lv<41> > p_Val2_9_3_i_reg_1464;
    sc_signal< sc_lv<41> > grp_fu_1158_p2;
    sc_signal< sc_lv<41> > p_Val2_9_7_i_reg_1489;
    sc_signal< sc_lv<48> > tmp1_fu_877_p2;
    sc_signal< sc_lv<48> > tmp1_reg_1504;
    sc_signal< sc_lv<10> > indvar_flatten_next_fu_883_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next_reg_1509;
    sc_signal< sc_lv<41> > grp_fu_1164_p2;
    sc_signal< sc_lv<41> > p_Val2_9_4_i_reg_1514;
    sc_signal< sc_lv<41> > grp_fu_1170_p2;
    sc_signal< sc_lv<41> > p_Val2_9_5_i_reg_1519;
    sc_signal< sc_lv<41> > grp_fu_1176_p2;
    sc_signal< sc_lv<41> > p_Val2_9_8_i_reg_1524;
    sc_signal< sc_lv<48> > tmp_fu_909_p2;
    sc_signal< sc_lv<48> > tmp_reg_1529;
    sc_signal< sc_lv<48> > tmp4_fu_949_p2;
    sc_signal< sc_lv<48> > tmp4_reg_1554;
    sc_signal< sc_lv<48> > tmp5_fu_961_p2;
    sc_signal< sc_lv<48> > tmp5_reg_1559;
    sc_signal< sc_lv<32> > x_i_mid2_fu_967_p3;
    sc_signal< sc_lv<32> > x_i_mid2_reg_1564;
    sc_signal< sc_lv<32> > y_i_mid2_fu_975_p3;
    sc_signal< sc_lv<32> > y_i_mid2_reg_1570;
    sc_signal< sc_lv<48> > tmp_76_8_i_reg_1575;
    sc_signal< sc_lv<31> > arrayNo_cast_i_reg_1586;
    sc_signal< sc_lv<8> > tmp_65_fu_1079_p2;
    sc_signal< sc_lv<8> > tmp_65_reg_1590;
    sc_signal< sc_lv<32> > p_x_1_8_i_fu_1111_p3;
    sc_signal< sc_lv<32> > p_8_i_fu_1118_p3;
    sc_signal< sc_logic > rewind_ap_ready;
    sc_signal< sc_logic > rewind_ap_ready_reg;
    sc_signal< sc_logic > rewind_enable;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_i1_phi_fu_476_p6;
    sc_signal< sc_lv<9> > ap_phi_mux_i_i_phi_fu_491_p6;
    sc_signal< sc_lv<3> > ap_phi_mux_k_i_phi_fu_505_p6;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_519_p6;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter0_bias_3_V_load_phi_reg_635;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter1_bias_3_V_load_phi_reg_635;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter2_bias_3_V_load_phi_reg_635;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter0_bias_2_V_load_phi_reg_647;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter1_bias_2_V_load_phi_reg_647;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter2_bias_2_V_load_phi_reg_647;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter0_bias_1_V_load_phi_reg_659;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter1_bias_1_V_load_phi_reg_659;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter2_bias_1_V_load_phi_reg_659;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter0_bias_0_V_load_phi_reg_671;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter1_bias_0_V_load_phi_reg_671;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter2_bias_0_V_load_phi_reg_671;
    sc_signal< sc_lv<64> > tmp_69_cast_fu_739_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_71_cast_fu_769_p1;
    sc_signal< sc_lv<64> > tmp_72_cast_fu_780_p1;
    sc_signal< sc_lv<64> > tmp_76_cast_fu_1085_p1;
    sc_signal< sc_lv<3> > k_fu_695_p2;
    sc_signal< sc_lv<10> > tmp_51_i_cast_fu_729_p1;
    sc_signal< sc_lv<10> > tmp_s_fu_733_p2;
    sc_signal< sc_lv<10> > tmp_59_fu_745_p2;
    sc_signal< sc_lv<11> > tmp_60_fu_763_p2;
    sc_signal< sc_lv<11> > tmp_61_fu_775_p2;
    sc_signal< sc_lv<48> > tmp_68_1_i_fu_850_p3;
    sc_signal< sc_lv<48> > tmp_68_i_fu_843_p3;
    sc_signal< sc_lv<48> > tmp_68_3_i_fu_896_p3;
    sc_signal< sc_lv<48> > tmp_68_2_i_fu_889_p3;
    sc_signal< sc_lv<48> > tmp2_fu_903_p2;
    sc_signal< sc_lv<48> > tmp_68_5_i_fu_921_p3;
    sc_signal< sc_lv<48> > tmp_68_4_i_fu_914_p3;
    sc_signal< sc_lv<48> > tmp_68_8_i_fu_942_p3;
    sc_signal< sc_lv<48> > tmp_68_7_i_fu_935_p3;
    sc_signal< sc_lv<48> > tmp_68_6_i_fu_928_p3;
    sc_signal< sc_lv<48> > tmp6_fu_955_p2;
    sc_signal< sc_lv<48> > tmp3_fu_983_p2;
    sc_signal< sc_lv<48> > p_Val2_10_8_i_fu_987_p2;
    sc_signal< sc_lv<48> > tmp_21_fu_1004_p6;
    sc_signal< sc_lv<50> > tmp_74_8_cast_i_fu_1017_p1;
    sc_signal< sc_lv<50> > tmp_73_8_i_fu_996_p3;
    sc_signal< sc_lv<50> > p_Val2_13_8_i_fu_1021_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_1047_p1;
    sc_signal< sc_lv<5> > tmp_63_fu_1060_p4;
    sc_signal< sc_lv<8> > tmp_62_fu_1051_p4;
    sc_signal< sc_lv<8> > p_shl1_cast_fu_1069_p1;
    sc_signal< sc_lv<8> > tmp_64_fu_1073_p2;
    sc_signal< sc_lv<8> > tmp_15_fu_992_p1;
    sc_signal< sc_lv<32> > y_4_8_i_fu_1095_p2;
    sc_signal< sc_lv<1> > tmp_77_8_i_fu_1100_p2;
    sc_signal< sc_lv<32> > x_4_8_i_fu_1106_p2;
    sc_signal< sc_logic > grp_fu_1128_ce;
    sc_signal< sc_logic > grp_fu_1134_ce;
    sc_signal< sc_logic > grp_fu_1140_ce;
    sc_signal< sc_logic > grp_fu_1146_ce;
    sc_signal< sc_logic > grp_fu_1152_ce;
    sc_signal< sc_logic > grp_fu_1158_ce;
    sc_signal< sc_logic > grp_fu_1164_ce;
    sc_signal< sc_logic > grp_fu_1170_ce;
    sc_signal< sc_logic > grp_fu_1176_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_472;
    sc_signal< bool > ap_condition_488;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage2;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<31> ap_const_lv31_5;
    static const sc_lv<31> ap_const_lv31_4;
    static const sc_lv<31> ap_const_lv31_3;
    static const sc_lv<31> ap_const_lv31_2;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<10> ap_const_lv10_C4;
    static const sc_lv<10> ap_const_lv10_188;
    static const sc_lv<11> ap_const_lv11_24C;
    static const sc_lv<11> ap_const_lv11_310;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_E;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage2_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage2_iter1();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage1_iter2();
    void thread_ap_condition_472();
    void thread_ap_condition_488();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_phi_mux_do_init_phi_fu_535_p6();
    void thread_ap_phi_mux_i_i_phi_fu_491_p6();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_519_p6();
    void thread_ap_phi_mux_k_i_phi_fu_505_p6();
    void thread_ap_phi_mux_tmp_i1_phi_fu_476_p6();
    void thread_ap_phi_reg_pp0_iter0_bias_0_V_load_phi_reg_671();
    void thread_ap_phi_reg_pp0_iter0_bias_1_V_load_phi_reg_659();
    void thread_ap_phi_reg_pp0_iter0_bias_2_V_load_phi_reg_647();
    void thread_ap_phi_reg_pp0_iter0_bias_3_V_load_phi_reg_635();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_bias_0_V_blk_n();
    void thread_bias_0_V_read();
    void thread_bias_1_V_blk_n();
    void thread_bias_1_V_read();
    void thread_bias_2_V_blk_n();
    void thread_bias_2_V_read();
    void thread_bias_3_V_blk_n();
    void thread_bias_3_V_read();
    void thread_exitcond_flatten_fu_817_p2();
    void thread_grp_fu_1128_ce();
    void thread_grp_fu_1134_ce();
    void thread_grp_fu_1140_ce();
    void thread_grp_fu_1146_ce();
    void thread_grp_fu_1152_ce();
    void thread_grp_fu_1158_ce();
    void thread_grp_fu_1164_ce();
    void thread_grp_fu_1170_ce();
    void thread_grp_fu_1176_ce();
    void thread_i_fu_806_p2();
    void thread_i_i_mid2_fu_701_p3();
    void thread_in_image_0_V_address0();
    void thread_in_image_0_V_address1();
    void thread_in_image_0_V_ce0();
    void thread_in_image_0_V_ce1();
    void thread_in_image_1_V_address0();
    void thread_in_image_1_V_address1();
    void thread_in_image_1_V_ce0();
    void thread_in_image_1_V_ce1();
    void thread_indvar_flatten_next_fu_883_p2();
    void thread_internal_ap_ready();
    void thread_k_fu_695_p2();
    void thread_k_i_mid2_fu_709_p3();
    void thread_kernel_0_V_address0();
    void thread_kernel_0_V_ce0();
    void thread_kernel_1_V_address0();
    void thread_kernel_1_V_ce0();
    void thread_kernel_2_V_address0();
    void thread_kernel_2_V_ce0();
    void thread_kernel_3_V_address0();
    void thread_kernel_3_V_ce0();
    void thread_kernel_4_V_address0();
    void thread_kernel_4_V_ce0();
    void thread_kernel_5_V_address0();
    void thread_kernel_5_V_ce0();
    void thread_kernel_6_V_address0();
    void thread_kernel_6_V_ce0();
    void thread_kernel_7_V_address0();
    void thread_kernel_7_V_ce0();
    void thread_kernel_8_V_address0();
    void thread_kernel_8_V_ce0();
    void thread_out_image_0_V_address0();
    void thread_out_image_0_V_ce0();
    void thread_out_image_0_V_d0();
    void thread_out_image_0_V_we0();
    void thread_out_image_1_V_address0();
    void thread_out_image_1_V_ce0();
    void thread_out_image_1_V_d0();
    void thread_out_image_1_V_we0();
    void thread_out_image_2_V_address0();
    void thread_out_image_2_V_ce0();
    void thread_out_image_2_V_d0();
    void thread_out_image_2_V_we0();
    void thread_out_image_3_V_address0();
    void thread_out_image_3_V_ce0();
    void thread_out_image_3_V_d0();
    void thread_out_image_3_V_we0();
    void thread_out_image_4_V_address0();
    void thread_out_image_4_V_ce0();
    void thread_out_image_4_V_d0();
    void thread_out_image_4_V_we0();
    void thread_out_image_5_V_address0();
    void thread_out_image_5_V_ce0();
    void thread_out_image_5_V_d0();
    void thread_out_image_5_V_we0();
    void thread_out_image_6_V_address0();
    void thread_out_image_6_V_ce0();
    void thread_out_image_6_V_d0();
    void thread_out_image_6_V_we0();
    void thread_p_8_i_fu_1118_p3();
    void thread_p_Val2_10_8_i_fu_987_p2();
    void thread_p_Val2_13_8_i_fu_1021_p2();
    void thread_p_shl1_cast_fu_1069_p1();
    void thread_p_x_1_8_i_fu_1111_p3();
    void thread_rewind_ap_ready();
    void thread_rewind_enable();
    void thread_tmp1_fu_877_p2();
    void thread_tmp2_fu_903_p2();
    void thread_tmp3_fu_983_p2();
    void thread_tmp4_fu_949_p2();
    void thread_tmp5_fu_961_p2();
    void thread_tmp6_fu_955_p2();
    void thread_tmp_15_fu_992_p1();
    void thread_tmp_16_fu_756_p1();
    void thread_tmp_17_fu_1047_p1();
    void thread_tmp_50_i_fu_717_p1();
    void thread_tmp_51_i_cast1_fu_760_p1();
    void thread_tmp_51_i_cast_fu_729_p1();
    void thread_tmp_51_i_fu_724_p1();
    void thread_tmp_59_fu_745_p2();
    void thread_tmp_60_fu_763_p2();
    void thread_tmp_61_fu_775_p2();
    void thread_tmp_62_fu_1051_p4();
    void thread_tmp_63_fu_1060_p4();
    void thread_tmp_64_fu_1073_p2();
    void thread_tmp_65_fu_1079_p2();
    void thread_tmp_68_1_i_fu_850_p3();
    void thread_tmp_68_2_i_fu_889_p3();
    void thread_tmp_68_3_i_fu_896_p3();
    void thread_tmp_68_4_i_fu_914_p3();
    void thread_tmp_68_5_i_fu_921_p3();
    void thread_tmp_68_6_i_fu_928_p3();
    void thread_tmp_68_7_i_fu_935_p3();
    void thread_tmp_68_8_i_fu_942_p3();
    void thread_tmp_68_i_fu_843_p3();
    void thread_tmp_69_cast_fu_739_p1();
    void thread_tmp_70_cast_fu_751_p1();
    void thread_tmp_71_cast_fu_769_p1();
    void thread_tmp_72_cast_fu_780_p1();
    void thread_tmp_73_8_i_fu_996_p3();
    void thread_tmp_74_8_cast_i_fu_1017_p1();
    void thread_tmp_76_cast_fu_1085_p1();
    void thread_tmp_77_8_i_fu_1100_p2();
    void thread_tmp_fu_909_p2();
    void thread_tmp_i_fu_811_p2();
    void thread_tmp_s_fu_733_p2();
    void thread_x_4_8_i_fu_1106_p2();
    void thread_x_i_mid2_fu_967_p3();
    void thread_y_4_8_i_fu_1095_p2();
    void thread_y_i_mid2_fu_975_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
