
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94117                       # Simulator instruction rate (inst/s)
host_mem_usage                              201502740                       # Number of bytes of host memory used
host_op_rate                                   106426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 53200.01                       # Real time elapsed on the host
host_tick_rate                               19973670                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5007025770                       # Number of instructions simulated
sim_ops                                    5661852279                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   255                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       523965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1047913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.415010                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       186516824                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    237858574                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3617445                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    491112810                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     28589564                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     28596530                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6966                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       621149545                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        36839854                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         921662091                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        891629553                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3615542                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          593300992                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     206426437                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     37657603                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    189094820                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3007025769                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3414094825                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2523700288                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.352813                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.434044                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1531037289     60.67%     60.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    425723253     16.87%     77.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    107108682      4.24%     81.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     94293366      3.74%     85.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     61490792      2.44%     87.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     25946639      1.03%     88.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     37550559      1.49%     90.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     34123271      1.35%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    206426437      8.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2523700288                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     33616869                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2759784581                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             675105163                       # Number of loads committed
system.switch_cpus.commit.membars            41841066                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1914964501     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     12595210      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     69584669      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     46025944      1.35%     59.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     18942274      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     62762155      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     75530780      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv     10569644      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     65530534      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4183974      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    675105163     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    458299977     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3414094825                       # Class of committed instruction
system.switch_cpus.commit.refs             1133405140                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         533009717                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3007025769                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3414094825                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.847416                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.847416                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1833588186                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1918                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    186001303                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3636902956                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        178311349                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         418323925                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3628227                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          7323                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     114348364                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           621149545                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         384876233                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2157088674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        891285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3248703946                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         7260260                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.243760                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    387481190                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    251946242                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.274901                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548200053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.441382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.747392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1856471851     72.85%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         75122179      2.95%     75.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         70293520      2.76%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         86295816      3.39%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         77999944      3.06%     85.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         31359468      1.23%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         28573825      1.12%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         18574484      0.73%     88.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        303508966     11.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548200053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4302539                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        607389704                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.390729                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1196448807                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          463866027                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20876443                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     705000568                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     37790825                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        86467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    468390672                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3603102106                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     732582780                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5913712                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3543855295                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             34                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      21318788                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3628227                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      21326208                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     17148581                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        17927                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     29426018                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     29895385                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     10090689                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        17927                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1933715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2368824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3540114953                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3512107488                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590695                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2091128931                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.378270                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3513028698                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3371245002                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2110202912                       # number of integer regfile writes
system.switch_cpus.ipc                       1.180059                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.180059                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1960283839     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     12595611      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     73801672      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     46027239      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     19944271      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     64795111      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     75530798      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     12653044      0.36%     63.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     81048283      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4183974      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            4      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    732605857     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    466299245     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3549769012                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            69294754                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019521                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4486669      6.47%      6.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             13      0.00%      6.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           144      0.00%      6.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      9033385     13.04%     19.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      4877573      7.04%     26.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            16      0.00%     26.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2068804      2.99%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       24390184     35.20%     64.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      24437966     35.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2983588623                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8471857033                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2930855103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3018511651                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3565311280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3549769012                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     37790826                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    189007188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2099                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       133223                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    394861056                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548200053                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.393050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.041972                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1382945165     54.27%     54.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    362774110     14.24%     68.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    224326245      8.80%     77.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    154423637      6.06%     83.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    150841820      5.92%     89.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     84530841      3.32%     92.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    102894645      4.04%     96.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     52026574      2.04%     98.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     33437016      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548200053                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.393049                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      635475079                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1245177892                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    581252385                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    773615298                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     16998671                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     25102615                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    705000568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    468390672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5412678663                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      434044863                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        44117712                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3742906580                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       15906805                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        231504391                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      112624111                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         73718                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6895385402                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3614324095                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4002544924                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         479378037                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           7624                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3628227                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     213822217                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        259638203                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3374867808                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1575749467                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     51491152                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         588288470                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     37790965                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    898436357                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5920460181                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7230879574                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        734708892                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       470906338                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          399                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6598794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          116                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13197589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            116                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             523814                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       345058                       # Transaction distribution
system.membus.trans_dist::CleanEvict           178890                       # Transaction distribution
system.membus.trans_dist::ReadExReq               151                       # Transaction distribution
system.membus.trans_dist::ReadExResp              151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        523814                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       786982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       784896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1571878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1571878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     55647360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     55587584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    111234944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               111234944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            523965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  523965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              523965                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2148310678                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2148282925                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4971922549                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6595988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2907062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4215709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6595944                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19796248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19796383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1172576384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1172587904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          524022                       # Total snoops (count)
system.tol2bus.snoopTraffic                  44167424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7122817                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008503                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7122302     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    515      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7122817                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9776892345                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13758391665                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             93825                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     33576960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          33579648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     22067712                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       22067712                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       262320                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             262341                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       172404                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            172404                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     31598885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             31601414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      20767666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            20767666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      20767666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     31598885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            52369080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    344808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    524262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000918591756                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        19271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        19271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1229044                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            325754                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     262341                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    172404                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   524682                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  344808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   378                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            32761                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            33266                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            35589                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            34122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            35061                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            34989                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            42966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            36588                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            32142                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            28066                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           34136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           32030                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           29888                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           24882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           27308                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           30510                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            21558                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            21786                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            23390                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            21452                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            22240                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            21450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            27200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            23638                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            21162                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            18932                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           23340                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           21742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           20634                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           17200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           18448                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           20609                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 11415025914                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2621520000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            21245725914                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21771.77                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40521.77                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  262553                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 156807                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.08                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.48                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               524682                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              344808                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 261950                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 261941                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    200                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    197                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 17736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 17789                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 19250                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 19256                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 19276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 19277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 19277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 19274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 19272                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 19272                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 19274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 19287                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 19327                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 19690                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 19653                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 19277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 19271                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 19271                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    61                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       449722                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   123.678753                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.581156                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.669319                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        36417      8.10%      8.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       410634     91.31%     99.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         2626      0.58%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           35      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       449722                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        19271                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     27.205750                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    25.728310                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.944316                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-3              1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             24      0.12%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           213      1.11%      1.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          994      5.16%      6.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2247     11.66%     18.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3188     16.54%     34.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3555     18.45%     53.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3180     16.50%     69.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2360     12.25%     81.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         1556      8.07%     89.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43          945      4.90%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          522      2.71%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          266      1.38%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          110      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59           63      0.33%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           28      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           11      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71            5      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        19271                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        19271                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.891184                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.879849                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.626222                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1482      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              53      0.28%      7.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           17252     89.52%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              53      0.28%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             427      2.22%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        19271                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              33555456                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  24192                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               22065984                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               33579648                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            22067712                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       31.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       20.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    31.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    20.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.41                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062597993042                       # Total gap between requests
system.mem_ctrls0.avgGap                   2444186.81                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     33552768                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     22065984                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2529.645375957586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 31576117.716435141861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 20766039.580191247165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       524640                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       344808                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1563080                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  21244162834                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24500751955907                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     37216.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40492.84                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  71056216.67                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1486540860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           790107615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1706188680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         845989740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    178689053190                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    257562818880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      524961234405                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       494.034881                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 667694498220                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 359422576698                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1724495640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           916587375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2037341880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         953767080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    198393130110                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    240970313280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      528876170805                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       497.719182                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 624368053249                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 402749021669                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     33484800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          33487872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     22099712                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       22099712                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       261600                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             261624                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       172654                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            172654                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     31512154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             31515045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      20797781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            20797781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      20797781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     31512154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            52312825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    345308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    522827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000812195388                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        19300                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        19300                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1227086                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            326203                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     261624                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    172654                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   523248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  345308                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   373                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            33009                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            33070                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            35826                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            33890                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            34747                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            34930                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            42536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            36358                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            32289                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            27843                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           33779                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           31598                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           29713                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           25292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           27293                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           30702                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            22066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            21990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            23754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            21420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            21994                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            21452                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            26974                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            23652                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            21444                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            18787                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           22976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           21700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           20700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           17076                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           18380                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           20912                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 11327185092                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2614375000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            21131091342                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21663.28                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40413.28                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  261829                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 156978                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.07                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.46                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               523248                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              345308                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 261205                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 261193                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    231                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    230                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 17724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 17776                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 19266                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 19279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 19303                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 19302                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 19303                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 19302                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 19301                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 19302                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 19307                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 19323                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 19382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 19758                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 19696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 19303                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 19300                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 19300                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    65                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       449342                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   123.650458                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.551462                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.651991                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        36515      8.13%      8.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       410220     91.29%     99.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         2559      0.57%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           40      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       449342                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        19300                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     27.090622                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    25.642849                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.855978                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-3              1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             21      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           224      1.16%      1.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          980      5.08%      6.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2246     11.64%     17.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         3293     17.06%     35.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3582     18.56%     53.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3188     16.52%     70.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2399     12.43%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         1511      7.83%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43          910      4.72%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          467      2.42%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          242      1.25%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          128      0.66%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59           70      0.36%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           20      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67            6      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            7      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        19300                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        19300                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.890000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.878342                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.635311                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1517      7.86%      7.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              59      0.31%      8.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           17212     89.18%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              58      0.30%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             451      2.34%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        19300                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              33464000                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  23872                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               22097728                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               33487872                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            22099712                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       31.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       20.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    31.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    20.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.41                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062597879618                       # Total gap between requests
system.mem_ctrls1.avgGap                   2446814.90                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     33460928                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     22097728                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2891.023286808670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 31489688.166089922190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 20795913.487488269806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       523200                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       345308                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1700240                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  21129391102                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24522407457745                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35421.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40384.92                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  71016042.08                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1483584900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           788540280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1702954260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         845509500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    178277547960                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    257909733120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      524888405460                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       493.966342                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 668598205124                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 358518869794                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1724738400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           916712610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2030373240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         956836440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    197334595080                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    241861715040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      528705506250                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       497.558571                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 626693640736                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 400423434182                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      6074830                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6074830                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      6074830                       # number of overall hits
system.l2.overall_hits::total                 6074830                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       523920                       # number of demand (read+write) misses
system.l2.demand_misses::total                 523965                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           45                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       523920                       # number of overall misses
system.l2.overall_misses::total                523965                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3966921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  48067012455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48070979376                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3966921                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  48067012455                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48070979376                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6598750                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6598795                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6598750                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6598795                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.079397                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079403                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.079397                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079403                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88153.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91744.946662                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91744.638241                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88153.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91744.946662                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91744.638241                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              345058                       # number of writebacks
system.l2.writebacks::total                    345058                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       523920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            523965                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       523920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           523965                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3582836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  43582427248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43586010084                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3582836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  43582427248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43586010084                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.079397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079403                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.079397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079403                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79618.577778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83185.271125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83184.964805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79618.577778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83185.271125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83184.964805                       # average overall mshr miss latency
system.l2.replacements                         524022                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2562004                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2562004                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2562004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2562004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           42                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            42                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2655                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 151                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     13559589                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13559589                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.053813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.053813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89798.602649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89798.602649                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     12268239                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12268239                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.053813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.053813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81246.615894                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81246.615894                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3966921                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3966921                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88153.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88153.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3582836                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3582836                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79618.577778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79618.577778                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      6072175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6072175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       523769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          523769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  48053452866                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  48053452866                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6595944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6595944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.079408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91745.507783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91745.507783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       523769                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       523769                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  43570159009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43570159009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.079408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83185.830030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83185.830030                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    19637214                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    556790                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.268618                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.667255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5247.732946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.658729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 27512.941070                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.160148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.839628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27829                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 211679062                       # Number of tag accesses
system.l2.tags.data_accesses                211679062                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    384876166                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2385080589                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    384876166                       # number of overall hits
system.cpu.icache.overall_hits::total      2385080589                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           67                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            938                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           67                       # number of overall misses
system.cpu.icache.overall_misses::total           938                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5429340                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5429340                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5429340                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5429340                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    384876233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2385081527                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    384876233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2385081527                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81034.925373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5788.208955                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81034.925373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5788.208955                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          329                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   109.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4027803                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4027803                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4027803                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4027803                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89506.733333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89506.733333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89506.733333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89506.733333                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    384876166                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2385080589                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           67                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           938                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5429340                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5429340                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    384876233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2385081527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81034.925373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5788.208955                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4027803                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4027803                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89506.733333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89506.733333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2385081505                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2603800.769651                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.091270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.834193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038196                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       93018180469                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      93018180469                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1051821305                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1726210396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1051821305                       # number of overall hits
system.cpu.dcache.overall_hits::total      1726210396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     21359272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       26051379                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     21359272                       # number of overall misses
system.cpu.dcache.overall_misses::total      26051379                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 423622530449                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 423622530449                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 423622530449                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 423622530449                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1073180577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1752261775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1073180577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1752261775                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019903                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014867                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014867                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19833.191433                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16261.040556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19833.191433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16261.040556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7098                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          923                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   102.555556                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4843021                       # number of writebacks
system.cpu.dcache.writebacks::total           4843021                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     14760657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14760657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     14760657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14760657                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6598615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6598615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6598615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6598615                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 110327121561                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 110327121561                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 110327121561                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 110327121561                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003766                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16719.739151                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16719.739151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16719.739151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16719.739151                       # average overall mshr miss latency
system.cpu.dcache.replacements               11290699                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    631189185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1015535154                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     21348763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      25288603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 423432260028                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 423432260028                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    652537948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1040823757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19834.041908                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16743.995705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     14752952                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14752952                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6595811                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6595811                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 110286243468                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 110286243468                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16720.649435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16720.649435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    420632120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      710675242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    190270421                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    190270421                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    420642629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    711438018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18105.473499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   249.444688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7705                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7705                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     40878093                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40878093                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14578.492511                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14578.492511                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     37657313                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     60342456                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          382                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          481                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4895163                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4895163                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     37657695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     60342937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12814.562827                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10177.054054                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          247                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          247                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          135                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          135                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1391112                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1391112                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10304.533333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10304.533333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     37657348                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     60342589                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     37657348                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     60342589                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1858186396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11290955                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.573005                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.100816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.898496                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.582425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.417572                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       59945604587                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      59945604587                       # Number of data accesses

---------- End Simulation Statistics   ----------
