$date
	Thu Nov 14 04:27:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 8 ! Q [7:0] $end
$var wire 1 " Cout $end
$var reg 3 # F [2:0] $end
$var reg 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$scope module myalu $end
$var wire 3 & F [2:0] $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 8 ) Q [7:0] $end
$var wire 1 " Cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 )
b101 (
b11 '
b0 &
b101 %
b11 $
b0 #
0"
b1000 !
$end
#10
b0 !
b0 )
1"
b110 %
b110 (
b11111010 $
b11111010 '
#20
b11110100 !
b11110100 )
0"
b1 #
b1 &
#30
b1100 !
b1100 )
1"
b11111010 %
b11111010 (
b110 $
b110 '
#40
b11111110 !
b11111110 )
x"
b10 #
b10 &
#50
b10 !
b10 )
b11 #
b11 &
#60
b11111100 !
b11111100 )
b100 #
b100 &
#70
b11111001 !
b11111001 )
b101 #
b101 &
#80
b1100 !
b1100 )
0"
b110 #
b110 &
#90
b11 !
b11 )
b111 #
b111 &
#100
