

================================================================
== Vitis HLS Report for 'sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2'
================================================================
* Date:           Fri Feb 28 00:38:18 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.507 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16386|    16386|  0.131 ms|  0.131 ms|  16386|  16386|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_201_1_VITIS_LOOP_202_2  |    16384|    16384|         2|          1|          1|  16384|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:198]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/sha/sha.c:198]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_4, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln198 = store i2 0, i2 %i" [data/benchmarks/sha/sha.c:198]   --->   Operation 10 'store' 'store_ln198' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln198 = store i14 0, i14 %j" [data/benchmarks/sha/sha.c:198]   --->   Operation 11 'store' 'store_ln198' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [data/benchmarks/sha/sha.c:201]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%icmp_ln201 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [data/benchmarks/sha/sha.c:201]   --->   Operation 14 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln201_1 = add i15 %indvar_flatten_load, i15 1" [data/benchmarks/sha/sha.c:201]   --->   Operation 15 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %for.inc10, void %for.end12.exitStub" [data/benchmarks/sha/sha.c:201]   --->   Operation 16 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i14 %j" [data/benchmarks/sha/sha.c:202]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [data/benchmarks/sha/sha.c:201]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%add_ln201 = add i2 %i_load, i2 1" [data/benchmarks/sha/sha.c:201]   --->   Operation 19 'add' 'add_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%icmp_ln202 = icmp_eq  i14 %j_load, i14 8192" [data/benchmarks/sha/sha.c:202]   --->   Operation 20 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.34ns)   --->   "%select_ln198 = select i1 %icmp_ln202, i14 0, i14 %j_load" [data/benchmarks/sha/sha.c:198]   --->   Operation 21 'select' 'select_ln198' <Predicate = (!icmp_ln201)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln201 = select i1 %icmp_ln202, i2 %add_ln201, i2 %i_load" [data/benchmarks/sha/sha.c:201]   --->   Operation 22 'select' 'select_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i2 %select_ln201" [data/benchmarks/sha/sha.c:203]   --->   Operation 23 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 %trunc_ln203, i13 0" [data/benchmarks/sha/sha.c:203]   --->   Operation 24 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%add_ln203 = add i14 %tmp_8, i14 %select_ln198" [data/benchmarks/sha/sha.c:203]   --->   Operation 25 'add' 'add_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i14 %add_ln203" [data/benchmarks/sha/sha.c:203]   --->   Operation 26 'zext' 'zext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i8 %indata, i64 0, i64 %zext_ln203" [data/benchmarks/sha/sha.c:203]   --->   Operation 27 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.24ns)   --->   "%indata_load = load i14 %indata_addr" [data/benchmarks/sha/sha.c:203]   --->   Operation 28 'load' 'indata_load' <Predicate = (!icmp_ln201)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 29 [1/1] (0.76ns)   --->   "%add_ln202 = add i14 %select_ln198, i14 1" [data/benchmarks/sha/sha.c:202]   --->   Operation 29 'add' 'add_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln201 = store i15 %add_ln201_1, i15 %indvar_flatten" [data/benchmarks/sha/sha.c:201]   --->   Operation 30 'store' 'store_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln198 = store i2 %select_ln201, i2 %i" [data/benchmarks/sha/sha.c:198]   --->   Operation 31 'store' 'store_ln198' <Predicate = (!icmp_ln201)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln198 = store i14 %add_ln202, i14 %j" [data/benchmarks/sha/sha.c:198]   --->   Operation 32 'store' 'store_ln198' <Predicate = (!icmp_ln201)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_201_1_VITIS_LOOP_202_2_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%local_indata_addr = getelementptr i8 %local_indata, i64 0, i64 %zext_ln203" [data/benchmarks/sha/sha.c:203]   --->   Operation 35 'getelementptr' 'local_indata_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln198 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [data/benchmarks/sha/sha.c:198]   --->   Operation 36 'specpipeline' 'specpipeline_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.24ns)   --->   "%indata_load = load i14 %indata_addr" [data/benchmarks/sha/sha.c:203]   --->   Operation 37 'load' 'indata_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 38 [1/1] (1.24ns)   --->   "%store_ln203 = store i8 %indata_load, i14 %local_indata_addr" [data/benchmarks/sha/sha.c:203]   --->   Operation 38 'store' 'store_ln203' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.inc" [data/benchmarks/sha/sha.c:202]   --->   Operation 39 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.507ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln198', data/benchmarks/sha/sha.c:198) of constant 0 on local variable 'j', data/benchmarks/sha/sha.c:198 [9]  (0.387 ns)
	'load' operation 14 bit ('j_load', data/benchmarks/sha/sha.c:202) on local variable 'j', data/benchmarks/sha/sha.c:198 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln202', data/benchmarks/sha/sha.c:202) [22]  (0.765 ns)
	'select' operation 14 bit ('select_ln198', data/benchmarks/sha/sha.c:198) [23]  (0.342 ns)
	'add' operation 14 bit ('add_ln203', data/benchmarks/sha/sha.c:203) [27]  (0.765 ns)
	'getelementptr' operation 14 bit ('indata_addr', data/benchmarks/sha/sha.c:203) [30]  (0.000 ns)
	'load' operation 8 bit ('indata_load', data/benchmarks/sha/sha.c:203) on array 'indata' [32]  (1.248 ns)

 <State 2>: 2.496ns
The critical path consists of the following:
	'load' operation 8 bit ('indata_load', data/benchmarks/sha/sha.c:203) on array 'indata' [32]  (1.248 ns)
	'store' operation 0 bit ('store_ln203', data/benchmarks/sha/sha.c:203) of variable 'indata_load', data/benchmarks/sha/sha.c:203 on array 'local_indata' [33]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
