Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Mar 22 20:44:48 2025
| Host         : LG25-C7097F3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.369        0.000                      0                   92        0.170        0.000                      0                   92        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.369        0.000                      0                   92        0.170        0.000                      0                   92        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff7/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 2.580ns (45.500%)  route 3.090ns (54.500%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff2/CLK
    SLICE_X59Y23         FDCE                                         r  dff2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff2/q_reg/Q
                         net (fo=9, routed)           0.969     6.528    dff1/q_i_11[1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.324     6.852 f  dff1/q_i_12/O
                         net (fo=1, routed)           0.433     7.285    dff0/q_i_8_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.611 f  dff0/q_i_11/O
                         net (fo=5, routed)           0.678     8.289    db/q_reg_i_2_2
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.152     8.441 r  db/q_i_4__0/O
                         net (fo=1, routed)           0.383     8.824    db/p_0_in[1]
    SLICE_X58Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     9.539 r  db/q_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.539    dff5/CO[0]
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.852 r  dff5/q_reg_i_2__0/O[3]
                         net (fo=1, routed)           0.628    10.480    dff5/Q_next[7]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.331    10.811 r  dff5/q_i_1/O
                         net (fo=1, routed)           0.000    10.811    dff7/q_reg_4
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.075    15.180    dff7/q_reg
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff4/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.483ns (44.402%)  route 3.109ns (55.598%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff2/CLK
    SLICE_X59Y23         FDCE                                         r  dff2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff2/q_reg/Q
                         net (fo=9, routed)           0.969     6.528    dff1/q_i_11[1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.324     6.852 f  dff1/q_i_12/O
                         net (fo=1, routed)           0.433     7.285    dff0/q_i_8_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.611 f  dff0/q_i_11/O
                         net (fo=5, routed)           0.678     8.289    db/q_reg_i_2_2
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.152     8.441 r  db/q_i_4__0/O
                         net (fo=1, routed)           0.383     8.824    db/p_0_in[1]
    SLICE_X58Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     9.539 r  db/q_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.539    dff5/CO[0]
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.761 r  dff5/q_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.647    10.407    db/O[0]
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.325    10.732 r  db/q_i_1__2/O
                         net (fo=1, routed)           0.000    10.732    dff4/q_reg_3
    SLICE_X59Y23         FDCE                                         r  dff4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    dff4/CLK
    SLICE_X59Y23         FDCE                                         r  dff4/q_reg/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.075    15.180    dff4/q_reg
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff5/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 2.573ns (46.457%)  route 2.965ns (53.543%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff2/CLK
    SLICE_X59Y23         FDCE                                         r  dff2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff2/q_reg/Q
                         net (fo=9, routed)           0.969     6.528    dff1/q_i_11[1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.324     6.852 f  dff1/q_i_12/O
                         net (fo=1, routed)           0.433     7.285    dff0/q_i_8_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.611 f  dff0/q_i_11/O
                         net (fo=5, routed)           0.678     8.289    db/q_reg_i_2_2
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.152     8.441 r  db/q_i_4__0/O
                         net (fo=1, routed)           0.383     8.824    db/p_0_in[1]
    SLICE_X58Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     9.539 r  db/q_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.539    dff5/CO[0]
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.873 r  dff5/q_reg_i_2__0/O[1]
                         net (fo=1, routed)           0.503    10.376    dff5/Q_next[5]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.303    10.679 r  dff5/q_i_1__1/O
                         net (fo=1, routed)           0.000    10.679    dff5/q_i_1__1_n_0
    SLICE_X59Y23         FDCE                                         r  dff5/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    dff5/CLK
    SLICE_X59Y23         FDCE                                         r  dff5/q_reg/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.032    15.137    dff5/q_reg
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff3/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.331ns (43.372%)  route 3.043ns (56.628%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff2/CLK
    SLICE_X59Y23         FDCE                                         r  dff2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff2/q_reg/Q
                         net (fo=9, routed)           0.969     6.528    dff1/q_i_11[1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.324     6.852 f  dff1/q_i_12/O
                         net (fo=1, routed)           0.433     7.285    dff0/q_i_8_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.611 f  dff0/q_i_11/O
                         net (fo=5, routed)           0.678     8.289    db/q_reg_i_2_2
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.152     8.441 r  db/q_i_4__0/O
                         net (fo=1, routed)           0.383     8.824    db/p_0_in[1]
    SLICE_X58Y22         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.804     9.628 r  db/q_reg_i_2/O[3]
                         net (fo=1, routed)           0.581    10.209    db/Q_next[3]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.306    10.515 r  db/q_i_1__3/O
                         net (fo=1, routed)           0.000    10.515    dff3/q_reg_1
    SLICE_X59Y23         FDCE                                         r  dff3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    dff3/CLK
    SLICE_X59Y23         FDCE                                         r  dff3/q_reg/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.029    15.134    dff3/q_reg
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff6/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 2.477ns (46.326%)  route 2.870ns (53.674%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff2/CLK
    SLICE_X59Y23         FDCE                                         r  dff2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff2/q_reg/Q
                         net (fo=9, routed)           0.969     6.528    dff1/q_i_11[1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.324     6.852 f  dff1/q_i_12/O
                         net (fo=1, routed)           0.433     7.285    dff0/q_i_8_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.611 f  dff0/q_i_11/O
                         net (fo=5, routed)           0.678     8.289    db/q_reg_i_2_2
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.152     8.441 r  db/q_i_4__0/O
                         net (fo=1, routed)           0.383     8.824    db/p_0_in[1]
    SLICE_X58Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     9.539 r  db/q_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.539    dff5/CO[0]
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.778 r  dff5/q_reg_i_2__0/O[2]
                         net (fo=1, routed)           0.408    10.185    dff5/Q_next[6]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.302    10.487 r  dff5/q_i_1__0/O
                         net (fo=1, routed)           0.000    10.487    dff6/q_reg_4
    SLICE_X59Y23         FDCE                                         r  dff6/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    dff6/CLK
    SLICE_X59Y23         FDCE                                         r  dff6/q_reg/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.031    15.136    dff6/q_reg
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff2/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 2.263ns (44.063%)  route 2.873ns (55.937%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff2/CLK
    SLICE_X59Y23         FDCE                                         r  dff2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff2/q_reg/Q
                         net (fo=9, routed)           0.969     6.528    dff1/q_i_11[1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.324     6.852 f  dff1/q_i_12/O
                         net (fo=1, routed)           0.433     7.285    dff0/q_i_8_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.611 f  dff0/q_i_11/O
                         net (fo=5, routed)           0.678     8.289    db/q_reg_i_2_2
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.152     8.441 r  db/q_i_4__0/O
                         net (fo=1, routed)           0.383     8.824    db/p_0_in[1]
    SLICE_X58Y22         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745     9.569 r  db/q_reg_i_2/O[2]
                         net (fo=1, routed)           0.411     9.979    db/Q_next[2]
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.297    10.276 r  db/q_i_1__4/O
                         net (fo=1, routed)           0.000    10.276    dff2/q_reg_3
    SLICE_X59Y23         FDCE                                         r  dff2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    dff2/CLK
    SLICE_X59Y23         FDCE                                         r  dff2/q_reg/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.075    15.180    dff2/q_reg
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 db/button_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 2.249ns (47.154%)  route 2.520ns (52.846%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    db/CLK
    SLICE_X59Y22         FDRE                                         r  db/button_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  db/button_d2_reg[2]/Q
                         net (fo=7, routed)           0.999     6.596    db/button_d2[2]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  db/counter[0]_i_14/O
                         net (fo=1, routed)           0.639     7.360    db/counter[0]_i_14_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  db/counter[0]_i_10/O
                         net (fo=1, routed)           0.882     8.366    db/counter[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.003 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.003    db/counter_reg[0]_i_2_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.120 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.120    db/counter_reg[4]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.237 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.237    db/counter_reg[8]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.354 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    db/counter_reg[12]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.471 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.471    db/counter_reg[16]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.588 r  db/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    db/counter_reg[20]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.911 r  db/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.911    db/counter_reg[24]_i_1_n_6
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    db/CLK
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[25]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.109    15.192    db/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 db/button_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.165ns (46.206%)  route 2.520ns (53.794%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    db/CLK
    SLICE_X59Y22         FDRE                                         r  db/button_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  db/button_d2_reg[2]/Q
                         net (fo=7, routed)           0.999     6.596    db/button_d2[2]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  db/counter[0]_i_14/O
                         net (fo=1, routed)           0.639     7.360    db/counter[0]_i_14_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  db/counter[0]_i_10/O
                         net (fo=1, routed)           0.882     8.366    db/counter[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.003 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.003    db/counter_reg[0]_i_2_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.120 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.120    db/counter_reg[4]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.237 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.237    db/counter_reg[8]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.354 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    db/counter_reg[12]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.471 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.471    db/counter_reg[16]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.588 r  db/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    db/counter_reg[20]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  db/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.827    db/counter_reg[24]_i_1_n_5
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    db/CLK
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[26]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.109    15.192    db/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 db/button_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.145ns (45.976%)  route 2.520ns (54.024%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    db/CLK
    SLICE_X59Y22         FDRE                                         r  db/button_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  db/button_d2_reg[2]/Q
                         net (fo=7, routed)           0.999     6.596    db/button_d2[2]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  db/counter[0]_i_14/O
                         net (fo=1, routed)           0.639     7.360    db/counter[0]_i_14_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  db/counter[0]_i_10/O
                         net (fo=1, routed)           0.882     8.366    db/counter[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.003 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.003    db/counter_reg[0]_i_2_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.120 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.120    db/counter_reg[4]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.237 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.237    db/counter_reg[8]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.354 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    db/counter_reg[12]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.471 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.471    db/counter_reg[16]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.588 r  db/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    db/counter_reg[20]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.807 r  db/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.807    db/counter_reg[24]_i_1_n_7
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    db/CLK
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[24]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.109    15.192    db/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 db/button_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 2.132ns (45.825%)  route 2.520ns (54.175%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    db/CLK
    SLICE_X59Y22         FDRE                                         r  db/button_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  db/button_d2_reg[2]/Q
                         net (fo=7, routed)           0.999     6.596    db/button_d2[2]
    SLICE_X61Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  db/counter[0]_i_14/O
                         net (fo=1, routed)           0.639     7.360    db/counter[0]_i_14_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  db/counter[0]_i_10/O
                         net (fo=1, routed)           0.882     8.366    db/counter[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.003 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.003    db/counter_reg[0]_i_2_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.120 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.120    db/counter_reg[4]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.237 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.237    db/counter_reg[8]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.354 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    db/counter_reg[12]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.471 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.471    db/counter_reg[16]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.794 r  db/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.794    db/counter_reg[20]_i_1_n_6
    SLICE_X60Y22         FDCE                                         r  db/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504    14.845    db/CLK
    SLICE_X60Y22         FDCE                                         r  db/counter_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.109    15.193    db/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 db/button_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/button_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    db/CLK
    SLICE_X59Y20         FDRE                                         r  db/button_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  db/button_d1_reg[1]/Q
                         net (fo=1, routed)           0.112     1.721    db/button_d1[1]
    SLICE_X59Y21         FDRE                                         r  db/button_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.852     1.979    db/CLK
    SLICE_X59Y21         FDRE                                         r  db/button_d2_reg[1]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.070     1.551    db/button_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 db/button_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/button_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    db/CLK
    SLICE_X58Y21         FDRE                                         r  db/button_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  db/button_d1_reg[3]/Q
                         net (fo=1, routed)           0.114     1.722    db/button_d1[3]
    SLICE_X58Y21         FDRE                                         r  db/button_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.852     1.979    db/CLK
    SLICE_X58Y21         FDRE                                         r  db/button_d2_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.070     1.537    db/button_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 db/button_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/button_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.231%)  route 0.154ns (44.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    db/CLK
    SLICE_X58Y21         FDRE                                         r  db/button_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  db/button_d2_reg[4]/Q
                         net (fo=7, routed)           0.154     1.762    db/button_d2[4]
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.049     1.811 r  db/button_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    db/button_out[4]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  db/button_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    db/CLK
    SLICE_X61Y22         FDCE                                         r  db/button_out_reg[4]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.107     1.587    db/button_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y27         FDCE                                         r  ss/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  ss/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.746    ss/refresh_counter_reg_n_0_[14]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  ss/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    ss/refresh_counter_reg[12]_i_1_n_5
    SLICE_X60Y27         FDCE                                         r  ss/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    ss/CLK
    SLICE_X60Y27         FDCE                                         r  ss/refresh_counter_reg[14]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.134     1.601    ss/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    ss/CLK
    SLICE_X60Y24         FDCE                                         r  ss/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ss/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.743    ss/refresh_counter_reg_n_0_[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  ss/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    ss/refresh_counter_reg[0]_i_1_n_5
    SLICE_X60Y24         FDCE                                         r  ss/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    ss/CLK
    SLICE_X60Y24         FDCE                                         r  ss/refresh_counter_reg[2]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.134     1.598    ss/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    ss/CLK
    SLICE_X60Y26         FDCE                                         r  ss/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  ss/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.744    ss/refresh_counter_reg_n_0_[10]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  ss/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    ss/refresh_counter_reg[8]_i_1_n_5
    SLICE_X60Y26         FDCE                                         r  ss/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.849     1.976    ss/CLK
    SLICE_X60Y26         FDCE                                         r  ss/refresh_counter_reg[10]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.134     1.599    ss/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 db/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.273ns (66.686%)  route 0.136ns (33.314%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    db/CLK
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  db/counter_reg[25]/Q
                         net (fo=30, routed)          0.136     1.766    db/counter_reg[25]
    SLICE_X60Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  db/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.811    db/counter[20]_i_2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.875 r  db/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    db/counter_reg[20]_i_1_n_4
    SLICE_X60Y22         FDCE                                         r  db/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    db/CLK
    SLICE_X60Y22         FDCE                                         r  db/counter_reg[23]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.134     1.614    db/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.127     1.758    ss/LED_activating_counter[0]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  ss/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    ss/refresh_counter_reg[16]_i_1_n_5
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.852     1.979    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.134     1.601    ss/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 db/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/button_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.215ns (55.812%)  route 0.170ns (44.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    db/CLK
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  db/counter_reg[25]/Q
                         net (fo=30, routed)          0.170     1.799    db/counter_reg[25]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.051     1.850 r  db/button_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    db/button_out[0]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  db/button_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    db/CLK
    SLICE_X61Y22         FDCE                                         r  db/button_out_reg[0]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.102     1.582    db/button_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 db/button_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.506%)  route 0.174ns (40.495%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    db/CLK
    SLICE_X59Y22         FDRE                                         r  db/button_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  db/button_d2_reg[0]/Q
                         net (fo=7, routed)           0.174     1.782    db/button_d2[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  db/counter[24]_i_4/O
                         net (fo=1, routed)           0.000     1.827    db/counter[24]_i_4_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  db/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    db/counter_reg[24]_i_1_n_7
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.849     1.976    db/CLK
    SLICE_X60Y23         FDCE                                         r  db/counter_reg[24]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.134     1.612    db/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   db/button_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   db/button_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   db/button_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   db/button_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   db/button_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   db/button_d2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   db/button_d2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   db/button_d2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   db/button_d2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   db/button_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   db/button_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   db/button_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   db/button_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   db/button_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   db/button_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   db/button_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   db/button_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   db/button_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   db/button_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   db/button_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   db/button_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   db/button_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   db/button_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   db/button_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   db/button_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   db/button_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   db/button_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   db/button_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   db/button_d1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.543ns  (logic 5.821ns (46.410%)  route 6.722ns (53.590%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=16, routed)          1.233     6.793    dff5/Q[3]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.299     7.092 r  dff5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.092    ss/led_out_OBUF[6]_inst_i_16[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.732 r  ss/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.244     8.975    dff6/led_out_OBUF[6]_inst_i_8_0[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.306     9.281 r  dff6/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.656     9.937    dff6/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.061 r  dff6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.815    10.877    ss/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.001 f  ss/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.965    11.965    ss/refresh_counter_reg[19]_1
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.150    12.115 r  ss/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.809    13.924    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.759    17.683 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.683    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.528ns  (logic 5.786ns (46.184%)  route 6.742ns (53.816%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=16, routed)          1.233     6.793    dff5/Q[3]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.299     7.092 r  dff5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.092    ss/led_out_OBUF[6]_inst_i_16[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.732 r  ss/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.244     8.975    dff6/led_out_OBUF[6]_inst_i_8_0[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.306     9.281 r  dff6/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.656     9.937    dff6/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.061 f  dff6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.815    10.877    ss/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  ss/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.968    11.968    dff6/led_out[0]_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.150    12.118 r  dff6/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826    13.944    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.724    17.668 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.668    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.392ns  (logic 5.567ns (44.929%)  route 6.824ns (55.071%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=16, routed)          1.233     6.793    dff5/Q[3]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.299     7.092 r  dff5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.092    ss/led_out_OBUF[6]_inst_i_16[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.732 r  ss/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.244     8.975    dff6/led_out_OBUF[6]_inst_i_8_0[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.306     9.281 r  dff6/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.656     9.937    dff6/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.061 f  dff6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.815    10.877    ss/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  ss/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.968    11.968    dff6/led_out[0]_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.092 r  dff6/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.908    14.000    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.532 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.532    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.280ns  (logic 5.775ns (47.026%)  route 6.505ns (52.974%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=16, routed)          1.233     6.793    dff5/Q[3]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.299     7.092 r  dff5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.092    ss/led_out_OBUF[6]_inst_i_16[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.732 r  ss/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.244     8.975    dff6/led_out_OBUF[6]_inst_i_8_0[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.306     9.281 r  dff6/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.656     9.937    dff6/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.061 f  dff6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.815    10.877    ss/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  ss/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.883    11.884    dff6/led_out[0]_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.148    12.032 r  dff6/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674    13.705    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.715    17.420 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.420    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 5.572ns (45.621%)  route 6.641ns (54.379%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=16, routed)          1.233     6.793    dff5/Q[3]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.299     7.092 r  dff5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.092    ss/led_out_OBUF[6]_inst_i_16[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.732 r  ss/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.244     8.975    dff6/led_out_OBUF[6]_inst_i_8_0[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.306     9.281 r  dff6/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.656     9.937    dff6/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.061 f  dff6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.815    10.877    ss/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  ss/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.883    11.884    dff6/led_out[0]_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    12.008 r  dff6/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.810    13.817    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.353 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.353    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.168ns  (logic 5.540ns (45.533%)  route 6.628ns (54.467%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=16, routed)          1.233     6.793    dff5/Q[3]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.299     7.092 r  dff5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.092    ss/led_out_OBUF[6]_inst_i_16[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.732 r  ss/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.244     8.975    dff6/led_out_OBUF[6]_inst_i_8_0[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.306     9.281 r  dff6/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.656     9.937    dff6/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.061 f  dff6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.815    10.877    ss/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  ss/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.965    11.965    ss/refresh_counter_reg[19]_1
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.124    12.089 r  ss/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.714    13.804    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.308 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.308    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.795ns  (logic 5.565ns (47.182%)  route 6.230ns (52.818%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=16, routed)          1.233     6.793    dff5/Q[3]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.299     7.092 r  dff5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.092    ss/led_out_OBUF[6]_inst_i_16[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.732 r  ss/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           1.244     8.975    dff6/led_out_OBUF[6]_inst_i_8_0[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.306     9.281 r  dff6/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.656     9.937    dff6/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.061 f  dff6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.815    10.877    ss/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.001 r  ss/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.621    11.622    ss/refresh_counter_reg[19]_1
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  ss/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.660    13.406    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.935 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.935    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.393ns (56.327%)  route 3.406ns (43.673%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.623     5.144    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  ss/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          1.508     7.170    ss/LED_activating_counter[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.150     7.320 r  ss/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.898     9.218    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.943 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.943    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 4.388ns (58.160%)  route 3.157ns (41.840%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.623     5.144    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.327     6.989    ss/LED_activating_counter[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.152     7.141 r  ss/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.830     8.971    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.689 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.689    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 4.375ns (61.805%)  route 2.704ns (38.195%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.623     5.144    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  ss/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.987     6.650    ss/LED_activating_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.150     6.800 r  ss/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.516    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.223 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.223    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.409ns (70.504%)  route 0.590ns (29.496%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.261     1.892    ss/LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.937 r  ss/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.266    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.466 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.466    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.480ns (70.494%)  route 0.620ns (29.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.261     1.892    ss/LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.046     1.938 r  ss/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.297    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.567 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.567    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.484ns (64.203%)  route 0.827ns (35.797%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.419     2.051    dff6/LED_activating_counter[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.096 f  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.077     2.173    ss/led_out[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.218 r  ss/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.549    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.779 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.779    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.491ns (63.038%)  route 0.874ns (36.962%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  ss/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.465     2.096    ss/LED_activating_counter[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.049     2.145 r  ss/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.555    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.833 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.833    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.533ns (62.746%)  route 0.910ns (37.254%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.419     2.051    dff6/LED_activating_counter[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.096 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.163     2.259    dff6/refresh_counter_reg[19]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.046     2.305 r  dff6/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.632    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.910 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.910    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.494ns (61.128%)  route 0.950ns (38.872%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.514     2.145    ss/LED_activating_counter[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.044     2.189 r  ss/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.436     2.625    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.911 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.911    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.490ns (60.450%)  route 0.975ns (39.550%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.419     2.051    dff6/LED_activating_counter[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.096 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.163     2.259    dff6/refresh_counter_reg[19]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.304 r  dff6/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.696    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.933 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.933    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.460ns (56.061%)  route 1.144ns (43.939%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.419     2.051    dff6/LED_activating_counter[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.096 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.366     2.462    ss/led_out[1]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.507 r  ss/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.865    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.071 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.071    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.540ns (57.026%)  route 1.160ns (42.974%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.419     2.051    dff6/LED_activating_counter[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.096 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.368     2.464    dff6/refresh_counter_reg[19]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.044     2.508 r  dff6/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.881    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.287     4.167 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.167    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.486ns (54.849%)  route 1.224ns (45.151%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.419     2.051    dff6/LED_activating_counter[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.096 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.368     2.464    dff6/refresh_counter_reg[19]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.045     2.509 r  dff6/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.436     2.945    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.177 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.177    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.453ns (24.304%)  route 4.525ns (75.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.525     5.978    ss/reset_IBUF
    SLICE_X60Y28         FDCE                                         f  ss/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.506     4.847    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.453ns (24.304%)  route 4.525ns (75.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.525     5.978    ss/reset_IBUF
    SLICE_X60Y28         FDCE                                         f  ss/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.506     4.847    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.453ns (24.304%)  route 4.525ns (75.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.525     5.978    ss/reset_IBUF
    SLICE_X60Y28         FDCE                                         f  ss/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.506     4.847    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.453ns (24.304%)  route 4.525ns (75.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.525     5.978    ss/reset_IBUF
    SLICE_X60Y28         FDCE                                         f  ss/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.506     4.847    ss/CLK
    SLICE_X60Y28         FDCE                                         r  ss/refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.453ns (24.880%)  route 4.386ns (75.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.386     5.839    ss/reset_IBUF
    SLICE_X60Y27         FDCE                                         f  ss/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    ss/CLK
    SLICE_X60Y27         FDCE                                         r  ss/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.453ns (24.880%)  route 4.386ns (75.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.386     5.839    ss/reset_IBUF
    SLICE_X60Y27         FDCE                                         f  ss/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    ss/CLK
    SLICE_X60Y27         FDCE                                         r  ss/refresh_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.453ns (24.880%)  route 4.386ns (75.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.386     5.839    ss/reset_IBUF
    SLICE_X60Y27         FDCE                                         f  ss/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    ss/CLK
    SLICE_X60Y27         FDCE                                         r  ss/refresh_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.453ns (24.880%)  route 4.386ns (75.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.386     5.839    ss/reset_IBUF
    SLICE_X60Y27         FDCE                                         f  ss/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    ss/CLK
    SLICE_X60Y27         FDCE                                         r  ss/refresh_counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.453ns (25.529%)  route 4.238ns (74.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.238     5.691    ss/reset_IBUF
    SLICE_X60Y26         FDCE                                         f  ss/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    ss/CLK
    SLICE_X60Y26         FDCE                                         r  ss/refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ss/refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.453ns (25.529%)  route 4.238ns (74.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.238     5.691    ss/reset_IBUF
    SLICE_X60Y26         FDCE                                         f  ss/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    ss/CLK
    SLICE_X60Y26         FDCE                                         r  ss/refresh_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_input[1]
                            (input port)
  Destination:            db/button_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.219ns (14.621%)  route 1.281ns (85.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_input[1] (IN)
                         net (fo=0)                   0.000     0.000    button_input[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_input_IBUF[1]_inst/O
                         net (fo=1, routed)           1.281     1.500    db/D[1]
    SLICE_X59Y20         FDRE                                         r  db/button_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    db/CLK
    SLICE_X59Y20         FDRE                                         r  db/button_d1_reg[1]/C

Slack:                    inf
  Source:                 button_input[0]
                            (input port)
  Destination:            db/button_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.222ns (14.609%)  route 1.297ns (85.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  button_input[0] (IN)
                         net (fo=0)                   0.000     0.000    button_input[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  button_input_IBUF[0]_inst/O
                         net (fo=1, routed)           1.297     1.519    db/D[0]
    SLICE_X59Y22         FDRE                                         r  db/button_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    db/CLK
    SLICE_X59Y22         FDRE                                         r  db/button_d1_reg[0]/C

Slack:                    inf
  Source:                 button_input[3]
                            (input port)
  Destination:            db/button_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.219ns (14.155%)  route 1.330ns (85.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_input[3] (IN)
                         net (fo=0)                   0.000     0.000    button_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_input_IBUF[3]_inst/O
                         net (fo=1, routed)           1.330     1.549    db/D[3]
    SLICE_X58Y21         FDRE                                         r  db/button_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.852     1.979    db/CLK
    SLICE_X58Y21         FDRE                                         r  db/button_d1_reg[3]/C

Slack:                    inf
  Source:                 button_input[4]
                            (input port)
  Destination:            db/button_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.210ns (13.052%)  route 1.396ns (86.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  button_input[4] (IN)
                         net (fo=0)                   0.000     0.000    button_input[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  button_input_IBUF[4]_inst/O
                         net (fo=1, routed)           1.396     1.605    db/D[4]
    SLICE_X58Y21         FDRE                                         r  db/button_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.852     1.979    db/CLK
    SLICE_X58Y21         FDRE                                         r  db/button_d1_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.221ns (13.739%)  route 1.387ns (86.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.387     1.608    db/reset_IBUF
    SLICE_X60Y17         FDPE                                         f  db/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    db/CLK
    SLICE_X60Y17         FDPE                                         r  db/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.221ns (13.739%)  route 1.387ns (86.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.387     1.608    db/reset_IBUF
    SLICE_X60Y17         FDCE                                         f  db/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    db/CLK
    SLICE_X60Y17         FDCE                                         r  db/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.221ns (13.739%)  route 1.387ns (86.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.387     1.608    db/reset_IBUF
    SLICE_X60Y17         FDCE                                         f  db/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    db/CLK
    SLICE_X60Y17         FDCE                                         r  db/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.221ns (13.739%)  route 1.387ns (86.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.387     1.608    db/reset_IBUF
    SLICE_X60Y17         FDCE                                         f  db/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    db/CLK
    SLICE_X60Y17         FDCE                                         r  db/counter_reg[3]/C

Slack:                    inf
  Source:                 button_input[2]
                            (input port)
  Destination:            db/button_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.221ns (13.544%)  route 1.408ns (86.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  button_input[2] (IN)
                         net (fo=0)                   0.000     0.000    button_input[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  button_input_IBUF[2]_inst/O
                         net (fo=1, routed)           1.408     1.628    db/D[2]
    SLICE_X59Y22         FDRE                                         r  db/button_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    db/CLK
    SLICE_X59Y22         FDRE                                         r  db/button_d1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.221ns (13.219%)  route 1.451ns (86.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.451     1.672    db/reset_IBUF
    SLICE_X60Y18         FDCE                                         f  db/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    db/CLK
    SLICE_X60Y18         FDCE                                         r  db/counter_reg[4]/C





