/*
 * TBM Register definitions for CRL APB control registers for clock controller.
 *
 * Copyright (c) 2018 Xilinx Inc.
 *
 * Autogenerated by xregtbm.py 2018-07-20.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#define R_CRL_ERR_CTRL	0x0
#define   CRL_ERR_CTRL_SLVERR_ENABLE_WIDTH	1
#define   CRL_ERR_CTRL_SLVERR_ENABLE_SHIFT	0

#define R_CRL_IR_STATUS	0x4
#define   CRL_IR_STATUS_ADDR_DECODE_ERR_WIDTH	1
#define   CRL_IR_STATUS_ADDR_DECODE_ERR_SHIFT	0

#define R_CRL_IR_MASK	0x8
#define   CRL_IR_MASK_ADDR_DECODE_ERR_WIDTH	1
#define   CRL_IR_MASK_ADDR_DECODE_ERR_SHIFT	0

#define R_CRL_IR_ENABLE	0xc
#define   CRL_IR_ENABLE_ADDR_DECODE_ERR_WIDTH	1
#define   CRL_IR_ENABLE_ADDR_DECODE_ERR_SHIFT	0

#define R_CRL_IR_DISABLE	0x10
#define   CRL_IR_DISABLE_ADDR_DECODE_ERR_WIDTH	1
#define   CRL_IR_DISABLE_ADDR_DECODE_ERR_SHIFT	0

#define R_CRL_ECO	0x18
#define   CRL_ECO_ECO_WIDTH	32
#define   CRL_ECO_ECO_SHIFT	0

#define R_CRL_WPROT	0x1c
#define   CRL_WPROT_ACTIVE_WIDTH	1
#define   CRL_WPROT_ACTIVE_SHIFT	0

#define R_CRL_PLL_CLK_OTHER_DMN	0x20
#define   CRL_PLL_CLK_OTHER_DMN_APLL_BYPASS_WIDTH	1
#define   CRL_PLL_CLK_OTHER_DMN_APLL_BYPASS_SHIFT	0

#define R_CRL_RPLL_CTRL	0x40
#define   CRL_RPLL_CTRL_POST_SRC_WIDTH	3
#define   CRL_RPLL_CTRL_POST_SRC_SHIFT	24
#define   CRL_RPLL_CTRL_PRE_SRC_WIDTH	3
#define   CRL_RPLL_CTRL_PRE_SRC_SHIFT	20
#define   CRL_RPLL_CTRL_CLKOUTDIV_WIDTH	2
#define   CRL_RPLL_CTRL_CLKOUTDIV_SHIFT	16
#define   CRL_RPLL_CTRL_FBDIV_WIDTH	8
#define   CRL_RPLL_CTRL_FBDIV_SHIFT	8
#define   CRL_RPLL_CTRL_BYPASS_WIDTH	1
#define   CRL_RPLL_CTRL_BYPASS_SHIFT	3
#define   CRL_RPLL_CTRL_RESET_WIDTH	1
#define   CRL_RPLL_CTRL_RESET_SHIFT	0

#define R_CRL_RPLL_CFG	0x44
#define   CRL_RPLL_CFG_LOCK_DLY_WIDTH	7
#define   CRL_RPLL_CFG_LOCK_DLY_SHIFT	25
#define   CRL_RPLL_CFG_LOCK_CNT_WIDTH	10
#define   CRL_RPLL_CFG_LOCK_CNT_SHIFT	13
#define   CRL_RPLL_CFG_LFHF_WIDTH	2
#define   CRL_RPLL_CFG_LFHF_SHIFT	10
#define   CRL_RPLL_CFG_CP_WIDTH	4
#define   CRL_RPLL_CFG_CP_SHIFT	5
#define   CRL_RPLL_CFG_RES_WIDTH	4
#define   CRL_RPLL_CFG_RES_SHIFT	0

#define R_CRL_RPLL_FRAC_CFG	0x48
#define   CRL_RPLL_FRAC_CFG_ENABLED_WIDTH	1
#define   CRL_RPLL_FRAC_CFG_ENABLED_SHIFT	31
#define   CRL_RPLL_FRAC_CFG_SEED_WIDTH	3
#define   CRL_RPLL_FRAC_CFG_SEED_SHIFT	22
#define   CRL_RPLL_FRAC_CFG_ALGRTHM_WIDTH	1
#define   CRL_RPLL_FRAC_CFG_ALGRTHM_SHIFT	19
#define   CRL_RPLL_FRAC_CFG_ORDER_WIDTH	1
#define   CRL_RPLL_FRAC_CFG_ORDER_SHIFT	18
#define   CRL_RPLL_FRAC_CFG_DATA_WIDTH	16
#define   CRL_RPLL_FRAC_CFG_DATA_SHIFT	0

#define R_CRL_PLL_STATUS	0x50
#define   CRL_PLL_STATUS_RPLL_STABLE_WIDTH	1
#define   CRL_PLL_STATUS_RPLL_STABLE_SHIFT	2
#define   CRL_PLL_STATUS_RPLL_LOCK_WIDTH	1
#define   CRL_PLL_STATUS_RPLL_LOCK_SHIFT	0

#define R_CRL_PLL_REG0	0x5c
#define   CRL_PLL_REG0_FREQ_COMP_WIDTH	3
#define   CRL_PLL_REG0_FREQ_COMP_SHIFT	22
#define   CRL_PLL_REG0_LOCK_SAT_HIGH_WIDTH	10
#define   CRL_PLL_REG0_LOCK_SAT_HIGH_SHIFT	12
#define   CRL_PLL_REG0_UNLOCK_CNT_WIDTH	10
#define   CRL_PLL_REG0_UNLOCK_CNT_SHIFT	2

#define R_CRL_PLL_REG1	0x60
#define   CRL_PLL_REG1_EN_VCO_DIV1_WIDTH	1
#define   CRL_PLL_REG1_EN_VCO_DIV1_SHIFT	29
#define   CRL_PLL_REG1_EN_VCO_DIV6_WIDTH	1
#define   CRL_PLL_REG1_EN_VCO_DIV6_SHIFT	28
#define   CRL_PLL_REG1_EN_SYNC_CK_TEST_WIDTH	1
#define   CRL_PLL_REG1_EN_SYNC_CK_TEST_SHIFT	27
#define   CRL_PLL_REG1_VCO_STARTUP_HYST_DISABLE_WIDTH	1
#define   CRL_PLL_REG1_VCO_STARTUP_HYST_DISABLE_SHIFT	25
#define   CRL_PLL_REG1_VCO_STARTUP_ALT_EN_WIDTH	1
#define   CRL_PLL_REG1_VCO_STARTUP_ALT_EN_SHIFT	24
#define   CRL_PLL_REG1_VCO_STARTUP_ADJ_WIDTH	1
#define   CRL_PLL_REG1_VCO_STARTUP_ADJ_SHIFT	23
#define   CRL_PLL_REG1_VCO_KICK_DISABLE_WIDTH	1
#define   CRL_PLL_REG1_VCO_KICK_DISABLE_SHIFT	22
#define   CRL_PLL_REG1_VCO_GATE_CCI_B_WIDTH	1
#define   CRL_PLL_REG1_VCO_GATE_CCI_B_SHIFT	21
#define   CRL_PLL_REG1_VCO_HIGH_RANGE_EN_WIDTH	1
#define   CRL_PLL_REG1_VCO_HIGH_RANGE_EN_SHIFT	20
#define   CRL_PLL_REG1_PFD_STARTUP_WIDTH	1
#define   CRL_PLL_REG1_PFD_STARTUP_SHIFT	19
#define   CRL_PLL_REG1_PFD_WIDTH	7
#define   CRL_PLL_REG1_PFD_SHIFT	12
#define   CRL_PLL_REG1_SEL_SLIPD_WIDTH	1
#define   CRL_PLL_REG1_SEL_SLIPD_SHIFT	11
#define   CRL_PLL_REG1_SENSE_TEST_EN_WIDTH	1
#define   CRL_PLL_REG1_SENSE_TEST_EN_SHIFT	10
#define   CRL_PLL_REG1_SPARE_ANALOG_WIDTH	5
#define   CRL_PLL_REG1_SPARE_ANALOG_SHIFT	5
#define   CRL_PLL_REG1_SPARE_DIGITAL_WIDTH	5
#define   CRL_PLL_REG1_SPARE_DIGITAL_SHIFT	0

#define R_CRL_PLL_REG2	0x64
#define   CRL_PLL_REG2_SUP_SEL_VCCINT_WIDTH	1
#define   CRL_PLL_REG2_SUP_SEL_VCCINT_SHIFT	28
#define   CRL_PLL_REG2_SUP_SEL_VCCAUX_WIDTH	1
#define   CRL_PLL_REG2_SUP_SEL_VCCAUX_SHIFT	27
#define   CRL_PLL_REG2_SUP_SEL_VBG_WIDTH	1
#define   CRL_PLL_REG2_SUP_SEL_VBG_SHIFT	26
#define   CRL_PLL_REG2_SUP_SEL_AVDD_WIDTH	1
#define   CRL_PLL_REG2_SUP_SEL_AVDD_SHIFT	25
#define   CRL_PLL_REG2_SUP_SEL_VBGHALF_WIDTH	1
#define   CRL_PLL_REG2_SUP_SEL_VBGHALF_SHIFT	24
#define   CRL_PLL_REG2_VLF_HIGH_SEL_WIDTH	2
#define   CRL_PLL_REG2_VLF_HIGH_SEL_SHIFT	18
#define   CRL_PLL_REG2_VLF_VALID_SEL_WIDTH	3
#define   CRL_PLL_REG2_VLF_VALID_SEL_SHIFT	15
#define   CRL_PLL_REG2_VLF_VALID_PWDN_WIDTH	1
#define   CRL_PLL_REG2_VLF_VALID_PWDN_SHIFT	14
#define   CRL_PLL_REG2_VLF_HIGH_PWDN_B_WIDTH	1
#define   CRL_PLL_REG2_VLF_HIGH_PWDN_B_SHIFT	13
#define   CRL_PLL_REG2_LF_LOW_SEL_WIDTH	1
#define   CRL_PLL_REG2_LF_LOW_SEL_SHIFT	12
#define   CRL_PLL_REG2_LF_NEN_WIDTH	2
#define   CRL_PLL_REG2_LF_NEN_SHIFT	10
#define   CRL_PLL_REG2_LF_PEN_WIDTH	2
#define   CRL_PLL_REG2_LF_PEN_SHIFT	8
#define   CRL_PLL_REG2_MAN_LF_WIDTH	3
#define   CRL_PLL_REG2_MAN_LF_SHIFT	4
#define   CRL_PLL_REG2_ANALOG_MISC_WIDTH	4
#define   CRL_PLL_REG2_ANALOG_MISC_SHIFT	0

#define R_CRL_PLL_REG3	0x68
#define   CRL_PLL_REG3_REGLPF_RES_SHORT_WIDTH	1
#define   CRL_PLL_REG3_REGLPF_RES_SHORT_SHIFT	24
#define   CRL_PLL_REG3_CP_RES_L_WIDTH	2
#define   CRL_PLL_REG3_CP_RES_L_SHIFT	22
#define   CRL_PLL_REG3_CP_RES_H_WIDTH	2
#define   CRL_PLL_REG3_CP_RES_H_SHIFT	20
#define   CRL_PLL_REG3_CP_OPAMP_BN_WIDTH	1
#define   CRL_PLL_REG3_CP_OPAMP_BN_SHIFT	19
#define   CRL_PLL_REG3_CP_BIAS_TRIP_SET_WIDTH	1
#define   CRL_PLL_REG3_CP_BIAS_TRIP_SET_SHIFT	18
#define   CRL_PLL_REG3_HVLF_CNT_TEST_EN_WIDTH	1
#define   CRL_PLL_REG3_HVLF_CNT_TEST_EN_SHIFT	17
#define   CRL_PLL_REG3_HVLF_CNT_TEST_WIDTH	6
#define   CRL_PLL_REG3_HVLF_CNT_TEST_SHIFT	11
#define   CRL_PLL_REG3_AVDD_COMP_SET_WIDTH	3
#define   CRL_PLL_REG3_AVDD_COMP_SET_SHIFT	8
#define   CRL_PLL_REG3_AVDD_VBG_PD_WIDTH	3
#define   CRL_PLL_REG3_AVDD_VBG_PD_SHIFT	5
#define   CRL_PLL_REG3_AVDD_VBG_SEL_WIDTH	5
#define   CRL_PLL_REG3_AVDD_VBG_SEL_SHIFT	0

#define R_CRL_PLL_REG4	0x6c
#define   CRL_PLL_REG4_FORCE_SENSE_SHORT_WIDTH	1
#define   CRL_PLL_REG4_FORCE_SENSE_SHORT_SHIFT	29
#define   CRL_PLL_REG4_FRACT_TEST_SEL_WIDTH	3
#define   CRL_PLL_REG4_FRACT_TEST_SEL_SHIFT	26
#define   CRL_PLL_REG4_FRACT_TEST_EN_WIDTH	1
#define   CRL_PLL_REG4_FRACT_TEST_EN_SHIFT	25
#define   CRL_PLL_REG4_TC_GEN_MODE_WIDTH	1
#define   CRL_PLL_REG4_TC_GEN_MODE_SHIFT	24
#define   CRL_PLL_REG4_TESTOUT3_MUX_SEL_WIDTH	6
#define   CRL_PLL_REG4_TESTOUT3_MUX_SEL_SHIFT	18
#define   CRL_PLL_REG4_TESTOUT2_MUX_SEL_WIDTH	6
#define   CRL_PLL_REG4_TESTOUT2_MUX_SEL_SHIFT	12
#define   CRL_PLL_REG4_TESTOUT1_MUX_SEL_WIDTH	6
#define   CRL_PLL_REG4_TESTOUT1_MUX_SEL_SHIFT	6
#define   CRL_PLL_REG4_TESTOUT0_MUX_SEL_WIDTH	6
#define   CRL_PLL_REG4_TESTOUT0_MUX_SEL_SHIFT	0

#define R_CRL_PLL_REG5	0x70
#define   CRL_PLL_REG5_VLF_SWITCH_SEL_WIDTH	3
#define   CRL_PLL_REG5_VLF_SWITCH_SEL_SHIFT	9
#define   CRL_PLL_REG5_VCO_SINGLE_BAND_DEFAULT_WIDTH	1
#define   CRL_PLL_REG5_VCO_SINGLE_BAND_DEFAULT_SHIFT	8
#define   CRL_PLL_REG5_VCO_BAND_MODE_WIDTH	1
#define   CRL_PLL_REG5_VCO_BAND_MODE_SHIFT	7
#define   CRL_PLL_REG5_VLF_HIGH_EN_WIDTH	1
#define   CRL_PLL_REG5_VLF_HIGH_EN_SHIFT	6
#define   CRL_PLL_REG5_VLF_SWITCH_PWDN_WIDTH	1
#define   CRL_PLL_REG5_VLF_SWITCH_PWDN_SHIFT	5
#define   CRL_PLL_REG5_TEST_PLL_CK_SEL_WIDTH	3
#define   CRL_PLL_REG5_TEST_PLL_CK_SEL_SHIFT	2
#define   CRL_PLL_REG5_FRACT_TEST_CK_SEL_WIDTH	1
#define   CRL_PLL_REG5_FRACT_TEST_CK_SEL_SHIFT	1
#define   CRL_PLL_REG5_FBCLK_PREDIV2_WIDTH	1
#define   CRL_PLL_REG5_FBCLK_PREDIV2_SHIFT	0

#define R_CRL_PLL_REG6	0x74
#define   CRL_PLL_REG6_CONTROL_1_WIDTH	16
#define   CRL_PLL_REG6_CONTROL_1_SHIFT	16
#define   CRL_PLL_REG6_CONTROL_0_WIDTH	16
#define   CRL_PLL_REG6_CONTROL_0_SHIFT	0

#define R_CRL_PLL_REG7	0x78
#define   CRL_PLL_REG7_CONTROL_3_WIDTH	16
#define   CRL_PLL_REG7_CONTROL_3_SHIFT	16
#define   CRL_PLL_REG7_CONTROL_2_WIDTH	16
#define   CRL_PLL_REG7_CONTROL_2_SHIFT	0

#define R_CRL_PLL_REG8	0x80
#define   CRL_PLL_REG8_CONTROL_5_WIDTH	16
#define   CRL_PLL_REG8_CONTROL_5_SHIFT	16
#define   CRL_PLL_REG8_CONTROL_4_WIDTH	16
#define   CRL_PLL_REG8_CONTROL_4_SHIFT	0

#define R_CRL_PLL_REG9	0x84
#define   CRL_PLL_REG9_CONTROL_7_WIDTH	16
#define   CRL_PLL_REG9_CONTROL_7_SHIFT	16
#define   CRL_PLL_REG9_CONTROL_6_WIDTH	16
#define   CRL_PLL_REG9_CONTROL_6_SHIFT	0

#define R_CRL_RPLL_TO_XPD_CTRL	0x100
#define   CRL_RPLL_TO_XPD_CTRL_CLKACT_WIDTH	1
#define   CRL_RPLL_TO_XPD_CTRL_CLKACT_SHIFT	25
#define   CRL_RPLL_TO_XPD_CTRL_DIVISOR0_WIDTH	10
#define   CRL_RPLL_TO_XPD_CTRL_DIVISOR0_SHIFT	8

#define R_CRL_LPD_TOP_SWITCH_CTRL	0x104
#define   CRL_LPD_TOP_SWITCH_CTRL_CLKACT_ADMA_WIDTH	1
#define   CRL_LPD_TOP_SWITCH_CTRL_CLKACT_ADMA_SHIFT	26
#define   CRL_LPD_TOP_SWITCH_CTRL_CLKACT_WIDTH	1
#define   CRL_LPD_TOP_SWITCH_CTRL_CLKACT_SHIFT	25
#define   CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0_WIDTH	10
#define   CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0_SHIFT	8
#define   CRL_LPD_TOP_SWITCH_CTRL_SRCSEL_WIDTH	3
#define   CRL_LPD_TOP_SWITCH_CTRL_SRCSEL_SHIFT	0

#define R_CRL_LPD_LSBUS_CTRL	0x108
#define   CRL_LPD_LSBUS_CTRL_CLKACT_WIDTH	1
#define   CRL_LPD_LSBUS_CTRL_CLKACT_SHIFT	25
#define   CRL_LPD_LSBUS_CTRL_DIVISOR0_WIDTH	10
#define   CRL_LPD_LSBUS_CTRL_DIVISOR0_SHIFT	8
#define   CRL_LPD_LSBUS_CTRL_SRCSEL_WIDTH	3
#define   CRL_LPD_LSBUS_CTRL_SRCSEL_SHIFT	0

#define R_CRL_CPU_R5_CTRL	0x10c
#define   CRL_CPU_R5_CTRL_CLKACT_OCM2_WIDTH	1
#define   CRL_CPU_R5_CTRL_CLKACT_OCM2_SHIFT	28
#define   CRL_CPU_R5_CTRL_CLKACT_OCM_WIDTH	1
#define   CRL_CPU_R5_CTRL_CLKACT_OCM_SHIFT	27
#define   CRL_CPU_R5_CTRL_CLKACT_CORE_WIDTH	1
#define   CRL_CPU_R5_CTRL_CLKACT_CORE_SHIFT	26
#define   CRL_CPU_R5_CTRL_CLKACT_WIDTH	1
#define   CRL_CPU_R5_CTRL_CLKACT_SHIFT	25
#define   CRL_CPU_R5_CTRL_DIVISOR0_WIDTH	10
#define   CRL_CPU_R5_CTRL_DIVISOR0_SHIFT	8
#define   CRL_CPU_R5_CTRL_SRCSEL_WIDTH	3
#define   CRL_CPU_R5_CTRL_SRCSEL_SHIFT	0

#define R_CRL_IOU_SWITCH_CTRL	0x114
#define   CRL_IOU_SWITCH_CTRL_CLKACT_WIDTH	1
#define   CRL_IOU_SWITCH_CTRL_CLKACT_SHIFT	25
#define   CRL_IOU_SWITCH_CTRL_DIVISOR0_WIDTH	10
#define   CRL_IOU_SWITCH_CTRL_DIVISOR0_SHIFT	8
#define   CRL_IOU_SWITCH_CTRL_SRCSEL_WIDTH	3
#define   CRL_IOU_SWITCH_CTRL_SRCSEL_SHIFT	0

#define R_CRL_GEM0_REF_CTRL	0x118
#define   CRL_GEM0_REF_CTRL_CLKACT_RX_WIDTH	1
#define   CRL_GEM0_REF_CTRL_CLKACT_RX_SHIFT	27
#define   CRL_GEM0_REF_CTRL_CLKACT_TX_WIDTH	1
#define   CRL_GEM0_REF_CTRL_CLKACT_TX_SHIFT	26
#define   CRL_GEM0_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_GEM0_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_GEM0_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_GEM0_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_GEM0_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_GEM0_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_GEM1_REF_CTRL	0x11c
#define   CRL_GEM1_REF_CTRL_CLKACT_RX_WIDTH	1
#define   CRL_GEM1_REF_CTRL_CLKACT_RX_SHIFT	27
#define   CRL_GEM1_REF_CTRL_CLKACT_TX_WIDTH	1
#define   CRL_GEM1_REF_CTRL_CLKACT_TX_SHIFT	26
#define   CRL_GEM1_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_GEM1_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_GEM1_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_GEM1_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_GEM1_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_GEM1_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_GEM_TSU_REF_CTRL	0x120
#define   CRL_GEM_TSU_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_GEM_TSU_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_GEM_TSU_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_GEM_TSU_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_GEM_TSU_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_GEM_TSU_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_USB0_BUS_REF_CTRL	0x124
#define   CRL_USB0_BUS_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_USB0_BUS_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_USB0_BUS_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_USB0_BUS_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_USB0_BUS_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_USB0_BUS_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_UART0_REF_CTRL	0x128
#define   CRL_UART0_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_UART0_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_UART0_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_UART0_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_UART0_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_UART0_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_UART1_REF_CTRL	0x12c
#define   CRL_UART1_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_UART1_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_UART1_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_UART1_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_UART1_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_UART1_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_SPI0_REF_CTRL	0x130
#define   CRL_SPI0_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_SPI0_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_SPI0_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_SPI0_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_SPI0_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_SPI0_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_SPI1_REF_CTRL	0x134
#define   CRL_SPI1_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_SPI1_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_SPI1_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_SPI1_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_SPI1_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_SPI1_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_CAN0_REF_CTRL	0x138
#define   CRL_CAN0_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_CAN0_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_CAN0_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_CAN0_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_CAN0_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_CAN0_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_CAN1_REF_CTRL	0x13c
#define   CRL_CAN1_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_CAN1_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_CAN1_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_CAN1_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_CAN1_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_CAN1_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_I2C0_REF_CTRL	0x140
#define   CRL_I2C0_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_I2C0_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_I2C0_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_I2C0_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_I2C0_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_I2C0_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_I2C1_REF_CTRL	0x144
#define   CRL_I2C1_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_I2C1_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_I2C1_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_I2C1_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_I2C1_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_I2C1_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_DBG_LPD_CTRL	0x148
#define   CRL_DBG_LPD_CTRL_CLKACT_WIDTH	1
#define   CRL_DBG_LPD_CTRL_CLKACT_SHIFT	25
#define   CRL_DBG_LPD_CTRL_DIVISOR0_WIDTH	10
#define   CRL_DBG_LPD_CTRL_DIVISOR0_SHIFT	8
#define   CRL_DBG_LPD_CTRL_SRCSEL_WIDTH	3
#define   CRL_DBG_LPD_CTRL_SRCSEL_SHIFT	0

#define R_CRL_TIMESTAMP_REF_CTRL	0x14c
#define   CRL_TIMESTAMP_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_TIMESTAMP_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_TIMESTAMP_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_TIMESTAMP_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_TIMESTAMP_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_TIMESTAMP_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_SAFETY_CHK	0x150
#define   CRL_SAFETY_CHK_CHK_VAL_WIDTH	32
#define   CRL_SAFETY_CHK_CHK_VAL_SHIFT	0

#define R_CRL_PSM_REF_CTRL	0x154
#define   CRL_PSM_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_PSM_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_PSM_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_PSM_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_DBG_TSTMP_CTRL	0x158
#define   CRL_DBG_TSTMP_CTRL_CLKACT_WIDTH	1
#define   CRL_DBG_TSTMP_CTRL_CLKACT_SHIFT	25
#define   CRL_DBG_TSTMP_CTRL_DIVISOR0_WIDTH	10
#define   CRL_DBG_TSTMP_CTRL_DIVISOR0_SHIFT	8
#define   CRL_DBG_TSTMP_CTRL_SRCSEL_WIDTH	3
#define   CRL_DBG_TSTMP_CTRL_SRCSEL_SHIFT	0

#define R_CRL_CPM_TOPSW_REF_CTRL	0x15c
#define   CRL_CPM_TOPSW_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_CPM_TOPSW_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_CPM_TOPSW_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_CPM_TOPSW_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_CPM_TOPSW_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_CPM_TOPSW_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_USB3_DUAL_REF_CTRL	0x160
#define   CRL_USB3_DUAL_REF_CTRL_CLKACT_WIDTH	1
#define   CRL_USB3_DUAL_REF_CTRL_CLKACT_SHIFT	25
#define   CRL_USB3_DUAL_REF_CTRL_DIVISOR0_WIDTH	10
#define   CRL_USB3_DUAL_REF_CTRL_DIVISOR0_SHIFT	8
#define   CRL_USB3_DUAL_REF_CTRL_SRCSEL_WIDTH	3
#define   CRL_USB3_DUAL_REF_CTRL_SRCSEL_SHIFT	0

#define R_CRL_RCLK_CTRL	0x1a0
#define   CRL_RCLK_CTRL_CLKACT_WIDTH	6
#define   CRL_RCLK_CTRL_CLKACT_SHIFT	8
#define   CRL_RCLK_CTRL_SELECT_WIDTH	6
#define   CRL_RCLK_CTRL_SELECT_SHIFT	0

#define R_CRL_RST_CPU_R5	0x300
#define   CRL_RST_CPU_R5_RESET_PGE_WIDTH	1
#define   CRL_RST_CPU_R5_RESET_PGE_SHIFT	4
#define   CRL_RST_CPU_R5_RESET_AMBA_WIDTH	1
#define   CRL_RST_CPU_R5_RESET_AMBA_SHIFT	2
#define   CRL_RST_CPU_R5_RESET_CPU1_WIDTH	1
#define   CRL_RST_CPU_R5_RESET_CPU1_SHIFT	1
#define   CRL_RST_CPU_R5_RESET_CPU0_WIDTH	1
#define   CRL_RST_CPU_R5_RESET_CPU0_SHIFT	0

#define R_CRL_RST_ADMA	0x304
#define   CRL_RST_ADMA_RESET_WIDTH	1
#define   CRL_RST_ADMA_RESET_SHIFT	0

#define R_CRL_RST_GEM0	0x308
#define   CRL_RST_GEM0_RESET_WIDTH	1
#define   CRL_RST_GEM0_RESET_SHIFT	0

#define R_CRL_RST_GEM1	0x30c
#define   CRL_RST_GEM1_RESET_WIDTH	1
#define   CRL_RST_GEM1_RESET_SHIFT	0

#define R_CRL_RST_SPARE	0x310
#define   CRL_RST_SPARE_RESET_WIDTH	1
#define   CRL_RST_SPARE_RESET_SHIFT	0

#define R_CRL_RST_USB0	0x314
#define   CRL_RST_USB0_RESET_WIDTH	1
#define   CRL_RST_USB0_RESET_SHIFT	0

#define R_CRL_RST_UART0	0x318
#define   CRL_RST_UART0_RESET_WIDTH	1
#define   CRL_RST_UART0_RESET_SHIFT	0

#define R_CRL_RST_UART1	0x31c
#define   CRL_RST_UART1_RESET_WIDTH	1
#define   CRL_RST_UART1_RESET_SHIFT	0

#define R_CRL_RST_SPI0	0x320
#define   CRL_RST_SPI0_RESET_WIDTH	1
#define   CRL_RST_SPI0_RESET_SHIFT	0

#define R_CRL_RST_SPI1	0x324
#define   CRL_RST_SPI1_RESET_WIDTH	1
#define   CRL_RST_SPI1_RESET_SHIFT	0

#define R_CRL_RST_CAN0	0x328
#define   CRL_RST_CAN0_RESET_WIDTH	1
#define   CRL_RST_CAN0_RESET_SHIFT	0

#define R_CRL_RST_CAN1	0x32c
#define   CRL_RST_CAN1_RESET_WIDTH	1
#define   CRL_RST_CAN1_RESET_SHIFT	0

#define R_CRL_RST_I2C0	0x330
#define   CRL_RST_I2C0_RESET_WIDTH	1
#define   CRL_RST_I2C0_RESET_SHIFT	0

#define R_CRL_RST_I2C1	0x334
#define   CRL_RST_I2C1_RESET_WIDTH	1
#define   CRL_RST_I2C1_RESET_SHIFT	0

#define R_CRL_RST_DBG_LPD	0x338
#define   CRL_RST_DBG_LPD_RPU_DBG1_RESET_WIDTH	1
#define   CRL_RST_DBG_LPD_RPU_DBG1_RESET_SHIFT	5
#define   CRL_RST_DBG_LPD_RPU_DBG0_RESET_WIDTH	1
#define   CRL_RST_DBG_LPD_RPU_DBG0_RESET_SHIFT	4
#define   CRL_RST_DBG_LPD_RESET_HSDP_WIDTH	1
#define   CRL_RST_DBG_LPD_RESET_HSDP_SHIFT	1
#define   CRL_RST_DBG_LPD_RESET_WIDTH	1
#define   CRL_RST_DBG_LPD_RESET_SHIFT	0

#define R_CRL_RST_GPIO	0x33c
#define   CRL_RST_GPIO_RESET_WIDTH	1
#define   CRL_RST_GPIO_RESET_SHIFT	0

#define R_CRL_RST_TTC	0x344
#define   CRL_RST_TTC_TTC3_RESET_WIDTH	1
#define   CRL_RST_TTC_TTC3_RESET_SHIFT	3
#define   CRL_RST_TTC_TTC2_RESET_WIDTH	1
#define   CRL_RST_TTC_TTC2_RESET_SHIFT	2
#define   CRL_RST_TTC_TTC1_RESET_WIDTH	1
#define   CRL_RST_TTC_TTC1_RESET_SHIFT	1
#define   CRL_RST_TTC_TTC0_RESET_WIDTH	1
#define   CRL_RST_TTC_TTC0_RESET_SHIFT	0

#define R_CRL_RST_TIMESTAMP	0x348
#define   CRL_RST_TIMESTAMP_RESET_WIDTH	1
#define   CRL_RST_TIMESTAMP_RESET_SHIFT	0

#define R_CRL_RST_SWDT	0x34c
#define   CRL_RST_SWDT_RESET_WIDTH	1
#define   CRL_RST_SWDT_RESET_SHIFT	0

#define R_CRL_RST_OCM	0x350
#define   CRL_RST_OCM_RESET_WIDTH	1
#define   CRL_RST_OCM_RESET_SHIFT	0

#define R_CRL_RST_IPI	0x354
#define   CRL_RST_IPI_RESET_WIDTH	1
#define   CRL_RST_IPI_RESET_SHIFT	0

#define R_CRL_RST_SYSMON	0x358
#define   CRL_RST_SYSMON_SEQ_RST_WIDTH	1
#define   CRL_RST_SYSMON_SEQ_RST_SHIFT	1
#define   CRL_RST_SYSMON_CFG_RST_WIDTH	1
#define   CRL_RST_SYSMON_CFG_RST_SHIFT	0

#define R_CRL_RST_FPD	0x360
#define   CRL_RST_FPD_SRST_WIDTH	1
#define   CRL_RST_FPD_SRST_SHIFT	1
#define   CRL_RST_FPD_POR_WIDTH	1
#define   CRL_RST_FPD_POR_SHIFT	0

#define R_CRL_RST_OCM2	0x364
#define   CRL_RST_OCM2_SRST_WIDTH	1
#define   CRL_RST_OCM2_SRST_SHIFT	1
#define   CRL_RST_OCM2_POR_WIDTH	1
#define   CRL_RST_OCM2_POR_SHIFT	0

#define R_CRL_PSM_RST_MODE	0x370
#define   CRL_PSM_RST_MODE_WAKEUP_WIDTH	1
#define   CRL_PSM_RST_MODE_WAKEUP_SHIFT	2
#define   CRL_PSM_RST_MODE_RST_MODE_WIDTH	2
#define   CRL_PSM_RST_MODE_RST_MODE_SHIFT	0

