
*** Running vivado
    with args -log D_divisor_div_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source D_divisor_div_0_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source D_divisor_div_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gme/guilherme.manske/ip/divisor/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: D_divisor_div_0_0
Command: synth_design -top D_divisor_div_0_0 -part xczu7ev-ffvf1517-3-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvf1517-3-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1668430
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.152 ; gain = 290.777 ; free physical = 1141 ; free virtual = 51683
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'D_divisor_div_0_0' [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ip/D_divisor_div_0_0/synth/D_divisor_div_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div.v:9]
INFO: [Synth 8-6157] synthesizing module 'div_sdiv_32ns_32ns_32_36_seq_1' [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div_sdiv_32ns_32ns_32_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'div_sdiv_32ns_32ns_32_36_seq_1_divseq' [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div_sdiv_32ns_32ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'div_sdiv_32ns_32ns_32_36_seq_1_divseq' (0#1) [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div_sdiv_32ns_32ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'div_sdiv_32ns_32ns_32_36_seq_1' (0#1) [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div_sdiv_32ns_32ns_32_36_seq_1.v:88]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div.v:9]
INFO: [Synth 8-6155] done synthesizing module 'D_divisor_div_0_0' (0#1) [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ip/D_divisor_div_0_0/synth/D_divisor_div_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div_sdiv_32ns_32ns_32_36_seq_1.v:172]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.121 ; gain = 366.746 ; free physical = 1045 ; free virtual = 51588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.090 ; gain = 369.715 ; free physical = 1045 ; free virtual = 51588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.090 ; gain = 369.715 ; free physical = 1045 ; free virtual = 51588
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.090 ; gain = 0.000 ; free physical = 1045 ; free virtual = 51588
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ip/D_divisor_div_0_0/constraints/div_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ip/D_divisor_div_0_0/constraints/div_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/D_divisor_div_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/D_divisor_div_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.504 ; gain = 0.000 ; free physical = 1027 ; free virtual = 51569
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3107.539 ; gain = 0.000 ; free physical = 1026 ; free virtual = 51568
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.539 ; gain = 484.164 ; free physical = 1025 ; free virtual = 51567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvf1517-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.539 ; gain = 484.164 ; free physical = 1025 ; free virtual = 51567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/D_divisor_div_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.539 ; gain = 484.164 ; free physical = 1025 ; free virtual = 51567
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3107.539 ; gain = 484.164 ; free physical = 1024 ; free virtual = 51567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  37 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div_sdiv_32ns_32ns_32_36_seq_1.v:43]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3107.539 ; gain = 484.164 ; free physical = 1024 ; free virtual = 51567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.996 ; gain = 943.621 ; free physical = 583 ; free virtual = 51126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3577.012 ; gain = 953.637 ; free physical = 573 ; free virtual = 51116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3596.043 ; gain = 972.668 ; free physical = 555 ; free virtual = 51098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.043 ; gain = 972.668 ; free physical = 554 ; free virtual = 51097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.043 ; gain = 972.668 ; free physical = 554 ; free virtual = 51097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.043 ; gain = 972.668 ; free physical = 554 ; free virtual = 51097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.043 ; gain = 972.668 ; free physical = 554 ; free virtual = 51097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.043 ; gain = 972.668 ; free physical = 554 ; free virtual = 51097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.043 ; gain = 972.668 ; free physical = 554 ; free virtual = 51097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    17|
|2     |LUT1   |    65|
|3     |LUT2   |    68|
|4     |LUT3   |   187|
|5     |LUT4   |    31|
|6     |LUT5   |     3|
|7     |LUT6   |     8|
|8     |FDRE   |   359|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.043 ; gain = 972.668 ; free physical = 554 ; free virtual = 51097
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3596.043 ; gain = 858.219 ; free physical = 554 ; free virtual = 51097
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.051 ; gain = 972.668 ; free physical = 554 ; free virtual = 51097
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.012 ; gain = 0.000 ; free physical = 841 ; free virtual = 51384
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3657.840 ; gain = 0.000 ; free physical = 833 ; free virtual = 51376
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7ab7a085
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3657.875 ; gain = 2081.023 ; free physical = 833 ; free virtual = 51376
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2613.904; main = 2613.904; forked = 386.629
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4704.504; main = 3657.844; forked = 1629.012
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3681.852 ; gain = 0.000 ; free physical = 833 ; free virtual = 51376
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/D_divisor_div_0_0_synth_1/D_divisor_div_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP D_divisor_div_0_0, cache-ID = 397cc17a79d6c74a
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3681.852 ; gain = 0.000 ; free physical = 831 ; free virtual = 51375
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/D_divisor_div_0_0_synth_1/D_divisor_div_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file D_divisor_div_0_0_utilization_synth.rpt -pb D_divisor_div_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 16:46:30 2025...
