$date
	Sat Oct 22 22:13:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#183988
b1011 !
1"
#183990
b1011 &
b1011 %
1$
#183991
0"
#183994
b100010 &
b100010 %
#183998
b10001 &
b10001 %
#184002
b110100 &
b110100 %
#184006
b11010 &
b11010 %
#184010
b1101 &
b1101 %
#184014
b101000 &
b101000 %
#184018
b10100 &
b10100 %
#184022
b1010 &
b1010 %
#184026
b101 &
b101 %
#184030
b10000 &
b10000 %
#184034
b1000 &
b1000 %
#184038
b100 &
b100 %
#184042
b10 &
b10 %
#184046
b1 &
1#
b1 %
#184050
b0 &
b0 %
0#
0$
#1162006
b100 &
b100 %
1$
b100 !
1"
#1162007
0"
#1162010
b10 &
b10 %
#1162014
b1 &
1#
b1 %
#1162018
b0 &
b0 %
0#
0$
#2148873
b1110 !
1"
#2148874
b1110 &
b1110 %
1$
#2148875
0"
#2148878
b111 &
b111 %
#2148882
b10110 &
b10110 %
#2148886
b1011 &
b1011 %
#2148890
b100010 &
b100010 %
#2148894
b10001 &
b10001 %
#2148898
b110100 &
b110100 %
#2148902
b11010 &
b11010 %
#2148906
b1101 &
b1101 %
#2148910
b101000 &
b101000 %
#2148914
b10100 &
b10100 %
#2148918
b1010 &
b1010 %
#2148922
b101 &
b101 %
#2148926
b10000 &
b10000 %
#2148930
b1000 &
b1000 %
#2148934
b100 &
b100 %
#2148938
b10 &
b10 %
#2148942
b1 &
1#
b1 %
#2148946
b0 &
b0 %
0#
0$
#4500012
