<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_lm_ctl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_lm_ctl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_lm_ctl')">kv_lm_ctl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.01</td>
<td class="s10 cl rt"><a href="mod815.html#Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod815.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod815.html#Toggle" >  8.79</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod815.html#Branch" > 81.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/acpu_ss/acpu_ss/A45/ae350_cpu_subsystem.v.gz')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/acpu_ss/acpu_ss/A45/ae350_cpu_subsystem.v.gz</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod815.html#inst_tag_37962"  onclick="showContent('inst_tag_37962')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></td>
<td class="s3 cl rt"> 38.07</td>
<td class="s3 cl rt"><a href="mod815.html#inst_tag_37962_Line" > 38.24</a></td>
<td class="s5 cl rt"><a href="mod815.html#inst_tag_37962_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod815.html#inst_tag_37962_Toggle" >  7.79</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod815.html#inst_tag_37962_Branch" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod815.html#inst_tag_37961"  onclick="showContent('inst_tag_37961')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></td>
<td class="s6 cl rt"> 60.26</td>
<td class="s10 cl rt"><a href="mod815.html#inst_tag_37961_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod815.html#inst_tag_37961_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod815.html#inst_tag_37961_Toggle" >  9.80</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod815.html#inst_tag_37961_Branch" > 81.25</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_37962'>
<hr>
<a name="inst_tag_37962"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_37962" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s3 cl rt"><a href="mod815.html#inst_tag_37962_Line" > 38.24</a></td>
<td class="s5 cl rt"><a href="mod815.html#inst_tag_37962_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod815.html#inst_tag_37962_Toggle" >  7.79</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod815.html#inst_tag_37962_Branch" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.56</td>
<td class="s4 cl rt"> 43.90</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.21</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.11</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3512.html#inst_tag_258689" >u_dlm0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3248_1.html#inst_tag_236828" id="tag_urg_inst_236828">u_arb</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1081.html#inst_tag_69044" id="tag_urg_inst_69044">u_d_valid</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3084.html#inst_tag_231893" id="tag_urg_inst_231893">u_m2_ram_recc</a></td>
<td class="s0 cl rt">  6.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2697.html#inst_tag_205053" id="tag_urg_inst_205053">u_m2_sb_rmask_bit</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2697.html#inst_tag_205054" id="tag_urg_inst_205054">u_m2_wmask_bit</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2758_49.html#inst_tag_205434" id="tag_urg_inst_205434">u_ram_out</a></td>
<td class="s4 cl rt"> 42.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_37961'>
<hr>
<a name="inst_tag_37961"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_37961" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.26</td>
<td class="s10 cl rt"><a href="mod815.html#inst_tag_37961_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod815.html#inst_tag_37961_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod815.html#inst_tag_37961_Toggle" >  9.80</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod815.html#inst_tag_37961_Branch" > 81.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.18</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.37</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 10.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3512.html#inst_tag_258688" >u_ilm0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3248_1.html#inst_tag_236819" id="tag_urg_inst_236819">u_arb</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1081.html#inst_tag_69043" id="tag_urg_inst_69043">u_d_valid</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3084.html#inst_tag_231892" id="tag_urg_inst_231892">u_m2_ram_recc</a></td>
<td class="s0 cl rt">  6.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2697.html#inst_tag_205049" id="tag_urg_inst_205049">u_m2_sb_rmask_bit</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2697.html#inst_tag_205050" id="tag_urg_inst_205050">u_m2_wmask_bit</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2758_46.html#inst_tag_205423" id="tag_urg_inst_205423">u_ram_out</a></td>
<td class="s4 cl rt"> 40.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_lm_ctl'>
<a name="Line"></a>
Line Coverage for Module : <a name="1136720911"></a>
<a href="mod815.html" >kv_lm_ctl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68074</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68083</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68125</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68139</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68145</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68396</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
68073                   NO SUCH LINE
68074      1/1          NO SUCH LINE
68075      1/1          NO SUCH LINE
68076                   NO SUCH LINE
68077      1/1          NO SUCH LINE
68078      1/1          NO SUCH LINE
68079                   NO SUCH LINE
                   <font color = "red">==>  MISSING_ELSE</font>
68080                   NO SUCH LINE
68081                   NO SUCH LINE
68082                   NO SUCH LINE
68083      1/1          NO SUCH LINE
68084      1/1          NO SUCH LINE
68085      1/1          NO SUCH LINE
68086      1/1          NO SUCH LINE
68087      1/1          NO SUCH LINE
68088      1/1          NO SUCH LINE
68089      1/1          NO SUCH LINE
68090      1/1          NO SUCH LINE
68091      1/1          NO SUCH LINE
68092                   NO SUCH LINE
                        MISSING_ELSE
68093                   NO SUCH LINE
68094                   NO SUCH LINE
68095                   NO SUCH LINE
68096                   NO SUCH LINE
68097                   NO SUCH LINE
68098                   NO SUCH LINE
68099                   NO SUCH LINE
68100                   NO SUCH LINE
68101                   NO SUCH LINE
68102                   NO SUCH LINE
68103                   NO SUCH LINE
68104                   NO SUCH LINE
68105                   NO SUCH LINE
68106                   NO SUCH LINE
68107                   NO SUCH LINE
68108                   NO SUCH LINE
68109                   NO SUCH LINE
68110                   NO SUCH LINE
68111                   NO SUCH LINE
68112                   NO SUCH LINE
68113                   NO SUCH LINE
68114                   NO SUCH LINE
68115                   NO SUCH LINE
68116      1/1          NO SUCH LINE
68117      1/1          NO SUCH LINE
68118                   NO SUCH LINE
68119      1/1          NO SUCH LINE
68120      1/1          NO SUCH LINE
68121                   NO SUCH LINE
                   <font color = "red">==>  MISSING_ELSE</font>
68122                   NO SUCH LINE
68123                   NO SUCH LINE
68124                   NO SUCH LINE
68125      1/1          NO SUCH LINE
68126      1/1          NO SUCH LINE
68127      1/1          NO SUCH LINE
68128      1/1          NO SUCH LINE
68129      1/1          NO SUCH LINE
68130      1/1          NO SUCH LINE
68131      1/1          NO SUCH LINE
68132      1/1          NO SUCH LINE
68133      1/1          NO SUCH LINE
68134      1/1          NO SUCH LINE
68135                   NO SUCH LINE
                        MISSING_ELSE
68136                   NO SUCH LINE
68137                   NO SUCH LINE
68138                   NO SUCH LINE
68139      1/1          NO SUCH LINE
68140      1/1          NO SUCH LINE
68141                   NO SUCH LINE
                        MISSING_ELSE
68142                   NO SUCH LINE
68143                   NO SUCH LINE
68144                   NO SUCH LINE
68145      1/1          NO SUCH LINE
68146      1/1          NO SUCH LINE
68147      1/1          NO SUCH LINE
68148      1/1          NO SUCH LINE
68149                   NO SUCH LINE
                        MISSING_ELSE
68150                   NO SUCH LINE
68151                   NO SUCH LINE
68152                   NO SUCH LINE
68153                   NO SUCH LINE
68154                   NO SUCH LINE
68155                   NO SUCH LINE
68156                   NO SUCH LINE
68157                   NO SUCH LINE
68158                   NO SUCH LINE
68159                   NO SUCH LINE
68160                   NO SUCH LINE
68161                   NO SUCH LINE
68162                   NO SUCH LINE
68163                   NO SUCH LINE
68164                   NO SUCH LINE
68165                   NO SUCH LINE
68166                   NO SUCH LINE
68167                   NO SUCH LINE
68168                   NO SUCH LINE
68169                   NO SUCH LINE
68170                   NO SUCH LINE
68171                   NO SUCH LINE
68172                   NO SUCH LINE
68173                   NO SUCH LINE
68174                   NO SUCH LINE
68175                   NO SUCH LINE
68176                   NO SUCH LINE
68177                   NO SUCH LINE
68178                   NO SUCH LINE
68179                   NO SUCH LINE
68180                   NO SUCH LINE
68181                   NO SUCH LINE
68182                   NO SUCH LINE
68183                   NO SUCH LINE
68184                   NO SUCH LINE
68185                   NO SUCH LINE
68186                   NO SUCH LINE
68187                   NO SUCH LINE
68188                   NO SUCH LINE
68189                   NO SUCH LINE
68190                   NO SUCH LINE
68191                   NO SUCH LINE
68192                   NO SUCH LINE
68193                   NO SUCH LINE
68194                   NO SUCH LINE
68195                   NO SUCH LINE
68196                   NO SUCH LINE
68197                   NO SUCH LINE
68198                   NO SUCH LINE
68199                   NO SUCH LINE
68200                   NO SUCH LINE
68201                   NO SUCH LINE
68202                   NO SUCH LINE
68203                   NO SUCH LINE
68204                   NO SUCH LINE
68205                   NO SUCH LINE
68206                   NO SUCH LINE
68207                   NO SUCH LINE
68208                   NO SUCH LINE
68209                   NO SUCH LINE
68210                   NO SUCH LINE
68211                   NO SUCH LINE
68212                   NO SUCH LINE
68213                   NO SUCH LINE
68214                   NO SUCH LINE
68215                   NO SUCH LINE
68216                   NO SUCH LINE
68217                   NO SUCH LINE
68218                   NO SUCH LINE
68219                   NO SUCH LINE
68220                   NO SUCH LINE
68221                   NO SUCH LINE
68222                   NO SUCH LINE
68223                   NO SUCH LINE
68224                   NO SUCH LINE
68225                   NO SUCH LINE
68226                   NO SUCH LINE
68227                   NO SUCH LINE
68228                   NO SUCH LINE
68229                   NO SUCH LINE
68230                   NO SUCH LINE
68231                   NO SUCH LINE
68232                   NO SUCH LINE
68233                   NO SUCH LINE
68234                   NO SUCH LINE
68235                   NO SUCH LINE
68236                   NO SUCH LINE
68237                   NO SUCH LINE
68238                   NO SUCH LINE
68239                   NO SUCH LINE
68240                   NO SUCH LINE
68241                   NO SUCH LINE
68242                   NO SUCH LINE
68243                   NO SUCH LINE
68244                   NO SUCH LINE
68245                   NO SUCH LINE
68246                   NO SUCH LINE
68247                   NO SUCH LINE
68248                   NO SUCH LINE
68249                   NO SUCH LINE
68250                   NO SUCH LINE
68251                   NO SUCH LINE
68252                   NO SUCH LINE
68253                   NO SUCH LINE
68254                   NO SUCH LINE
68255                   NO SUCH LINE
68256                   NO SUCH LINE
68257                   NO SUCH LINE
68258                   NO SUCH LINE
68259                   NO SUCH LINE
68260                   NO SUCH LINE
68261                   NO SUCH LINE
68262                   NO SUCH LINE
68263                   NO SUCH LINE
68264                   NO SUCH LINE
68265                   NO SUCH LINE
68266                   NO SUCH LINE
68267                   NO SUCH LINE
68268                   NO SUCH LINE
68269                   NO SUCH LINE
68270                   NO SUCH LINE
68271                   NO SUCH LINE
68272                   NO SUCH LINE
68273                   NO SUCH LINE
68274                   NO SUCH LINE
68275                   NO SUCH LINE
68276                   NO SUCH LINE
68277                   NO SUCH LINE
68278                   NO SUCH LINE
68279                   NO SUCH LINE
68280                   NO SUCH LINE
68281                   NO SUCH LINE
68282                   NO SUCH LINE
68283                   NO SUCH LINE
68284                   NO SUCH LINE
68285                   NO SUCH LINE
68286                   NO SUCH LINE
68287                   NO SUCH LINE
68288                   NO SUCH LINE
68289                   NO SUCH LINE
68290                   NO SUCH LINE
68291                   NO SUCH LINE
68292                   NO SUCH LINE
68293                   NO SUCH LINE
68294                   NO SUCH LINE
68295                   NO SUCH LINE
68296                   NO SUCH LINE
68297                   NO SUCH LINE
68298                   NO SUCH LINE
68299                   NO SUCH LINE
68300                   NO SUCH LINE
68301                   NO SUCH LINE
68302                   NO SUCH LINE
68303                   NO SUCH LINE
68304                   NO SUCH LINE
68305                   NO SUCH LINE
68306                   NO SUCH LINE
68307                   NO SUCH LINE
68308                   NO SUCH LINE
68309                   NO SUCH LINE
68310                   NO SUCH LINE
68311                   NO SUCH LINE
68312                   NO SUCH LINE
68313                   NO SUCH LINE
68314                   NO SUCH LINE
68315                   NO SUCH LINE
68316                   NO SUCH LINE
68317                   NO SUCH LINE
68318                   NO SUCH LINE
68319                   NO SUCH LINE
68320                   NO SUCH LINE
68321                   NO SUCH LINE
68322                   NO SUCH LINE
68323                   NO SUCH LINE
68324                   NO SUCH LINE
68325                   NO SUCH LINE
68326                   NO SUCH LINE
68327                   NO SUCH LINE
68328                   NO SUCH LINE
68329                   NO SUCH LINE
68330                   NO SUCH LINE
68331                   NO SUCH LINE
68332                   NO SUCH LINE
68333                   NO SUCH LINE
68334                   NO SUCH LINE
68335                   NO SUCH LINE
68336                   NO SUCH LINE
68337                   NO SUCH LINE
68338                   NO SUCH LINE
68339                   NO SUCH LINE
68340                   NO SUCH LINE
68341                   NO SUCH LINE
68342                   NO SUCH LINE
68343                   NO SUCH LINE
68344                   NO SUCH LINE
68345                   NO SUCH LINE
68346                   NO SUCH LINE
68347                   NO SUCH LINE
68348                   NO SUCH LINE
68349                   NO SUCH LINE
68350                   NO SUCH LINE
68351                   NO SUCH LINE
68352                   NO SUCH LINE
68353                   NO SUCH LINE
68354                   NO SUCH LINE
68355                   NO SUCH LINE
68356                   NO SUCH LINE
68357                   NO SUCH LINE
68358                   NO SUCH LINE
68359                   NO SUCH LINE
68360                   NO SUCH LINE
68361                   NO SUCH LINE
68362                   NO SUCH LINE
68363                   NO SUCH LINE
68364                   NO SUCH LINE
68365                   NO SUCH LINE
68366                   NO SUCH LINE
68367                   NO SUCH LINE
68368                   NO SUCH LINE
68369                   NO SUCH LINE
68370                   NO SUCH LINE
68371                   NO SUCH LINE
68372                   NO SUCH LINE
68373                   NO SUCH LINE
68374                   NO SUCH LINE
68375                   NO SUCH LINE
68376                   NO SUCH LINE
68377                   NO SUCH LINE
68378                   NO SUCH LINE
68379                   NO SUCH LINE
68380                   NO SUCH LINE
68381                   NO SUCH LINE
68382                   NO SUCH LINE
68383                   NO SUCH LINE
68384                   NO SUCH LINE
68385                   NO SUCH LINE
68386                   NO SUCH LINE
68387                   NO SUCH LINE
68388                   NO SUCH LINE
68389                   NO SUCH LINE
68390                   NO SUCH LINE
68391                   NO SUCH LINE
68392                   NO SUCH LINE
68393                   NO SUCH LINE
68394                   NO SUCH LINE
68395                   NO SUCH LINE
68396      1/1          NO SUCH LINE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1136720911"></a>
<a href="mod815.html" >kv_lm_ctl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68176
 EXPRESSION (s62 ? s59 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="738382251"></a>
<a href="mod815.html" >kv_lm_ctl ( parameter DW=64,BLOCKS=2,RAM_AW=13,RAM_DW=32,RAM_BWEW=4,ECC_TYPE_INT=0,UW=6,SB_DEPTH=4,SOURCE_BITS=2,SW=2,ECCW=7,ARB_REQ=0,ARB_DRN=1,ARB_BITS=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.26</td>
<td class="s0 cl rt">  9.80</td>
</tr></table>
<span class=inst><a href="mod815.html#inst_tag_37960_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">14</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1296</td>
<td class="rt">127</td>
<td class="rt">9.80  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">648</td>
<td class="rt">65</td>
<td class="rt">10.03 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">648</td>
<td class="rt">62</td>
<td class="rt">9.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">14</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1296</td>
<td class="rt">127</td>
<td class="rt">9.80  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">648</td>
<td class="rt">65</td>
<td class="rt">10.03 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">648</td>
<td class="rt">62</td>
<td class="rt">9.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_pfm_event</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mask[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ram1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_hit_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ent[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_drn_addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_data[65:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1003909255"></a>
<a href="mod815.html" >kv_lm_ctl ( parameter DW=32,BLOCKS=1,RAM_AW=14,RAM_DW=32,RAM_BWEW=4,ECC_TYPE_INT=0,UW=3,SB_DEPTH=6,SOURCE_BITS=2,SW=2,ECCW=7,ARB_REQ=0,ARB_DRN=1,ARB_BITS=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s0 cl rt">  7.79</td>
</tr></table>
<span class=inst><a href="mod815.html#inst_tag_37961_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">7</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">950</td>
<td class="rt">74</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">7</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">950</td>
<td class="rt">74</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_pfm_event</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ram1_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_hit_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ent[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_drn_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_data[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1136720911"></a>
<a href="mod815.html" >kv_lm_ctl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">13</td>
<td class="rt">81.25 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68074</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68083</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68116</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68125</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68139</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68145</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68176      NO SUCH LINE
                       
68177      NO SUCH LINE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68074      NO SUCH LINE
           <font color = "green">-1-</font>            
68075      NO SUCH LINE
           <font color = "green">==></font>
68076      NO SUCH LINE
68077      NO SUCH LINE
           <font color = "red">-2-</font>            
68078      NO SUCH LINE
           <font color = "green">==></font>
68079      NO SUCH LINE
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68083      NO SUCH LINE
           <font color = "green">-1-</font>            
68084      NO SUCH LINE
           <font color = "green">==></font>
68085      NO SUCH LINE
68086      NO SUCH LINE
68087      NO SUCH LINE
68088      NO SUCH LINE
68089      NO SUCH LINE
68090      NO SUCH LINE
68091      NO SUCH LINE
68092      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68116      NO SUCH LINE
           <font color = "green">-1-</font>            
68117      NO SUCH LINE
           <font color = "green">==></font>
68118      NO SUCH LINE
68119      NO SUCH LINE
           <font color = "red">-2-</font>            
68120      NO SUCH LINE
           <font color = "green">==></font>
68121      NO SUCH LINE
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68125      NO SUCH LINE
           <font color = "green">-1-</font>            
68126      NO SUCH LINE
           <font color = "green">==></font>
68127      NO SUCH LINE
68128      NO SUCH LINE
68129      NO SUCH LINE
68130      NO SUCH LINE
68131      NO SUCH LINE
68132      NO SUCH LINE
68133      NO SUCH LINE
68134      NO SUCH LINE
68135      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68139      NO SUCH LINE
           <font color = "green">-1-</font>            
68140      NO SUCH LINE
           <font color = "green">==></font>
68141      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68145      NO SUCH LINE
           <font color = "green">-1-</font>            
68146      NO SUCH LINE
           <font color = "green">==></font>
68147      NO SUCH LINE
68148      NO SUCH LINE
68149      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37962'>
<a name="inst_tag_37962_Line"></a>
<b>Line Coverage for Instance : <a href="mod815.html#inst_tag_37962" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>34</td><td>13</td><td>38.24</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68074</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>68083</td><td>9</td><td>1</td><td>11.11</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>68125</td><td>10</td><td>1</td><td>10.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68139</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>68145</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68396</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
68073                   NO SUCH LINE
68074      1/1          NO SUCH LINE
68075      1/1          NO SUCH LINE
68076                   NO SUCH LINE
68077      1/1          NO SUCH LINE
68078      1/1          NO SUCH LINE
68079                   NO SUCH LINE
                   <font color = "red">==>  MISSING_ELSE</font>
68080                   NO SUCH LINE
68081                   NO SUCH LINE
68082                   NO SUCH LINE
68083      1/1          NO SUCH LINE
68084      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68085      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68086      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68087      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68088      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68089      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68090      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68091      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68092                   NO SUCH LINE
                        MISSING_ELSE
68093                   NO SUCH LINE
68094                   NO SUCH LINE
68095                   NO SUCH LINE
68096                   NO SUCH LINE
68097                   NO SUCH LINE
68098                   NO SUCH LINE
68099                   NO SUCH LINE
68100                   NO SUCH LINE
68101                   NO SUCH LINE
68102                   NO SUCH LINE
68103                   NO SUCH LINE
68104                   NO SUCH LINE
68105                   NO SUCH LINE
68106                   NO SUCH LINE
68107                   NO SUCH LINE
68108                   NO SUCH LINE
68109                   NO SUCH LINE
68110                   NO SUCH LINE
68111                   NO SUCH LINE
68112                   NO SUCH LINE
68113                   NO SUCH LINE
68114                   NO SUCH LINE
68115                   NO SUCH LINE
68116      1/1          NO SUCH LINE
68117      1/1          NO SUCH LINE
68118                   NO SUCH LINE
68119      1/1          NO SUCH LINE
68120      1/1          NO SUCH LINE
68121                   NO SUCH LINE
                   <font color = "red">==>  MISSING_ELSE</font>
68122                   NO SUCH LINE
68123                   NO SUCH LINE
68124                   NO SUCH LINE
68125      1/1          NO SUCH LINE
68126      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68127      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68128      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68129      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68130      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68131      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68132      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68133      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68134      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68135                   NO SUCH LINE
                        MISSING_ELSE
68136                   NO SUCH LINE
68137                   NO SUCH LINE
68138                   NO SUCH LINE
68139      1/1          NO SUCH LINE
68140      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68141                   NO SUCH LINE
                        MISSING_ELSE
68142                   NO SUCH LINE
68143                   NO SUCH LINE
68144                   NO SUCH LINE
68145      1/1          NO SUCH LINE
68146      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68147      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68148      <font color = "red">0/1     ==>  NO SUCH LINE</font>
68149                   NO SUCH LINE
                        MISSING_ELSE
68150                   NO SUCH LINE
68151                   NO SUCH LINE
68152                   NO SUCH LINE
68153                   NO SUCH LINE
68154                   NO SUCH LINE
68155                   NO SUCH LINE
68156                   NO SUCH LINE
68157                   NO SUCH LINE
68158                   NO SUCH LINE
68159                   NO SUCH LINE
68160                   NO SUCH LINE
68161                   NO SUCH LINE
68162                   NO SUCH LINE
68163                   NO SUCH LINE
68164                   NO SUCH LINE
68165                   NO SUCH LINE
68166                   NO SUCH LINE
68167                   NO SUCH LINE
68168                   NO SUCH LINE
68169                   NO SUCH LINE
68170                   NO SUCH LINE
68171                   NO SUCH LINE
68172                   NO SUCH LINE
68173                   NO SUCH LINE
68174                   NO SUCH LINE
68175                   NO SUCH LINE
68176                   NO SUCH LINE
68177                   NO SUCH LINE
68178                   NO SUCH LINE
68179                   NO SUCH LINE
68180                   NO SUCH LINE
68181                   NO SUCH LINE
68182                   NO SUCH LINE
68183                   NO SUCH LINE
68184                   NO SUCH LINE
68185                   NO SUCH LINE
68186                   NO SUCH LINE
68187                   NO SUCH LINE
68188                   NO SUCH LINE
68189                   NO SUCH LINE
68190                   NO SUCH LINE
68191                   NO SUCH LINE
68192                   NO SUCH LINE
68193                   NO SUCH LINE
68194                   NO SUCH LINE
68195                   NO SUCH LINE
68196                   NO SUCH LINE
68197                   NO SUCH LINE
68198                   NO SUCH LINE
68199                   NO SUCH LINE
68200                   NO SUCH LINE
68201                   NO SUCH LINE
68202                   NO SUCH LINE
68203                   NO SUCH LINE
68204                   NO SUCH LINE
68205                   NO SUCH LINE
68206                   NO SUCH LINE
68207                   NO SUCH LINE
68208                   NO SUCH LINE
68209                   NO SUCH LINE
68210                   NO SUCH LINE
68211                   NO SUCH LINE
68212                   NO SUCH LINE
68213                   NO SUCH LINE
68214                   NO SUCH LINE
68215                   NO SUCH LINE
68216                   NO SUCH LINE
68217                   NO SUCH LINE
68218                   NO SUCH LINE
68219                   NO SUCH LINE
68220                   NO SUCH LINE
68221                   NO SUCH LINE
68222                   NO SUCH LINE
68223                   NO SUCH LINE
68224                   NO SUCH LINE
68225                   NO SUCH LINE
68226                   NO SUCH LINE
68227                   NO SUCH LINE
68228                   NO SUCH LINE
68229                   NO SUCH LINE
68230                   NO SUCH LINE
68231                   NO SUCH LINE
68232                   NO SUCH LINE
68233                   NO SUCH LINE
68234                   NO SUCH LINE
68235                   NO SUCH LINE
68236                   NO SUCH LINE
68237                   NO SUCH LINE
68238                   NO SUCH LINE
68239                   NO SUCH LINE
68240                   NO SUCH LINE
68241                   NO SUCH LINE
68242                   NO SUCH LINE
68243                   NO SUCH LINE
68244                   NO SUCH LINE
68245                   NO SUCH LINE
68246                   NO SUCH LINE
68247                   NO SUCH LINE
68248                   NO SUCH LINE
68249                   NO SUCH LINE
68250                   NO SUCH LINE
68251                   NO SUCH LINE
68252                   NO SUCH LINE
68253                   NO SUCH LINE
68254                   NO SUCH LINE
68255                   NO SUCH LINE
68256                   NO SUCH LINE
68257                   NO SUCH LINE
68258                   NO SUCH LINE
68259                   NO SUCH LINE
68260                   NO SUCH LINE
68261                   NO SUCH LINE
68262                   NO SUCH LINE
68263                   NO SUCH LINE
68264                   NO SUCH LINE
68265                   NO SUCH LINE
68266                   NO SUCH LINE
68267                   NO SUCH LINE
68268                   NO SUCH LINE
68269                   NO SUCH LINE
68270                   NO SUCH LINE
68271                   NO SUCH LINE
68272                   NO SUCH LINE
68273                   NO SUCH LINE
68274                   NO SUCH LINE
68275                   NO SUCH LINE
68276                   NO SUCH LINE
68277                   NO SUCH LINE
68278                   NO SUCH LINE
68279                   NO SUCH LINE
68280                   NO SUCH LINE
68281                   NO SUCH LINE
68282                   NO SUCH LINE
68283                   NO SUCH LINE
68284                   NO SUCH LINE
68285                   NO SUCH LINE
68286                   NO SUCH LINE
68287                   NO SUCH LINE
68288                   NO SUCH LINE
68289                   NO SUCH LINE
68290                   NO SUCH LINE
68291                   NO SUCH LINE
68292                   NO SUCH LINE
68293                   NO SUCH LINE
68294                   NO SUCH LINE
68295                   NO SUCH LINE
68296                   NO SUCH LINE
68297                   NO SUCH LINE
68298                   NO SUCH LINE
68299                   NO SUCH LINE
68300                   NO SUCH LINE
68301                   NO SUCH LINE
68302                   NO SUCH LINE
68303                   NO SUCH LINE
68304                   NO SUCH LINE
68305                   NO SUCH LINE
68306                   NO SUCH LINE
68307                   NO SUCH LINE
68308                   NO SUCH LINE
68309                   NO SUCH LINE
68310                   NO SUCH LINE
68311                   NO SUCH LINE
68312                   NO SUCH LINE
68313                   NO SUCH LINE
68314                   NO SUCH LINE
68315                   NO SUCH LINE
68316                   NO SUCH LINE
68317                   NO SUCH LINE
68318                   NO SUCH LINE
68319                   NO SUCH LINE
68320                   NO SUCH LINE
68321                   NO SUCH LINE
68322                   NO SUCH LINE
68323                   NO SUCH LINE
68324                   NO SUCH LINE
68325                   NO SUCH LINE
68326                   NO SUCH LINE
68327                   NO SUCH LINE
68328                   NO SUCH LINE
68329                   NO SUCH LINE
68330                   NO SUCH LINE
68331                   NO SUCH LINE
68332                   NO SUCH LINE
68333                   NO SUCH LINE
68334                   NO SUCH LINE
68335                   NO SUCH LINE
68336                   NO SUCH LINE
68337                   NO SUCH LINE
68338                   NO SUCH LINE
68339                   NO SUCH LINE
68340                   NO SUCH LINE
68341                   NO SUCH LINE
68342                   NO SUCH LINE
68343                   NO SUCH LINE
68344                   NO SUCH LINE
68345                   NO SUCH LINE
68346                   NO SUCH LINE
68347                   NO SUCH LINE
68348                   NO SUCH LINE
68349                   NO SUCH LINE
68350                   NO SUCH LINE
68351                   NO SUCH LINE
68352                   NO SUCH LINE
68353                   NO SUCH LINE
68354                   NO SUCH LINE
68355                   NO SUCH LINE
68356                   NO SUCH LINE
68357                   NO SUCH LINE
68358                   NO SUCH LINE
68359                   NO SUCH LINE
68360                   NO SUCH LINE
68361                   NO SUCH LINE
68362                   NO SUCH LINE
68363                   NO SUCH LINE
68364                   NO SUCH LINE
68365                   NO SUCH LINE
68366                   NO SUCH LINE
68367                   NO SUCH LINE
68368                   NO SUCH LINE
68369                   NO SUCH LINE
68370                   NO SUCH LINE
68371                   NO SUCH LINE
68372                   NO SUCH LINE
68373                   NO SUCH LINE
68374                   NO SUCH LINE
68375                   NO SUCH LINE
68376                   NO SUCH LINE
68377                   NO SUCH LINE
68378                   NO SUCH LINE
68379                   NO SUCH LINE
68380                   NO SUCH LINE
68381                   NO SUCH LINE
68382                   NO SUCH LINE
68383                   NO SUCH LINE
68384                   NO SUCH LINE
68385                   NO SUCH LINE
68386                   NO SUCH LINE
68387                   NO SUCH LINE
68388                   NO SUCH LINE
68389                   NO SUCH LINE
68390                   NO SUCH LINE
68391                   NO SUCH LINE
68392                   NO SUCH LINE
68393                   NO SUCH LINE
68394                   NO SUCH LINE
68395                   NO SUCH LINE
68396      1/1          NO SUCH LINE
</pre>
<hr>
<a name="inst_tag_37962_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod815.html#inst_tag_37962" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68176
 EXPRESSION (s62 ? s59 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37962_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod815.html#inst_tag_37962" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">7</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">950</td>
<td class="rt">74</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">7</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">950</td>
<td class="rt">74</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">475</td>
<td class="rt">37</td>
<td class="rt">7.79  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_pfm_event</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ram1_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_hit_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ent[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_drn_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_data[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_37962_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod815.html#inst_tag_37962" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68074</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68083</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68116</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68125</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68139</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68145</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68176      NO SUCH LINE
                       
68177      NO SUCH LINE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68074      NO SUCH LINE
           <font color = "green">-1-</font>            
68075      NO SUCH LINE
           <font color = "green">==></font>
68076      NO SUCH LINE
68077      NO SUCH LINE
           <font color = "red">-2-</font>            
68078      NO SUCH LINE
           <font color = "green">==></font>
68079      NO SUCH LINE
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68083      NO SUCH LINE
           <font color = "red">-1-</font>            
68084      NO SUCH LINE
           <font color = "red">==></font>
68085      NO SUCH LINE
68086      NO SUCH LINE
68087      NO SUCH LINE
68088      NO SUCH LINE
68089      NO SUCH LINE
68090      NO SUCH LINE
68091      NO SUCH LINE
68092      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68116      NO SUCH LINE
           <font color = "green">-1-</font>            
68117      NO SUCH LINE
           <font color = "green">==></font>
68118      NO SUCH LINE
68119      NO SUCH LINE
           <font color = "red">-2-</font>            
68120      NO SUCH LINE
           <font color = "green">==></font>
68121      NO SUCH LINE
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68125      NO SUCH LINE
           <font color = "red">-1-</font>            
68126      NO SUCH LINE
           <font color = "red">==></font>
68127      NO SUCH LINE
68128      NO SUCH LINE
68129      NO SUCH LINE
68130      NO SUCH LINE
68131      NO SUCH LINE
68132      NO SUCH LINE
68133      NO SUCH LINE
68134      NO SUCH LINE
68135      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68139      NO SUCH LINE
           <font color = "red">-1-</font>            
68140      NO SUCH LINE
           <font color = "red">==></font>
68141      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68145      NO SUCH LINE
           <font color = "red">-1-</font>            
68146      NO SUCH LINE
           <font color = "red">==></font>
68147      NO SUCH LINE
68148      NO SUCH LINE
68149      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37961'>
<a name="inst_tag_37961_Line"></a>
<b>Line Coverage for Instance : <a href="mod815.html#inst_tag_37961" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68074</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68083</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68125</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68139</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68145</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68396</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
68073                   NO SUCH LINE
68074      1/1          NO SUCH LINE
68075      1/1          NO SUCH LINE
68076                   NO SUCH LINE
68077      1/1          NO SUCH LINE
68078      1/1          NO SUCH LINE
68079                   NO SUCH LINE
                   <font color = "red">==>  MISSING_ELSE</font>
68080                   NO SUCH LINE
68081                   NO SUCH LINE
68082                   NO SUCH LINE
68083      1/1          NO SUCH LINE
68084      1/1          NO SUCH LINE
68085      1/1          NO SUCH LINE
68086      1/1          NO SUCH LINE
68087      1/1          NO SUCH LINE
68088      1/1          NO SUCH LINE
68089      1/1          NO SUCH LINE
68090      1/1          NO SUCH LINE
68091      1/1          NO SUCH LINE
68092                   NO SUCH LINE
                        MISSING_ELSE
68093                   NO SUCH LINE
68094                   NO SUCH LINE
68095                   NO SUCH LINE
68096                   NO SUCH LINE
68097                   NO SUCH LINE
68098                   NO SUCH LINE
68099                   NO SUCH LINE
68100                   NO SUCH LINE
68101                   NO SUCH LINE
68102                   NO SUCH LINE
68103                   NO SUCH LINE
68104                   NO SUCH LINE
68105                   NO SUCH LINE
68106                   NO SUCH LINE
68107                   NO SUCH LINE
68108                   NO SUCH LINE
68109                   NO SUCH LINE
68110                   NO SUCH LINE
68111                   NO SUCH LINE
68112                   NO SUCH LINE
68113                   NO SUCH LINE
68114                   NO SUCH LINE
68115                   NO SUCH LINE
68116      1/1          NO SUCH LINE
68117      1/1          NO SUCH LINE
68118                   NO SUCH LINE
68119      1/1          NO SUCH LINE
68120      1/1          NO SUCH LINE
68121                   NO SUCH LINE
                   <font color = "red">==>  MISSING_ELSE</font>
68122                   NO SUCH LINE
68123                   NO SUCH LINE
68124                   NO SUCH LINE
68125      1/1          NO SUCH LINE
68126      1/1          NO SUCH LINE
68127      1/1          NO SUCH LINE
68128      1/1          NO SUCH LINE
68129      1/1          NO SUCH LINE
68130      1/1          NO SUCH LINE
68131      1/1          NO SUCH LINE
68132      1/1          NO SUCH LINE
68133      1/1          NO SUCH LINE
68134      1/1          NO SUCH LINE
68135                   NO SUCH LINE
                        MISSING_ELSE
68136                   NO SUCH LINE
68137                   NO SUCH LINE
68138                   NO SUCH LINE
68139      1/1          NO SUCH LINE
68140      1/1          NO SUCH LINE
68141                   NO SUCH LINE
                        MISSING_ELSE
68142                   NO SUCH LINE
68143                   NO SUCH LINE
68144                   NO SUCH LINE
68145      1/1          NO SUCH LINE
68146      1/1          NO SUCH LINE
68147      1/1          NO SUCH LINE
68148      1/1          NO SUCH LINE
68149                   NO SUCH LINE
                        MISSING_ELSE
68150                   NO SUCH LINE
68151                   NO SUCH LINE
68152                   NO SUCH LINE
68153                   NO SUCH LINE
68154                   NO SUCH LINE
68155                   NO SUCH LINE
68156                   NO SUCH LINE
68157                   NO SUCH LINE
68158                   NO SUCH LINE
68159                   NO SUCH LINE
68160                   NO SUCH LINE
68161                   NO SUCH LINE
68162                   NO SUCH LINE
68163                   NO SUCH LINE
68164                   NO SUCH LINE
68165                   NO SUCH LINE
68166                   NO SUCH LINE
68167                   NO SUCH LINE
68168                   NO SUCH LINE
68169                   NO SUCH LINE
68170                   NO SUCH LINE
68171                   NO SUCH LINE
68172                   NO SUCH LINE
68173                   NO SUCH LINE
68174                   NO SUCH LINE
68175                   NO SUCH LINE
68176                   NO SUCH LINE
68177                   NO SUCH LINE
68178                   NO SUCH LINE
68179                   NO SUCH LINE
68180                   NO SUCH LINE
68181                   NO SUCH LINE
68182                   NO SUCH LINE
68183                   NO SUCH LINE
68184                   NO SUCH LINE
68185                   NO SUCH LINE
68186                   NO SUCH LINE
68187                   NO SUCH LINE
68188                   NO SUCH LINE
68189                   NO SUCH LINE
68190                   NO SUCH LINE
68191                   NO SUCH LINE
68192                   NO SUCH LINE
68193                   NO SUCH LINE
68194                   NO SUCH LINE
68195                   NO SUCH LINE
68196                   NO SUCH LINE
68197                   NO SUCH LINE
68198                   NO SUCH LINE
68199                   NO SUCH LINE
68200                   NO SUCH LINE
68201                   NO SUCH LINE
68202                   NO SUCH LINE
68203                   NO SUCH LINE
68204                   NO SUCH LINE
68205                   NO SUCH LINE
68206                   NO SUCH LINE
68207                   NO SUCH LINE
68208                   NO SUCH LINE
68209                   NO SUCH LINE
68210                   NO SUCH LINE
68211                   NO SUCH LINE
68212                   NO SUCH LINE
68213                   NO SUCH LINE
68214                   NO SUCH LINE
68215                   NO SUCH LINE
68216                   NO SUCH LINE
68217                   NO SUCH LINE
68218                   NO SUCH LINE
68219                   NO SUCH LINE
68220                   NO SUCH LINE
68221                   NO SUCH LINE
68222                   NO SUCH LINE
68223                   NO SUCH LINE
68224                   NO SUCH LINE
68225                   NO SUCH LINE
68226                   NO SUCH LINE
68227                   NO SUCH LINE
68228                   NO SUCH LINE
68229                   NO SUCH LINE
68230                   NO SUCH LINE
68231                   NO SUCH LINE
68232                   NO SUCH LINE
68233                   NO SUCH LINE
68234                   NO SUCH LINE
68235                   NO SUCH LINE
68236                   NO SUCH LINE
68237                   NO SUCH LINE
68238                   NO SUCH LINE
68239                   NO SUCH LINE
68240                   NO SUCH LINE
68241                   NO SUCH LINE
68242                   NO SUCH LINE
68243                   NO SUCH LINE
68244                   NO SUCH LINE
68245                   NO SUCH LINE
68246                   NO SUCH LINE
68247                   NO SUCH LINE
68248                   NO SUCH LINE
68249                   NO SUCH LINE
68250                   NO SUCH LINE
68251                   NO SUCH LINE
68252                   NO SUCH LINE
68253                   NO SUCH LINE
68254                   NO SUCH LINE
68255                   NO SUCH LINE
68256                   NO SUCH LINE
68257                   NO SUCH LINE
68258                   NO SUCH LINE
68259                   NO SUCH LINE
68260                   NO SUCH LINE
68261                   NO SUCH LINE
68262                   NO SUCH LINE
68263                   NO SUCH LINE
68264                   NO SUCH LINE
68265                   NO SUCH LINE
68266                   NO SUCH LINE
68267                   NO SUCH LINE
68268                   NO SUCH LINE
68269                   NO SUCH LINE
68270                   NO SUCH LINE
68271                   NO SUCH LINE
68272                   NO SUCH LINE
68273                   NO SUCH LINE
68274                   NO SUCH LINE
68275                   NO SUCH LINE
68276                   NO SUCH LINE
68277                   NO SUCH LINE
68278                   NO SUCH LINE
68279                   NO SUCH LINE
68280                   NO SUCH LINE
68281                   NO SUCH LINE
68282                   NO SUCH LINE
68283                   NO SUCH LINE
68284                   NO SUCH LINE
68285                   NO SUCH LINE
68286                   NO SUCH LINE
68287                   NO SUCH LINE
68288                   NO SUCH LINE
68289                   NO SUCH LINE
68290                   NO SUCH LINE
68291                   NO SUCH LINE
68292                   NO SUCH LINE
68293                   NO SUCH LINE
68294                   NO SUCH LINE
68295                   NO SUCH LINE
68296                   NO SUCH LINE
68297                   NO SUCH LINE
68298                   NO SUCH LINE
68299                   NO SUCH LINE
68300                   NO SUCH LINE
68301                   NO SUCH LINE
68302                   NO SUCH LINE
68303                   NO SUCH LINE
68304                   NO SUCH LINE
68305                   NO SUCH LINE
68306                   NO SUCH LINE
68307                   NO SUCH LINE
68308                   NO SUCH LINE
68309                   NO SUCH LINE
68310                   NO SUCH LINE
68311                   NO SUCH LINE
68312                   NO SUCH LINE
68313                   NO SUCH LINE
68314                   NO SUCH LINE
68315                   NO SUCH LINE
68316                   NO SUCH LINE
68317                   NO SUCH LINE
68318                   NO SUCH LINE
68319                   NO SUCH LINE
68320                   NO SUCH LINE
68321                   NO SUCH LINE
68322                   NO SUCH LINE
68323                   NO SUCH LINE
68324                   NO SUCH LINE
68325                   NO SUCH LINE
68326                   NO SUCH LINE
68327                   NO SUCH LINE
68328                   NO SUCH LINE
68329                   NO SUCH LINE
68330                   NO SUCH LINE
68331                   NO SUCH LINE
68332                   NO SUCH LINE
68333                   NO SUCH LINE
68334                   NO SUCH LINE
68335                   NO SUCH LINE
68336                   NO SUCH LINE
68337                   NO SUCH LINE
68338                   NO SUCH LINE
68339                   NO SUCH LINE
68340                   NO SUCH LINE
68341                   NO SUCH LINE
68342                   NO SUCH LINE
68343                   NO SUCH LINE
68344                   NO SUCH LINE
68345                   NO SUCH LINE
68346                   NO SUCH LINE
68347                   NO SUCH LINE
68348                   NO SUCH LINE
68349                   NO SUCH LINE
68350                   NO SUCH LINE
68351                   NO SUCH LINE
68352                   NO SUCH LINE
68353                   NO SUCH LINE
68354                   NO SUCH LINE
68355                   NO SUCH LINE
68356                   NO SUCH LINE
68357                   NO SUCH LINE
68358                   NO SUCH LINE
68359                   NO SUCH LINE
68360                   NO SUCH LINE
68361                   NO SUCH LINE
68362                   NO SUCH LINE
68363                   NO SUCH LINE
68364                   NO SUCH LINE
68365                   NO SUCH LINE
68366                   NO SUCH LINE
68367                   NO SUCH LINE
68368                   NO SUCH LINE
68369                   NO SUCH LINE
68370                   NO SUCH LINE
68371                   NO SUCH LINE
68372                   NO SUCH LINE
68373                   NO SUCH LINE
68374                   NO SUCH LINE
68375                   NO SUCH LINE
68376                   NO SUCH LINE
68377                   NO SUCH LINE
68378                   NO SUCH LINE
68379                   NO SUCH LINE
68380                   NO SUCH LINE
68381                   NO SUCH LINE
68382                   NO SUCH LINE
68383                   NO SUCH LINE
68384                   NO SUCH LINE
68385                   NO SUCH LINE
68386                   NO SUCH LINE
68387                   NO SUCH LINE
68388                   NO SUCH LINE
68389                   NO SUCH LINE
68390                   NO SUCH LINE
68391                   NO SUCH LINE
68392                   NO SUCH LINE
68393                   NO SUCH LINE
68394                   NO SUCH LINE
68395                   NO SUCH LINE
68396      1/1          NO SUCH LINE
</pre>
<hr>
<a name="inst_tag_37961_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod815.html#inst_tag_37961" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68176
 EXPRESSION (s62 ? s59 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37961_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod815.html#inst_tag_37961" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">14</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1296</td>
<td class="rt">127</td>
<td class="rt">9.80  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">648</td>
<td class="rt">65</td>
<td class="rt">10.03 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">648</td>
<td class="rt">62</td>
<td class="rt">9.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">14</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1296</td>
<td class="rt">127</td>
<td class="rt">9.80  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">648</td>
<td class="rt">65</td>
<td class="rt">10.03 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">648</td>
<td class="rt">62</td>
<td class="rt">9.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lm_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lm_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lm_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_pfm_event</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lm_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mask[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_func[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_user[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_source[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_user[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram0_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ram1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_addr[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_byte_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_user[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram1_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_hit_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_hit[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ent[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[12:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_drn_addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drn_data[65:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_37961_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod815.html#inst_tag_37961" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm0.gen_ram_ctl.u_lm_ctl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">13</td>
<td class="rt">81.25 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68074</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68083</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68116</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68125</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68139</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68145</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68176      NO SUCH LINE
                       
68177      NO SUCH LINE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68074      NO SUCH LINE
           <font color = "green">-1-</font>            
68075      NO SUCH LINE
           <font color = "green">==></font>
68076      NO SUCH LINE
68077      NO SUCH LINE
           <font color = "red">-2-</font>            
68078      NO SUCH LINE
           <font color = "green">==></font>
68079      NO SUCH LINE
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68083      NO SUCH LINE
           <font color = "green">-1-</font>            
68084      NO SUCH LINE
           <font color = "green">==></font>
68085      NO SUCH LINE
68086      NO SUCH LINE
68087      NO SUCH LINE
68088      NO SUCH LINE
68089      NO SUCH LINE
68090      NO SUCH LINE
68091      NO SUCH LINE
68092      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68116      NO SUCH LINE
           <font color = "green">-1-</font>            
68117      NO SUCH LINE
           <font color = "green">==></font>
68118      NO SUCH LINE
68119      NO SUCH LINE
           <font color = "red">-2-</font>            
68120      NO SUCH LINE
           <font color = "green">==></font>
68121      NO SUCH LINE
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68125      NO SUCH LINE
           <font color = "green">-1-</font>            
68126      NO SUCH LINE
           <font color = "green">==></font>
68127      NO SUCH LINE
68128      NO SUCH LINE
68129      NO SUCH LINE
68130      NO SUCH LINE
68131      NO SUCH LINE
68132      NO SUCH LINE
68133      NO SUCH LINE
68134      NO SUCH LINE
68135      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68139      NO SUCH LINE
           <font color = "green">-1-</font>            
68140      NO SUCH LINE
           <font color = "green">==></font>
68141      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68145      NO SUCH LINE
           <font color = "green">-1-</font>            
68146      NO SUCH LINE
           <font color = "green">==></font>
68147      NO SUCH LINE
68148      NO SUCH LINE
68149      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_37961">
    <li>
      <a href="#inst_tag_37961_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37961_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37961_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_37961_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_37962">
    <li>
      <a href="#inst_tag_37962_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37962_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37962_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_37962_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_lm_ctl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
