
---------- Begin Simulation Statistics ----------
final_tick                                63299375500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214709                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697756                       # Number of bytes of host memory used
host_op_rate                                   391139                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   902.15                       # Real time elapsed on the host
host_tick_rate                               70165173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   193699287                       # Number of instructions simulated
sim_ops                                     352865324                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063299                       # Number of seconds simulated
sim_ticks                                 63299375500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             41187457                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            341162                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          46398301                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           27843870                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        41187457                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         13343587                       # Number of indirect misses.
system.cpu.branchPred.lookups                46990791                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  276955                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        73238                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 231413047                       # number of cc regfile reads
system.cpu.cc_regfile_writes                122527832                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            341777                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   44073318                       # Number of branches committed
system.cpu.commit.bw_lim_events              10518711                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1224                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        13608007                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            193699287                       # Number of instructions committed
system.cpu.commit.committedOps              352865324                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    124679851                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.830171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.530911                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28143951     22.57%     22.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     18691925     14.99%     37.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     17119676     13.73%     51.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     25339060     20.32%     71.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       851037      0.68%     72.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     15601311     12.51%     84.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       542784      0.44%     85.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      7871396      6.31%     91.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10518711      8.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    124679851                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     168079                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               225186                       # Number of function calls committed.
system.cpu.commit.int_insts                 352676016                       # Number of committed integer instructions.
system.cpu.commit.loads                      37051555                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       130318      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        296762777     84.10%     84.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           21402      0.01%     84.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     84.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12464      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           10484      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           11124      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22900      0.01%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37002843     10.49%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18788158      5.32%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        48712      0.01%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        53561      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         352865324                       # Class of committed instruction
system.cpu.commit.refs                       55893274                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   193699287                       # Number of Instructions Simulated
system.cpu.committedOps                     352865324                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.653584                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.653584                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              28814189                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              370545583                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 36057687                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  54200050                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 343514                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               7124028                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    37608468                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         81648                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    19160871                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           851                       # TLB misses on write requests
system.cpu.fetch.Branches                    46990791                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  34214541                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      91772949                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                127281                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      206450216                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  775                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          6047                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  687028                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.371179                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           34416079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           28120825                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.630744                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          126539468                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.958638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.120596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 57517199     45.45%     45.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   549680      0.43%     45.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4805168      3.80%     49.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  8048580      6.36%     56.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 20341651     16.08%     72.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   569569      0.45%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  6836857      5.40%     77.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  8122949      6.42%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19747815     15.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            126539468                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    176326                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   114558                       # number of floating regfile writes
system.cpu.idleCycles                           59284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               367755                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 44349796                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.842161                       # Inst execution rate
system.cpu.iew.exec_refs                     56766720                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19160657                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1610466                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38993906                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               9173                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               451                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19486865                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           366473318                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              37606063                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            433097                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             359813983                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1724                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1529                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 343514                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6209                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           626370                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         8037                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1976                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        11144                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1942351                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       645146                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1976                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       121703                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         246052                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 398039393                       # num instructions consuming a value
system.cpu.iew.wb_count                     359477194                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645827                       # average fanout of values written-back
system.cpu.iew.wb_producers                 257064572                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.839500                       # insts written-back per cycle
system.cpu.iew.wb_sent                      359684612                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                479537369                       # number of integer regfile reads
system.cpu.int_regfile_writes               295835329                       # number of integer regfile writes
system.cpu.ipc                               1.530025                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.530025                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            164858      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             303119943     84.14%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                24933      0.01%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               12476      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                11170      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12865      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               23232      0.01%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37604092     10.44%     94.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19148707      5.32%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           64858      0.02%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          59355      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              360247080                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  206106                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              407222                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       176825                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             227157                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     8163208                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022660                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 8037749     98.46%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    191      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    202      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24563      0.30%     98.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 88512      1.08%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             10066      0.12%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1924      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              368039324                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          854830996                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    359300369                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         379856082                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  366461515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 360247080                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11803                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        13607993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             41382                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10579                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     27103682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     126539468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.846915                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.433040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            33876071     26.77%     26.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10783960      8.52%     35.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18703352     14.78%     50.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11610942      9.18%     59.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            23388178     18.48%     77.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2385360      1.89%     79.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             9447139      7.47%     87.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            15694484     12.40%     99.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              649982      0.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       126539468                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.845582                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    34215658                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1173                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           7948265                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1153771                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38993906                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19486865                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               171582508                       # number of misc regfile reads
system.cpu.numCycles                        126598752                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                14700779                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             411359811                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               13819089                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 38593104                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    421                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5798                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             915557340                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              369144164                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           429943997                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  58707733                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 129478                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 343514                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              14108394                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 18584186                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            202707                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        497466875                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          85944                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               7888                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  37610267                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           7889                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    480634471                       # The number of ROB reads
system.cpu.rob.rob_writes                   734809454                       # The number of ROB writes
system.cpu.timesIdled                            1176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  1194                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2068                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        43039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        87711                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1129                       # Transaction distribution
system.membus.trans_dist::ReadExReq               939                       # Transaction distribution
system.membus.trans_dist::ReadExResp              939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1129                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       132352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       132352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  132352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2068                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2068    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2068                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2563000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11008000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2783                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3710                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3487                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37476                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       122627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                132383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       401216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5179904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5581120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            44673                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  44671    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44673                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           86388500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61779499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5229000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2639                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39965                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42604                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2639                       # number of overall hits
system.l2.overall_hits::.cpu.data               39965                       # number of overall hits
system.l2.overall_hits::total                   42604                       # number of overall hits
system.l2.demand_misses::.cpu.inst                848                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1221                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2069                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               848                       # number of overall misses
system.l2.overall_misses::.cpu.data              1221                       # number of overall misses
system.l2.overall_misses::total                  2069                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66418000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     98567000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        164985000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66418000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     98567000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       164985000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            41186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44673                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           41186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44673                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.243189                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.029646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.046314                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.243189                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.029646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.046314                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78323.113208                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80726.453726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79741.420976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78323.113208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80726.453726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79741.420976                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2069                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2069                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     86357000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    144305000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     86357000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    144305000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.243189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.029646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046314                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.243189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.029646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.046314                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68334.905660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70726.453726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69746.254229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68334.905660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70726.453726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69746.254229                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        39750                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39750                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        39750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2783                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2783                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2771                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2771                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     75098500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75098500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.253100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.253100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79977.103301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79977.103301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     65708500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     65708500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.253100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.253100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69977.103301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69977.103301                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2639                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2639                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66418000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66418000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.243189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.243189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78323.113208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78323.113208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          848                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          848                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57948000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57948000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.243189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.243189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68334.905660                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68334.905660                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23468500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23468500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        37476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83221.631206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83221.631206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20648500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20648500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73221.631206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73221.631206                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1973.213073                       # Cycle average of tags in use
system.l2.tags.total_refs                       87709                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2068                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     42.412476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       784.638987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1188.574087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.047891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.072545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.120435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2005                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.126221                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    703748                       # Number of tag accesses
system.l2.tags.data_accesses                   703748                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          78144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             132352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54208                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2068                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            856375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1234515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2090890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       856375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           856375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           856375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1234515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2090890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20360                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2068                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2068                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20517000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59292000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9921.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28671.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1457                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2068                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.960067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.699633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.878217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          130     21.63%     21.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          358     59.57%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      6.16%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      3.49%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      2.00%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.00%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.00%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.50%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      3.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          601                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 132352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  132352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   63299265500                       # Total gap between requests
system.mem_ctrls.avgGap                   30608929.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        78144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 856374.957443300518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1234514.549041640945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23120750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36171250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27297.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29624.28                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    70.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2299080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1206810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7439880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4996408560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1486072650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23055530880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29548957860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.812786                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59925713000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2113540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1260122500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2063460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1073985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7325640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4996408560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1381677150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23143442880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29531991675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.544756                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60155197500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2113540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1030638000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     34210097                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34210097                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34210097                       # number of overall hits
system.cpu.icache.overall_hits::total        34210097                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4444                       # number of overall misses
system.cpu.icache.overall_misses::total          4444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    124400498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124400498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124400498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124400498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34214541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34214541                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34214541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34214541                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000130                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000130                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27992.911341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27992.911341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27992.911341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27992.911341                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.615385                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2783                       # number of writebacks
system.cpu.icache.writebacks::total              2783                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          957                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          957                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          957                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          957                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3487                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     99568998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     99568998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     99568998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     99568998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28554.344135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28554.344135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28554.344135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28554.344135                       # average overall mshr miss latency
system.cpu.icache.replacements                   2783                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34210097                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34210097                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124400498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124400498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34214541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34214541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27992.911341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27992.911341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          957                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          957                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     99568998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     99568998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28554.344135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28554.344135                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           653.567685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34213583                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9814.567699                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   653.567685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.638250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.638250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          703                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          629                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.686523                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          68432568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         68432568                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     55638932                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55638932                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     55638932                       # number of overall hits
system.cpu.dcache.overall_hits::total        55638932                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        92312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          92312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        92312                       # number of overall misses
system.cpu.dcache.overall_misses::total         92312                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1009984999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1009984999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1009984999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1009984999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     55731244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55731244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     55731244                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55731244                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001656                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001656                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001656                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001656                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10940.993576                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10940.993576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10940.993576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10940.993576                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          360                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39750                       # number of writebacks
system.cpu.dcache.writebacks::total             39750                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        41186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        41186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        41186                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        41186                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581847500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581847500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581847500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    581847500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000739                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000739                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000739                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000739                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14127.312679                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14127.312679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14127.312679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14127.312679                       # average overall mshr miss latency
system.cpu.dcache.replacements                  40255                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     36800798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36800798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        88526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    894243000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    894243000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36889324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36889324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10101.473014                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10101.473014                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        50328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        50328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        38198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    479904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    479904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12563.602806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12563.602806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     18838134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18838134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115741999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115741999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     18841920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18841920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30571.050977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30571.050977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          798                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          798                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34117.469880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34117.469880                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63299375500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           913.090580                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            55680118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             41186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1351.918565                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   913.090580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.891690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.891690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          931                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          797                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.909180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         111503674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        111503674                       # Number of data accesses

---------- End Simulation Statistics   ----------
