module Par_IN (input [7:0]MemData, Address, DataIn, output [7:0]RegData);
	
	RegData = Address == 8'hFF ? DataIn : MemData;
	
endmodule 