#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ffc59e004b0 .scope module, "tb" "tb" 2 24;
 .timescale -9 -9;
v0x7ffc59e23e40_0 .var "clock", 0 0;
v0x7ffc59e23ed0_0 .net "data_to_write", 7 0, L_0x7ffc59e259b0;  1 drivers
v0x7ffc59e23fe0_0 .net "instruction_fetched", 7 0, L_0x7ffc59e25d40;  1 drivers
v0x7ffc59e240f0_0 .net "pass_back_AC", 7 0, L_0x7ffc59e25380;  1 drivers
v0x7ffc59e24200_0 .net "pc_executing", 3 0, v0x7ffc59e1f920_0;  1 drivers
v0x7ffc59e24290_0 .var "reset", 0 0;
v0x7ffc59e24320_0 .net "sig_data_write_enable", 0 0, L_0x7ffc59e24a50;  1 drivers
E_0x7ffc59e02020 .event negedge, v0x7ffc59e1cd40_0;
S_0x7ffc59e01d10 .scope module, "DUT" "m_main" 2 34, 2 118 0, S_0x7ffc59e004b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "sig_data_write_enable";
    .port_info 3 /OUTPUT 4 "pc_executing";
    .port_info 4 /OUTPUT 8 "instruction_fetched";
    .port_info 5 /OUTPUT 8 "data_to_write";
    .port_info 6 /OUTPUT 8 "pass_back_AC";
v0x7ffc59e23880_0 .net "clock", 0 0, v0x7ffc59e23e40_0;  1 drivers
v0x7ffc59e23910_0 .net "data_fetched", 7 0, L_0x7ffc59e26070;  1 drivers
v0x7ffc59e23a20_0 .net "data_to_write", 7 0, L_0x7ffc59e259b0;  alias, 1 drivers
v0x7ffc59e23ab0_0 .net "instruction_fetched", 7 0, L_0x7ffc59e25d40;  alias, 1 drivers
v0x7ffc59e23b40_0 .net "pass_back_AC", 7 0, L_0x7ffc59e25380;  alias, 1 drivers
v0x7ffc59e23bd0_0 .net "pc_executing", 3 0, v0x7ffc59e1f920_0;  alias, 1 drivers
v0x7ffc59e23c70_0 .net "reset", 0 0, v0x7ffc59e24290_0;  1 drivers
v0x7ffc59e23d00_0 .net "sig_data_write_enable", 0 0, L_0x7ffc59e24a50;  alias, 1 drivers
L_0x7ffc59e26120 .part L_0x7ffc59e25d40, 0, 4;
S_0x7ffc59e010e0 .scope module, "DMEM" "m_data_memory" 2 145, 2 390 0, S_0x7ffc59e01d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sig_data_write_enable";
    .port_info 3 /INPUT 4 "data_address";
    .port_info 4 /INPUT 8 "data_to_write";
    .port_info 5 /OUTPUT 8 "data_fetched";
L_0x7ffc59e26070 .functor BUFZ 8, L_0x7ffc59e25eb0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ffc59e001f0 .array "RAM", 0 15, 7 0;
v0x7ffc59e00280_0 .net *"_ivl_0", 7 0, L_0x7ffc59e25eb0;  1 drivers
v0x7ffc59e1cbd0_0 .net *"_ivl_2", 5 0, L_0x7ffc59e25f50;  1 drivers
L_0x107d93128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffc59e1cc90_0 .net *"_ivl_5", 1 0, L_0x107d93128;  1 drivers
v0x7ffc59e1cd40_0 .net "clock", 0 0, v0x7ffc59e23e40_0;  alias, 1 drivers
v0x7ffc59e1ce20_0 .net "data_address", 3 0, L_0x7ffc59e26120;  1 drivers
v0x7ffc59e1ced0_0 .net "data_fetched", 7 0, L_0x7ffc59e26070;  alias, 1 drivers
v0x7ffc59e1cf80_0 .net "data_to_write", 7 0, L_0x7ffc59e259b0;  alias, 1 drivers
v0x7ffc59e1d030_0 .var/i "idx", 31 0;
v0x7ffc59e1d140_0 .net "reset", 0 0, v0x7ffc59e24290_0;  alias, 1 drivers
v0x7ffc59e1d1e0_0 .net "sig_data_write_enable", 0 0, L_0x7ffc59e24a50;  alias, 1 drivers
E_0x7ffc59e09f50 .event posedge, v0x7ffc59e1cd40_0;
L_0x7ffc59e25eb0 .array/port v0x7ffc59e001f0, L_0x7ffc59e25f50;
L_0x7ffc59e25f50 .concat [ 4 2 0 0], L_0x7ffc59e26120, L_0x107d93128;
S_0x7ffc59e1d310 .scope module, "IMEM" "m_instruction_memory" 2 141, 2 452 0, S_0x7ffc59e01d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "pc_executing";
    .port_info 1 /OUTPUT 8 "instruction_fetched";
L_0x7ffc59e25d40 .functor BUFZ 8, L_0x7ffc59e25aa0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ffc59e1d4d0 .array "ROM", 0 15, 7 0;
v0x7ffc59e1d560_0 .net *"_ivl_0", 7 0, L_0x7ffc59e25aa0;  1 drivers
v0x7ffc59e1d600_0 .net *"_ivl_2", 5 0, L_0x7ffc59e25b60;  1 drivers
L_0x107d930e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffc59e1d6c0_0 .net *"_ivl_5", 1 0, L_0x107d930e0;  1 drivers
v0x7ffc59e1d770_0 .var/i "idx", 31 0;
v0x7ffc59e1d860_0 .net "instruction_fetched", 7 0, L_0x7ffc59e25d40;  alias, 1 drivers
v0x7ffc59e1d910_0 .net "pc_executing", 3 0, v0x7ffc59e1f920_0;  alias, 1 drivers
L_0x7ffc59e25aa0 .array/port v0x7ffc59e1d4d0, L_0x7ffc59e25b60;
L_0x7ffc59e25b60 .concat [ 4 2 0 0], v0x7ffc59e1f920_0, L_0x107d930e0;
S_0x7ffc59e1d9f0 .scope module, "processor" "m_SMP8" 2 131, 2 161 0, S_0x7ffc59e01d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instruction_fetched";
    .port_info 3 /INPUT 8 "data_fetched";
    .port_info 4 /OUTPUT 1 "sig_data_write_enable";
    .port_info 5 /OUTPUT 4 "pc_executing";
    .port_info 6 /OUTPUT 8 "data_to_write";
    .port_info 7 /OUTPUT 8 "pass_back_AC";
v0x7ffc59e22d40_0 .net "clock", 0 0, v0x7ffc59e23e40_0;  alias, 1 drivers
v0x7ffc59e22dd0_0 .net "condition_branch_jump", 0 0, L_0x7ffc59e24f30;  1 drivers
v0x7ffc59e22e60_0 .net "data_fetched", 7 0, L_0x7ffc59e26070;  alias, 1 drivers
v0x7ffc59e22ef0_0 .net "data_to_write", 7 0, L_0x7ffc59e259b0;  alias, 1 drivers
v0x7ffc59e22f80_0 .net "flag_zero", 0 0, v0x7ffc59e1f2d0_0;  1 drivers
v0x7ffc59e23050_0 .net "instruction_fetched", 7 0, L_0x7ffc59e25d40;  alias, 1 drivers
v0x7ffc59e23120_0 .net "pass_back_AC", 7 0, L_0x7ffc59e25380;  alias, 1 drivers
v0x7ffc59e231f0_0 .net "pc_executing", 3 0, v0x7ffc59e1f920_0;  alias, 1 drivers
v0x7ffc59e23300_0 .net "reset", 0 0, v0x7ffc59e24290_0;  alias, 1 drivers
v0x7ffc59e23490_0 .net "sig_alu_op", 2 0, L_0x7ffc59e24930;  1 drivers
v0x7ffc59e23520_0 .net "sig_data_to_rf", 0 0, L_0x7ffc59e24af0;  1 drivers
v0x7ffc59e235b0_0 .net "sig_data_write_enable", 0 0, L_0x7ffc59e24a50;  alias, 1 drivers
v0x7ffc59e23640_0 .net "sig_rf_port_A_address", 0 0, L_0x7ffc59e24430;  1 drivers
v0x7ffc59e236d0_0 .net "sig_rf_port_B_address", 0 0, L_0x7ffc59e24550;  1 drivers
v0x7ffc59e23760_0 .net "sig_rf_write_address", 0 0, L_0x7ffc59e24670;  1 drivers
v0x7ffc59e237f0_0 .net "sig_rf_write_enable", 0 0, L_0x7ffc59e24790;  1 drivers
L_0x7ffc59e25020 .part L_0x7ffc59e25d40, 4, 4;
S_0x7ffc59e1dcb0 .scope module, "CU" "m_controller" 2 182, 2 250 0, S_0x7ffc59e1d9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "op_code";
    .port_info 1 /INPUT 1 "flag_zero";
    .port_info 2 /OUTPUT 1 "sig_rf_port_A_address";
    .port_info 3 /OUTPUT 1 "sig_rf_port_B_address";
    .port_info 4 /OUTPUT 1 "sig_rf_write_address";
    .port_info 5 /OUTPUT 1 "sig_rf_write_enable";
    .port_info 6 /OUTPUT 3 "sig_alu_op";
    .port_info 7 /OUTPUT 1 "sig_data_write_enable";
    .port_info 8 /OUTPUT 1 "sig_data_to_rf";
    .port_info 9 /OUTPUT 1 "condition_branch_jump";
L_0x7ffc59e24e40 .functor AND 1, L_0x7ffc59e24b90, v0x7ffc59e1f2d0_0, C4<1>, C4<1>;
L_0x7ffc59e24f30 .functor OR 1, L_0x7ffc59e24d30, L_0x7ffc59e24e40, C4<0>, C4<0>;
v0x7ffc59e1dff0_0 .net *"_ivl_11", 10 0, v0x7ffc59e1e210_0;  1 drivers
v0x7ffc59e1e0b0_0 .net *"_ivl_12", 0 0, L_0x7ffc59e24e40;  1 drivers
v0x7ffc59e1e160_0 .net "condition_branch_jump", 0 0, L_0x7ffc59e24f30;  alias, 1 drivers
v0x7ffc59e1e210_0 .var "control_signals", 10 0;
v0x7ffc59e1e2c0_0 .net "flag_zero", 0 0, v0x7ffc59e1f2d0_0;  alias, 1 drivers
v0x7ffc59e1e3a0_0 .net "op_code", 3 0, L_0x7ffc59e25020;  1 drivers
v0x7ffc59e1e450_0 .net "sig_alu_op", 2 0, L_0x7ffc59e24930;  alias, 1 drivers
v0x7ffc59e1e500_0 .net "sig_branch", 0 0, L_0x7ffc59e24b90;  1 drivers
v0x7ffc59e1e5a0_0 .net "sig_data_to_rf", 0 0, L_0x7ffc59e24af0;  alias, 1 drivers
v0x7ffc59e1e6b0_0 .net "sig_data_write_enable", 0 0, L_0x7ffc59e24a50;  alias, 1 drivers
v0x7ffc59e1e760_0 .net "sig_jump", 0 0, L_0x7ffc59e24d30;  1 drivers
v0x7ffc59e1e7f0_0 .net "sig_rf_port_A_address", 0 0, L_0x7ffc59e24430;  alias, 1 drivers
v0x7ffc59e1e880_0 .net "sig_rf_port_B_address", 0 0, L_0x7ffc59e24550;  alias, 1 drivers
v0x7ffc59e1e910_0 .net "sig_rf_write_address", 0 0, L_0x7ffc59e24670;  alias, 1 drivers
v0x7ffc59e1e9a0_0 .net "sig_rf_write_enable", 0 0, L_0x7ffc59e24790;  alias, 1 drivers
E_0x7ffc59e1dfb0 .event edge, v0x7ffc59e1e3a0_0;
L_0x7ffc59e24430 .part v0x7ffc59e1e210_0, 10, 1;
L_0x7ffc59e24550 .part v0x7ffc59e1e210_0, 9, 1;
L_0x7ffc59e24670 .part v0x7ffc59e1e210_0, 8, 1;
L_0x7ffc59e24790 .part v0x7ffc59e1e210_0, 7, 1;
L_0x7ffc59e24930 .part v0x7ffc59e1e210_0, 4, 3;
L_0x7ffc59e24a50 .part v0x7ffc59e1e210_0, 3, 1;
L_0x7ffc59e24af0 .part v0x7ffc59e1e210_0, 2, 1;
L_0x7ffc59e24b90 .part v0x7ffc59e1e210_0, 1, 1;
L_0x7ffc59e24d30 .part v0x7ffc59e1e210_0, 0, 1;
S_0x7ffc59e1eb10 .scope module, "DP" "m_data_path" 2 195, 2 307 0, S_0x7ffc59e1d9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sig_rf_port_A_address";
    .port_info 3 /INPUT 1 "sig_rf_port_B_address";
    .port_info 4 /INPUT 1 "sig_rf_write_address";
    .port_info 5 /INPUT 1 "sig_rf_write_enable";
    .port_info 6 /INPUT 3 "sig_alu_op";
    .port_info 7 /INPUT 1 "sig_data_to_rf";
    .port_info 8 /INPUT 1 "condition_branch_jump";
    .port_info 9 /INPUT 8 "data_fetched";
    .port_info 10 /INPUT 8 "instruction_fetched";
    .port_info 11 /OUTPUT 1 "flag_zero";
    .port_info 12 /OUTPUT 4 "pc_executing";
    .port_info 13 /OUTPUT 8 "data_to_write";
    .port_info 14 /OUTPUT 8 "pass_back_AC";
L_0x7ffc59e259b0 .functor BUFZ 8, L_0x7ffc59e257a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ffc59e21c10_0 .net "alu_result", 7 0, v0x7ffc59e1f220_0;  1 drivers
v0x7ffc59e21d00_0 .net "clock", 0 0, v0x7ffc59e23e40_0;  alias, 1 drivers
v0x7ffc59e21d90_0 .net "condition_branch_jump", 0 0, L_0x7ffc59e24f30;  alias, 1 drivers
v0x7ffc59e21e60_0 .net "data_fetched", 7 0, L_0x7ffc59e26070;  alias, 1 drivers
v0x7ffc59e21f30_0 .net "data_to_write", 7 0, L_0x7ffc59e259b0;  alias, 1 drivers
v0x7ffc59e22000_0 .net "flag_zero", 0 0, v0x7ffc59e1f2d0_0;  alias, 1 drivers
v0x7ffc59e220d0_0 .net "instruction_fetched", 7 0, L_0x7ffc59e25d40;  alias, 1 drivers
v0x7ffc59e22160_0 .net "pass_back_AC", 7 0, L_0x7ffc59e25380;  alias, 1 drivers
v0x7ffc59e221f0_0 .net "pc_executing", 3 0, v0x7ffc59e1f920_0;  alias, 1 drivers
v0x7ffc59e22300_0 .net "pc_next", 3 0, L_0x7ffc59e251c0;  1 drivers
v0x7ffc59e22390_0 .net "pc_plus_1", 3 0, L_0x7ffc59e250c0;  1 drivers
v0x7ffc59e22460_0 .net "reset", 0 0, v0x7ffc59e24290_0;  alias, 1 drivers
v0x7ffc59e224f0_0 .net "rf_port_A", 7 0, L_0x7ffc59e25530;  1 drivers
v0x7ffc59e225c0_0 .net "rf_port_B", 7 0, L_0x7ffc59e257a0;  1 drivers
v0x7ffc59e22690_0 .net "rf_write_value", 7 0, L_0x7ffc59e25910;  1 drivers
v0x7ffc59e22760_0 .net "sig_alu_op", 2 0, L_0x7ffc59e24930;  alias, 1 drivers
v0x7ffc59e22830_0 .net "sig_data_to_rf", 0 0, L_0x7ffc59e24af0;  alias, 1 drivers
v0x7ffc59e22a00_0 .net "sig_rf_port_A_address", 0 0, L_0x7ffc59e24430;  alias, 1 drivers
v0x7ffc59e22a90_0 .net "sig_rf_port_B_address", 0 0, L_0x7ffc59e24550;  alias, 1 drivers
v0x7ffc59e22b20_0 .net "sig_rf_write_address", 0 0, L_0x7ffc59e24670;  alias, 1 drivers
v0x7ffc59e22bf0_0 .net "sig_rf_write_enable", 0 0, L_0x7ffc59e24790;  alias, 1 drivers
L_0x7ffc59e252e0 .part L_0x7ffc59e25d40, 0, 4;
L_0x7ffc59e25850 .part L_0x7ffc59e25d40, 7, 1;
S_0x7ffc59e1ee80 .scope module, "ALU" "m_alu" 2 363, 2 556 0, S_0x7ffc59e1eb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_mode";
    .port_info 1 /INPUT 3 "sig_alu_op";
    .port_info 2 /INPUT 8 "rf_port_A";
    .port_info 3 /INPUT 8 "rf_port_B";
    .port_info 4 /OUTPUT 8 "alu_result";
    .port_info 5 /OUTPUT 1 "flag_zero";
v0x7ffc59e1f170_0 .net "alu_mode", 0 0, L_0x7ffc59e25850;  1 drivers
v0x7ffc59e1f220_0 .var "alu_result", 7 0;
v0x7ffc59e1f2d0_0 .var "flag_zero", 0 0;
v0x7ffc59e1f3a0_0 .net "rf_port_A", 7 0, L_0x7ffc59e25530;  alias, 1 drivers
v0x7ffc59e1f430_0 .net "rf_port_B", 7 0, L_0x7ffc59e257a0;  alias, 1 drivers
v0x7ffc59e1f520_0 .net "sig_alu_op", 2 0, L_0x7ffc59e24930;  alias, 1 drivers
E_0x7ffc59e1f100/0 .event edge, v0x7ffc59e1f170_0, v0x7ffc59e1e450_0, v0x7ffc59e1f3a0_0, v0x7ffc59e1f220_0;
E_0x7ffc59e1f100/1 .event edge, v0x7ffc59e1f430_0;
E_0x7ffc59e1f100 .event/or E_0x7ffc59e1f100/0, E_0x7ffc59e1f100/1;
S_0x7ffc59e1f640 .scope module, "PC" "m_program_counter" 2 333, 2 620 0, S_0x7ffc59e1eb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "pc_next";
    .port_info 3 /OUTPUT 4 "pc_executing";
v0x7ffc59e1f870_0 .net "clock", 0 0, v0x7ffc59e23e40_0;  alias, 1 drivers
v0x7ffc59e1f920_0 .var "pc_executing", 3 0;
v0x7ffc59e1f9d0_0 .net "pc_next", 3 0, L_0x7ffc59e251c0;  alias, 1 drivers
v0x7ffc59e1fa80_0 .net "reset", 0 0, v0x7ffc59e24290_0;  alias, 1 drivers
S_0x7ffc59e1fb70 .scope module, "RF" "m_register_file" 2 351, 2 510 0, S_0x7ffc59e1eb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sig_rf_port_A_address";
    .port_info 3 /INPUT 1 "sig_rf_port_B_address";
    .port_info 4 /INPUT 1 "sig_rf_write_address";
    .port_info 5 /INPUT 1 "sig_rf_write_enable";
    .port_info 6 /INPUT 8 "rf_write_value";
    .port_info 7 /OUTPUT 8 "rf_port_A";
    .port_info 8 /OUTPUT 8 "rf_port_B";
    .port_info 9 /OUTPUT 8 "pass_back_AC";
v0x7ffc59e203b0_0 .array/port v0x7ffc59e203b0, 0;
L_0x7ffc59e25380 .functor BUFZ 8, v0x7ffc59e203b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffc59e25530 .functor BUFZ 8, L_0x7ffc59e253f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffc59e257a0 .functor BUFZ 8, L_0x7ffc59e255e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ffc59e1fe70_0 .net *"_ivl_11", 7 0, L_0x7ffc59e255e0;  1 drivers
v0x7ffc59e1ff20_0 .net *"_ivl_13", 2 0, L_0x7ffc59e25680;  1 drivers
L_0x107d93098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffc59e1ffd0_0 .net *"_ivl_16", 1 0, L_0x107d93098;  1 drivers
v0x7ffc59e20090_0 .net *"_ivl_3", 7 0, L_0x7ffc59e253f0;  1 drivers
v0x7ffc59e20140_0 .net *"_ivl_5", 2 0, L_0x7ffc59e25490;  1 drivers
L_0x107d93050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffc59e20230_0 .net *"_ivl_8", 1 0, L_0x107d93050;  1 drivers
v0x7ffc59e202e0_0 .net "clock", 0 0, v0x7ffc59e23e40_0;  alias, 1 drivers
v0x7ffc59e203b0 .array "internal_rf", 0 1, 7 0;
v0x7ffc59e20460_0 .net "pass_back_AC", 7 0, L_0x7ffc59e25380;  alias, 1 drivers
v0x7ffc59e20570_0 .net "reset", 0 0, v0x7ffc59e24290_0;  alias, 1 drivers
v0x7ffc59e20600_0 .net "rf_port_A", 7 0, L_0x7ffc59e25530;  alias, 1 drivers
v0x7ffc59e206a0_0 .net "rf_port_B", 7 0, L_0x7ffc59e257a0;  alias, 1 drivers
v0x7ffc59e20750_0 .net "rf_write_value", 7 0, L_0x7ffc59e25910;  alias, 1 drivers
v0x7ffc59e207f0_0 .net "sig_rf_port_A_address", 0 0, L_0x7ffc59e24430;  alias, 1 drivers
v0x7ffc59e208a0_0 .net "sig_rf_port_B_address", 0 0, L_0x7ffc59e24550;  alias, 1 drivers
v0x7ffc59e20950_0 .net "sig_rf_write_address", 0 0, L_0x7ffc59e24670;  alias, 1 drivers
v0x7ffc59e20a00_0 .net "sig_rf_write_enable", 0 0, L_0x7ffc59e24790;  alias, 1 drivers
L_0x7ffc59e253f0 .array/port v0x7ffc59e203b0, L_0x7ffc59e25490;
L_0x7ffc59e25490 .concat [ 1 2 0 0], L_0x7ffc59e24430, L_0x107d93050;
L_0x7ffc59e255e0 .array/port v0x7ffc59e203b0, L_0x7ffc59e25680;
L_0x7ffc59e25680 .concat [ 1 2 0 0], L_0x7ffc59e24550, L_0x107d93098;
S_0x7ffc59e20be0 .scope module, "add1" "m_incramenter" 2 339, 2 649 0, S_0x7ffc59e1eb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "pc_executing";
    .port_info 1 /OUTPUT 4 "pc_plus_1";
L_0x107d93008 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7ffc59e20d90_0 .net/2u *"_ivl_0", 3 0, L_0x107d93008;  1 drivers
v0x7ffc59e20e50_0 .net "pc_executing", 3 0, v0x7ffc59e1f920_0;  alias, 1 drivers
v0x7ffc59e20f30_0 .net "pc_plus_1", 3 0, L_0x7ffc59e250c0;  alias, 1 drivers
L_0x7ffc59e250c0 .arith/sum 4, v0x7ffc59e1f920_0, L_0x107d93008;
S_0x7ffc59e21000 .scope module, "mux_branching_jumping" "m_mux_2_to_1" 2 343, 2 603 0, S_0x7ffc59e1eb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "select_0";
    .port_info 1 /INPUT 4 "select_1";
    .port_info 2 /INPUT 1 "selector";
    .port_info 3 /OUTPUT 4 "mux_out";
P_0x7ffc59e21200 .param/l "WIDTH" 0 2 603, +C4<00000000000000000000000000000100>;
v0x7ffc59e21380_0 .net "mux_out", 3 0, L_0x7ffc59e251c0;  alias, 1 drivers
v0x7ffc59e21440_0 .net "select_0", 3 0, L_0x7ffc59e250c0;  alias, 1 drivers
v0x7ffc59e214d0_0 .net "select_1", 3 0, L_0x7ffc59e252e0;  1 drivers
v0x7ffc59e21560_0 .net "selector", 0 0, L_0x7ffc59e24f30;  alias, 1 drivers
L_0x7ffc59e251c0 .functor MUXZ 4, L_0x7ffc59e250c0, L_0x7ffc59e252e0, L_0x7ffc59e24f30, C4<>;
S_0x7ffc59e21620 .scope module, "mux_data" "m_mux_2_to_1" 2 371, 2 603 0, S_0x7ffc59e1eb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "select_0";
    .port_info 1 /INPUT 8 "select_1";
    .port_info 2 /INPUT 1 "selector";
    .port_info 3 /OUTPUT 8 "mux_out";
P_0x7ffc59e217e0 .param/l "WIDTH" 0 2 603, +C4<00000000000000000000000000001000>;
v0x7ffc59e21960_0 .net "mux_out", 7 0, L_0x7ffc59e25910;  alias, 1 drivers
v0x7ffc59e21a30_0 .net "select_0", 7 0, v0x7ffc59e1f220_0;  alias, 1 drivers
v0x7ffc59e21ac0_0 .net "select_1", 7 0, L_0x7ffc59e26070;  alias, 1 drivers
v0x7ffc59e21b50_0 .net "selector", 0 0, L_0x7ffc59e24af0;  alias, 1 drivers
L_0x7ffc59e25910 .functor MUXZ 8, v0x7ffc59e1f220_0, L_0x7ffc59e26070, L_0x7ffc59e24af0, C4<>;
    .scope S_0x7ffc59e1dcb0;
T_0 ;
    %wait E_0x7ffc59e1dfb0;
    %load/vec4 v0x7ffc59e1e3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 132, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 8, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 384, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 1152, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 2, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 18, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 640, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 656, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 672, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 688, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 704, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 720, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 736, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 752, 0, 11;
    %store/vec4 v0x7ffc59e1e210_0, 0, 11;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ffc59e1f640;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ffc59e1f920_0, 0;
    %end;
    .thread T_1;
    .scope S_0x7ffc59e1f640;
T_2 ;
    %wait E_0x7ffc59e09f50;
    %load/vec4 v0x7ffc59e1fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ffc59e1f920_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffc59e1f9d0_0;
    %assign/vec4 v0x7ffc59e1f920_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffc59e1fb70;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e203b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e203b0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x7ffc59e1fb70;
T_4 ;
    %wait E_0x7ffc59e09f50;
    %load/vec4 v0x7ffc59e20570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e203b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e203b0, 4, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ffc59e20a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7ffc59e20750_0;
    %load/vec4 v0x7ffc59e20950_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x7ffc59e203b0, 4, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffc59e1ee80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffc59e1f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7ffc59e1ee80;
T_6 ;
    %wait E_0x7ffc59e1f100;
    %load/vec4 v0x7ffc59e1f170_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7ffc59e1f520_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7ffc59e1f3a0_0;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %load/vec4 v0x7ffc59e1f220_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v0x7ffc59e1f2d0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7ffc59e1f3a0_0;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %load/vec4 v0x7ffc59e1f220_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %store/vec4 v0x7ffc59e1f2d0_0, 0, 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ffc59e1f520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v0x7ffc59e1f3a0_0;
    %load/vec4 v0x7ffc59e1f430_0;
    %add;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v0x7ffc59e1f3a0_0;
    %load/vec4 v0x7ffc59e1f430_0;
    %sub;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0x7ffc59e1f3a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %jmp T_6.16;
T_6.11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0x7ffc59e1f3a0_0;
    %load/vec4 v0x7ffc59e1f430_0;
    %and;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0x7ffc59e1f3a0_0;
    %load/vec4 v0x7ffc59e1f430_0;
    %or;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %jmp T_6.16;
T_6.14 ;
    %load/vec4 v0x7ffc59e1f3a0_0;
    %load/vec4 v0x7ffc59e1f430_0;
    %xor;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x7ffc59e1f3a0_0;
    %inv;
    %store/vec4 v0x7ffc59e1f220_0, 0, 8;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %load/vec4 v0x7ffc59e1f220_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %store/vec4 v0x7ffc59e1f2d0_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffc59e1d310;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffc59e1d770_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7ffc59e1d770_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7ffc59e1d770_0;
    %store/vec4a v0x7ffc59e1d4d0, 4, 0;
    %load/vec4 v0x7ffc59e1d770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffc59e1d770_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 176, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e1d4d0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e1d4d0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e1d4d0, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e1d4d0, 4, 0;
    %pushi/vec4 224, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e1d4d0, 4, 0;
    %pushi/vec4 106, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e1d4d0, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffc59e1d4d0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x7ffc59e010e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffc59e1d030_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7ffc59e1d030_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7ffc59e1d030_0;
    %store/vec4a v0x7ffc59e001f0, 4, 0;
    %load/vec4 v0x7ffc59e1d030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffc59e1d030_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7ffc59e010e0;
T_9 ;
    %wait E_0x7ffc59e09f50;
    %load/vec4 v0x7ffc59e1d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffc59e1d030_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x7ffc59e1d030_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7ffc59e1d030_0;
    %store/vec4a v0x7ffc59e001f0, 4, 0;
    %load/vec4 v0x7ffc59e1d030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffc59e1d030_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ffc59e1d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7ffc59e1cf80_0;
    %load/vec4 v0x7ffc59e1ce20_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7ffc59e001f0, 4, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ffc59e004b0;
T_10 ;
    %delay 100, 0;
    %load/vec4 v0x7ffc59e23e40_0;
    %inv;
    %store/vec4 v0x7ffc59e23e40_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffc59e004b0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffc59e23e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffc59e24290_0, 0, 1;
    %vpi_call 2 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffc59e004b0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 65 "$write", "\012\012 testing case #2, success means M[4] = 255 = 0xFF\012" {0 0 0};
    %vpi_call 2 68 "$write", "\012\012 PC  |  Ins  |  AC\012" {0 0 0};
    %vpi_call 2 69 "$write", " -------------------\012" {0 0 0};
    %delay 99999999, 0;
    %vpi_call 2 73 "$write", "\012\011simulation FAIL\012" {0 0 0};
    %vpi_call 2 74 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %4t ns\012\012", $time {0 0 0};
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7ffc59e004b0;
T_12 ;
    %wait E_0x7ffc59e02020;
    %delay 1, 0;
    %vpi_call 2 81 "$write", " %2d  |  %2h   |  %2h             %4t ns    ", v0x7ffc59e24200_0, v0x7ffc59e23fe0_0, v0x7ffc59e240f0_0, $time {0 0 0};
    %load/vec4 v0x7ffc59e24320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 84 "$write", "  stored-->  M[%1h] = 0x%2h\012", &PV<v0x7ffc59e23fe0_0, 0, 4>, v0x7ffc59e23ed0_0 {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call 2 88 "$write", "\012" {0 0 0};
T_12.1 ;
    %load/vec4 v0x7ffc59e24320_0;
    %load/vec4 v0x7ffc59e23fe0_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ffc59e23ed0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 2 104 "$write", "\012\011simulation, case #2,  SUCCESS       note instr[5] was skipped\012" {0 0 0};
    %vpi_call 2 105 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %4t ns\012\012", $time {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "smp8_combined.v";
