
btl_vdk.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001254  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001360  08001360  00011360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001384  08001384  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001384  08001384  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001384  08001384  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001384  08001384  00011384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001388  08001388  00011388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800138c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  08001398  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08001398  00020074  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000074dc  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000121e  00000000  00000000  00027511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c0  00000000  00000000  00028730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000828  00000000  00000000  00028ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000163d6  00000000  00000000  00029818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000896b  00000000  00000000  0003fbee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083d78  00000000  00000000  00048559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cc2d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002420  00000000  00000000  000cc324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001348 	.word	0x08001348

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001348 	.word	0x08001348

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f934 	bl	80003bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f803 	bl	800015e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000158:	f000 f83c 	bl	80001d4 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800015c:	e7fe      	b.n	800015c <main+0x10>

0800015e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800015e:	b580      	push	{r7, lr}
 8000160:	b090      	sub	sp, #64	; 0x40
 8000162:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000164:	f107 0318 	add.w	r3, r7, #24
 8000168:	2228      	movs	r2, #40	; 0x28
 800016a:	2100      	movs	r1, #0
 800016c:	4618      	mov	r0, r3
 800016e:	f001 f8e3 	bl	8001338 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000172:	1d3b      	adds	r3, r7, #4
 8000174:	2200      	movs	r2, #0
 8000176:	601a      	str	r2, [r3, #0]
 8000178:	605a      	str	r2, [r3, #4]
 800017a:	609a      	str	r2, [r3, #8]
 800017c:	60da      	str	r2, [r3, #12]
 800017e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000180:	2302      	movs	r3, #2
 8000182:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000184:	2301      	movs	r3, #1
 8000186:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000188:	2310      	movs	r3, #16
 800018a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800018c:	2300      	movs	r3, #0
 800018e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000190:	f107 0318 	add.w	r3, r7, #24
 8000194:	4618      	mov	r0, r3
 8000196:	f000 fa57 	bl	8000648 <HAL_RCC_OscConfig>
 800019a:	4603      	mov	r3, r0
 800019c:	2b00      	cmp	r3, #0
 800019e:	d001      	beq.n	80001a4 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001a0:	f000 f864 	bl	800026c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001a4:	230f      	movs	r3, #15
 80001a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001a8:	2300      	movs	r3, #0
 80001aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001ac:	2300      	movs	r3, #0
 80001ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001b0:	2300      	movs	r3, #0
 80001b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001b4:	2300      	movs	r3, #0
 80001b6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2100      	movs	r1, #0
 80001bc:	4618      	mov	r0, r3
 80001be:	f000 fcc3 	bl	8000b48 <HAL_RCC_ClockConfig>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d001      	beq.n	80001cc <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001c8:	f000 f850 	bl	800026c <Error_Handler>
  }
}
 80001cc:	bf00      	nop
 80001ce:	3740      	adds	r7, #64	; 0x40
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bd80      	pop	{r7, pc}

080001d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b086      	sub	sp, #24
 80001d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80001da:	f107 0308 	add.w	r3, r7, #8
 80001de:	2200      	movs	r2, #0
 80001e0:	601a      	str	r2, [r3, #0]
 80001e2:	605a      	str	r2, [r3, #4]
 80001e4:	609a      	str	r2, [r3, #8]
 80001e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80001e8:	463b      	mov	r3, r7
 80001ea:	2200      	movs	r2, #0
 80001ec:	601a      	str	r2, [r3, #0]
 80001ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80001f0:	4b1d      	ldr	r3, [pc, #116]	; (8000268 <MX_TIM2_Init+0x94>)
 80001f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80001f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80001f8:	4b1b      	ldr	r3, [pc, #108]	; (8000268 <MX_TIM2_Init+0x94>)
 80001fa:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80001fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000200:	4b19      	ldr	r3, [pc, #100]	; (8000268 <MX_TIM2_Init+0x94>)
 8000202:	2200      	movs	r2, #0
 8000204:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000206:	4b18      	ldr	r3, [pc, #96]	; (8000268 <MX_TIM2_Init+0x94>)
 8000208:	2209      	movs	r2, #9
 800020a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800020c:	4b16      	ldr	r3, [pc, #88]	; (8000268 <MX_TIM2_Init+0x94>)
 800020e:	2200      	movs	r2, #0
 8000210:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000212:	4b15      	ldr	r3, [pc, #84]	; (8000268 <MX_TIM2_Init+0x94>)
 8000214:	2200      	movs	r2, #0
 8000216:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000218:	4813      	ldr	r0, [pc, #76]	; (8000268 <MX_TIM2_Init+0x94>)
 800021a:	f000 fdf1 	bl	8000e00 <HAL_TIM_Base_Init>
 800021e:	4603      	mov	r3, r0
 8000220:	2b00      	cmp	r3, #0
 8000222:	d001      	beq.n	8000228 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000224:	f000 f822 	bl	800026c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800022c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800022e:	f107 0308 	add.w	r3, r7, #8
 8000232:	4619      	mov	r1, r3
 8000234:	480c      	ldr	r0, [pc, #48]	; (8000268 <MX_TIM2_Init+0x94>)
 8000236:	f000 fe32 	bl	8000e9e <HAL_TIM_ConfigClockSource>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d001      	beq.n	8000244 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000240:	f000 f814 	bl	800026c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000244:	2300      	movs	r3, #0
 8000246:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000248:	2300      	movs	r3, #0
 800024a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800024c:	463b      	mov	r3, r7
 800024e:	4619      	mov	r1, r3
 8000250:	4805      	ldr	r0, [pc, #20]	; (8000268 <MX_TIM2_Init+0x94>)
 8000252:	f000 ffef 	bl	8001234 <HAL_TIMEx_MasterConfigSynchronization>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d001      	beq.n	8000260 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800025c:	f000 f806 	bl	800026c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000260:	bf00      	nop
 8000262:	3718      	adds	r7, #24
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000028 	.word	0x20000028

0800026c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000270:	b672      	cpsid	i
}
 8000272:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000274:	e7fe      	b.n	8000274 <Error_Handler+0x8>
	...

08000278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000278:	b480      	push	{r7}
 800027a:	b085      	sub	sp, #20
 800027c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800027e:	4b15      	ldr	r3, [pc, #84]	; (80002d4 <HAL_MspInit+0x5c>)
 8000280:	699b      	ldr	r3, [r3, #24]
 8000282:	4a14      	ldr	r2, [pc, #80]	; (80002d4 <HAL_MspInit+0x5c>)
 8000284:	f043 0301 	orr.w	r3, r3, #1
 8000288:	6193      	str	r3, [r2, #24]
 800028a:	4b12      	ldr	r3, [pc, #72]	; (80002d4 <HAL_MspInit+0x5c>)
 800028c:	699b      	ldr	r3, [r3, #24]
 800028e:	f003 0301 	and.w	r3, r3, #1
 8000292:	60bb      	str	r3, [r7, #8]
 8000294:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000296:	4b0f      	ldr	r3, [pc, #60]	; (80002d4 <HAL_MspInit+0x5c>)
 8000298:	69db      	ldr	r3, [r3, #28]
 800029a:	4a0e      	ldr	r2, [pc, #56]	; (80002d4 <HAL_MspInit+0x5c>)
 800029c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002a0:	61d3      	str	r3, [r2, #28]
 80002a2:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <HAL_MspInit+0x5c>)
 80002a4:	69db      	ldr	r3, [r3, #28]
 80002a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002aa:	607b      	str	r3, [r7, #4]
 80002ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80002ae:	4b0a      	ldr	r3, [pc, #40]	; (80002d8 <HAL_MspInit+0x60>)
 80002b0:	685b      	ldr	r3, [r3, #4]
 80002b2:	60fb      	str	r3, [r7, #12]
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80002ba:	60fb      	str	r3, [r7, #12]
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80002c2:	60fb      	str	r3, [r7, #12]
 80002c4:	4a04      	ldr	r2, [pc, #16]	; (80002d8 <HAL_MspInit+0x60>)
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002ca:	bf00      	nop
 80002cc:	3714      	adds	r7, #20
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bc80      	pop	{r7}
 80002d2:	4770      	bx	lr
 80002d4:	40021000 	.word	0x40021000
 80002d8:	40010000 	.word	0x40010000

080002dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80002dc:	b480      	push	{r7}
 80002de:	b085      	sub	sp, #20
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80002ec:	d10b      	bne.n	8000306 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80002ee:	4b08      	ldr	r3, [pc, #32]	; (8000310 <HAL_TIM_Base_MspInit+0x34>)
 80002f0:	69db      	ldr	r3, [r3, #28]
 80002f2:	4a07      	ldr	r2, [pc, #28]	; (8000310 <HAL_TIM_Base_MspInit+0x34>)
 80002f4:	f043 0301 	orr.w	r3, r3, #1
 80002f8:	61d3      	str	r3, [r2, #28]
 80002fa:	4b05      	ldr	r3, [pc, #20]	; (8000310 <HAL_TIM_Base_MspInit+0x34>)
 80002fc:	69db      	ldr	r3, [r3, #28]
 80002fe:	f003 0301 	and.w	r3, r3, #1
 8000302:	60fb      	str	r3, [r7, #12]
 8000304:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000306:	bf00      	nop
 8000308:	3714      	adds	r7, #20
 800030a:	46bd      	mov	sp, r7
 800030c:	bc80      	pop	{r7}
 800030e:	4770      	bx	lr
 8000310:	40021000 	.word	0x40021000

08000314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000318:	e7fe      	b.n	8000318 <NMI_Handler+0x4>

0800031a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800031a:	b480      	push	{r7}
 800031c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800031e:	e7fe      	b.n	800031e <HardFault_Handler+0x4>

08000320 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000324:	e7fe      	b.n	8000324 <MemManage_Handler+0x4>

08000326 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000326:	b480      	push	{r7}
 8000328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800032a:	e7fe      	b.n	800032a <BusFault_Handler+0x4>

0800032c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000330:	e7fe      	b.n	8000330 <UsageFault_Handler+0x4>

08000332 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000332:	b480      	push	{r7}
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000336:	bf00      	nop
 8000338:	46bd      	mov	sp, r7
 800033a:	bc80      	pop	{r7}
 800033c:	4770      	bx	lr

0800033e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800033e:	b480      	push	{r7}
 8000340:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000342:	bf00      	nop
 8000344:	46bd      	mov	sp, r7
 8000346:	bc80      	pop	{r7}
 8000348:	4770      	bx	lr

0800034a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800034a:	b480      	push	{r7}
 800034c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800034e:	bf00      	nop
 8000350:	46bd      	mov	sp, r7
 8000352:	bc80      	pop	{r7}
 8000354:	4770      	bx	lr

08000356 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000356:	b580      	push	{r7, lr}
 8000358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800035a:	f000 f875 	bl	8000448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}

08000362 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000362:	b480      	push	{r7}
 8000364:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000366:	bf00      	nop
 8000368:	46bd      	mov	sp, r7
 800036a:	bc80      	pop	{r7}
 800036c:	4770      	bx	lr
	...

08000370 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000370:	f7ff fff7 	bl	8000362 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000374:	480b      	ldr	r0, [pc, #44]	; (80003a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000376:	490c      	ldr	r1, [pc, #48]	; (80003a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000378:	4a0c      	ldr	r2, [pc, #48]	; (80003ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800037a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800037c:	e002      	b.n	8000384 <LoopCopyDataInit>

0800037e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800037e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000382:	3304      	adds	r3, #4

08000384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000388:	d3f9      	bcc.n	800037e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800038a:	4a09      	ldr	r2, [pc, #36]	; (80003b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800038c:	4c09      	ldr	r4, [pc, #36]	; (80003b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800038e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000390:	e001      	b.n	8000396 <LoopFillZerobss>

08000392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000394:	3204      	adds	r2, #4

08000396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000398:	d3fb      	bcc.n	8000392 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800039a:	f000 ffa9 	bl	80012f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800039e:	f7ff fed5 	bl	800014c <main>
  bx lr
 80003a2:	4770      	bx	lr
  ldr r0, =_sdata
 80003a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003ac:	0800138c 	.word	0x0800138c
  ldr r2, =_sbss
 80003b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003b4:	20000074 	.word	0x20000074

080003b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003b8:	e7fe      	b.n	80003b8 <ADC1_2_IRQHandler>
	...

080003bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003c0:	4b08      	ldr	r3, [pc, #32]	; (80003e4 <HAL_Init+0x28>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a07      	ldr	r2, [pc, #28]	; (80003e4 <HAL_Init+0x28>)
 80003c6:	f043 0310 	orr.w	r3, r3, #16
 80003ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003cc:	2003      	movs	r0, #3
 80003ce:	f000 f907 	bl	80005e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003d2:	200f      	movs	r0, #15
 80003d4:	f000 f808 	bl	80003e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003d8:	f7ff ff4e 	bl	8000278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003dc:	2300      	movs	r3, #0
}
 80003de:	4618      	mov	r0, r3
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40022000 	.word	0x40022000

080003e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003f0:	4b12      	ldr	r3, [pc, #72]	; (800043c <HAL_InitTick+0x54>)
 80003f2:	681a      	ldr	r2, [r3, #0]
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <HAL_InitTick+0x58>)
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	4619      	mov	r1, r3
 80003fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80003fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000402:	fbb2 f3f3 	udiv	r3, r2, r3
 8000406:	4618      	mov	r0, r3
 8000408:	f000 f911 	bl	800062e <HAL_SYSTICK_Config>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d001      	beq.n	8000416 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000412:	2301      	movs	r3, #1
 8000414:	e00e      	b.n	8000434 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	2b0f      	cmp	r3, #15
 800041a:	d80a      	bhi.n	8000432 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800041c:	2200      	movs	r2, #0
 800041e:	6879      	ldr	r1, [r7, #4]
 8000420:	f04f 30ff 	mov.w	r0, #4294967295
 8000424:	f000 f8e7 	bl	80005f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000428:	4a06      	ldr	r2, [pc, #24]	; (8000444 <HAL_InitTick+0x5c>)
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800042e:	2300      	movs	r3, #0
 8000430:	e000      	b.n	8000434 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000432:	2301      	movs	r3, #1
}
 8000434:	4618      	mov	r0, r3
 8000436:	3708      	adds	r7, #8
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}
 800043c:	20000000 	.word	0x20000000
 8000440:	20000008 	.word	0x20000008
 8000444:	20000004 	.word	0x20000004

08000448 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800044c:	4b05      	ldr	r3, [pc, #20]	; (8000464 <HAL_IncTick+0x1c>)
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	461a      	mov	r2, r3
 8000452:	4b05      	ldr	r3, [pc, #20]	; (8000468 <HAL_IncTick+0x20>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4413      	add	r3, r2
 8000458:	4a03      	ldr	r2, [pc, #12]	; (8000468 <HAL_IncTick+0x20>)
 800045a:	6013      	str	r3, [r2, #0]
}
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	bc80      	pop	{r7}
 8000462:	4770      	bx	lr
 8000464:	20000008 	.word	0x20000008
 8000468:	20000070 	.word	0x20000070

0800046c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  return uwTick;
 8000470:	4b02      	ldr	r3, [pc, #8]	; (800047c <HAL_GetTick+0x10>)
 8000472:	681b      	ldr	r3, [r3, #0]
}
 8000474:	4618      	mov	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr
 800047c:	20000070 	.word	0x20000070

08000480 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000480:	b480      	push	{r7}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	f003 0307 	and.w	r3, r3, #7
 800048e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000490:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000492:	68db      	ldr	r3, [r3, #12]
 8000494:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000496:	68ba      	ldr	r2, [r7, #8]
 8000498:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800049c:	4013      	ands	r3, r2
 800049e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004b2:	4a04      	ldr	r2, [pc, #16]	; (80004c4 <__NVIC_SetPriorityGrouping+0x44>)
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	60d3      	str	r3, [r2, #12]
}
 80004b8:	bf00      	nop
 80004ba:	3714      	adds	r7, #20
 80004bc:	46bd      	mov	sp, r7
 80004be:	bc80      	pop	{r7}
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop
 80004c4:	e000ed00 	.word	0xe000ed00

080004c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004cc:	4b04      	ldr	r3, [pc, #16]	; (80004e0 <__NVIC_GetPriorityGrouping+0x18>)
 80004ce:	68db      	ldr	r3, [r3, #12]
 80004d0:	0a1b      	lsrs	r3, r3, #8
 80004d2:	f003 0307 	and.w	r3, r3, #7
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	46bd      	mov	sp, r7
 80004da:	bc80      	pop	{r7}
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	e000ed00 	.word	0xe000ed00

080004e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	6039      	str	r1, [r7, #0]
 80004ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	db0a      	blt.n	800050e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	b2da      	uxtb	r2, r3
 80004fc:	490c      	ldr	r1, [pc, #48]	; (8000530 <__NVIC_SetPriority+0x4c>)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	0112      	lsls	r2, r2, #4
 8000504:	b2d2      	uxtb	r2, r2
 8000506:	440b      	add	r3, r1
 8000508:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800050c:	e00a      	b.n	8000524 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	b2da      	uxtb	r2, r3
 8000512:	4908      	ldr	r1, [pc, #32]	; (8000534 <__NVIC_SetPriority+0x50>)
 8000514:	79fb      	ldrb	r3, [r7, #7]
 8000516:	f003 030f 	and.w	r3, r3, #15
 800051a:	3b04      	subs	r3, #4
 800051c:	0112      	lsls	r2, r2, #4
 800051e:	b2d2      	uxtb	r2, r2
 8000520:	440b      	add	r3, r1
 8000522:	761a      	strb	r2, [r3, #24]
}
 8000524:	bf00      	nop
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	bc80      	pop	{r7}
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	e000e100 	.word	0xe000e100
 8000534:	e000ed00 	.word	0xe000ed00

08000538 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000538:	b480      	push	{r7}
 800053a:	b089      	sub	sp, #36	; 0x24
 800053c:	af00      	add	r7, sp, #0
 800053e:	60f8      	str	r0, [r7, #12]
 8000540:	60b9      	str	r1, [r7, #8]
 8000542:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	f003 0307 	and.w	r3, r3, #7
 800054a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800054c:	69fb      	ldr	r3, [r7, #28]
 800054e:	f1c3 0307 	rsb	r3, r3, #7
 8000552:	2b04      	cmp	r3, #4
 8000554:	bf28      	it	cs
 8000556:	2304      	movcs	r3, #4
 8000558:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800055a:	69fb      	ldr	r3, [r7, #28]
 800055c:	3304      	adds	r3, #4
 800055e:	2b06      	cmp	r3, #6
 8000560:	d902      	bls.n	8000568 <NVIC_EncodePriority+0x30>
 8000562:	69fb      	ldr	r3, [r7, #28]
 8000564:	3b03      	subs	r3, #3
 8000566:	e000      	b.n	800056a <NVIC_EncodePriority+0x32>
 8000568:	2300      	movs	r3, #0
 800056a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800056c:	f04f 32ff 	mov.w	r2, #4294967295
 8000570:	69bb      	ldr	r3, [r7, #24]
 8000572:	fa02 f303 	lsl.w	r3, r2, r3
 8000576:	43da      	mvns	r2, r3
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	401a      	ands	r2, r3
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000580:	f04f 31ff 	mov.w	r1, #4294967295
 8000584:	697b      	ldr	r3, [r7, #20]
 8000586:	fa01 f303 	lsl.w	r3, r1, r3
 800058a:	43d9      	mvns	r1, r3
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000590:	4313      	orrs	r3, r2
         );
}
 8000592:	4618      	mov	r0, r3
 8000594:	3724      	adds	r7, #36	; 0x24
 8000596:	46bd      	mov	sp, r7
 8000598:	bc80      	pop	{r7}
 800059a:	4770      	bx	lr

0800059c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	3b01      	subs	r3, #1
 80005a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80005ac:	d301      	bcc.n	80005b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005ae:	2301      	movs	r3, #1
 80005b0:	e00f      	b.n	80005d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005b2:	4a0a      	ldr	r2, [pc, #40]	; (80005dc <SysTick_Config+0x40>)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	3b01      	subs	r3, #1
 80005b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005ba:	210f      	movs	r1, #15
 80005bc:	f04f 30ff 	mov.w	r0, #4294967295
 80005c0:	f7ff ff90 	bl	80004e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005c4:	4b05      	ldr	r3, [pc, #20]	; (80005dc <SysTick_Config+0x40>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005ca:	4b04      	ldr	r3, [pc, #16]	; (80005dc <SysTick_Config+0x40>)
 80005cc:	2207      	movs	r2, #7
 80005ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005d0:	2300      	movs	r3, #0
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	e000e010 	.word	0xe000e010

080005e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f7ff ff49 	bl	8000480 <__NVIC_SetPriorityGrouping>
}
 80005ee:	bf00      	nop
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}

080005f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005f6:	b580      	push	{r7, lr}
 80005f8:	b086      	sub	sp, #24
 80005fa:	af00      	add	r7, sp, #0
 80005fc:	4603      	mov	r3, r0
 80005fe:	60b9      	str	r1, [r7, #8]
 8000600:	607a      	str	r2, [r7, #4]
 8000602:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000608:	f7ff ff5e 	bl	80004c8 <__NVIC_GetPriorityGrouping>
 800060c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800060e:	687a      	ldr	r2, [r7, #4]
 8000610:	68b9      	ldr	r1, [r7, #8]
 8000612:	6978      	ldr	r0, [r7, #20]
 8000614:	f7ff ff90 	bl	8000538 <NVIC_EncodePriority>
 8000618:	4602      	mov	r2, r0
 800061a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800061e:	4611      	mov	r1, r2
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff ff5f 	bl	80004e4 <__NVIC_SetPriority>
}
 8000626:	bf00      	nop
 8000628:	3718      	adds	r7, #24
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}

0800062e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	b082      	sub	sp, #8
 8000632:	af00      	add	r7, sp, #0
 8000634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f7ff ffb0 	bl	800059c <SysTick_Config>
 800063c:	4603      	mov	r3, r0
}
 800063e:	4618      	mov	r0, r3
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d101      	bne.n	800065a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000656:	2301      	movs	r3, #1
 8000658:	e26c      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	f003 0301 	and.w	r3, r3, #1
 8000662:	2b00      	cmp	r3, #0
 8000664:	f000 8087 	beq.w	8000776 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000668:	4b92      	ldr	r3, [pc, #584]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 800066a:	685b      	ldr	r3, [r3, #4]
 800066c:	f003 030c 	and.w	r3, r3, #12
 8000670:	2b04      	cmp	r3, #4
 8000672:	d00c      	beq.n	800068e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000674:	4b8f      	ldr	r3, [pc, #572]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	f003 030c 	and.w	r3, r3, #12
 800067c:	2b08      	cmp	r3, #8
 800067e:	d112      	bne.n	80006a6 <HAL_RCC_OscConfig+0x5e>
 8000680:	4b8c      	ldr	r3, [pc, #560]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000682:	685b      	ldr	r3, [r3, #4]
 8000684:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800068c:	d10b      	bne.n	80006a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800068e:	4b89      	ldr	r3, [pc, #548]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000696:	2b00      	cmp	r3, #0
 8000698:	d06c      	beq.n	8000774 <HAL_RCC_OscConfig+0x12c>
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d168      	bne.n	8000774 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80006a2:	2301      	movs	r3, #1
 80006a4:	e246      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006ae:	d106      	bne.n	80006be <HAL_RCC_OscConfig+0x76>
 80006b0:	4b80      	ldr	r3, [pc, #512]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a7f      	ldr	r2, [pc, #508]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006ba:	6013      	str	r3, [r2, #0]
 80006bc:	e02e      	b.n	800071c <HAL_RCC_OscConfig+0xd4>
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	685b      	ldr	r3, [r3, #4]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d10c      	bne.n	80006e0 <HAL_RCC_OscConfig+0x98>
 80006c6:	4b7b      	ldr	r3, [pc, #492]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a7a      	ldr	r2, [pc, #488]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006d0:	6013      	str	r3, [r2, #0]
 80006d2:	4b78      	ldr	r3, [pc, #480]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a77      	ldr	r2, [pc, #476]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006dc:	6013      	str	r3, [r2, #0]
 80006de:	e01d      	b.n	800071c <HAL_RCC_OscConfig+0xd4>
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80006e8:	d10c      	bne.n	8000704 <HAL_RCC_OscConfig+0xbc>
 80006ea:	4b72      	ldr	r3, [pc, #456]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a71      	ldr	r2, [pc, #452]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006f4:	6013      	str	r3, [r2, #0]
 80006f6:	4b6f      	ldr	r3, [pc, #444]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a6e      	ldr	r2, [pc, #440]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80006fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000700:	6013      	str	r3, [r2, #0]
 8000702:	e00b      	b.n	800071c <HAL_RCC_OscConfig+0xd4>
 8000704:	4b6b      	ldr	r3, [pc, #428]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a6a      	ldr	r2, [pc, #424]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 800070a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	4b68      	ldr	r3, [pc, #416]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a67      	ldr	r2, [pc, #412]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800071a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d013      	beq.n	800074c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000724:	f7ff fea2 	bl	800046c <HAL_GetTick>
 8000728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800072a:	e008      	b.n	800073e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800072c:	f7ff fe9e 	bl	800046c <HAL_GetTick>
 8000730:	4602      	mov	r2, r0
 8000732:	693b      	ldr	r3, [r7, #16]
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	2b64      	cmp	r3, #100	; 0x64
 8000738:	d901      	bls.n	800073e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800073a:	2303      	movs	r3, #3
 800073c:	e1fa      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800073e:	4b5d      	ldr	r3, [pc, #372]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000746:	2b00      	cmp	r3, #0
 8000748:	d0f0      	beq.n	800072c <HAL_RCC_OscConfig+0xe4>
 800074a:	e014      	b.n	8000776 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800074c:	f7ff fe8e 	bl	800046c <HAL_GetTick>
 8000750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000752:	e008      	b.n	8000766 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000754:	f7ff fe8a 	bl	800046c <HAL_GetTick>
 8000758:	4602      	mov	r2, r0
 800075a:	693b      	ldr	r3, [r7, #16]
 800075c:	1ad3      	subs	r3, r2, r3
 800075e:	2b64      	cmp	r3, #100	; 0x64
 8000760:	d901      	bls.n	8000766 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000762:	2303      	movs	r3, #3
 8000764:	e1e6      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000766:	4b53      	ldr	r3, [pc, #332]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1f0      	bne.n	8000754 <HAL_RCC_OscConfig+0x10c>
 8000772:	e000      	b.n	8000776 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000774:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	f003 0302 	and.w	r3, r3, #2
 800077e:	2b00      	cmp	r3, #0
 8000780:	d063      	beq.n	800084a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000782:	4b4c      	ldr	r3, [pc, #304]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	f003 030c 	and.w	r3, r3, #12
 800078a:	2b00      	cmp	r3, #0
 800078c:	d00b      	beq.n	80007a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800078e:	4b49      	ldr	r3, [pc, #292]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000790:	685b      	ldr	r3, [r3, #4]
 8000792:	f003 030c 	and.w	r3, r3, #12
 8000796:	2b08      	cmp	r3, #8
 8000798:	d11c      	bne.n	80007d4 <HAL_RCC_OscConfig+0x18c>
 800079a:	4b46      	ldr	r3, [pc, #280]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d116      	bne.n	80007d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007a6:	4b43      	ldr	r3, [pc, #268]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f003 0302 	and.w	r3, r3, #2
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d005      	beq.n	80007be <HAL_RCC_OscConfig+0x176>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	691b      	ldr	r3, [r3, #16]
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d001      	beq.n	80007be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80007ba:	2301      	movs	r3, #1
 80007bc:	e1ba      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007be:	4b3d      	ldr	r3, [pc, #244]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	695b      	ldr	r3, [r3, #20]
 80007ca:	00db      	lsls	r3, r3, #3
 80007cc:	4939      	ldr	r1, [pc, #228]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80007ce:	4313      	orrs	r3, r2
 80007d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007d2:	e03a      	b.n	800084a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	691b      	ldr	r3, [r3, #16]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d020      	beq.n	800081e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80007dc:	4b36      	ldr	r3, [pc, #216]	; (80008b8 <HAL_RCC_OscConfig+0x270>)
 80007de:	2201      	movs	r2, #1
 80007e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007e2:	f7ff fe43 	bl	800046c <HAL_GetTick>
 80007e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007e8:	e008      	b.n	80007fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80007ea:	f7ff fe3f 	bl	800046c <HAL_GetTick>
 80007ee:	4602      	mov	r2, r0
 80007f0:	693b      	ldr	r3, [r7, #16]
 80007f2:	1ad3      	subs	r3, r2, r3
 80007f4:	2b02      	cmp	r3, #2
 80007f6:	d901      	bls.n	80007fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80007f8:	2303      	movs	r3, #3
 80007fa:	e19b      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007fc:	4b2d      	ldr	r3, [pc, #180]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	f003 0302 	and.w	r3, r3, #2
 8000804:	2b00      	cmp	r3, #0
 8000806:	d0f0      	beq.n	80007ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000808:	4b2a      	ldr	r3, [pc, #168]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	695b      	ldr	r3, [r3, #20]
 8000814:	00db      	lsls	r3, r3, #3
 8000816:	4927      	ldr	r1, [pc, #156]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000818:	4313      	orrs	r3, r2
 800081a:	600b      	str	r3, [r1, #0]
 800081c:	e015      	b.n	800084a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800081e:	4b26      	ldr	r3, [pc, #152]	; (80008b8 <HAL_RCC_OscConfig+0x270>)
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000824:	f7ff fe22 	bl	800046c <HAL_GetTick>
 8000828:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800082a:	e008      	b.n	800083e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800082c:	f7ff fe1e 	bl	800046c <HAL_GetTick>
 8000830:	4602      	mov	r2, r0
 8000832:	693b      	ldr	r3, [r7, #16]
 8000834:	1ad3      	subs	r3, r2, r3
 8000836:	2b02      	cmp	r3, #2
 8000838:	d901      	bls.n	800083e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800083a:	2303      	movs	r3, #3
 800083c:	e17a      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800083e:	4b1d      	ldr	r3, [pc, #116]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f003 0302 	and.w	r3, r3, #2
 8000846:	2b00      	cmp	r3, #0
 8000848:	d1f0      	bne.n	800082c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	f003 0308 	and.w	r3, r3, #8
 8000852:	2b00      	cmp	r3, #0
 8000854:	d03a      	beq.n	80008cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	699b      	ldr	r3, [r3, #24]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d019      	beq.n	8000892 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800085e:	4b17      	ldr	r3, [pc, #92]	; (80008bc <HAL_RCC_OscConfig+0x274>)
 8000860:	2201      	movs	r2, #1
 8000862:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000864:	f7ff fe02 	bl	800046c <HAL_GetTick>
 8000868:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800086a:	e008      	b.n	800087e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800086c:	f7ff fdfe 	bl	800046c <HAL_GetTick>
 8000870:	4602      	mov	r2, r0
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	2b02      	cmp	r3, #2
 8000878:	d901      	bls.n	800087e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800087a:	2303      	movs	r3, #3
 800087c:	e15a      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800087e:	4b0d      	ldr	r3, [pc, #52]	; (80008b4 <HAL_RCC_OscConfig+0x26c>)
 8000880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	2b00      	cmp	r3, #0
 8000888:	d0f0      	beq.n	800086c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800088a:	2001      	movs	r0, #1
 800088c:	f000 fa9a 	bl	8000dc4 <RCC_Delay>
 8000890:	e01c      	b.n	80008cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000892:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <HAL_RCC_OscConfig+0x274>)
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000898:	f7ff fde8 	bl	800046c <HAL_GetTick>
 800089c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800089e:	e00f      	b.n	80008c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008a0:	f7ff fde4 	bl	800046c <HAL_GetTick>
 80008a4:	4602      	mov	r2, r0
 80008a6:	693b      	ldr	r3, [r7, #16]
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	d908      	bls.n	80008c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80008ae:	2303      	movs	r3, #3
 80008b0:	e140      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
 80008b2:	bf00      	nop
 80008b4:	40021000 	.word	0x40021000
 80008b8:	42420000 	.word	0x42420000
 80008bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008c0:	4b9e      	ldr	r3, [pc, #632]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80008c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008c4:	f003 0302 	and.w	r3, r3, #2
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d1e9      	bne.n	80008a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f003 0304 	and.w	r3, r3, #4
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	f000 80a6 	beq.w	8000a26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80008da:	2300      	movs	r3, #0
 80008dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008de:	4b97      	ldr	r3, [pc, #604]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d10d      	bne.n	8000906 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80008ea:	4b94      	ldr	r3, [pc, #592]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80008ec:	69db      	ldr	r3, [r3, #28]
 80008ee:	4a93      	ldr	r2, [pc, #588]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80008f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f4:	61d3      	str	r3, [r2, #28]
 80008f6:	4b91      	ldr	r3, [pc, #580]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80008f8:	69db      	ldr	r3, [r3, #28]
 80008fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000902:	2301      	movs	r3, #1
 8000904:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000906:	4b8e      	ldr	r3, [pc, #568]	; (8000b40 <HAL_RCC_OscConfig+0x4f8>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800090e:	2b00      	cmp	r3, #0
 8000910:	d118      	bne.n	8000944 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000912:	4b8b      	ldr	r3, [pc, #556]	; (8000b40 <HAL_RCC_OscConfig+0x4f8>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4a8a      	ldr	r2, [pc, #552]	; (8000b40 <HAL_RCC_OscConfig+0x4f8>)
 8000918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800091c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800091e:	f7ff fda5 	bl	800046c <HAL_GetTick>
 8000922:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000924:	e008      	b.n	8000938 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000926:	f7ff fda1 	bl	800046c <HAL_GetTick>
 800092a:	4602      	mov	r2, r0
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	2b64      	cmp	r3, #100	; 0x64
 8000932:	d901      	bls.n	8000938 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000934:	2303      	movs	r3, #3
 8000936:	e0fd      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000938:	4b81      	ldr	r3, [pc, #516]	; (8000b40 <HAL_RCC_OscConfig+0x4f8>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000940:	2b00      	cmp	r3, #0
 8000942:	d0f0      	beq.n	8000926 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d106      	bne.n	800095a <HAL_RCC_OscConfig+0x312>
 800094c:	4b7b      	ldr	r3, [pc, #492]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 800094e:	6a1b      	ldr	r3, [r3, #32]
 8000950:	4a7a      	ldr	r2, [pc, #488]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000952:	f043 0301 	orr.w	r3, r3, #1
 8000956:	6213      	str	r3, [r2, #32]
 8000958:	e02d      	b.n	80009b6 <HAL_RCC_OscConfig+0x36e>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	68db      	ldr	r3, [r3, #12]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d10c      	bne.n	800097c <HAL_RCC_OscConfig+0x334>
 8000962:	4b76      	ldr	r3, [pc, #472]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000964:	6a1b      	ldr	r3, [r3, #32]
 8000966:	4a75      	ldr	r2, [pc, #468]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000968:	f023 0301 	bic.w	r3, r3, #1
 800096c:	6213      	str	r3, [r2, #32]
 800096e:	4b73      	ldr	r3, [pc, #460]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000970:	6a1b      	ldr	r3, [r3, #32]
 8000972:	4a72      	ldr	r2, [pc, #456]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000974:	f023 0304 	bic.w	r3, r3, #4
 8000978:	6213      	str	r3, [r2, #32]
 800097a:	e01c      	b.n	80009b6 <HAL_RCC_OscConfig+0x36e>
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	68db      	ldr	r3, [r3, #12]
 8000980:	2b05      	cmp	r3, #5
 8000982:	d10c      	bne.n	800099e <HAL_RCC_OscConfig+0x356>
 8000984:	4b6d      	ldr	r3, [pc, #436]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000986:	6a1b      	ldr	r3, [r3, #32]
 8000988:	4a6c      	ldr	r2, [pc, #432]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 800098a:	f043 0304 	orr.w	r3, r3, #4
 800098e:	6213      	str	r3, [r2, #32]
 8000990:	4b6a      	ldr	r3, [pc, #424]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000992:	6a1b      	ldr	r3, [r3, #32]
 8000994:	4a69      	ldr	r2, [pc, #420]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000996:	f043 0301 	orr.w	r3, r3, #1
 800099a:	6213      	str	r3, [r2, #32]
 800099c:	e00b      	b.n	80009b6 <HAL_RCC_OscConfig+0x36e>
 800099e:	4b67      	ldr	r3, [pc, #412]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80009a0:	6a1b      	ldr	r3, [r3, #32]
 80009a2:	4a66      	ldr	r2, [pc, #408]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80009a4:	f023 0301 	bic.w	r3, r3, #1
 80009a8:	6213      	str	r3, [r2, #32]
 80009aa:	4b64      	ldr	r3, [pc, #400]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80009ac:	6a1b      	ldr	r3, [r3, #32]
 80009ae:	4a63      	ldr	r2, [pc, #396]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80009b0:	f023 0304 	bic.w	r3, r3, #4
 80009b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	68db      	ldr	r3, [r3, #12]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d015      	beq.n	80009ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009be:	f7ff fd55 	bl	800046c <HAL_GetTick>
 80009c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009c4:	e00a      	b.n	80009dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80009c6:	f7ff fd51 	bl	800046c <HAL_GetTick>
 80009ca:	4602      	mov	r2, r0
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	1ad3      	subs	r3, r2, r3
 80009d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d901      	bls.n	80009dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80009d8:	2303      	movs	r3, #3
 80009da:	e0ab      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009dc:	4b57      	ldr	r3, [pc, #348]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 80009de:	6a1b      	ldr	r3, [r3, #32]
 80009e0:	f003 0302 	and.w	r3, r3, #2
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d0ee      	beq.n	80009c6 <HAL_RCC_OscConfig+0x37e>
 80009e8:	e014      	b.n	8000a14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009ea:	f7ff fd3f 	bl	800046c <HAL_GetTick>
 80009ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80009f0:	e00a      	b.n	8000a08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80009f2:	f7ff fd3b 	bl	800046c <HAL_GetTick>
 80009f6:	4602      	mov	r2, r0
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	1ad3      	subs	r3, r2, r3
 80009fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d901      	bls.n	8000a08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000a04:	2303      	movs	r3, #3
 8000a06:	e095      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a08:	4b4c      	ldr	r3, [pc, #304]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000a0a:	6a1b      	ldr	r3, [r3, #32]
 8000a0c:	f003 0302 	and.w	r3, r3, #2
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d1ee      	bne.n	80009f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000a14:	7dfb      	ldrb	r3, [r7, #23]
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d105      	bne.n	8000a26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a1a:	4b48      	ldr	r3, [pc, #288]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000a1c:	69db      	ldr	r3, [r3, #28]
 8000a1e:	4a47      	ldr	r2, [pc, #284]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000a20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	f000 8081 	beq.w	8000b32 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a30:	4b42      	ldr	r3, [pc, #264]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000a32:	685b      	ldr	r3, [r3, #4]
 8000a34:	f003 030c 	and.w	r3, r3, #12
 8000a38:	2b08      	cmp	r3, #8
 8000a3a:	d061      	beq.n	8000b00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	69db      	ldr	r3, [r3, #28]
 8000a40:	2b02      	cmp	r3, #2
 8000a42:	d146      	bne.n	8000ad2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000a44:	4b3f      	ldr	r3, [pc, #252]	; (8000b44 <HAL_RCC_OscConfig+0x4fc>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a4a:	f7ff fd0f 	bl	800046c <HAL_GetTick>
 8000a4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a50:	e008      	b.n	8000a64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a52:	f7ff fd0b 	bl	800046c <HAL_GetTick>
 8000a56:	4602      	mov	r2, r0
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d901      	bls.n	8000a64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000a60:	2303      	movs	r3, #3
 8000a62:	e067      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a64:	4b35      	ldr	r3, [pc, #212]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d1f0      	bne.n	8000a52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6a1b      	ldr	r3, [r3, #32]
 8000a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a78:	d108      	bne.n	8000a8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000a7a:	4b30      	ldr	r3, [pc, #192]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	492d      	ldr	r1, [pc, #180]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a8c:	4b2b      	ldr	r3, [pc, #172]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	6a19      	ldr	r1, [r3, #32]
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a9c:	430b      	orrs	r3, r1
 8000a9e:	4927      	ldr	r1, [pc, #156]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000aa4:	4b27      	ldr	r3, [pc, #156]	; (8000b44 <HAL_RCC_OscConfig+0x4fc>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aaa:	f7ff fcdf 	bl	800046c <HAL_GetTick>
 8000aae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ab0:	e008      	b.n	8000ac4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ab2:	f7ff fcdb 	bl	800046c <HAL_GetTick>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	1ad3      	subs	r3, r2, r3
 8000abc:	2b02      	cmp	r3, #2
 8000abe:	d901      	bls.n	8000ac4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000ac0:	2303      	movs	r3, #3
 8000ac2:	e037      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ac4:	4b1d      	ldr	r3, [pc, #116]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d0f0      	beq.n	8000ab2 <HAL_RCC_OscConfig+0x46a>
 8000ad0:	e02f      	b.n	8000b32 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ad2:	4b1c      	ldr	r3, [pc, #112]	; (8000b44 <HAL_RCC_OscConfig+0x4fc>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ad8:	f7ff fcc8 	bl	800046c <HAL_GetTick>
 8000adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ade:	e008      	b.n	8000af2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ae0:	f7ff fcc4 	bl	800046c <HAL_GetTick>
 8000ae4:	4602      	mov	r2, r0
 8000ae6:	693b      	ldr	r3, [r7, #16]
 8000ae8:	1ad3      	subs	r3, r2, r3
 8000aea:	2b02      	cmp	r3, #2
 8000aec:	d901      	bls.n	8000af2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000aee:	2303      	movs	r3, #3
 8000af0:	e020      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000af2:	4b12      	ldr	r3, [pc, #72]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d1f0      	bne.n	8000ae0 <HAL_RCC_OscConfig+0x498>
 8000afe:	e018      	b.n	8000b32 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	69db      	ldr	r3, [r3, #28]
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d101      	bne.n	8000b0c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	e013      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000b0c:	4b0b      	ldr	r3, [pc, #44]	; (8000b3c <HAL_RCC_OscConfig+0x4f4>)
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6a1b      	ldr	r3, [r3, #32]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d106      	bne.n	8000b2e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	d001      	beq.n	8000b32 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e000      	b.n	8000b34 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000b32:	2300      	movs	r3, #0
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	40007000 	.word	0x40007000
 8000b44:	42420060 	.word	0x42420060

08000b48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d101      	bne.n	8000b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	e0d0      	b.n	8000cfe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000b5c:	4b6a      	ldr	r3, [pc, #424]	; (8000d08 <HAL_RCC_ClockConfig+0x1c0>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f003 0307 	and.w	r3, r3, #7
 8000b64:	683a      	ldr	r2, [r7, #0]
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d910      	bls.n	8000b8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b6a:	4b67      	ldr	r3, [pc, #412]	; (8000d08 <HAL_RCC_ClockConfig+0x1c0>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f023 0207 	bic.w	r2, r3, #7
 8000b72:	4965      	ldr	r1, [pc, #404]	; (8000d08 <HAL_RCC_ClockConfig+0x1c0>)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b7a:	4b63      	ldr	r3, [pc, #396]	; (8000d08 <HAL_RCC_ClockConfig+0x1c0>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f003 0307 	and.w	r3, r3, #7
 8000b82:	683a      	ldr	r2, [r7, #0]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	d001      	beq.n	8000b8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	e0b8      	b.n	8000cfe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f003 0302 	and.w	r3, r3, #2
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d020      	beq.n	8000bda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f003 0304 	and.w	r3, r3, #4
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d005      	beq.n	8000bb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ba4:	4b59      	ldr	r3, [pc, #356]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	4a58      	ldr	r2, [pc, #352]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000baa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000bae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 0308 	and.w	r3, r3, #8
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d005      	beq.n	8000bc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000bbc:	4b53      	ldr	r3, [pc, #332]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	4a52      	ldr	r2, [pc, #328]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000bc2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000bc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000bc8:	4b50      	ldr	r3, [pc, #320]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	689b      	ldr	r3, [r3, #8]
 8000bd4:	494d      	ldr	r1, [pc, #308]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d040      	beq.n	8000c68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d107      	bne.n	8000bfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bee:	4b47      	ldr	r3, [pc, #284]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d115      	bne.n	8000c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	e07f      	b.n	8000cfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d107      	bne.n	8000c16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c06:	4b41      	ldr	r3, [pc, #260]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d109      	bne.n	8000c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e073      	b.n	8000cfe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c16:	4b3d      	ldr	r3, [pc, #244]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f003 0302 	and.w	r3, r3, #2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d101      	bne.n	8000c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e06b      	b.n	8000cfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c26:	4b39      	ldr	r3, [pc, #228]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f023 0203 	bic.w	r2, r3, #3
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	4936      	ldr	r1, [pc, #216]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000c34:	4313      	orrs	r3, r2
 8000c36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000c38:	f7ff fc18 	bl	800046c <HAL_GetTick>
 8000c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c3e:	e00a      	b.n	8000c56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c40:	f7ff fc14 	bl	800046c <HAL_GetTick>
 8000c44:	4602      	mov	r2, r0
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d901      	bls.n	8000c56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000c52:	2303      	movs	r3, #3
 8000c54:	e053      	b.n	8000cfe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c56:	4b2d      	ldr	r3, [pc, #180]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	f003 020c 	and.w	r2, r3, #12
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d1eb      	bne.n	8000c40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000c68:	4b27      	ldr	r3, [pc, #156]	; (8000d08 <HAL_RCC_ClockConfig+0x1c0>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 0307 	and.w	r3, r3, #7
 8000c70:	683a      	ldr	r2, [r7, #0]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d210      	bcs.n	8000c98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c76:	4b24      	ldr	r3, [pc, #144]	; (8000d08 <HAL_RCC_ClockConfig+0x1c0>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f023 0207 	bic.w	r2, r3, #7
 8000c7e:	4922      	ldr	r1, [pc, #136]	; (8000d08 <HAL_RCC_ClockConfig+0x1c0>)
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	4313      	orrs	r3, r2
 8000c84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c86:	4b20      	ldr	r3, [pc, #128]	; (8000d08 <HAL_RCC_ClockConfig+0x1c0>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f003 0307 	and.w	r3, r3, #7
 8000c8e:	683a      	ldr	r2, [r7, #0]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d001      	beq.n	8000c98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000c94:	2301      	movs	r3, #1
 8000c96:	e032      	b.n	8000cfe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f003 0304 	and.w	r3, r3, #4
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d008      	beq.n	8000cb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ca4:	4b19      	ldr	r3, [pc, #100]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	4916      	ldr	r1, [pc, #88]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f003 0308 	and.w	r3, r3, #8
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d009      	beq.n	8000cd6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000cc2:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	691b      	ldr	r3, [r3, #16]
 8000cce:	00db      	lsls	r3, r3, #3
 8000cd0:	490e      	ldr	r1, [pc, #56]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000cd6:	f000 f821 	bl	8000d1c <HAL_RCC_GetSysClockFreq>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	4b0b      	ldr	r3, [pc, #44]	; (8000d0c <HAL_RCC_ClockConfig+0x1c4>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	091b      	lsrs	r3, r3, #4
 8000ce2:	f003 030f 	and.w	r3, r3, #15
 8000ce6:	490a      	ldr	r1, [pc, #40]	; (8000d10 <HAL_RCC_ClockConfig+0x1c8>)
 8000ce8:	5ccb      	ldrb	r3, [r1, r3]
 8000cea:	fa22 f303 	lsr.w	r3, r2, r3
 8000cee:	4a09      	ldr	r2, [pc, #36]	; (8000d14 <HAL_RCC_ClockConfig+0x1cc>)
 8000cf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000cf2:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <HAL_RCC_ClockConfig+0x1d0>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fb76 	bl	80003e8 <HAL_InitTick>

  return HAL_OK;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40022000 	.word	0x40022000
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	08001360 	.word	0x08001360
 8000d14:	20000000 	.word	0x20000000
 8000d18:	20000004 	.word	0x20000004

08000d1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b087      	sub	sp, #28
 8000d20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000d22:	2300      	movs	r3, #0
 8000d24:	60fb      	str	r3, [r7, #12]
 8000d26:	2300      	movs	r3, #0
 8000d28:	60bb      	str	r3, [r7, #8]
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
 8000d2e:	2300      	movs	r3, #0
 8000d30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000d36:	4b1e      	ldr	r3, [pc, #120]	; (8000db0 <HAL_RCC_GetSysClockFreq+0x94>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	f003 030c 	and.w	r3, r3, #12
 8000d42:	2b04      	cmp	r3, #4
 8000d44:	d002      	beq.n	8000d4c <HAL_RCC_GetSysClockFreq+0x30>
 8000d46:	2b08      	cmp	r3, #8
 8000d48:	d003      	beq.n	8000d52 <HAL_RCC_GetSysClockFreq+0x36>
 8000d4a:	e027      	b.n	8000d9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000d4c:	4b19      	ldr	r3, [pc, #100]	; (8000db4 <HAL_RCC_GetSysClockFreq+0x98>)
 8000d4e:	613b      	str	r3, [r7, #16]
      break;
 8000d50:	e027      	b.n	8000da2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	0c9b      	lsrs	r3, r3, #18
 8000d56:	f003 030f 	and.w	r3, r3, #15
 8000d5a:	4a17      	ldr	r2, [pc, #92]	; (8000db8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000d5c:	5cd3      	ldrb	r3, [r2, r3]
 8000d5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d010      	beq.n	8000d8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000d6a:	4b11      	ldr	r3, [pc, #68]	; (8000db0 <HAL_RCC_GetSysClockFreq+0x94>)
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	0c5b      	lsrs	r3, r3, #17
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	4a11      	ldr	r2, [pc, #68]	; (8000dbc <HAL_RCC_GetSysClockFreq+0xa0>)
 8000d76:	5cd3      	ldrb	r3, [r2, r3]
 8000d78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4a0d      	ldr	r2, [pc, #52]	; (8000db4 <HAL_RCC_GetSysClockFreq+0x98>)
 8000d7e:	fb02 f203 	mul.w	r2, r2, r3
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d88:	617b      	str	r3, [r7, #20]
 8000d8a:	e004      	b.n	8000d96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a0c      	ldr	r2, [pc, #48]	; (8000dc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000d90:	fb02 f303 	mul.w	r3, r2, r3
 8000d94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	613b      	str	r3, [r7, #16]
      break;
 8000d9a:	e002      	b.n	8000da2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000d9c:	4b05      	ldr	r3, [pc, #20]	; (8000db4 <HAL_RCC_GetSysClockFreq+0x98>)
 8000d9e:	613b      	str	r3, [r7, #16]
      break;
 8000da0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000da2:	693b      	ldr	r3, [r7, #16]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	371c      	adds	r7, #28
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bc80      	pop	{r7}
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	40021000 	.word	0x40021000
 8000db4:	007a1200 	.word	0x007a1200
 8000db8:	08001370 	.word	0x08001370
 8000dbc:	08001380 	.word	0x08001380
 8000dc0:	003d0900 	.word	0x003d0900

08000dc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000dcc:	4b0a      	ldr	r3, [pc, #40]	; (8000df8 <RCC_Delay+0x34>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a0a      	ldr	r2, [pc, #40]	; (8000dfc <RCC_Delay+0x38>)
 8000dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd6:	0a5b      	lsrs	r3, r3, #9
 8000dd8:	687a      	ldr	r2, [r7, #4]
 8000dda:	fb02 f303 	mul.w	r3, r2, r3
 8000dde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000de0:	bf00      	nop
  }
  while (Delay --);
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	1e5a      	subs	r2, r3, #1
 8000de6:	60fa      	str	r2, [r7, #12]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d1f9      	bne.n	8000de0 <RCC_Delay+0x1c>
}
 8000dec:	bf00      	nop
 8000dee:	bf00      	nop
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	10624dd3 	.word	0x10624dd3

08000e00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d101      	bne.n	8000e12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e041      	b.n	8000e96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d106      	bne.n	8000e2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f7ff fa58 	bl	80002dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2202      	movs	r2, #2
 8000e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3304      	adds	r3, #4
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4610      	mov	r0, r2
 8000e40:	f000 f8f4 	bl	800102c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2201      	movs	r2, #1
 8000e48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2201      	movs	r2, #1
 8000e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2201      	movs	r2, #1
 8000e58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2201      	movs	r2, #1
 8000e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2201      	movs	r2, #1
 8000e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2201      	movs	r2, #1
 8000e70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2201      	movs	r2, #1
 8000e78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2201      	movs	r2, #1
 8000e88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2201      	movs	r2, #1
 8000e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b084      	sub	sp, #16
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
 8000ea6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d101      	bne.n	8000eba <HAL_TIM_ConfigClockSource+0x1c>
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	e0b4      	b.n	8001024 <HAL_TIM_ConfigClockSource+0x186>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2202      	movs	r2, #2
 8000ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8000ed8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000ee0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	68ba      	ldr	r2, [r7, #8]
 8000ee8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ef2:	d03e      	beq.n	8000f72 <HAL_TIM_ConfigClockSource+0xd4>
 8000ef4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ef8:	f200 8087 	bhi.w	800100a <HAL_TIM_ConfigClockSource+0x16c>
 8000efc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f00:	f000 8086 	beq.w	8001010 <HAL_TIM_ConfigClockSource+0x172>
 8000f04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f08:	d87f      	bhi.n	800100a <HAL_TIM_ConfigClockSource+0x16c>
 8000f0a:	2b70      	cmp	r3, #112	; 0x70
 8000f0c:	d01a      	beq.n	8000f44 <HAL_TIM_ConfigClockSource+0xa6>
 8000f0e:	2b70      	cmp	r3, #112	; 0x70
 8000f10:	d87b      	bhi.n	800100a <HAL_TIM_ConfigClockSource+0x16c>
 8000f12:	2b60      	cmp	r3, #96	; 0x60
 8000f14:	d050      	beq.n	8000fb8 <HAL_TIM_ConfigClockSource+0x11a>
 8000f16:	2b60      	cmp	r3, #96	; 0x60
 8000f18:	d877      	bhi.n	800100a <HAL_TIM_ConfigClockSource+0x16c>
 8000f1a:	2b50      	cmp	r3, #80	; 0x50
 8000f1c:	d03c      	beq.n	8000f98 <HAL_TIM_ConfigClockSource+0xfa>
 8000f1e:	2b50      	cmp	r3, #80	; 0x50
 8000f20:	d873      	bhi.n	800100a <HAL_TIM_ConfigClockSource+0x16c>
 8000f22:	2b40      	cmp	r3, #64	; 0x40
 8000f24:	d058      	beq.n	8000fd8 <HAL_TIM_ConfigClockSource+0x13a>
 8000f26:	2b40      	cmp	r3, #64	; 0x40
 8000f28:	d86f      	bhi.n	800100a <HAL_TIM_ConfigClockSource+0x16c>
 8000f2a:	2b30      	cmp	r3, #48	; 0x30
 8000f2c:	d064      	beq.n	8000ff8 <HAL_TIM_ConfigClockSource+0x15a>
 8000f2e:	2b30      	cmp	r3, #48	; 0x30
 8000f30:	d86b      	bhi.n	800100a <HAL_TIM_ConfigClockSource+0x16c>
 8000f32:	2b20      	cmp	r3, #32
 8000f34:	d060      	beq.n	8000ff8 <HAL_TIM_ConfigClockSource+0x15a>
 8000f36:	2b20      	cmp	r3, #32
 8000f38:	d867      	bhi.n	800100a <HAL_TIM_ConfigClockSource+0x16c>
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d05c      	beq.n	8000ff8 <HAL_TIM_ConfigClockSource+0x15a>
 8000f3e:	2b10      	cmp	r3, #16
 8000f40:	d05a      	beq.n	8000ff8 <HAL_TIM_ConfigClockSource+0x15a>
 8000f42:	e062      	b.n	800100a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6818      	ldr	r0, [r3, #0]
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	6899      	ldr	r1, [r3, #8]
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	685a      	ldr	r2, [r3, #4]
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	f000 f94f 	bl	80011f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8000f66:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	609a      	str	r2, [r3, #8]
      break;
 8000f70:	e04f      	b.n	8001012 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	6899      	ldr	r1, [r3, #8]
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685a      	ldr	r2, [r3, #4]
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	68db      	ldr	r3, [r3, #12]
 8000f82:	f000 f938 	bl	80011f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	689a      	ldr	r2, [r3, #8]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f94:	609a      	str	r2, [r3, #8]
      break;
 8000f96:	e03c      	b.n	8001012 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6818      	ldr	r0, [r3, #0]
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	6859      	ldr	r1, [r3, #4]
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	f000 f8af 	bl	8001108 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2150      	movs	r1, #80	; 0x50
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f000 f906 	bl	80011c2 <TIM_ITRx_SetConfig>
      break;
 8000fb6:	e02c      	b.n	8001012 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6818      	ldr	r0, [r3, #0]
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	6859      	ldr	r1, [r3, #4]
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	f000 f8cd 	bl	8001164 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2160      	movs	r1, #96	; 0x60
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 f8f6 	bl	80011c2 <TIM_ITRx_SetConfig>
      break;
 8000fd6:	e01c      	b.n	8001012 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6818      	ldr	r0, [r3, #0]
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	6859      	ldr	r1, [r3, #4]
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	f000 f88f 	bl	8001108 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2140      	movs	r1, #64	; 0x40
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 f8e6 	bl	80011c2 <TIM_ITRx_SetConfig>
      break;
 8000ff6:	e00c      	b.n	8001012 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4619      	mov	r1, r3
 8001002:	4610      	mov	r0, r2
 8001004:	f000 f8dd 	bl	80011c2 <TIM_ITRx_SetConfig>
      break;
 8001008:	e003      	b.n	8001012 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	73fb      	strb	r3, [r7, #15]
      break;
 800100e:	e000      	b.n	8001012 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001010:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2201      	movs	r2, #1
 8001016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001022:	7bfb      	ldrb	r3, [r7, #15]
}
 8001024:	4618      	mov	r0, r3
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4a2f      	ldr	r2, [pc, #188]	; (80010fc <TIM_Base_SetConfig+0xd0>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d00b      	beq.n	800105c <TIM_Base_SetConfig+0x30>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800104a:	d007      	beq.n	800105c <TIM_Base_SetConfig+0x30>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	4a2c      	ldr	r2, [pc, #176]	; (8001100 <TIM_Base_SetConfig+0xd4>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d003      	beq.n	800105c <TIM_Base_SetConfig+0x30>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	4a2b      	ldr	r2, [pc, #172]	; (8001104 <TIM_Base_SetConfig+0xd8>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d108      	bne.n	800106e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001062:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	68fa      	ldr	r2, [r7, #12]
 800106a:	4313      	orrs	r3, r2
 800106c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a22      	ldr	r2, [pc, #136]	; (80010fc <TIM_Base_SetConfig+0xd0>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d00b      	beq.n	800108e <TIM_Base_SetConfig+0x62>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800107c:	d007      	beq.n	800108e <TIM_Base_SetConfig+0x62>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a1f      	ldr	r2, [pc, #124]	; (8001100 <TIM_Base_SetConfig+0xd4>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d003      	beq.n	800108e <TIM_Base_SetConfig+0x62>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a1e      	ldr	r2, [pc, #120]	; (8001104 <TIM_Base_SetConfig+0xd8>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d108      	bne.n	80010a0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001094:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	68db      	ldr	r3, [r3, #12]
 800109a:	68fa      	ldr	r2, [r7, #12]
 800109c:	4313      	orrs	r3, r2
 800109e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	68fa      	ldr	r2, [r7, #12]
 80010b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	689a      	ldr	r2, [r3, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4a0d      	ldr	r2, [pc, #52]	; (80010fc <TIM_Base_SetConfig+0xd0>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d103      	bne.n	80010d4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	691a      	ldr	r2, [r3, #16]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2201      	movs	r2, #1
 80010d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	691b      	ldr	r3, [r3, #16]
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d005      	beq.n	80010f2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	691b      	ldr	r3, [r3, #16]
 80010ea:	f023 0201 	bic.w	r2, r3, #1
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	611a      	str	r2, [r3, #16]
  }
}
 80010f2:	bf00      	nop
 80010f4:	3714      	adds	r7, #20
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr
 80010fc:	40012c00 	.word	0x40012c00
 8001100:	40000400 	.word	0x40000400
 8001104:	40000800 	.word	0x40000800

08001108 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001108:	b480      	push	{r7}
 800110a:	b087      	sub	sp, #28
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6a1b      	ldr	r3, [r3, #32]
 8001118:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	f023 0201 	bic.w	r2, r3, #1
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	699b      	ldr	r3, [r3, #24]
 800112a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001132:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	011b      	lsls	r3, r3, #4
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	4313      	orrs	r3, r2
 800113c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	f023 030a 	bic.w	r3, r3, #10
 8001144:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001146:	697a      	ldr	r2, [r7, #20]
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	4313      	orrs	r3, r2
 800114c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	621a      	str	r2, [r3, #32]
}
 800115a:	bf00      	nop
 800115c:	371c      	adds	r7, #28
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr

08001164 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001164:	b480      	push	{r7}
 8001166:	b087      	sub	sp, #28
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6a1b      	ldr	r3, [r3, #32]
 800117a:	f023 0210 	bic.w	r2, r3, #16
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	699b      	ldr	r3, [r3, #24]
 8001186:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800118e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	031b      	lsls	r3, r3, #12
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	4313      	orrs	r3, r2
 8001198:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80011a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	011b      	lsls	r3, r3, #4
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	697a      	ldr	r2, [r7, #20]
 80011b6:	621a      	str	r2, [r3, #32]
}
 80011b8:	bf00      	nop
 80011ba:	371c      	adds	r7, #28
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr

080011c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b085      	sub	sp, #20
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80011d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80011da:	683a      	ldr	r2, [r7, #0]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	4313      	orrs	r3, r2
 80011e0:	f043 0307 	orr.w	r3, r3, #7
 80011e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	609a      	str	r2, [r3, #8]
}
 80011ec:	bf00      	nop
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bc80      	pop	{r7}
 80011f4:	4770      	bx	lr

080011f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b087      	sub	sp, #28
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001210:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	021a      	lsls	r2, r3, #8
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	431a      	orrs	r2, r3
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	4313      	orrs	r3, r2
 800121e:	697a      	ldr	r2, [r7, #20]
 8001220:	4313      	orrs	r3, r2
 8001222:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	697a      	ldr	r2, [r7, #20]
 8001228:	609a      	str	r2, [r3, #8]
}
 800122a:	bf00      	nop
 800122c:	371c      	adds	r7, #28
 800122e:	46bd      	mov	sp, r7
 8001230:	bc80      	pop	{r7}
 8001232:	4770      	bx	lr

08001234 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001244:	2b01      	cmp	r3, #1
 8001246:	d101      	bne.n	800124c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001248:	2302      	movs	r3, #2
 800124a:	e046      	b.n	80012da <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2201      	movs	r2, #1
 8001250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2202      	movs	r2, #2
 8001258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001272:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	68fa      	ldr	r2, [r7, #12]
 800127a:	4313      	orrs	r3, r2
 800127c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	68fa      	ldr	r2, [r7, #12]
 8001284:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a16      	ldr	r2, [pc, #88]	; (80012e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d00e      	beq.n	80012ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001298:	d009      	beq.n	80012ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a12      	ldr	r2, [pc, #72]	; (80012e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d004      	beq.n	80012ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a10      	ldr	r2, [pc, #64]	; (80012ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d10c      	bne.n	80012c8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	68ba      	ldr	r2, [r7, #8]
 80012bc:	4313      	orrs	r3, r2
 80012be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	68ba      	ldr	r2, [r7, #8]
 80012c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2201      	movs	r2, #1
 80012cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	40012c00 	.word	0x40012c00
 80012e8:	40000400 	.word	0x40000400
 80012ec:	40000800 	.word	0x40000800

080012f0 <__libc_init_array>:
 80012f0:	b570      	push	{r4, r5, r6, lr}
 80012f2:	2600      	movs	r6, #0
 80012f4:	4d0c      	ldr	r5, [pc, #48]	; (8001328 <__libc_init_array+0x38>)
 80012f6:	4c0d      	ldr	r4, [pc, #52]	; (800132c <__libc_init_array+0x3c>)
 80012f8:	1b64      	subs	r4, r4, r5
 80012fa:	10a4      	asrs	r4, r4, #2
 80012fc:	42a6      	cmp	r6, r4
 80012fe:	d109      	bne.n	8001314 <__libc_init_array+0x24>
 8001300:	f000 f822 	bl	8001348 <_init>
 8001304:	2600      	movs	r6, #0
 8001306:	4d0a      	ldr	r5, [pc, #40]	; (8001330 <__libc_init_array+0x40>)
 8001308:	4c0a      	ldr	r4, [pc, #40]	; (8001334 <__libc_init_array+0x44>)
 800130a:	1b64      	subs	r4, r4, r5
 800130c:	10a4      	asrs	r4, r4, #2
 800130e:	42a6      	cmp	r6, r4
 8001310:	d105      	bne.n	800131e <__libc_init_array+0x2e>
 8001312:	bd70      	pop	{r4, r5, r6, pc}
 8001314:	f855 3b04 	ldr.w	r3, [r5], #4
 8001318:	4798      	blx	r3
 800131a:	3601      	adds	r6, #1
 800131c:	e7ee      	b.n	80012fc <__libc_init_array+0xc>
 800131e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001322:	4798      	blx	r3
 8001324:	3601      	adds	r6, #1
 8001326:	e7f2      	b.n	800130e <__libc_init_array+0x1e>
 8001328:	08001384 	.word	0x08001384
 800132c:	08001384 	.word	0x08001384
 8001330:	08001384 	.word	0x08001384
 8001334:	08001388 	.word	0x08001388

08001338 <memset>:
 8001338:	4603      	mov	r3, r0
 800133a:	4402      	add	r2, r0
 800133c:	4293      	cmp	r3, r2
 800133e:	d100      	bne.n	8001342 <memset+0xa>
 8001340:	4770      	bx	lr
 8001342:	f803 1b01 	strb.w	r1, [r3], #1
 8001346:	e7f9      	b.n	800133c <memset+0x4>

08001348 <_init>:
 8001348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800134a:	bf00      	nop
 800134c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800134e:	bc08      	pop	{r3}
 8001350:	469e      	mov	lr, r3
 8001352:	4770      	bx	lr

08001354 <_fini>:
 8001354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001356:	bf00      	nop
 8001358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800135a:	bc08      	pop	{r3}
 800135c:	469e      	mov	lr, r3
 800135e:	4770      	bx	lr
