$date
	Sat Mar  2 10:33:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module clock_divide_by_3_testbench $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$scope module design_instance $end
$var wire 1 " clkin $end
$var wire 1 # reset $end
$var reg 1 ! clkout $end
$var reg 3 $ i [2:0] $end
$var reg 3 % nexti [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
1#
0"
0!
$end
#10
b1 %
b0 $
1"
#20
0"
#30
1"
#40
0"
0#
#50
1!
b10 %
b1 $
1"
#60
b11 %
b10 $
0"
#70
b100 %
b11 $
1"
#80
0!
b101 %
b100 $
0"
#90
b0 %
b101 $
1"
#100
b1 %
b0 $
0"
#110
1!
b10 %
b1 $
1"
#120
b11 %
b10 $
0"
#130
b100 %
b11 $
1"
#140
0!
b101 %
b100 $
0"
#150
b0 %
b101 $
1"
#160
b1 %
b0 $
0"
#170
1!
b10 %
b1 $
1"
#180
b11 %
b10 $
0"
#190
b100 %
b11 $
1"
#200
0!
b101 %
b100 $
0"
#210
b0 %
b101 $
1"
#220
b1 %
b0 $
0"
#230
1!
b10 %
b1 $
1"
#240
b11 %
b10 $
0"
#250
b100 %
b11 $
1"
#260
0!
b101 %
b100 $
0"
#270
b0 %
b101 $
1"
#280
b1 %
b0 $
0"
#290
1!
b10 %
b1 $
1"
#300
b11 %
b10 $
0"
#310
b100 %
b11 $
1"
#320
0!
b101 %
b100 $
0"
#330
b0 %
b101 $
1"
#340
b1 %
b0 $
0"
#350
1!
b10 %
b1 $
1"
#360
b11 %
b10 $
0"
#370
b100 %
b11 $
1"
#380
0!
b101 %
b100 $
0"
