{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483466278444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483466278448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 01:57:58 2017 " "Processing started: Wed Jan 04 01:57:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483466278448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466278448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb " "Command: quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466278448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483466279049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483466279049 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type bomb.v(40) " "Verilog HDL Declaration warning at bomb.v(40): \"type\" is SystemVerilog-2005 keyword" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 40 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1483466290071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 bomb.v(38) " "Verilog HDL Declaration information at bomb.v(38): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483466290071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 bomb.v(38) " "Verilog HDL Declaration information at bomb.v(38): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483466290071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 bomb.v(38) " "Verilog HDL Declaration information at bomb.v(38): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483466290071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S4 s4 bomb.v(38) " "Verilog HDL Declaration information at bomb.v(38): object \"S4\" differs only in case from object \"s4\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483466290071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S5 s5 bomb.v(38) " "Verilog HDL Declaration information at bomb.v(38): object \"S5\" differs only in case from object \"s5\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483466290071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S6 s6 bomb.v(38) " "Verilog HDL Declaration information at bomb.v(38): object \"S6\" differs only in case from object \"s6\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483466290071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb.v 5 5 " "Found 5 design units, including 5 entities, in source file bomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bomb " "Found entity 1: bomb" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483466290071 ""} { "Info" "ISGN_ENTITY_NAME" "2 Seven " "Found entity 2: Seven" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 602 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483466290071 ""} { "Info" "ISGN_ENTITY_NAME" "3 move " "Found entity 3: move" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483466290071 ""} { "Info" "ISGN_ENTITY_NAME" "4 key " "Found entity 4: key" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483466290071 ""} { "Info" "ISGN_ENTITY_NAME" "5 SevenSegment " "Found entity 5: SevenSegment" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483466290071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290071 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(56) " "Verilog HDL Instantiation warning at bomb.v(56): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483466290075 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(354) " "Verilog HDL Instantiation warning at bomb.v(354): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 354 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483466290075 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(355) " "Verilog HDL Instantiation warning at bomb.v(355): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 355 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483466290075 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(356) " "Verilog HDL Instantiation warning at bomb.v(356): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 356 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483466290075 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(357) " "Verilog HDL Instantiation warning at bomb.v(357): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 357 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483466290075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bomb " "Elaborating entity \"bomb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483466290111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gameover bomb.v(30) " "Verilog HDL or VHDL warning at bomb.v(30): object \"gameover\" assigned a value but never read" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1483466290111 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(69) " "Verilog HDL assignment warning at bomb.v(69): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290111 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset bomb.v(165) " "Verilog HDL Always Construct warning at bomb.v(165): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290127 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(176) " "Verilog HDL Always Construct warning at bomb.v(176): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(176) " "Verilog HDL Always Construct warning at bomb.v(176): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(176) " "Verilog HDL Always Construct warning at bomb.v(176): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(181) " "Verilog HDL Always Construct warning at bomb.v(181): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(181) " "Verilog HDL Always Construct warning at bomb.v(181): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(181) " "Verilog HDL Always Construct warning at bomb.v(181): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(186) " "Verilog HDL Always Construct warning at bomb.v(186): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(186) " "Verilog HDL Always Construct warning at bomb.v(186): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(186) " "Verilog HDL Always Construct warning at bomb.v(186): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(191) " "Verilog HDL Always Construct warning at bomb.v(191): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(191) " "Verilog HDL Always Construct warning at bomb.v(191): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(191) " "Verilog HDL Always Construct warning at bomb.v(191): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(196) " "Verilog HDL Always Construct warning at bomb.v(196): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290131 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(196) " "Verilog HDL Always Construct warning at bomb.v(196): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(196) " "Verilog HDL Always Construct warning at bomb.v(196): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(201) " "Verilog HDL Always Construct warning at bomb.v(201): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(201) " "Verilog HDL Always Construct warning at bomb.v(201): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(201) " "Verilog HDL Always Construct warning at bomb.v(201): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(206) " "Verilog HDL Always Construct warning at bomb.v(206): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(206) " "Verilog HDL Always Construct warning at bomb.v(206): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(206) " "Verilog HDL Always Construct warning at bomb.v(206): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(211) " "Verilog HDL Always Construct warning at bomb.v(211): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(211) " "Verilog HDL Always Construct warning at bomb.v(211): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(211) " "Verilog HDL Always Construct warning at bomb.v(211): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bomb.v(172) " "Verilog HDL Case Statement warning at bomb.v(172): incomplete case statement has no default case item" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotC bomb.v(163) " "Verilog HDL Always Construct warning at bomb.v(163): inferring latch(es) for variable \"dotC\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 163 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotR bomb.v(163) " "Verilog HDL Always Construct warning at bomb.v(163): inferring latch(es) for variable \"dotR\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 163 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(223) " "Verilog HDL assignment warning at bomb.v(223): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(231) " "Verilog HDL assignment warning at bomb.v(231): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(311) " "Verilog HDL assignment warning at bomb.v(311): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(315) " "Verilog HDL assignment warning at bomb.v(315): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290135 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(320) " "Verilog HDL assignment warning at bomb.v(320): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(325) " "Verilog HDL assignment warning at bomb.v(325): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(330) " "Verilog HDL assignment warning at bomb.v(330): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(335) " "Verilog HDL assignment warning at bomb.v(335): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(366) " "Verilog HDL assignment warning at bomb.v(366): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(368) " "Verilog HDL assignment warning at bomb.v(368): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(370) " "Verilog HDL assignment warning at bomb.v(370): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(375) " "Verilog HDL assignment warning at bomb.v(375): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(377) " "Verilog HDL assignment warning at bomb.v(377): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(379) " "Verilog HDL assignment warning at bomb.v(379): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290139 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(381) " "Verilog HDL assignment warning at bomb.v(381): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290143 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(386) " "Verilog HDL assignment warning at bomb.v(386): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290143 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(388) " "Verilog HDL assignment warning at bomb.v(388): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290144 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(390) " "Verilog HDL assignment warning at bomb.v(390): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290144 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(392) " "Verilog HDL assignment warning at bomb.v(392): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(397) " "Verilog HDL assignment warning at bomb.v(397): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(399) " "Verilog HDL assignment warning at bomb.v(399): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(401) " "Verilog HDL assignment warning at bomb.v(401): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(406) " "Verilog HDL assignment warning at bomb.v(406): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(408) " "Verilog HDL assignment warning at bomb.v(408): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(410) " "Verilog HDL assignment warning at bomb.v(410): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(415) " "Verilog HDL assignment warning at bomb.v(415): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(417) " "Verilog HDL assignment warning at bomb.v(417): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(419) " "Verilog HDL assignment warning at bomb.v(419): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290145 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(421) " "Verilog HDL assignment warning at bomb.v(421): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290146 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(426) " "Verilog HDL assignment warning at bomb.v(426): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290146 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(428) " "Verilog HDL assignment warning at bomb.v(428): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290146 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(430) " "Verilog HDL assignment warning at bomb.v(430): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290146 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(432) " "Verilog HDL assignment warning at bomb.v(432): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290146 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(437) " "Verilog HDL assignment warning at bomb.v(437): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290146 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(439) " "Verilog HDL assignment warning at bomb.v(439): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290146 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(441) " "Verilog HDL assignment warning at bomb.v(441): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290146 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(444) " "Verilog HDL assignment warning at bomb.v(444): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290146 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 bomb.v(474) " "Verilog HDL assignment warning at bomb.v(474): truncated value with size 16 to match size of target (11)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483466290147 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[0\] bomb.v(172) " "Inferred latch for \"dotR\[0\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[1\] bomb.v(172) " "Inferred latch for \"dotR\[1\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[2\] bomb.v(172) " "Inferred latch for \"dotR\[2\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[3\] bomb.v(172) " "Inferred latch for \"dotR\[3\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[4\] bomb.v(172) " "Inferred latch for \"dotR\[4\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[5\] bomb.v(172) " "Inferred latch for \"dotR\[5\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[6\] bomb.v(172) " "Inferred latch for \"dotR\[6\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[7\] bomb.v(172) " "Inferred latch for \"dotR\[7\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[0\] bomb.v(172) " "Inferred latch for \"dotC\[0\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[1\] bomb.v(172) " "Inferred latch for \"dotC\[1\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[2\] bomb.v(172) " "Inferred latch for \"dotC\[2\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[3\] bomb.v(172) " "Inferred latch for \"dotC\[3\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[4\] bomb.v(172) " "Inferred latch for \"dotC\[4\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[5\] bomb.v(172) " "Inferred latch for \"dotC\[5\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290175 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[6\] bomb.v(172) " "Inferred latch for \"dotC\[6\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[7\] bomb.v(172) " "Inferred latch for \"dotC\[7\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[8\] bomb.v(172) " "Inferred latch for \"dotC\[8\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[9\] bomb.v(172) " "Inferred latch for \"dotC\[9\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[10\] bomb.v(172) " "Inferred latch for \"dotC\[10\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[11\] bomb.v(172) " "Inferred latch for \"dotC\[11\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[12\] bomb.v(172) " "Inferred latch for \"dotC\[12\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[13\] bomb.v(172) " "Inferred latch for \"dotC\[13\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[14\] bomb.v(172) " "Inferred latch for \"dotC\[14\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[15\] bomb.v(172) " "Inferred latch for \"dotC\[15\]\" at bomb.v(172)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466290179 "|bomb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:comb_4 " "Elaborating entity \"key\" for hierarchy \"key:comb_4\"" {  } { { "bomb.v" "comb_4" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483466290291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment key:comb_4\|SevenSegment:seven " "Elaborating entity \"SevenSegment\" for hierarchy \"key:comb_4\|SevenSegment:seven\"" {  } { { "bomb.v" "seven" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483466290303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven Seven:s1 " "Elaborating entity \"Seven\" for hierarchy \"Seven:s1\"" {  } { { "bomb.v" "s1" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483466290311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move move:comb_5696 " "Elaborating entity \"move\" for hierarchy \"move:comb_5696\"" {  } { { "bomb.v" "comb_5696" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483466290319 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "State\[3\] State\[3\]~_emulated State\[3\]~1 " "Register \"State\[3\]\" is converted into an equivalent circuit using register \"State\[3\]~_emulated\" and latch \"State\[3\]~1\"" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 236 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1483466292156 "|bomb|State[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "verf~reg0 verf~reg0_emulated verf~1 " "Register \"verf~reg0\" is converted into an equivalent circuit using register \"verf~reg0_emulated\" and latch \"verf~1\"" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1483466292156 "|bomb|verf~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second second~_emulated second~1 " "Register \"second\" is converted into an equivalent circuit using register \"second~_emulated\" and latch \"second~1\"" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1483466292156 "|bomb|second"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1483466292156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483466293890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1483466295463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg " "Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466295535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483466295899 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483466295899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1908 " "Implemented 1908 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483466296095 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483466296095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1776 " "Implemented 1776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483466296095 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1483466296095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483466296095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483466296139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 01:58:16 2017 " "Processing ended: Wed Jan 04 01:58:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483466296139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483466296139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483466296139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483466296139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1483466297612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483466297616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 01:58:17 2017 " "Processing started: Wed Jan 04 01:58:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483466297616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483466297616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bomb -c bomb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483466297616 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483466297824 ""}
{ "Info" "0" "" "Project  = bomb" {  } {  } 0 0 "Project  = bomb" 0 0 "Fitter" 0 0 1483466297824 ""}
{ "Info" "0" "" "Revision = bomb" {  } {  } 0 0 "Revision = bomb" 0 0 "Fitter" 0 0 1483466297824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1483466298076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1483466298080 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bomb 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"bomb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483466298116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483466298173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483466298173 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483466298489 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483466298513 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483466298645 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1483466303340 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 278 global CLKCTRL_G6 " "clock~inputCLKENA0 with 278 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1483466303548 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 421 global CLKCTRL_G10 " "reset~inputCLKENA0 with 421 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1483466303548 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1483466303548 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1483466303548 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset PIN_P22 " "Refclk input I/O pad reset is placed onto PIN_P22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1483466303548 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1483466303548 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1483466303548 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483466303548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483466303592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483466303592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483466303600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483466303604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483466303604 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483466303604 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1483466304554 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bomb.sdc " "Synopsys Design Constraints File file not found: 'bomb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1483466304557 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483466304558 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "verf~9\|combout " "Node \"verf~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466304568 ""} { "Warning" "WSTA_SCC_NODE" "verf~2\|datad " "Node \"verf~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466304568 ""} { "Warning" "WSTA_SCC_NODE" "verf~2\|combout " "Node \"verf~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466304568 ""} { "Warning" "WSTA_SCC_NODE" "verf~9\|datab " "Node \"verf~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466304568 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483466304568 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~2\|combout " "Node \"second~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466304569 ""} { "Warning" "WSTA_SCC_NODE" "second~6\|datab " "Node \"second~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466304569 ""} { "Warning" "WSTA_SCC_NODE" "second~6\|combout " "Node \"second~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466304569 ""} { "Warning" "WSTA_SCC_NODE" "second~2\|datad " "Node \"second~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466304569 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483466304569 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1483466304585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1483466304585 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1483466304585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483466304941 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1483466304945 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483466304945 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483466305073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483466307928 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1483466308743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483466326528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483466344833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483466353115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483466353115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483466354945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "D:/cygwin/home/user/pro/col3/bomb/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1483466367148 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483466367148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1483466384693 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483466384693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483466384697 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.94 " "Total time spent on timing analysis during the Fitter is 20.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1483466388868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483466388904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483466391289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483466391289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483466393635 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483466401285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.fit.smsg " "Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483466401777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2097 " "Peak virtual memory: 2097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483466402794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 02:00:02 2017 " "Processing ended: Wed Jan 04 02:00:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483466402794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483466402794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:05 " "Total CPU time (on all processors): 00:03:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483466402794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483466402794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483466404307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483466404311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 02:00:04 2017 " "Processing started: Wed Jan 04 02:00:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483466404311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1483466404311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bomb -c bomb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1483466404311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1483466405464 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1483466408547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "915 " "Peak virtual memory: 915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483466408799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 02:00:08 2017 " "Processing ended: Wed Jan 04 02:00:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483466408799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483466408799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483466408799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1483466408799 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1483466409471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1483466410605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483466410613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 02:00:10 2017 " "Processing started: Wed Jan 04 02:00:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483466410613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466410613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bomb -c bomb " "Command: quartus_sta bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466410613 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1483466410821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466411638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466411639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466411685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466411685 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466412162 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bomb.sdc " "Synopsys Design Constraints File file not found: 'bomb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466412254 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466412254 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483466412258 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key:comb_4\|KEY key:comb_4\|KEY " "create_clock -period 1.000 -name key:comb_4\|KEY key:comb_4\|KEY" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483466412258 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cancel cancel " "create_clock -period 1.000 -name cancel cancel" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483466412258 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk_10k div_clk_10k " "create_clock -period 1.000 -name div_clk_10k div_clk_10k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483466412258 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk_1s div_clk_1s " "create_clock -period 1.000 -name div_clk_1s div_clk_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483466412258 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name times\[3\] times\[3\] " "create_clock -period 1.000 -name times\[3\] times\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483466412258 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466412258 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "verf~9\|combout " "Node \"verf~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466412262 ""} { "Warning" "WSTA_SCC_NODE" "verf~2\|datad " "Node \"verf~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466412262 ""} { "Warning" "WSTA_SCC_NODE" "verf~2\|combout " "Node \"verf~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466412262 ""} { "Warning" "WSTA_SCC_NODE" "verf~9\|dataf " "Node \"verf~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466412262 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466412262 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~2\|combout " "Node \"second~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466412266 ""} { "Warning" "WSTA_SCC_NODE" "second~6\|datac " "Node \"second~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466412266 ""} { "Warning" "WSTA_SCC_NODE" "second~6\|combout " "Node \"second~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466412266 ""} { "Warning" "WSTA_SCC_NODE" "second~2\|datad " "Node \"second~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483466412266 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466412266 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466412278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466412536 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1483466412538 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483466412546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483466413118 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466413118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.803 " "Worst-case setup slack is -22.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.803           -1874.673 clock  " "  -22.803           -1874.673 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.520           -2327.219 key:comb_4\|KEY  " "   -9.520           -2327.219 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.264            -134.176 times\[3\]  " "   -7.264            -134.176 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472              -8.725 cancel  " "   -4.472              -8.725 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.130             -62.986 div_clk_1s  " "   -3.130             -62.986 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.425             -10.787 div_clk_10k  " "   -2.425             -10.787 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466413137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 key:comb_4\|KEY  " "    0.274               0.000 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 clock  " "    0.419               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 div_clk_1s  " "    0.599               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 div_clk_10k  " "    0.678               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.024               0.000 times\[3\]  " "    1.024               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 cancel  " "    1.190               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466413813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.329 " "Worst-case recovery slack is -3.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.329              -6.639 key:comb_4\|KEY  " "   -3.329              -6.639 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.312              -8.996 clock  " "   -2.312              -8.996 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466413840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 clock  " "    1.031               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.393               0.000 key:comb_4\|KEY  " "    2.393               0.000 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466413858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.598 " "Worst-case minimum pulse width slack is -0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598            -245.184 key:comb_4\|KEY  " "   -0.598            -245.184 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -249.494 clock  " "   -0.538            -249.494 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -18.811 div_clk_1s  " "   -0.538             -18.811 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.028 div_clk_10k  " "   -0.538              -5.028 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 cancel  " "    0.164               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 times\[3\]  " "    0.180               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466413866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466413866 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483466414022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466414062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466416923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466417372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483466417628 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466417628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.079 " "Worst-case setup slack is -23.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.079           -1858.648 clock  " "  -23.079           -1858.648 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.577           -2363.398 key:comb_4\|KEY  " "   -9.577           -2363.398 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.123            -130.926 times\[3\]  " "   -7.123            -130.926 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.502              -8.809 cancel  " "   -4.502              -8.809 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184             -64.313 div_clk_1s  " "   -3.184             -64.313 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463             -11.010 div_clk_10k  " "   -2.463             -11.010 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466417628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 key:comb_4\|KEY  " "    0.246               0.000 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 clock  " "    0.269               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 div_clk_1s  " "    0.618               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 div_clk_10k  " "    0.664               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 times\[3\]  " "    0.842               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015               0.000 cancel  " "    1.015               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466417728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.295 " "Worst-case recovery slack is -3.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.295              -6.575 key:comb_4\|KEY  " "   -3.295              -6.575 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.905              -7.363 clock  " "   -1.905              -7.363 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466417734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.545 " "Worst-case removal slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 clock  " "    0.545               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.309               0.000 key:comb_4\|KEY  " "    2.309               0.000 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466417738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.571 " "Worst-case minimum pulse width slack is -0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571            -241.400 key:comb_4\|KEY  " "   -0.571            -241.400 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -255.871 clock  " "   -0.538            -255.871 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -18.776 div_clk_1s  " "   -0.538             -18.776 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.979 div_clk_10k  " "   -0.538              -4.979 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 cancel  " "    0.132               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 times\[3\]  " "    0.208               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466417742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466417742 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483466417872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466418046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466420858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466421303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483466421391 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466421391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.243 " "Worst-case setup slack is -10.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.243            -798.696 clock  " "  -10.243            -798.696 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.641           -1115.013 key:comb_4\|KEY  " "   -4.641           -1115.013 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.486             -61.322 times\[3\]  " "   -3.486             -61.322 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.913              -3.534 cancel  " "   -1.913              -3.534 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371             -23.739 div_clk_1s  " "   -1.371             -23.739 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.102              -3.778 div_clk_10k  " "   -1.102              -3.778 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466421395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 key:comb_4\|KEY  " "    0.096               0.000 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 div_clk_10k  " "    0.147               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock  " "    0.181               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 div_clk_1s  " "    0.187               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 cancel  " "    0.266               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 times\[3\]  " "    0.321               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466421495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.896 " "Worst-case recovery slack is -1.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.896              -3.788 key:comb_4\|KEY  " "   -1.896              -3.788 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071              -4.036 clock  " "   -1.071              -4.036 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466421499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.207 " "Worst-case removal slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 clock  " "    0.207               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 key:comb_4\|KEY  " "    0.928               0.000 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466421503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.419 " "Worst-case minimum pulse width slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419             -31.077 clock  " "   -0.419             -31.077 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202             -17.410 key:comb_4\|KEY  " "   -0.202             -17.410 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -0.513 cancel  " "   -0.130              -0.513 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 div_clk_1s  " "    0.051               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 div_clk_10k  " "    0.088               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 times\[3\]  " "    0.251               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466421507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466421507 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483466421645 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466422151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483466422246 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466422246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.411 " "Worst-case setup slack is -9.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.411            -705.264 clock  " "   -9.411            -705.264 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.295           -1037.433 key:comb_4\|KEY  " "   -4.295           -1037.433 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.079             -53.557 times\[3\]  " "   -3.079             -53.557 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618              -2.987 cancel  " "   -1.618              -2.987 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187             -20.956 div_clk_1s  " "   -1.187             -20.956 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994              -3.301 div_clk_10k  " "   -0.994              -3.301 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466422250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.061 " "Worst-case hold slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.075 clock  " "   -0.061              -0.075 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 key:comb_4\|KEY  " "    0.074               0.000 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 div_clk_10k  " "    0.100               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 cancel  " "    0.104               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 div_clk_1s  " "    0.168               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 times\[3\]  " "    0.228               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466422338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.830 " "Worst-case recovery slack is -1.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.830              -3.657 key:comb_4\|KEY  " "   -1.830              -3.657 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701              -2.597 clock  " "   -0.701              -2.597 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466422342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.046 " "Worst-case removal slack is -0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.116 clock  " "   -0.046              -0.116 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 key:comb_4\|KEY  " "    0.880               0.000 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466422345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.404 " "Worst-case minimum pulse width slack is -0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404             -31.276 clock  " "   -0.404             -31.276 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.537 cancel  " "   -0.128              -0.537 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -6.953 key:comb_4\|KEY  " "   -0.124              -6.953 key:comb_4\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 div_clk_1s  " "    0.077               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 div_clk_10k  " "    0.096               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 times\[3\]  " "    0.298               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483466422350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466422350 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466424817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466424821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1196 " "Peak virtual memory: 1196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483466424929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 02:00:24 2017 " "Processing ended: Wed Jan 04 02:00:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483466424929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483466424929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483466424929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466424929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483466426463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483466426466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 02:00:26 2017 " "Processing started: Wed Jan 04 02:00:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483466426466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1483466426466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bomb -c bomb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1483466426466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1483466427745 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1483466427823 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bomb.vo D:/cygwin/home/user/pro/col3/bomb/simulation/modelsim/ simulation " "Generated file bomb.vo in folder \"D:/cygwin/home/user/pro/col3/bomb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1483466428360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "868 " "Peak virtual memory: 868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483466428492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 02:00:28 2017 " "Processing ended: Wed Jan 04 02:00:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483466428492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483466428492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483466428492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1483466428492 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Quartus Prime Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1483466429169 ""}
