
RTOS_thesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a118  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a14  0800a228  0800a228  0001a228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc3c  0800bc3c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800bc3c  0800bc3c  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bc3c  0800bc3c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc3c  0800bc3c  0001bc3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bc40  0800bc40  0001bc40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800bc44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000135c  200001f4  0800be38  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001550  0800be38  00021550  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001be42  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003afd  00000000  00000000  0003c05f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001750  00000000  00000000  0003fb60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001610  00000000  00000000  000412b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005278  00000000  00000000  000428c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a51c  00000000  00000000  00047b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009959c  00000000  00000000  00062054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fb5f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000771c  00000000  00000000  000fb644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f4 	.word	0x200001f4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a210 	.word	0x0800a210

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f8 	.word	0x200001f8
 800014c:	0800a210 	.word	0x0800a210

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	460c      	mov	r4, r1
 8000b6c:	4605      	mov	r5, r0
 8000b6e:	4621      	mov	r1, r4
 8000b70:	4628      	mov	r0, r5
 8000b72:	2200      	movs	r2, #0
 8000b74:	2300      	movs	r3, #0
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <ui_gLCDshow>:
static void MX_TIM1_Init(void);
void StartDefaultTask(void const * argument);
void StartTask02(void const * argument);

/* USER CODE BEGIN PFP */
void ui_gLCDshow(void const * argument){
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  while (1)
  {
	  UIwait();
 8000be0:	f004 fe9c 	bl	800591c <UIwait>
 8000be4:	e7fc      	b.n	8000be0 <ui_gLCDshow+0x8>
	...

08000be8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be8:	b5b0      	push	{r4, r5, r7, lr}
 8000bea:	b0ac      	sub	sp, #176	; 0xb0
 8000bec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bee:	f000 fd9b 	bl	8001728 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf2:	f000 f87f 	bl	8000cf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf6:	f000 f9df 	bl	8000fb8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bfa:	f000 f9b3 	bl	8000f64 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000bfe:	f000 f923 	bl	8000e48 <MX_SPI2_Init>
  MX_I2C1_Init();
 8000c02:	f000 f8bd 	bl	8000d80 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c06:	f000 f8e9 	bl	8000ddc <MX_SPI1_Init>
  MX_TIM1_Init();
 8000c0a:	f000 f953 	bl	8000eb4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  ST7565_Init();
 8000c0e:	f004 fc13 	bl	8005438 <ST7565_Init>
  MFRC522_Init();
 8000c12:	f004 fb18 	bl	8005246 <MFRC522_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000c16:	4b2f      	ldr	r3, [pc, #188]	; (8000cd4 <main+0xec>)
 8000c18:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000c1c:	461d      	mov	r5, r3
 8000c1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000c2a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4618      	mov	r0, r3
 8000c32:	f003 f872 	bl	8003d1a <osThreadCreate>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4a27      	ldr	r2, [pc, #156]	; (8000cd8 <main+0xf0>)
 8000c3a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 128);
 8000c3c:	4b27      	ldr	r3, [pc, #156]	; (8000cdc <main+0xf4>)
 8000c3e:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000c42:	461d      	mov	r5, r3
 8000c44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8000c50:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f003 f85f 	bl	8003d1a <osThreadCreate>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	4a20      	ldr	r2, [pc, #128]	; (8000ce0 <main+0xf8>)
 8000c60:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(ui_glcdTask, ui_gLCDshow, osPriorityNormal, 0, 128);
 8000c62:	4b20      	ldr	r3, [pc, #128]	; (8000ce4 <main+0xfc>)
 8000c64:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000c68:	461d      	mov	r5, r3
 8000c6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c6e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ui_glcdTaskHandle =  osThreadCreate(osThread(ui_glcdTask), NULL);
 8000c76:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f003 f84c 	bl	8003d1a <osThreadCreate>
 8000c82:	4603      	mov	r3, r0
 8000c84:	4a18      	ldr	r2, [pc, #96]	; (8000ce8 <main+0x100>)
 8000c86:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  if (MFRC522_Check(id) == MI_OK){
 8000c88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f004 f90f 	bl	8004eb0 <MFRC522_Check>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d1f7      	bne.n	8000c88 <main+0xa0>
      sprintf(buff, "%2X%2X%2X%2X", id[0], id[1], id[2], id[3]);
 8000c98:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000ca2:	461c      	mov	r4, r3
 8000ca4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000ca8:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000cac:	4638      	mov	r0, r7
 8000cae:	9201      	str	r2, [sp, #4]
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	4623      	mov	r3, r4
 8000cb4:	460a      	mov	r2, r1
 8000cb6:	490d      	ldr	r1, [pc, #52]	; (8000cec <main+0x104>)
 8000cb8:	f005 fd28 	bl	800670c <siprintf>
      ST7565_Print(0, 55, buff,&Font_7x9, 1,BLACK);
 8000cbc:	463a      	mov	r2, r7
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	9301      	str	r3, [sp, #4]
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	9300      	str	r3, [sp, #0]
 8000cc6:	4b0a      	ldr	r3, [pc, #40]	; (8000cf0 <main+0x108>)
 8000cc8:	2137      	movs	r1, #55	; 0x37
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f004 fd98 	bl	8005800 <ST7565_Print>
	  if (MFRC522_Check(id) == MI_OK){
 8000cd0:	e7da      	b.n	8000c88 <main+0xa0>
 8000cd2:	bf00      	nop
 8000cd4:	0800a25c 	.word	0x0800a25c
 8000cd8:	20000f58 	.word	0x20000f58
 8000cdc:	0800a278 	.word	0x0800a278
 8000ce0:	2000100c 	.word	0x2000100c
 8000ce4:	0800a294 	.word	0x0800a294
 8000ce8:	20001008 	.word	0x20001008
 8000cec:	0800a24c 	.word	0x0800a24c
 8000cf0:	20000010 	.word	0x20000010

08000cf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b090      	sub	sp, #64	; 0x40
 8000cf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cfa:	f107 0318 	add.w	r3, r7, #24
 8000cfe:	2228      	movs	r2, #40	; 0x28
 8000d00:	2100      	movs	r1, #0
 8000d02:	4618      	mov	r0, r3
 8000d04:	f004 fe84 	bl	8005a10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d08:	1d3b      	adds	r3, r7, #4
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	605a      	str	r2, [r3, #4]
 8000d10:	609a      	str	r2, [r3, #8]
 8000d12:	60da      	str	r2, [r3, #12]
 8000d14:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d16:	2301      	movs	r3, #1
 8000d18:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d1e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d20:	2300      	movs	r3, #0
 8000d22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d24:	2301      	movs	r3, #1
 8000d26:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d30:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d32:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d36:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d38:	f107 0318 	add.w	r3, r7, #24
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f001 f923 	bl	8001f88 <HAL_RCC_OscConfig>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000d48:	f000 f9fe 	bl	8001148 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d4c:	230f      	movs	r3, #15
 8000d4e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d50:	2302      	movs	r3, #2
 8000d52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d54:	2300      	movs	r3, #0
 8000d56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d62:	1d3b      	adds	r3, r7, #4
 8000d64:	2102      	movs	r1, #2
 8000d66:	4618      	mov	r0, r3
 8000d68:	f001 fb8e 	bl	8002488 <HAL_RCC_ClockConfig>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000d72:	f000 f9e9 	bl	8001148 <Error_Handler>
  }
}
 8000d76:	bf00      	nop
 8000d78:	3740      	adds	r7, #64	; 0x40
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d84:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000d86:	4a13      	ldr	r2, [pc, #76]	; (8000dd4 <MX_I2C1_Init+0x54>)
 8000d88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d8a:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000d8c:	4a12      	ldr	r2, [pc, #72]	; (8000dd8 <MX_I2C1_Init+0x58>)
 8000d8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d90:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d96:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000d9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000da2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000da4:	4b0a      	ldr	r3, [pc, #40]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000daa:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000db0:	4b07      	ldr	r3, [pc, #28]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000db6:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000dbc:	4804      	ldr	r0, [pc, #16]	; (8000dd0 <MX_I2C1_Init+0x50>)
 8000dbe:	f000 ff9f 	bl	8001d00 <HAL_I2C_Init>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000dc8:	f000 f9be 	bl	8001148 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dcc:	bf00      	nop
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000fb4 	.word	0x20000fb4
 8000dd4:	40005400 	.word	0x40005400
 8000dd8:	000186a0 	.word	0x000186a0

08000ddc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000de0:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000de2:	4a18      	ldr	r2, [pc, #96]	; (8000e44 <MX_SPI1_Init+0x68>)
 8000de4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000de6:	4b16      	ldr	r3, [pc, #88]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000de8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000dec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000dee:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000df4:	4b12      	ldr	r3, [pc, #72]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dfa:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e00:	4b0f      	ldr	r3, [pc, #60]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e06:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000e08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000e10:	2208      	movs	r2, #8
 8000e12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e14:	4b0a      	ldr	r3, [pc, #40]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e1a:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e20:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000e26:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000e28:	220a      	movs	r2, #10
 8000e2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e2c:	4804      	ldr	r0, [pc, #16]	; (8000e40 <MX_SPI1_Init+0x64>)
 8000e2e:	f001 fcf5 	bl	800281c <HAL_SPI_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000e38:	f000 f986 	bl	8001148 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20001058 	.word	0x20001058
 8000e44:	40013000 	.word	0x40013000

08000e48 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e4c:	4b17      	ldr	r3, [pc, #92]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e4e:	4a18      	ldr	r2, [pc, #96]	; (8000eb0 <MX_SPI2_Init+0x68>)
 8000e50:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e52:	4b16      	ldr	r3, [pc, #88]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e58:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e5a:	4b14      	ldr	r3, [pc, #80]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e60:	4b12      	ldr	r3, [pc, #72]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e66:	4b11      	ldr	r3, [pc, #68]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e78:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e7a:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e80:	4b0a      	ldr	r3, [pc, #40]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e86:	4b09      	ldr	r3, [pc, #36]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e8c:	4b07      	ldr	r3, [pc, #28]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000e92:	4b06      	ldr	r3, [pc, #24]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e94:	220a      	movs	r2, #10
 8000e96:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e98:	4804      	ldr	r0, [pc, #16]	; (8000eac <MX_SPI2_Init+0x64>)
 8000e9a:	f001 fcbf 	bl	800281c <HAL_SPI_Init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ea4:	f000 f950 	bl	8001148 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	20000f5c 	.word	0x20000f5c
 8000eb0:	40003800 	.word	0x40003800

08000eb4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eba:	f107 0310 	add.w	r3, r7, #16
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000ec4:	463b      	mov	r3, r7
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ed0:	4b22      	ldr	r3, [pc, #136]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000ed2:	4a23      	ldr	r2, [pc, #140]	; (8000f60 <MX_TIM1_Init+0xac>)
 8000ed4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0xffff -1;
 8000ed6:	4b21      	ldr	r3, [pc, #132]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000ed8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000edc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ede:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000ee4:	4b1d      	ldr	r3, [pc, #116]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000ee6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000eea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eec:	4b1b      	ldr	r3, [pc, #108]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ef2:	4b1a      	ldr	r3, [pc, #104]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ef8:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000efe:	4817      	ldr	r0, [pc, #92]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000f00:	f002 f94c 	bl	800319c <HAL_TIM_IC_Init>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000f0a:	f000 f91d 	bl	8001148 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f16:	f107 0310 	add.w	r3, r7, #16
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	480f      	ldr	r0, [pc, #60]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000f1e:	f002 fcbd 	bl	800389c <HAL_TIMEx_MasterConfigSynchronization>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000f28:	f000 f90e 	bl	8001148 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000f30:	2301      	movs	r3, #1
 8000f32:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000f34:	2300      	movs	r3, #0
 8000f36:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000f3c:	463b      	mov	r3, r7
 8000f3e:	2200      	movs	r2, #0
 8000f40:	4619      	mov	r1, r3
 8000f42:	4806      	ldr	r0, [pc, #24]	; (8000f5c <MX_TIM1_Init+0xa8>)
 8000f44:	f002 fa81 	bl	800344a <HAL_TIM_IC_ConfigChannel>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000f4e:	f000 f8fb 	bl	8001148 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	3718      	adds	r7, #24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20001010 	.word	0x20001010
 8000f60:	40012c00 	.word	0x40012c00

08000f64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f68:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <MX_USART2_UART_Init+0x4c>)
 8000f6a:	4a12      	ldr	r2, [pc, #72]	; (8000fb4 <MX_USART2_UART_Init+0x50>)
 8000f6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f6e:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <MX_USART2_UART_Init+0x4c>)
 8000f70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <MX_USART2_UART_Init+0x4c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <MX_USART2_UART_Init+0x4c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <MX_USART2_UART_Init+0x4c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f88:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <MX_USART2_UART_Init+0x4c>)
 8000f8a:	220c      	movs	r2, #12
 8000f8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f8e:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <MX_USART2_UART_Init+0x4c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <MX_USART2_UART_Init+0x4c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f9a:	4805      	ldr	r0, [pc, #20]	; (8000fb0 <MX_USART2_UART_Init+0x4c>)
 8000f9c:	f002 fcee 	bl	800397c <HAL_UART_Init>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000fa6:	f000 f8cf 	bl	8001148 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	200010b0 	.word	0x200010b0
 8000fb4:	40004400 	.word	0x40004400

08000fb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbe:	f107 0310 	add.w	r3, r7, #16
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fcc:	4b3f      	ldr	r3, [pc, #252]	; (80010cc <MX_GPIO_Init+0x114>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	4a3e      	ldr	r2, [pc, #248]	; (80010cc <MX_GPIO_Init+0x114>)
 8000fd2:	f043 0310 	orr.w	r3, r3, #16
 8000fd6:	6193      	str	r3, [r2, #24]
 8000fd8:	4b3c      	ldr	r3, [pc, #240]	; (80010cc <MX_GPIO_Init+0x114>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	f003 0310 	and.w	r3, r3, #16
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe4:	4b39      	ldr	r3, [pc, #228]	; (80010cc <MX_GPIO_Init+0x114>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	4a38      	ldr	r2, [pc, #224]	; (80010cc <MX_GPIO_Init+0x114>)
 8000fea:	f043 0320 	orr.w	r3, r3, #32
 8000fee:	6193      	str	r3, [r2, #24]
 8000ff0:	4b36      	ldr	r3, [pc, #216]	; (80010cc <MX_GPIO_Init+0x114>)
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	f003 0320 	and.w	r3, r3, #32
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	4b33      	ldr	r3, [pc, #204]	; (80010cc <MX_GPIO_Init+0x114>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	4a32      	ldr	r2, [pc, #200]	; (80010cc <MX_GPIO_Init+0x114>)
 8001002:	f043 0304 	orr.w	r3, r3, #4
 8001006:	6193      	str	r3, [r2, #24]
 8001008:	4b30      	ldr	r3, [pc, #192]	; (80010cc <MX_GPIO_Init+0x114>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	f003 0304 	and.w	r3, r3, #4
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001014:	4b2d      	ldr	r3, [pc, #180]	; (80010cc <MX_GPIO_Init+0x114>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	4a2c      	ldr	r2, [pc, #176]	; (80010cc <MX_GPIO_Init+0x114>)
 800101a:	f043 0308 	orr.w	r3, r3, #8
 800101e:	6193      	str	r3, [r2, #24]
 8001020:	4b2a      	ldr	r3, [pc, #168]	; (80010cc <MX_GPIO_Init+0x114>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	f003 0308 	and.w	r3, r3, #8
 8001028:	603b      	str	r3, [r7, #0]
 800102a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|BUZZER_Pin, GPIO_PIN_RESET);
 800102c:	2200      	movs	r2, #0
 800102e:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001032:	4827      	ldr	r0, [pc, #156]	; (80010d0 <MX_GPIO_Init+0x118>)
 8001034:	f000 fe32 	bl	8001c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|PUMP_Pin|GPIO_PIN_10|GPIO_PIN_11
 8001038:	2200      	movs	r2, #0
 800103a:	f641 6110 	movw	r1, #7696	; 0x1e10
 800103e:	4825      	ldr	r0, [pc, #148]	; (80010d4 <MX_GPIO_Init+0x11c>)
 8001040:	f000 fe2c 	bl	8001c9c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|VALVE_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	f44f 6182 	mov.w	r1, #1040	; 0x410
 800104a:	4823      	ldr	r0, [pc, #140]	; (80010d8 <MX_GPIO_Init+0x120>)
 800104c:	f000 fe26 	bl	8001c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 BUZZER_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|BUZZER_Pin;
 8001050:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001054:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001056:	2301      	movs	r3, #1
 8001058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105e:	2302      	movs	r3, #2
 8001060:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001062:	f107 0310 	add.w	r3, r7, #16
 8001066:	4619      	mov	r1, r3
 8001068:	4819      	ldr	r0, [pc, #100]	; (80010d0 <MX_GPIO_Init+0x118>)
 800106a:	f000 fc93 	bl	8001994 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PUMP_Pin PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|PUMP_Pin|GPIO_PIN_10|GPIO_PIN_11
 800106e:	f641 6310 	movw	r3, #7696	; 0x1e10
 8001072:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2302      	movs	r3, #2
 800107e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001080:	f107 0310 	add.w	r3, r7, #16
 8001084:	4619      	mov	r1, r3
 8001086:	4813      	ldr	r0, [pc, #76]	; (80010d4 <MX_GPIO_Init+0x11c>)
 8001088:	f000 fc84 	bl	8001994 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 VALVE_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10|VALVE_Pin;
 800108c:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8001090:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001092:	2301      	movs	r3, #1
 8001094:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109a:	2302      	movs	r3, #2
 800109c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109e:	f107 0310 	add.w	r3, r7, #16
 80010a2:	4619      	mov	r1, r3
 80010a4:	480c      	ldr	r0, [pc, #48]	; (80010d8 <MX_GPIO_Init+0x120>)
 80010a6:	f000 fc75 	bl	8001994 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80010aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80010ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b8:	f107 0310 	add.w	r3, r7, #16
 80010bc:	4619      	mov	r1, r3
 80010be:	4806      	ldr	r0, [pc, #24]	; (80010d8 <MX_GPIO_Init+0x120>)
 80010c0:	f000 fc68 	bl	8001994 <HAL_GPIO_Init>

}
 80010c4:	bf00      	nop
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40011000 	.word	0x40011000
 80010d4:	40010800 	.word	0x40010800
 80010d8:	40010c00 	.word	0x40010c00

080010dc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80010e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010e8:	4803      	ldr	r0, [pc, #12]	; (80010f8 <StartDefaultTask+0x1c>)
 80010ea:	f000 fdef 	bl	8001ccc <HAL_GPIO_TogglePin>
    osDelay(1000);
 80010ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010f2:	f002 fe5e 	bl	8003db2 <osDelay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80010f6:	e7f5      	b.n	80010e4 <StartDefaultTask+0x8>
 80010f8:	40011000 	.word	0x40011000

080010fc <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_UART_Transmit(&huart2, (uint8_t*)"test RTOS\n", 10, 100);
 8001104:	2364      	movs	r3, #100	; 0x64
 8001106:	220a      	movs	r2, #10
 8001108:	4904      	ldr	r1, [pc, #16]	; (800111c <StartTask02+0x20>)
 800110a:	4805      	ldr	r0, [pc, #20]	; (8001120 <StartTask02+0x24>)
 800110c:	f002 fc83 	bl	8003a16 <HAL_UART_Transmit>
	  osDelay(3000);
 8001110:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001114:	f002 fe4d 	bl	8003db2 <osDelay>
	  HAL_UART_Transmit(&huart2, (uint8_t*)"test RTOS\n", 10, 100);
 8001118:	e7f4      	b.n	8001104 <StartTask02+0x8>
 800111a:	bf00      	nop
 800111c:	0800a2b0 	.word	0x0800a2b0
 8001120:	200010b0 	.word	0x200010b0

08001124 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a04      	ldr	r2, [pc, #16]	; (8001144 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d101      	bne.n	800113a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001136:	f000 fb0d 	bl	8001754 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40000800 	.word	0x40000800

08001148 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800114c:	b672      	cpsid	i
}
 800114e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001150:	e7fe      	b.n	8001150 <Error_Handler+0x8>
	...

08001154 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800115a:	4b18      	ldr	r3, [pc, #96]	; (80011bc <HAL_MspInit+0x68>)
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	4a17      	ldr	r2, [pc, #92]	; (80011bc <HAL_MspInit+0x68>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	6193      	str	r3, [r2, #24]
 8001166:	4b15      	ldr	r3, [pc, #84]	; (80011bc <HAL_MspInit+0x68>)
 8001168:	699b      	ldr	r3, [r3, #24]
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001172:	4b12      	ldr	r3, [pc, #72]	; (80011bc <HAL_MspInit+0x68>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	4a11      	ldr	r2, [pc, #68]	; (80011bc <HAL_MspInit+0x68>)
 8001178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800117c:	61d3      	str	r3, [r2, #28]
 800117e:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <HAL_MspInit+0x68>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	210f      	movs	r1, #15
 800118e:	f06f 0001 	mvn.w	r0, #1
 8001192:	f000 fbd4 	bl	800193e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001196:	4b0a      	ldr	r3, [pc, #40]	; (80011c0 <HAL_MspInit+0x6c>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <HAL_MspInit+0x6c>)
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40021000 	.word	0x40021000
 80011c0:	40010000 	.word	0x40010000

080011c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b088      	sub	sp, #32
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 0310 	add.w	r3, r7, #16
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a15      	ldr	r2, [pc, #84]	; (8001234 <HAL_I2C_MspInit+0x70>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d123      	bne.n	800122c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e4:	4b14      	ldr	r3, [pc, #80]	; (8001238 <HAL_I2C_MspInit+0x74>)
 80011e6:	699b      	ldr	r3, [r3, #24]
 80011e8:	4a13      	ldr	r2, [pc, #76]	; (8001238 <HAL_I2C_MspInit+0x74>)
 80011ea:	f043 0308 	orr.w	r3, r3, #8
 80011ee:	6193      	str	r3, [r2, #24]
 80011f0:	4b11      	ldr	r3, [pc, #68]	; (8001238 <HAL_I2C_MspInit+0x74>)
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	f003 0308 	and.w	r3, r3, #8
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011fc:	23c0      	movs	r3, #192	; 0xc0
 80011fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001200:	2312      	movs	r3, #18
 8001202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001204:	2303      	movs	r3, #3
 8001206:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001208:	f107 0310 	add.w	r3, r7, #16
 800120c:	4619      	mov	r1, r3
 800120e:	480b      	ldr	r0, [pc, #44]	; (800123c <HAL_I2C_MspInit+0x78>)
 8001210:	f000 fbc0 	bl	8001994 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001214:	4b08      	ldr	r3, [pc, #32]	; (8001238 <HAL_I2C_MspInit+0x74>)
 8001216:	69db      	ldr	r3, [r3, #28]
 8001218:	4a07      	ldr	r2, [pc, #28]	; (8001238 <HAL_I2C_MspInit+0x74>)
 800121a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800121e:	61d3      	str	r3, [r2, #28]
 8001220:	4b05      	ldr	r3, [pc, #20]	; (8001238 <HAL_I2C_MspInit+0x74>)
 8001222:	69db      	ldr	r3, [r3, #28]
 8001224:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800122c:	bf00      	nop
 800122e:	3720      	adds	r7, #32
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40005400 	.word	0x40005400
 8001238:	40021000 	.word	0x40021000
 800123c:	40010c00 	.word	0x40010c00

08001240 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	; 0x28
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001248:	f107 0318 	add.w	r3, r7, #24
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a37      	ldr	r2, [pc, #220]	; (8001338 <HAL_SPI_MspInit+0xf8>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d130      	bne.n	80012c2 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001260:	4b36      	ldr	r3, [pc, #216]	; (800133c <HAL_SPI_MspInit+0xfc>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	4a35      	ldr	r2, [pc, #212]	; (800133c <HAL_SPI_MspInit+0xfc>)
 8001266:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800126a:	6193      	str	r3, [r2, #24]
 800126c:	4b33      	ldr	r3, [pc, #204]	; (800133c <HAL_SPI_MspInit+0xfc>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001274:	617b      	str	r3, [r7, #20]
 8001276:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001278:	4b30      	ldr	r3, [pc, #192]	; (800133c <HAL_SPI_MspInit+0xfc>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	4a2f      	ldr	r2, [pc, #188]	; (800133c <HAL_SPI_MspInit+0xfc>)
 800127e:	f043 0304 	orr.w	r3, r3, #4
 8001282:	6193      	str	r3, [r2, #24]
 8001284:	4b2d      	ldr	r3, [pc, #180]	; (800133c <HAL_SPI_MspInit+0xfc>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	f003 0304 	and.w	r3, r3, #4
 800128c:	613b      	str	r3, [r7, #16]
 800128e:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001290:	23a0      	movs	r3, #160	; 0xa0
 8001292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001294:	2302      	movs	r3, #2
 8001296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129c:	f107 0318 	add.w	r3, r7, #24
 80012a0:	4619      	mov	r1, r3
 80012a2:	4827      	ldr	r0, [pc, #156]	; (8001340 <HAL_SPI_MspInit+0x100>)
 80012a4:	f000 fb76 	bl	8001994 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012a8:	2340      	movs	r3, #64	; 0x40
 80012aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b4:	f107 0318 	add.w	r3, r7, #24
 80012b8:	4619      	mov	r1, r3
 80012ba:	4821      	ldr	r0, [pc, #132]	; (8001340 <HAL_SPI_MspInit+0x100>)
 80012bc:	f000 fb6a 	bl	8001994 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80012c0:	e036      	b.n	8001330 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a1f      	ldr	r2, [pc, #124]	; (8001344 <HAL_SPI_MspInit+0x104>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d131      	bne.n	8001330 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80012cc:	4b1b      	ldr	r3, [pc, #108]	; (800133c <HAL_SPI_MspInit+0xfc>)
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	4a1a      	ldr	r2, [pc, #104]	; (800133c <HAL_SPI_MspInit+0xfc>)
 80012d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d6:	61d3      	str	r3, [r2, #28]
 80012d8:	4b18      	ldr	r3, [pc, #96]	; (800133c <HAL_SPI_MspInit+0xfc>)
 80012da:	69db      	ldr	r3, [r3, #28]
 80012dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e4:	4b15      	ldr	r3, [pc, #84]	; (800133c <HAL_SPI_MspInit+0xfc>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	4a14      	ldr	r2, [pc, #80]	; (800133c <HAL_SPI_MspInit+0xfc>)
 80012ea:	f043 0308 	orr.w	r3, r3, #8
 80012ee:	6193      	str	r3, [r2, #24]
 80012f0:	4b12      	ldr	r3, [pc, #72]	; (800133c <HAL_SPI_MspInit+0xfc>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	f003 0308 	and.w	r3, r3, #8
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80012fc:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001300:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001302:	2302      	movs	r3, #2
 8001304:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001306:	2303      	movs	r3, #3
 8001308:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130a:	f107 0318 	add.w	r3, r7, #24
 800130e:	4619      	mov	r1, r3
 8001310:	480d      	ldr	r0, [pc, #52]	; (8001348 <HAL_SPI_MspInit+0x108>)
 8001312:	f000 fb3f 	bl	8001994 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001316:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800131a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800131c:	2300      	movs	r3, #0
 800131e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001324:	f107 0318 	add.w	r3, r7, #24
 8001328:	4619      	mov	r1, r3
 800132a:	4807      	ldr	r0, [pc, #28]	; (8001348 <HAL_SPI_MspInit+0x108>)
 800132c:	f000 fb32 	bl	8001994 <HAL_GPIO_Init>
}
 8001330:	bf00      	nop
 8001332:	3728      	adds	r7, #40	; 0x28
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40013000 	.word	0x40013000
 800133c:	40021000 	.word	0x40021000
 8001340:	40010800 	.word	0x40010800
 8001344:	40003800 	.word	0x40003800
 8001348:	40010c00 	.word	0x40010c00

0800134c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 0310 	add.w	r3, r7, #16
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM1)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a16      	ldr	r2, [pc, #88]	; (80013c0 <HAL_TIM_IC_MspInit+0x74>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d124      	bne.n	80013b6 <HAL_TIM_IC_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800136c:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <HAL_TIM_IC_MspInit+0x78>)
 800136e:	699b      	ldr	r3, [r3, #24]
 8001370:	4a14      	ldr	r2, [pc, #80]	; (80013c4 <HAL_TIM_IC_MspInit+0x78>)
 8001372:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001376:	6193      	str	r3, [r2, #24]
 8001378:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <HAL_TIM_IC_MspInit+0x78>)
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <HAL_TIM_IC_MspInit+0x78>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <HAL_TIM_IC_MspInit+0x78>)
 800138a:	f043 0304 	orr.w	r3, r3, #4
 800138e:	6193      	str	r3, [r2, #24]
 8001390:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <HAL_TIM_IC_MspInit+0x78>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	f003 0304 	and.w	r3, r3, #4
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800139c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a2:	2300      	movs	r3, #0
 80013a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013aa:	f107 0310 	add.w	r3, r7, #16
 80013ae:	4619      	mov	r1, r3
 80013b0:	4805      	ldr	r0, [pc, #20]	; (80013c8 <HAL_TIM_IC_MspInit+0x7c>)
 80013b2:	f000 faef 	bl	8001994 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80013b6:	bf00      	nop
 80013b8:	3720      	adds	r7, #32
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40012c00 	.word	0x40012c00
 80013c4:	40021000 	.word	0x40021000
 80013c8:	40010800 	.word	0x40010800

080013cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b088      	sub	sp, #32
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d4:	f107 0310 	add.w	r3, r7, #16
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a1b      	ldr	r2, [pc, #108]	; (8001454 <HAL_UART_MspInit+0x88>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d12f      	bne.n	800144c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013ec:	4b1a      	ldr	r3, [pc, #104]	; (8001458 <HAL_UART_MspInit+0x8c>)
 80013ee:	69db      	ldr	r3, [r3, #28]
 80013f0:	4a19      	ldr	r2, [pc, #100]	; (8001458 <HAL_UART_MspInit+0x8c>)
 80013f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013f6:	61d3      	str	r3, [r2, #28]
 80013f8:	4b17      	ldr	r3, [pc, #92]	; (8001458 <HAL_UART_MspInit+0x8c>)
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001404:	4b14      	ldr	r3, [pc, #80]	; (8001458 <HAL_UART_MspInit+0x8c>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4a13      	ldr	r2, [pc, #76]	; (8001458 <HAL_UART_MspInit+0x8c>)
 800140a:	f043 0304 	orr.w	r3, r3, #4
 800140e:	6193      	str	r3, [r2, #24]
 8001410:	4b11      	ldr	r3, [pc, #68]	; (8001458 <HAL_UART_MspInit+0x8c>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	f003 0304 	and.w	r3, r3, #4
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800141c:	2304      	movs	r3, #4
 800141e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001420:	2302      	movs	r3, #2
 8001422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001424:	2303      	movs	r3, #3
 8001426:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	4619      	mov	r1, r3
 800142e:	480b      	ldr	r0, [pc, #44]	; (800145c <HAL_UART_MspInit+0x90>)
 8001430:	f000 fab0 	bl	8001994 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001434:	2308      	movs	r3, #8
 8001436:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001440:	f107 0310 	add.w	r3, r7, #16
 8001444:	4619      	mov	r1, r3
 8001446:	4805      	ldr	r0, [pc, #20]	; (800145c <HAL_UART_MspInit+0x90>)
 8001448:	f000 faa4 	bl	8001994 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800144c:	bf00      	nop
 800144e:	3720      	adds	r7, #32
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40004400 	.word	0x40004400
 8001458:	40021000 	.word	0x40021000
 800145c:	40010800 	.word	0x40010800

08001460 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08c      	sub	sp, #48	; 0x30
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800146c:	2300      	movs	r3, #0
 800146e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001470:	2200      	movs	r2, #0
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	201e      	movs	r0, #30
 8001476:	f000 fa62 	bl	800193e <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800147a:	201e      	movs	r0, #30
 800147c:	f000 fa7b 	bl	8001976 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001480:	4b1f      	ldr	r3, [pc, #124]	; (8001500 <HAL_InitTick+0xa0>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	4a1e      	ldr	r2, [pc, #120]	; (8001500 <HAL_InitTick+0xa0>)
 8001486:	f043 0304 	orr.w	r3, r3, #4
 800148a:	61d3      	str	r3, [r2, #28]
 800148c:	4b1c      	ldr	r3, [pc, #112]	; (8001500 <HAL_InitTick+0xa0>)
 800148e:	69db      	ldr	r3, [r3, #28]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001498:	f107 0210 	add.w	r2, r7, #16
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	4611      	mov	r1, r2
 80014a2:	4618      	mov	r0, r3
 80014a4:	f001 f96c 	bl	8002780 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80014a8:	f001 f942 	bl	8002730 <HAL_RCC_GetPCLK1Freq>
 80014ac:	4603      	mov	r3, r0
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014b4:	4a13      	ldr	r2, [pc, #76]	; (8001504 <HAL_InitTick+0xa4>)
 80014b6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ba:	0c9b      	lsrs	r3, r3, #18
 80014bc:	3b01      	subs	r3, #1
 80014be:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <HAL_InitTick+0xa8>)
 80014c2:	4a12      	ldr	r2, [pc, #72]	; (800150c <HAL_InitTick+0xac>)
 80014c4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <HAL_InitTick+0xa8>)
 80014c8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014cc:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80014ce:	4a0e      	ldr	r2, [pc, #56]	; (8001508 <HAL_InitTick+0xa8>)
 80014d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014d2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <HAL_InitTick+0xa8>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014da:	4b0b      	ldr	r3, [pc, #44]	; (8001508 <HAL_InitTick+0xa8>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80014e0:	4809      	ldr	r0, [pc, #36]	; (8001508 <HAL_InitTick+0xa8>)
 80014e2:	f001 fdb1 	bl	8003048 <HAL_TIM_Base_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d104      	bne.n	80014f6 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80014ec:	4806      	ldr	r0, [pc, #24]	; (8001508 <HAL_InitTick+0xa8>)
 80014ee:	f001 fe03 	bl	80030f8 <HAL_TIM_Base_Start_IT>
 80014f2:	4603      	mov	r3, r0
 80014f4:	e000      	b.n	80014f8 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3730      	adds	r7, #48	; 0x30
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40021000 	.word	0x40021000
 8001504:	431bde83 	.word	0x431bde83
 8001508:	200010f4 	.word	0x200010f4
 800150c:	40000800 	.word	0x40000800

08001510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001514:	e7fe      	b.n	8001514 <NMI_Handler+0x4>

08001516 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151a:	e7fe      	b.n	800151a <HardFault_Handler+0x4>

0800151c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001520:	e7fe      	b.n	8001520 <MemManage_Handler+0x4>

08001522 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001526:	e7fe      	b.n	8001526 <BusFault_Handler+0x4>

08001528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	e7fe      	b.n	800152c <UsageFault_Handler+0x4>

0800152e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr
	...

0800153c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001540:	4802      	ldr	r0, [pc, #8]	; (800154c <TIM4_IRQHandler+0x10>)
 8001542:	f001 fe7a 	bl	800323a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200010f4 	.word	0x200010f4

08001550 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
	return 1;
 8001554:	2301      	movs	r3, #1
}
 8001556:	4618      	mov	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr

0800155e <_kill>:

int _kill(int pid, int sig)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b082      	sub	sp, #8
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
 8001566:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001568:	f004 fa1a 	bl	80059a0 <__errno>
 800156c:	4603      	mov	r3, r0
 800156e:	2216      	movs	r2, #22
 8001570:	601a      	str	r2, [r3, #0]
	return -1;
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001576:	4618      	mov	r0, r3
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <_exit>:

void _exit (int status)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b082      	sub	sp, #8
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001586:	f04f 31ff 	mov.w	r1, #4294967295
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff ffe7 	bl	800155e <_kill>
	while (1) {}		/* Make sure we hang here */
 8001590:	e7fe      	b.n	8001590 <_exit+0x12>

08001592 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b086      	sub	sp, #24
 8001596:	af00      	add	r7, sp, #0
 8001598:	60f8      	str	r0, [r7, #12]
 800159a:	60b9      	str	r1, [r7, #8]
 800159c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	e00a      	b.n	80015ba <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015a4:	f3af 8000 	nop.w
 80015a8:	4601      	mov	r1, r0
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	1c5a      	adds	r2, r3, #1
 80015ae:	60ba      	str	r2, [r7, #8]
 80015b0:	b2ca      	uxtb	r2, r1
 80015b2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	3301      	adds	r3, #1
 80015b8:	617b      	str	r3, [r7, #20]
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	429a      	cmp	r2, r3
 80015c0:	dbf0      	blt.n	80015a4 <_read+0x12>
	}

return len;
 80015c2:	687b      	ldr	r3, [r7, #4]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	e009      	b.n	80015f2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	60ba      	str	r2, [r7, #8]
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	3301      	adds	r3, #1
 80015f0:	617b      	str	r3, [r7, #20]
 80015f2:	697a      	ldr	r2, [r7, #20]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	dbf1      	blt.n	80015de <_write+0x12>
	}
	return len;
 80015fa:	687b      	ldr	r3, [r7, #4]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <_close>:

int _close(int file)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	return -1;
 800160c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001610:	4618      	mov	r0, r3
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr

0800161a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
 8001622:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800162a:	605a      	str	r2, [r3, #4]
	return 0;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr

08001638 <_isatty>:

int _isatty(int file)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	return 1;
 8001640:	2301      	movs	r3, #1
}
 8001642:	4618      	mov	r0, r3
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
	return 0;
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3714      	adds	r7, #20
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800166c:	4a14      	ldr	r2, [pc, #80]	; (80016c0 <_sbrk+0x5c>)
 800166e:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <_sbrk+0x60>)
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001678:	4b13      	ldr	r3, [pc, #76]	; (80016c8 <_sbrk+0x64>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d102      	bne.n	8001686 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <_sbrk+0x64>)
 8001682:	4a12      	ldr	r2, [pc, #72]	; (80016cc <_sbrk+0x68>)
 8001684:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001686:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <_sbrk+0x64>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	429a      	cmp	r2, r3
 8001692:	d207      	bcs.n	80016a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001694:	f004 f984 	bl	80059a0 <__errno>
 8001698:	4603      	mov	r3, r0
 800169a:	220c      	movs	r2, #12
 800169c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800169e:	f04f 33ff 	mov.w	r3, #4294967295
 80016a2:	e009      	b.n	80016b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <_sbrk+0x64>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016aa:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <_sbrk+0x64>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	4a05      	ldr	r2, [pc, #20]	; (80016c8 <_sbrk+0x64>)
 80016b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016b6:	68fb      	ldr	r3, [r7, #12]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3718      	adds	r7, #24
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20005000 	.word	0x20005000
 80016c4:	00000400 	.word	0x00000400
 80016c8:	20000210 	.word	0x20000210
 80016cc:	20001550 	.word	0x20001550

080016d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr

080016dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016dc:	480c      	ldr	r0, [pc, #48]	; (8001710 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016de:	490d      	ldr	r1, [pc, #52]	; (8001714 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016e0:	4a0d      	ldr	r2, [pc, #52]	; (8001718 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e4:	e002      	b.n	80016ec <LoopCopyDataInit>

080016e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ea:	3304      	adds	r3, #4

080016ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f0:	d3f9      	bcc.n	80016e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016f2:	4a0a      	ldr	r2, [pc, #40]	; (800171c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016f4:	4c0a      	ldr	r4, [pc, #40]	; (8001720 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f8:	e001      	b.n	80016fe <LoopFillZerobss>

080016fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016fc:	3204      	adds	r2, #4

080016fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001700:	d3fb      	bcc.n	80016fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001702:	f7ff ffe5 	bl	80016d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001706:	f004 f951 	bl	80059ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800170a:	f7ff fa6d 	bl	8000be8 <main>
  bx lr
 800170e:	4770      	bx	lr
  ldr r0, =_sdata
 8001710:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001714:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001718:	0800bc44 	.word	0x0800bc44
  ldr r2, =_sbss
 800171c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001720:	20001550 	.word	0x20001550

08001724 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001724:	e7fe      	b.n	8001724 <ADC1_2_IRQHandler>
	...

08001728 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800172c:	4b08      	ldr	r3, [pc, #32]	; (8001750 <HAL_Init+0x28>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a07      	ldr	r2, [pc, #28]	; (8001750 <HAL_Init+0x28>)
 8001732:	f043 0310 	orr.w	r3, r3, #16
 8001736:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001738:	2003      	movs	r0, #3
 800173a:	f000 f8f5 	bl	8001928 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800173e:	2000      	movs	r0, #0
 8001740:	f7ff fe8e 	bl	8001460 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001744:	f7ff fd06 	bl	8001154 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40022000 	.word	0x40022000

08001754 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001758:	4b05      	ldr	r3, [pc, #20]	; (8001770 <HAL_IncTick+0x1c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	461a      	mov	r2, r3
 800175e:	4b05      	ldr	r3, [pc, #20]	; (8001774 <HAL_IncTick+0x20>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4413      	add	r3, r2
 8001764:	4a03      	ldr	r2, [pc, #12]	; (8001774 <HAL_IncTick+0x20>)
 8001766:	6013      	str	r3, [r2, #0]
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	20000008 	.word	0x20000008
 8001774:	2000113c 	.word	0x2000113c

08001778 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  return uwTick;
 800177c:	4b02      	ldr	r3, [pc, #8]	; (8001788 <HAL_GetTick+0x10>)
 800177e:	681b      	ldr	r3, [r3, #0]
}
 8001780:	4618      	mov	r0, r3
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr
 8001788:	2000113c 	.word	0x2000113c

0800178c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001794:	f7ff fff0 	bl	8001778 <HAL_GetTick>
 8001798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a4:	d005      	beq.n	80017b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <HAL_Delay+0x44>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4413      	add	r3, r2
 80017b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017b2:	bf00      	nop
 80017b4:	f7ff ffe0 	bl	8001778 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d8f7      	bhi.n	80017b4 <HAL_Delay+0x28>
  {
  }
}
 80017c4:	bf00      	nop
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000008 	.word	0x20000008

080017d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017f0:	4013      	ands	r3, r2
 80017f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001806:	4a04      	ldr	r2, [pc, #16]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	60d3      	str	r3, [r2, #12]
}
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	bc80      	pop	{r7}
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <__NVIC_GetPriorityGrouping+0x18>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	f003 0307 	and.w	r3, r3, #7
}
 800182a:	4618      	mov	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	2b00      	cmp	r3, #0
 8001848:	db0b      	blt.n	8001862 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	f003 021f 	and.w	r2, r3, #31
 8001850:	4906      	ldr	r1, [pc, #24]	; (800186c <__NVIC_EnableIRQ+0x34>)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	095b      	lsrs	r3, r3, #5
 8001858:	2001      	movs	r0, #1
 800185a:	fa00 f202 	lsl.w	r2, r0, r2
 800185e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr
 800186c:	e000e100 	.word	0xe000e100

08001870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	6039      	str	r1, [r7, #0]
 800187a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001880:	2b00      	cmp	r3, #0
 8001882:	db0a      	blt.n	800189a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	b2da      	uxtb	r2, r3
 8001888:	490c      	ldr	r1, [pc, #48]	; (80018bc <__NVIC_SetPriority+0x4c>)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	0112      	lsls	r2, r2, #4
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	440b      	add	r3, r1
 8001894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001898:	e00a      	b.n	80018b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	b2da      	uxtb	r2, r3
 800189e:	4908      	ldr	r1, [pc, #32]	; (80018c0 <__NVIC_SetPriority+0x50>)
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	3b04      	subs	r3, #4
 80018a8:	0112      	lsls	r2, r2, #4
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	440b      	add	r3, r1
 80018ae:	761a      	strb	r2, [r3, #24]
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000e100 	.word	0xe000e100
 80018c0:	e000ed00 	.word	0xe000ed00

080018c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b089      	sub	sp, #36	; 0x24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	f1c3 0307 	rsb	r3, r3, #7
 80018de:	2b04      	cmp	r3, #4
 80018e0:	bf28      	it	cs
 80018e2:	2304      	movcs	r3, #4
 80018e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	3304      	adds	r3, #4
 80018ea:	2b06      	cmp	r3, #6
 80018ec:	d902      	bls.n	80018f4 <NVIC_EncodePriority+0x30>
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	3b03      	subs	r3, #3
 80018f2:	e000      	b.n	80018f6 <NVIC_EncodePriority+0x32>
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f8:	f04f 32ff 	mov.w	r2, #4294967295
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	43da      	mvns	r2, r3
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	401a      	ands	r2, r3
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800190c:	f04f 31ff 	mov.w	r1, #4294967295
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	fa01 f303 	lsl.w	r3, r1, r3
 8001916:	43d9      	mvns	r1, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800191c:	4313      	orrs	r3, r2
         );
}
 800191e:	4618      	mov	r0, r3
 8001920:	3724      	adds	r7, #36	; 0x24
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr

08001928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff ff4f 	bl	80017d4 <__NVIC_SetPriorityGrouping>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193e:	b580      	push	{r7, lr}
 8001940:	b086      	sub	sp, #24
 8001942:	af00      	add	r7, sp, #0
 8001944:	4603      	mov	r3, r0
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
 800194a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001950:	f7ff ff64 	bl	800181c <__NVIC_GetPriorityGrouping>
 8001954:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	6978      	ldr	r0, [r7, #20]
 800195c:	f7ff ffb2 	bl	80018c4 <NVIC_EncodePriority>
 8001960:	4602      	mov	r2, r0
 8001962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001966:	4611      	mov	r1, r2
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ff81 	bl	8001870 <__NVIC_SetPriority>
}
 800196e:	bf00      	nop
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	4603      	mov	r3, r0
 800197e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff ff57 	bl	8001838 <__NVIC_EnableIRQ>
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001994:	b480      	push	{r7}
 8001996:	b08b      	sub	sp, #44	; 0x2c
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800199e:	2300      	movs	r3, #0
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019a2:	2300      	movs	r3, #0
 80019a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a6:	e169      	b.n	8001c7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019a8:	2201      	movs	r2, #1
 80019aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	69fa      	ldr	r2, [r7, #28]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	f040 8158 	bne.w	8001c76 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	4a9a      	ldr	r2, [pc, #616]	; (8001c34 <HAL_GPIO_Init+0x2a0>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d05e      	beq.n	8001a8e <HAL_GPIO_Init+0xfa>
 80019d0:	4a98      	ldr	r2, [pc, #608]	; (8001c34 <HAL_GPIO_Init+0x2a0>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d875      	bhi.n	8001ac2 <HAL_GPIO_Init+0x12e>
 80019d6:	4a98      	ldr	r2, [pc, #608]	; (8001c38 <HAL_GPIO_Init+0x2a4>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d058      	beq.n	8001a8e <HAL_GPIO_Init+0xfa>
 80019dc:	4a96      	ldr	r2, [pc, #600]	; (8001c38 <HAL_GPIO_Init+0x2a4>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d86f      	bhi.n	8001ac2 <HAL_GPIO_Init+0x12e>
 80019e2:	4a96      	ldr	r2, [pc, #600]	; (8001c3c <HAL_GPIO_Init+0x2a8>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d052      	beq.n	8001a8e <HAL_GPIO_Init+0xfa>
 80019e8:	4a94      	ldr	r2, [pc, #592]	; (8001c3c <HAL_GPIO_Init+0x2a8>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d869      	bhi.n	8001ac2 <HAL_GPIO_Init+0x12e>
 80019ee:	4a94      	ldr	r2, [pc, #592]	; (8001c40 <HAL_GPIO_Init+0x2ac>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d04c      	beq.n	8001a8e <HAL_GPIO_Init+0xfa>
 80019f4:	4a92      	ldr	r2, [pc, #584]	; (8001c40 <HAL_GPIO_Init+0x2ac>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d863      	bhi.n	8001ac2 <HAL_GPIO_Init+0x12e>
 80019fa:	4a92      	ldr	r2, [pc, #584]	; (8001c44 <HAL_GPIO_Init+0x2b0>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d046      	beq.n	8001a8e <HAL_GPIO_Init+0xfa>
 8001a00:	4a90      	ldr	r2, [pc, #576]	; (8001c44 <HAL_GPIO_Init+0x2b0>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d85d      	bhi.n	8001ac2 <HAL_GPIO_Init+0x12e>
 8001a06:	2b12      	cmp	r3, #18
 8001a08:	d82a      	bhi.n	8001a60 <HAL_GPIO_Init+0xcc>
 8001a0a:	2b12      	cmp	r3, #18
 8001a0c:	d859      	bhi.n	8001ac2 <HAL_GPIO_Init+0x12e>
 8001a0e:	a201      	add	r2, pc, #4	; (adr r2, 8001a14 <HAL_GPIO_Init+0x80>)
 8001a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a14:	08001a8f 	.word	0x08001a8f
 8001a18:	08001a69 	.word	0x08001a69
 8001a1c:	08001a7b 	.word	0x08001a7b
 8001a20:	08001abd 	.word	0x08001abd
 8001a24:	08001ac3 	.word	0x08001ac3
 8001a28:	08001ac3 	.word	0x08001ac3
 8001a2c:	08001ac3 	.word	0x08001ac3
 8001a30:	08001ac3 	.word	0x08001ac3
 8001a34:	08001ac3 	.word	0x08001ac3
 8001a38:	08001ac3 	.word	0x08001ac3
 8001a3c:	08001ac3 	.word	0x08001ac3
 8001a40:	08001ac3 	.word	0x08001ac3
 8001a44:	08001ac3 	.word	0x08001ac3
 8001a48:	08001ac3 	.word	0x08001ac3
 8001a4c:	08001ac3 	.word	0x08001ac3
 8001a50:	08001ac3 	.word	0x08001ac3
 8001a54:	08001ac3 	.word	0x08001ac3
 8001a58:	08001a71 	.word	0x08001a71
 8001a5c:	08001a85 	.word	0x08001a85
 8001a60:	4a79      	ldr	r2, [pc, #484]	; (8001c48 <HAL_GPIO_Init+0x2b4>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d013      	beq.n	8001a8e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a66:	e02c      	b.n	8001ac2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	623b      	str	r3, [r7, #32]
          break;
 8001a6e:	e029      	b.n	8001ac4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	3304      	adds	r3, #4
 8001a76:	623b      	str	r3, [r7, #32]
          break;
 8001a78:	e024      	b.n	8001ac4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	3308      	adds	r3, #8
 8001a80:	623b      	str	r3, [r7, #32]
          break;
 8001a82:	e01f      	b.n	8001ac4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	330c      	adds	r3, #12
 8001a8a:	623b      	str	r3, [r7, #32]
          break;
 8001a8c:	e01a      	b.n	8001ac4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d102      	bne.n	8001a9c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a96:	2304      	movs	r3, #4
 8001a98:	623b      	str	r3, [r7, #32]
          break;
 8001a9a:	e013      	b.n	8001ac4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d105      	bne.n	8001ab0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa4:	2308      	movs	r3, #8
 8001aa6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	69fa      	ldr	r2, [r7, #28]
 8001aac:	611a      	str	r2, [r3, #16]
          break;
 8001aae:	e009      	b.n	8001ac4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ab0:	2308      	movs	r3, #8
 8001ab2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	69fa      	ldr	r2, [r7, #28]
 8001ab8:	615a      	str	r2, [r3, #20]
          break;
 8001aba:	e003      	b.n	8001ac4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001abc:	2300      	movs	r3, #0
 8001abe:	623b      	str	r3, [r7, #32]
          break;
 8001ac0:	e000      	b.n	8001ac4 <HAL_GPIO_Init+0x130>
          break;
 8001ac2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	2bff      	cmp	r3, #255	; 0xff
 8001ac8:	d801      	bhi.n	8001ace <HAL_GPIO_Init+0x13a>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	e001      	b.n	8001ad2 <HAL_GPIO_Init+0x13e>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	3304      	adds	r3, #4
 8001ad2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	2bff      	cmp	r3, #255	; 0xff
 8001ad8:	d802      	bhi.n	8001ae0 <HAL_GPIO_Init+0x14c>
 8001ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	e002      	b.n	8001ae6 <HAL_GPIO_Init+0x152>
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae2:	3b08      	subs	r3, #8
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	210f      	movs	r1, #15
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	fa01 f303 	lsl.w	r3, r1, r3
 8001af4:	43db      	mvns	r3, r3
 8001af6:	401a      	ands	r2, r3
 8001af8:	6a39      	ldr	r1, [r7, #32]
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	fa01 f303 	lsl.w	r3, r1, r3
 8001b00:	431a      	orrs	r2, r3
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f000 80b1 	beq.w	8001c76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b14:	4b4d      	ldr	r3, [pc, #308]	; (8001c4c <HAL_GPIO_Init+0x2b8>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	4a4c      	ldr	r2, [pc, #304]	; (8001c4c <HAL_GPIO_Init+0x2b8>)
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	6193      	str	r3, [r2, #24]
 8001b20:	4b4a      	ldr	r3, [pc, #296]	; (8001c4c <HAL_GPIO_Init+0x2b8>)
 8001b22:	699b      	ldr	r3, [r3, #24]
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	60bb      	str	r3, [r7, #8]
 8001b2a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b2c:	4a48      	ldr	r2, [pc, #288]	; (8001c50 <HAL_GPIO_Init+0x2bc>)
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b30:	089b      	lsrs	r3, r3, #2
 8001b32:	3302      	adds	r3, #2
 8001b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b38:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	f003 0303 	and.w	r3, r3, #3
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	220f      	movs	r2, #15
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a40      	ldr	r2, [pc, #256]	; (8001c54 <HAL_GPIO_Init+0x2c0>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d013      	beq.n	8001b80 <HAL_GPIO_Init+0x1ec>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a3f      	ldr	r2, [pc, #252]	; (8001c58 <HAL_GPIO_Init+0x2c4>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d00d      	beq.n	8001b7c <HAL_GPIO_Init+0x1e8>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a3e      	ldr	r2, [pc, #248]	; (8001c5c <HAL_GPIO_Init+0x2c8>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d007      	beq.n	8001b78 <HAL_GPIO_Init+0x1e4>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a3d      	ldr	r2, [pc, #244]	; (8001c60 <HAL_GPIO_Init+0x2cc>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d101      	bne.n	8001b74 <HAL_GPIO_Init+0x1e0>
 8001b70:	2303      	movs	r3, #3
 8001b72:	e006      	b.n	8001b82 <HAL_GPIO_Init+0x1ee>
 8001b74:	2304      	movs	r3, #4
 8001b76:	e004      	b.n	8001b82 <HAL_GPIO_Init+0x1ee>
 8001b78:	2302      	movs	r3, #2
 8001b7a:	e002      	b.n	8001b82 <HAL_GPIO_Init+0x1ee>
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e000      	b.n	8001b82 <HAL_GPIO_Init+0x1ee>
 8001b80:	2300      	movs	r3, #0
 8001b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b84:	f002 0203 	and.w	r2, r2, #3
 8001b88:	0092      	lsls	r2, r2, #2
 8001b8a:	4093      	lsls	r3, r2
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b92:	492f      	ldr	r1, [pc, #188]	; (8001c50 <HAL_GPIO_Init+0x2bc>)
 8001b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b96:	089b      	lsrs	r3, r3, #2
 8001b98:	3302      	adds	r3, #2
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d006      	beq.n	8001bba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bac:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	492c      	ldr	r1, [pc, #176]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	600b      	str	r3, [r1, #0]
 8001bb8:	e006      	b.n	8001bc8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bba:	4b2a      	ldr	r3, [pc, #168]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	4928      	ldr	r1, [pc, #160]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d006      	beq.n	8001be2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bd4:	4b23      	ldr	r3, [pc, #140]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001bd6:	685a      	ldr	r2, [r3, #4]
 8001bd8:	4922      	ldr	r1, [pc, #136]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	604b      	str	r3, [r1, #4]
 8001be0:	e006      	b.n	8001bf0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001be2:	4b20      	ldr	r3, [pc, #128]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001be4:	685a      	ldr	r2, [r3, #4]
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	43db      	mvns	r3, r3
 8001bea:	491e      	ldr	r1, [pc, #120]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001bec:	4013      	ands	r3, r2
 8001bee:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d006      	beq.n	8001c0a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bfc:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001bfe:	689a      	ldr	r2, [r3, #8]
 8001c00:	4918      	ldr	r1, [pc, #96]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	608b      	str	r3, [r1, #8]
 8001c08:	e006      	b.n	8001c18 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c0a:	4b16      	ldr	r3, [pc, #88]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001c0c:	689a      	ldr	r2, [r3, #8]
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	4914      	ldr	r1, [pc, #80]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d021      	beq.n	8001c68 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c24:	4b0f      	ldr	r3, [pc, #60]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001c26:	68da      	ldr	r2, [r3, #12]
 8001c28:	490e      	ldr	r1, [pc, #56]	; (8001c64 <HAL_GPIO_Init+0x2d0>)
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	60cb      	str	r3, [r1, #12]
 8001c30:	e021      	b.n	8001c76 <HAL_GPIO_Init+0x2e2>
 8001c32:	bf00      	nop
 8001c34:	10320000 	.word	0x10320000
 8001c38:	10310000 	.word	0x10310000
 8001c3c:	10220000 	.word	0x10220000
 8001c40:	10210000 	.word	0x10210000
 8001c44:	10120000 	.word	0x10120000
 8001c48:	10110000 	.word	0x10110000
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40010000 	.word	0x40010000
 8001c54:	40010800 	.word	0x40010800
 8001c58:	40010c00 	.word	0x40010c00
 8001c5c:	40011000 	.word	0x40011000
 8001c60:	40011400 	.word	0x40011400
 8001c64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c68:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <HAL_GPIO_Init+0x304>)
 8001c6a:	68da      	ldr	r2, [r3, #12]
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	4909      	ldr	r1, [pc, #36]	; (8001c98 <HAL_GPIO_Init+0x304>)
 8001c72:	4013      	ands	r3, r2
 8001c74:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c78:	3301      	adds	r3, #1
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c82:	fa22 f303 	lsr.w	r3, r2, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f47f ae8e 	bne.w	80019a8 <HAL_GPIO_Init+0x14>
  }
}
 8001c8c:	bf00      	nop
 8001c8e:	bf00      	nop
 8001c90:	372c      	adds	r7, #44	; 0x2c
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr
 8001c98:	40010400 	.word	0x40010400

08001c9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	807b      	strh	r3, [r7, #2]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cac:	787b      	ldrb	r3, [r7, #1]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d003      	beq.n	8001cba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cb2:	887a      	ldrh	r2, [r7, #2]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cb8:	e003      	b.n	8001cc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cba:	887b      	ldrh	r3, [r7, #2]
 8001cbc:	041a      	lsls	r2, r3, #16
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	611a      	str	r2, [r3, #16]
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr

08001ccc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cde:	887a      	ldrh	r2, [r7, #2]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	041a      	lsls	r2, r3, #16
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	43d9      	mvns	r1, r3
 8001cea:	887b      	ldrh	r3, [r7, #2]
 8001cec:	400b      	ands	r3, r1
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	611a      	str	r2, [r3, #16]
}
 8001cf4:	bf00      	nop
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr
	...

08001d00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e12b      	b.n	8001f6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d106      	bne.n	8001d2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f7ff fa4c 	bl	80011c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2224      	movs	r2, #36	; 0x24
 8001d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f022 0201 	bic.w	r2, r2, #1
 8001d42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d64:	f000 fce4 	bl	8002730 <HAL_RCC_GetPCLK1Freq>
 8001d68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	4a81      	ldr	r2, [pc, #516]	; (8001f74 <HAL_I2C_Init+0x274>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d807      	bhi.n	8001d84 <HAL_I2C_Init+0x84>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	4a80      	ldr	r2, [pc, #512]	; (8001f78 <HAL_I2C_Init+0x278>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	bf94      	ite	ls
 8001d7c:	2301      	movls	r3, #1
 8001d7e:	2300      	movhi	r3, #0
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	e006      	b.n	8001d92 <HAL_I2C_Init+0x92>
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4a7d      	ldr	r2, [pc, #500]	; (8001f7c <HAL_I2C_Init+0x27c>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	bf94      	ite	ls
 8001d8c:	2301      	movls	r3, #1
 8001d8e:	2300      	movhi	r3, #0
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e0e7      	b.n	8001f6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4a78      	ldr	r2, [pc, #480]	; (8001f80 <HAL_I2C_Init+0x280>)
 8001d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001da2:	0c9b      	lsrs	r3, r3, #18
 8001da4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	430a      	orrs	r2, r1
 8001db8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	6a1b      	ldr	r3, [r3, #32]
 8001dc0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	4a6a      	ldr	r2, [pc, #424]	; (8001f74 <HAL_I2C_Init+0x274>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d802      	bhi.n	8001dd4 <HAL_I2C_Init+0xd4>
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	e009      	b.n	8001de8 <HAL_I2C_Init+0xe8>
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001dda:	fb02 f303 	mul.w	r3, r2, r3
 8001dde:	4a69      	ldr	r2, [pc, #420]	; (8001f84 <HAL_I2C_Init+0x284>)
 8001de0:	fba2 2303 	umull	r2, r3, r2, r3
 8001de4:	099b      	lsrs	r3, r3, #6
 8001de6:	3301      	adds	r3, #1
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	430b      	orrs	r3, r1
 8001dee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001dfa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	495c      	ldr	r1, [pc, #368]	; (8001f74 <HAL_I2C_Init+0x274>)
 8001e04:	428b      	cmp	r3, r1
 8001e06:	d819      	bhi.n	8001e3c <HAL_I2C_Init+0x13c>
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	1e59      	subs	r1, r3, #1
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e16:	1c59      	adds	r1, r3, #1
 8001e18:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001e1c:	400b      	ands	r3, r1
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d00a      	beq.n	8001e38 <HAL_I2C_Init+0x138>
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	1e59      	subs	r1, r3, #1
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e30:	3301      	adds	r3, #1
 8001e32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e36:	e051      	b.n	8001edc <HAL_I2C_Init+0x1dc>
 8001e38:	2304      	movs	r3, #4
 8001e3a:	e04f      	b.n	8001edc <HAL_I2C_Init+0x1dc>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d111      	bne.n	8001e68 <HAL_I2C_Init+0x168>
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	1e58      	subs	r0, r3, #1
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6859      	ldr	r1, [r3, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	440b      	add	r3, r1
 8001e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e56:	3301      	adds	r3, #1
 8001e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	bf0c      	ite	eq
 8001e60:	2301      	moveq	r3, #1
 8001e62:	2300      	movne	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	e012      	b.n	8001e8e <HAL_I2C_Init+0x18e>
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	1e58      	subs	r0, r3, #1
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6859      	ldr	r1, [r3, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	440b      	add	r3, r1
 8001e76:	0099      	lsls	r1, r3, #2
 8001e78:	440b      	add	r3, r1
 8001e7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e7e:	3301      	adds	r3, #1
 8001e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	bf0c      	ite	eq
 8001e88:	2301      	moveq	r3, #1
 8001e8a:	2300      	movne	r3, #0
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_I2C_Init+0x196>
 8001e92:	2301      	movs	r3, #1
 8001e94:	e022      	b.n	8001edc <HAL_I2C_Init+0x1dc>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d10e      	bne.n	8001ebc <HAL_I2C_Init+0x1bc>
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	1e58      	subs	r0, r3, #1
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6859      	ldr	r1, [r3, #4]
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	440b      	add	r3, r1
 8001eac:	fbb0 f3f3 	udiv	r3, r0, r3
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001eb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001eba:	e00f      	b.n	8001edc <HAL_I2C_Init+0x1dc>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	1e58      	subs	r0, r3, #1
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6859      	ldr	r1, [r3, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	440b      	add	r3, r1
 8001eca:	0099      	lsls	r1, r3, #2
 8001ecc:	440b      	add	r3, r1
 8001ece:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ed8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	6809      	ldr	r1, [r1, #0]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69da      	ldr	r2, [r3, #28]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a1b      	ldr	r3, [r3, #32]
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001f0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	6911      	ldr	r1, [r2, #16]
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	68d2      	ldr	r2, [r2, #12]
 8001f16:	4311      	orrs	r1, r2
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6812      	ldr	r2, [r2, #0]
 8001f1c:	430b      	orrs	r3, r1
 8001f1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	695a      	ldr	r2, [r3, #20]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	699b      	ldr	r3, [r3, #24]
 8001f32:	431a      	orrs	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0201 	orr.w	r2, r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2220      	movs	r2, #32
 8001f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	000186a0 	.word	0x000186a0
 8001f78:	001e847f 	.word	0x001e847f
 8001f7c:	003d08ff 	.word	0x003d08ff
 8001f80:	431bde83 	.word	0x431bde83
 8001f84:	10624dd3 	.word	0x10624dd3

08001f88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e26c      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f000 8087 	beq.w	80020b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fa8:	4b92      	ldr	r3, [pc, #584]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f003 030c 	and.w	r3, r3, #12
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d00c      	beq.n	8001fce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fb4:	4b8f      	ldr	r3, [pc, #572]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f003 030c 	and.w	r3, r3, #12
 8001fbc:	2b08      	cmp	r3, #8
 8001fbe:	d112      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x5e>
 8001fc0:	4b8c      	ldr	r3, [pc, #560]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fcc:	d10b      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fce:	4b89      	ldr	r3, [pc, #548]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d06c      	beq.n	80020b4 <HAL_RCC_OscConfig+0x12c>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d168      	bne.n	80020b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e246      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fee:	d106      	bne.n	8001ffe <HAL_RCC_OscConfig+0x76>
 8001ff0:	4b80      	ldr	r3, [pc, #512]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a7f      	ldr	r2, [pc, #508]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8001ff6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ffa:	6013      	str	r3, [r2, #0]
 8001ffc:	e02e      	b.n	800205c <HAL_RCC_OscConfig+0xd4>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d10c      	bne.n	8002020 <HAL_RCC_OscConfig+0x98>
 8002006:	4b7b      	ldr	r3, [pc, #492]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a7a      	ldr	r2, [pc, #488]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 800200c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002010:	6013      	str	r3, [r2, #0]
 8002012:	4b78      	ldr	r3, [pc, #480]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a77      	ldr	r2, [pc, #476]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002018:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	e01d      	b.n	800205c <HAL_RCC_OscConfig+0xd4>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002028:	d10c      	bne.n	8002044 <HAL_RCC_OscConfig+0xbc>
 800202a:	4b72      	ldr	r3, [pc, #456]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a71      	ldr	r2, [pc, #452]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002030:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	4b6f      	ldr	r3, [pc, #444]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a6e      	ldr	r2, [pc, #440]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 800203c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002040:	6013      	str	r3, [r2, #0]
 8002042:	e00b      	b.n	800205c <HAL_RCC_OscConfig+0xd4>
 8002044:	4b6b      	ldr	r3, [pc, #428]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a6a      	ldr	r2, [pc, #424]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 800204a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800204e:	6013      	str	r3, [r2, #0]
 8002050:	4b68      	ldr	r3, [pc, #416]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a67      	ldr	r2, [pc, #412]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002056:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800205a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d013      	beq.n	800208c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002064:	f7ff fb88 	bl	8001778 <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800206c:	f7ff fb84 	bl	8001778 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b64      	cmp	r3, #100	; 0x64
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e1fa      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800207e:	4b5d      	ldr	r3, [pc, #372]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d0f0      	beq.n	800206c <HAL_RCC_OscConfig+0xe4>
 800208a:	e014      	b.n	80020b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208c:	f7ff fb74 	bl	8001778 <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002094:	f7ff fb70 	bl	8001778 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b64      	cmp	r3, #100	; 0x64
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e1e6      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020a6:	4b53      	ldr	r3, [pc, #332]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f0      	bne.n	8002094 <HAL_RCC_OscConfig+0x10c>
 80020b2:	e000      	b.n	80020b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d063      	beq.n	800218a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020c2:	4b4c      	ldr	r3, [pc, #304]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f003 030c 	and.w	r3, r3, #12
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d00b      	beq.n	80020e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020ce:	4b49      	ldr	r3, [pc, #292]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f003 030c 	and.w	r3, r3, #12
 80020d6:	2b08      	cmp	r3, #8
 80020d8:	d11c      	bne.n	8002114 <HAL_RCC_OscConfig+0x18c>
 80020da:	4b46      	ldr	r3, [pc, #280]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d116      	bne.n	8002114 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020e6:	4b43      	ldr	r3, [pc, #268]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d005      	beq.n	80020fe <HAL_RCC_OscConfig+0x176>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d001      	beq.n	80020fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e1ba      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020fe:	4b3d      	ldr	r3, [pc, #244]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	695b      	ldr	r3, [r3, #20]
 800210a:	00db      	lsls	r3, r3, #3
 800210c:	4939      	ldr	r1, [pc, #228]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 800210e:	4313      	orrs	r3, r2
 8002110:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002112:	e03a      	b.n	800218a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	691b      	ldr	r3, [r3, #16]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d020      	beq.n	800215e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800211c:	4b36      	ldr	r3, [pc, #216]	; (80021f8 <HAL_RCC_OscConfig+0x270>)
 800211e:	2201      	movs	r2, #1
 8002120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002122:	f7ff fb29 	bl	8001778 <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002128:	e008      	b.n	800213c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800212a:	f7ff fb25 	bl	8001778 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e19b      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800213c:	4b2d      	ldr	r3, [pc, #180]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d0f0      	beq.n	800212a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002148:	4b2a      	ldr	r3, [pc, #168]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	695b      	ldr	r3, [r3, #20]
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	4927      	ldr	r1, [pc, #156]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002158:	4313      	orrs	r3, r2
 800215a:	600b      	str	r3, [r1, #0]
 800215c:	e015      	b.n	800218a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800215e:	4b26      	ldr	r3, [pc, #152]	; (80021f8 <HAL_RCC_OscConfig+0x270>)
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002164:	f7ff fb08 	bl	8001778 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800216c:	f7ff fb04 	bl	8001778 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e17a      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800217e:	4b1d      	ldr	r3, [pc, #116]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1f0      	bne.n	800216c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0308 	and.w	r3, r3, #8
 8002192:	2b00      	cmp	r3, #0
 8002194:	d03a      	beq.n	800220c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d019      	beq.n	80021d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800219e:	4b17      	ldr	r3, [pc, #92]	; (80021fc <HAL_RCC_OscConfig+0x274>)
 80021a0:	2201      	movs	r2, #1
 80021a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021a4:	f7ff fae8 	bl	8001778 <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021ac:	f7ff fae4 	bl	8001778 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e15a      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021be:	4b0d      	ldr	r3, [pc, #52]	; (80021f4 <HAL_RCC_OscConfig+0x26c>)
 80021c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f0      	beq.n	80021ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021ca:	2001      	movs	r0, #1
 80021cc:	f000 fb08 	bl	80027e0 <RCC_Delay>
 80021d0:	e01c      	b.n	800220c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021d2:	4b0a      	ldr	r3, [pc, #40]	; (80021fc <HAL_RCC_OscConfig+0x274>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d8:	f7ff face 	bl	8001778 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021de:	e00f      	b.n	8002200 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021e0:	f7ff faca 	bl	8001778 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d908      	bls.n	8002200 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e140      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
 80021f2:	bf00      	nop
 80021f4:	40021000 	.word	0x40021000
 80021f8:	42420000 	.word	0x42420000
 80021fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002200:	4b9e      	ldr	r3, [pc, #632]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 8002202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1e9      	bne.n	80021e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	f000 80a6 	beq.w	8002366 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800221e:	4b97      	ldr	r3, [pc, #604]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d10d      	bne.n	8002246 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800222a:	4b94      	ldr	r3, [pc, #592]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	4a93      	ldr	r2, [pc, #588]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 8002230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002234:	61d3      	str	r3, [r2, #28]
 8002236:	4b91      	ldr	r3, [pc, #580]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800223e:	60bb      	str	r3, [r7, #8]
 8002240:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002242:	2301      	movs	r3, #1
 8002244:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002246:	4b8e      	ldr	r3, [pc, #568]	; (8002480 <HAL_RCC_OscConfig+0x4f8>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800224e:	2b00      	cmp	r3, #0
 8002250:	d118      	bne.n	8002284 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002252:	4b8b      	ldr	r3, [pc, #556]	; (8002480 <HAL_RCC_OscConfig+0x4f8>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a8a      	ldr	r2, [pc, #552]	; (8002480 <HAL_RCC_OscConfig+0x4f8>)
 8002258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800225c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800225e:	f7ff fa8b 	bl	8001778 <HAL_GetTick>
 8002262:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002264:	e008      	b.n	8002278 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002266:	f7ff fa87 	bl	8001778 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b64      	cmp	r3, #100	; 0x64
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e0fd      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002278:	4b81      	ldr	r3, [pc, #516]	; (8002480 <HAL_RCC_OscConfig+0x4f8>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002280:	2b00      	cmp	r3, #0
 8002282:	d0f0      	beq.n	8002266 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d106      	bne.n	800229a <HAL_RCC_OscConfig+0x312>
 800228c:	4b7b      	ldr	r3, [pc, #492]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	4a7a      	ldr	r2, [pc, #488]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 8002292:	f043 0301 	orr.w	r3, r3, #1
 8002296:	6213      	str	r3, [r2, #32]
 8002298:	e02d      	b.n	80022f6 <HAL_RCC_OscConfig+0x36e>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d10c      	bne.n	80022bc <HAL_RCC_OscConfig+0x334>
 80022a2:	4b76      	ldr	r3, [pc, #472]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	4a75      	ldr	r2, [pc, #468]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022a8:	f023 0301 	bic.w	r3, r3, #1
 80022ac:	6213      	str	r3, [r2, #32]
 80022ae:	4b73      	ldr	r3, [pc, #460]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	4a72      	ldr	r2, [pc, #456]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022b4:	f023 0304 	bic.w	r3, r3, #4
 80022b8:	6213      	str	r3, [r2, #32]
 80022ba:	e01c      	b.n	80022f6 <HAL_RCC_OscConfig+0x36e>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	2b05      	cmp	r3, #5
 80022c2:	d10c      	bne.n	80022de <HAL_RCC_OscConfig+0x356>
 80022c4:	4b6d      	ldr	r3, [pc, #436]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	4a6c      	ldr	r2, [pc, #432]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022ca:	f043 0304 	orr.w	r3, r3, #4
 80022ce:	6213      	str	r3, [r2, #32]
 80022d0:	4b6a      	ldr	r3, [pc, #424]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022d2:	6a1b      	ldr	r3, [r3, #32]
 80022d4:	4a69      	ldr	r2, [pc, #420]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022d6:	f043 0301 	orr.w	r3, r3, #1
 80022da:	6213      	str	r3, [r2, #32]
 80022dc:	e00b      	b.n	80022f6 <HAL_RCC_OscConfig+0x36e>
 80022de:	4b67      	ldr	r3, [pc, #412]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022e0:	6a1b      	ldr	r3, [r3, #32]
 80022e2:	4a66      	ldr	r2, [pc, #408]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022e4:	f023 0301 	bic.w	r3, r3, #1
 80022e8:	6213      	str	r3, [r2, #32]
 80022ea:	4b64      	ldr	r3, [pc, #400]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	4a63      	ldr	r2, [pc, #396]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80022f0:	f023 0304 	bic.w	r3, r3, #4
 80022f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d015      	beq.n	800232a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022fe:	f7ff fa3b 	bl	8001778 <HAL_GetTick>
 8002302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002304:	e00a      	b.n	800231c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002306:	f7ff fa37 	bl	8001778 <HAL_GetTick>
 800230a:	4602      	mov	r2, r0
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	f241 3288 	movw	r2, #5000	; 0x1388
 8002314:	4293      	cmp	r3, r2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e0ab      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800231c:	4b57      	ldr	r3, [pc, #348]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 800231e:	6a1b      	ldr	r3, [r3, #32]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0ee      	beq.n	8002306 <HAL_RCC_OscConfig+0x37e>
 8002328:	e014      	b.n	8002354 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800232a:	f7ff fa25 	bl	8001778 <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002330:	e00a      	b.n	8002348 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002332:	f7ff fa21 	bl	8001778 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002340:	4293      	cmp	r3, r2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e095      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002348:	4b4c      	ldr	r3, [pc, #304]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 800234a:	6a1b      	ldr	r3, [r3, #32]
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1ee      	bne.n	8002332 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002354:	7dfb      	ldrb	r3, [r7, #23]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d105      	bne.n	8002366 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800235a:	4b48      	ldr	r3, [pc, #288]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	4a47      	ldr	r2, [pc, #284]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 8002360:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002364:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	2b00      	cmp	r3, #0
 800236c:	f000 8081 	beq.w	8002472 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002370:	4b42      	ldr	r3, [pc, #264]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 030c 	and.w	r3, r3, #12
 8002378:	2b08      	cmp	r3, #8
 800237a:	d061      	beq.n	8002440 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	2b02      	cmp	r3, #2
 8002382:	d146      	bne.n	8002412 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002384:	4b3f      	ldr	r3, [pc, #252]	; (8002484 <HAL_RCC_OscConfig+0x4fc>)
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238a:	f7ff f9f5 	bl	8001778 <HAL_GetTick>
 800238e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002390:	e008      	b.n	80023a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002392:	f7ff f9f1 	bl	8001778 <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e067      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023a4:	4b35      	ldr	r3, [pc, #212]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1f0      	bne.n	8002392 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023b8:	d108      	bne.n	80023cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023ba:	4b30      	ldr	r3, [pc, #192]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	492d      	ldr	r1, [pc, #180]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023cc:	4b2b      	ldr	r3, [pc, #172]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a19      	ldr	r1, [r3, #32]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	430b      	orrs	r3, r1
 80023de:	4927      	ldr	r1, [pc, #156]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023e4:	4b27      	ldr	r3, [pc, #156]	; (8002484 <HAL_RCC_OscConfig+0x4fc>)
 80023e6:	2201      	movs	r2, #1
 80023e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ea:	f7ff f9c5 	bl	8001778 <HAL_GetTick>
 80023ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023f0:	e008      	b.n	8002404 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023f2:	f7ff f9c1 	bl	8001778 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d901      	bls.n	8002404 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e037      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002404:	4b1d      	ldr	r3, [pc, #116]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d0f0      	beq.n	80023f2 <HAL_RCC_OscConfig+0x46a>
 8002410:	e02f      	b.n	8002472 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002412:	4b1c      	ldr	r3, [pc, #112]	; (8002484 <HAL_RCC_OscConfig+0x4fc>)
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002418:	f7ff f9ae 	bl	8001778 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800241e:	e008      	b.n	8002432 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002420:	f7ff f9aa 	bl	8001778 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b02      	cmp	r3, #2
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e020      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002432:	4b12      	ldr	r3, [pc, #72]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f0      	bne.n	8002420 <HAL_RCC_OscConfig+0x498>
 800243e:	e018      	b.n	8002472 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	69db      	ldr	r3, [r3, #28]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d101      	bne.n	800244c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e013      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800244c:	4b0b      	ldr	r3, [pc, #44]	; (800247c <HAL_RCC_OscConfig+0x4f4>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	429a      	cmp	r2, r3
 800245e:	d106      	bne.n	800246e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800246a:	429a      	cmp	r2, r3
 800246c:	d001      	beq.n	8002472 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e000      	b.n	8002474 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3718      	adds	r7, #24
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40021000 	.word	0x40021000
 8002480:	40007000 	.word	0x40007000
 8002484:	42420060 	.word	0x42420060

08002488 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d101      	bne.n	800249c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e0d0      	b.n	800263e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800249c:	4b6a      	ldr	r3, [pc, #424]	; (8002648 <HAL_RCC_ClockConfig+0x1c0>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0307 	and.w	r3, r3, #7
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d910      	bls.n	80024cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024aa:	4b67      	ldr	r3, [pc, #412]	; (8002648 <HAL_RCC_ClockConfig+0x1c0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f023 0207 	bic.w	r2, r3, #7
 80024b2:	4965      	ldr	r1, [pc, #404]	; (8002648 <HAL_RCC_ClockConfig+0x1c0>)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ba:	4b63      	ldr	r3, [pc, #396]	; (8002648 <HAL_RCC_ClockConfig+0x1c0>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d001      	beq.n	80024cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e0b8      	b.n	800263e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d020      	beq.n	800251a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0304 	and.w	r3, r3, #4
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d005      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024e4:	4b59      	ldr	r3, [pc, #356]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	4a58      	ldr	r2, [pc, #352]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 80024ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80024ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0308 	and.w	r3, r3, #8
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d005      	beq.n	8002508 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024fc:	4b53      	ldr	r3, [pc, #332]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	4a52      	ldr	r2, [pc, #328]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002502:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002506:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002508:	4b50      	ldr	r3, [pc, #320]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	494d      	ldr	r1, [pc, #308]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002516:	4313      	orrs	r3, r2
 8002518:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d040      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d107      	bne.n	800253e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252e:	4b47      	ldr	r3, [pc, #284]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d115      	bne.n	8002566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e07f      	b.n	800263e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b02      	cmp	r3, #2
 8002544:	d107      	bne.n	8002556 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002546:	4b41      	ldr	r3, [pc, #260]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d109      	bne.n	8002566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e073      	b.n	800263e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002556:	4b3d      	ldr	r3, [pc, #244]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d101      	bne.n	8002566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e06b      	b.n	800263e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002566:	4b39      	ldr	r3, [pc, #228]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f023 0203 	bic.w	r2, r3, #3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	4936      	ldr	r1, [pc, #216]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002574:	4313      	orrs	r3, r2
 8002576:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002578:	f7ff f8fe 	bl	8001778 <HAL_GetTick>
 800257c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800257e:	e00a      	b.n	8002596 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002580:	f7ff f8fa 	bl	8001778 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	f241 3288 	movw	r2, #5000	; 0x1388
 800258e:	4293      	cmp	r3, r2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e053      	b.n	800263e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002596:	4b2d      	ldr	r3, [pc, #180]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 020c 	and.w	r2, r3, #12
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d1eb      	bne.n	8002580 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025a8:	4b27      	ldr	r3, [pc, #156]	; (8002648 <HAL_RCC_ClockConfig+0x1c0>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d210      	bcs.n	80025d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025b6:	4b24      	ldr	r3, [pc, #144]	; (8002648 <HAL_RCC_ClockConfig+0x1c0>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f023 0207 	bic.w	r2, r3, #7
 80025be:	4922      	ldr	r1, [pc, #136]	; (8002648 <HAL_RCC_ClockConfig+0x1c0>)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025c6:	4b20      	ldr	r3, [pc, #128]	; (8002648 <HAL_RCC_ClockConfig+0x1c0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0307 	and.w	r3, r3, #7
 80025ce:	683a      	ldr	r2, [r7, #0]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d001      	beq.n	80025d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e032      	b.n	800263e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d008      	beq.n	80025f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025e4:	4b19      	ldr	r3, [pc, #100]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	4916      	ldr	r1, [pc, #88]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0308 	and.w	r3, r3, #8
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d009      	beq.n	8002616 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002602:	4b12      	ldr	r3, [pc, #72]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	490e      	ldr	r1, [pc, #56]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 8002612:	4313      	orrs	r3, r2
 8002614:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002616:	f000 f821 	bl	800265c <HAL_RCC_GetSysClockFreq>
 800261a:	4602      	mov	r2, r0
 800261c:	4b0b      	ldr	r3, [pc, #44]	; (800264c <HAL_RCC_ClockConfig+0x1c4>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	091b      	lsrs	r3, r3, #4
 8002622:	f003 030f 	and.w	r3, r3, #15
 8002626:	490a      	ldr	r1, [pc, #40]	; (8002650 <HAL_RCC_ClockConfig+0x1c8>)
 8002628:	5ccb      	ldrb	r3, [r1, r3]
 800262a:	fa22 f303 	lsr.w	r3, r2, r3
 800262e:	4a09      	ldr	r2, [pc, #36]	; (8002654 <HAL_RCC_ClockConfig+0x1cc>)
 8002630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002632:	4b09      	ldr	r3, [pc, #36]	; (8002658 <HAL_RCC_ClockConfig+0x1d0>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4618      	mov	r0, r3
 8002638:	f7fe ff12 	bl	8001460 <HAL_InitTick>

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40022000 	.word	0x40022000
 800264c:	40021000 	.word	0x40021000
 8002650:	0800a330 	.word	0x0800a330
 8002654:	20000000 	.word	0x20000000
 8002658:	20000004 	.word	0x20000004

0800265c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800265c:	b490      	push	{r4, r7}
 800265e:	b08a      	sub	sp, #40	; 0x28
 8002660:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002662:	4b2a      	ldr	r3, [pc, #168]	; (800270c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002664:	1d3c      	adds	r4, r7, #4
 8002666:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002668:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800266c:	f240 2301 	movw	r3, #513	; 0x201
 8002670:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
 8002676:	2300      	movs	r3, #0
 8002678:	61bb      	str	r3, [r7, #24]
 800267a:	2300      	movs	r3, #0
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
 800267e:	2300      	movs	r3, #0
 8002680:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002682:	2300      	movs	r3, #0
 8002684:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002686:	4b22      	ldr	r3, [pc, #136]	; (8002710 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	f003 030c 	and.w	r3, r3, #12
 8002692:	2b04      	cmp	r3, #4
 8002694:	d002      	beq.n	800269c <HAL_RCC_GetSysClockFreq+0x40>
 8002696:	2b08      	cmp	r3, #8
 8002698:	d003      	beq.n	80026a2 <HAL_RCC_GetSysClockFreq+0x46>
 800269a:	e02d      	b.n	80026f8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800269c:	4b1d      	ldr	r3, [pc, #116]	; (8002714 <HAL_RCC_GetSysClockFreq+0xb8>)
 800269e:	623b      	str	r3, [r7, #32]
      break;
 80026a0:	e02d      	b.n	80026fe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	0c9b      	lsrs	r3, r3, #18
 80026a6:	f003 030f 	and.w	r3, r3, #15
 80026aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80026ae:	4413      	add	r3, r2
 80026b0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80026b4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d013      	beq.n	80026e8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026c0:	4b13      	ldr	r3, [pc, #76]	; (8002710 <HAL_RCC_GetSysClockFreq+0xb4>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	0c5b      	lsrs	r3, r3, #17
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80026ce:	4413      	add	r3, r2
 80026d0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80026d4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	4a0e      	ldr	r2, [pc, #56]	; (8002714 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026da:	fb02 f203 	mul.w	r2, r2, r3
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e4:	627b      	str	r3, [r7, #36]	; 0x24
 80026e6:	e004      	b.n	80026f2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	4a0b      	ldr	r2, [pc, #44]	; (8002718 <HAL_RCC_GetSysClockFreq+0xbc>)
 80026ec:	fb02 f303 	mul.w	r3, r2, r3
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80026f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f4:	623b      	str	r3, [r7, #32]
      break;
 80026f6:	e002      	b.n	80026fe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026f8:	4b06      	ldr	r3, [pc, #24]	; (8002714 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026fa:	623b      	str	r3, [r7, #32]
      break;
 80026fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026fe:	6a3b      	ldr	r3, [r7, #32]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3728      	adds	r7, #40	; 0x28
 8002704:	46bd      	mov	sp, r7
 8002706:	bc90      	pop	{r4, r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	0800a2bc 	.word	0x0800a2bc
 8002710:	40021000 	.word	0x40021000
 8002714:	007a1200 	.word	0x007a1200
 8002718:	003d0900 	.word	0x003d0900

0800271c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002720:	4b02      	ldr	r3, [pc, #8]	; (800272c <HAL_RCC_GetHCLKFreq+0x10>)
 8002722:	681b      	ldr	r3, [r3, #0]
}
 8002724:	4618      	mov	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr
 800272c:	20000000 	.word	0x20000000

08002730 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002734:	f7ff fff2 	bl	800271c <HAL_RCC_GetHCLKFreq>
 8002738:	4602      	mov	r2, r0
 800273a:	4b05      	ldr	r3, [pc, #20]	; (8002750 <HAL_RCC_GetPCLK1Freq+0x20>)
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	0a1b      	lsrs	r3, r3, #8
 8002740:	f003 0307 	and.w	r3, r3, #7
 8002744:	4903      	ldr	r1, [pc, #12]	; (8002754 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002746:	5ccb      	ldrb	r3, [r1, r3]
 8002748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800274c:	4618      	mov	r0, r3
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40021000 	.word	0x40021000
 8002754:	0800a340 	.word	0x0800a340

08002758 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800275c:	f7ff ffde 	bl	800271c <HAL_RCC_GetHCLKFreq>
 8002760:	4602      	mov	r2, r0
 8002762:	4b05      	ldr	r3, [pc, #20]	; (8002778 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	0adb      	lsrs	r3, r3, #11
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	4903      	ldr	r1, [pc, #12]	; (800277c <HAL_RCC_GetPCLK2Freq+0x24>)
 800276e:	5ccb      	ldrb	r3, [r1, r3]
 8002770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002774:	4618      	mov	r0, r3
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40021000 	.word	0x40021000
 800277c:	0800a340 	.word	0x0800a340

08002780 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	220f      	movs	r2, #15
 800278e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002790:	4b11      	ldr	r3, [pc, #68]	; (80027d8 <HAL_RCC_GetClockConfig+0x58>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0203 	and.w	r2, r3, #3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800279c:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <HAL_RCC_GetClockConfig+0x58>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80027a8:	4b0b      	ldr	r3, [pc, #44]	; (80027d8 <HAL_RCC_GetClockConfig+0x58>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80027b4:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <HAL_RCC_GetClockConfig+0x58>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	08db      	lsrs	r3, r3, #3
 80027ba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80027c2:	4b06      	ldr	r3, [pc, #24]	; (80027dc <HAL_RCC_GetClockConfig+0x5c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0207 	and.w	r2, r3, #7
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr
 80027d8:	40021000 	.word	0x40021000
 80027dc:	40022000 	.word	0x40022000

080027e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027e8:	4b0a      	ldr	r3, [pc, #40]	; (8002814 <RCC_Delay+0x34>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0a      	ldr	r2, [pc, #40]	; (8002818 <RCC_Delay+0x38>)
 80027ee:	fba2 2303 	umull	r2, r3, r2, r3
 80027f2:	0a5b      	lsrs	r3, r3, #9
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	fb02 f303 	mul.w	r3, r2, r3
 80027fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027fc:	bf00      	nop
  }
  while (Delay --);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1e5a      	subs	r2, r3, #1
 8002802:	60fa      	str	r2, [r7, #12]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1f9      	bne.n	80027fc <RCC_Delay+0x1c>
}
 8002808:	bf00      	nop
 800280a:	bf00      	nop
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr
 8002814:	20000000 	.word	0x20000000
 8002818:	10624dd3 	.word	0x10624dd3

0800281c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e076      	b.n	800291c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	2b00      	cmp	r3, #0
 8002834:	d108      	bne.n	8002848 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800283e:	d009      	beq.n	8002854 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	61da      	str	r2, [r3, #28]
 8002846:	e005      	b.n	8002854 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002860:	b2db      	uxtb	r3, r3
 8002862:	2b00      	cmp	r3, #0
 8002864:	d106      	bne.n	8002874 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f7fe fce6 	bl	8001240 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2202      	movs	r2, #2
 8002878:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800288a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800289c:	431a      	orrs	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028a6:	431a      	orrs	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	431a      	orrs	r2, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	695b      	ldr	r3, [r3, #20]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	431a      	orrs	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028c4:	431a      	orrs	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80028ce:	431a      	orrs	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a1b      	ldr	r3, [r3, #32]
 80028d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d8:	ea42 0103 	orr.w	r1, r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	0c1a      	lsrs	r2, r3, #16
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f002 0204 	and.w	r2, r2, #4
 80028fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	69da      	ldr	r2, [r3, #28]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800290a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b088      	sub	sp, #32
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	603b      	str	r3, [r7, #0]
 8002930:	4613      	mov	r3, r2
 8002932:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002934:	2300      	movs	r3, #0
 8002936:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800293e:	2b01      	cmp	r3, #1
 8002940:	d101      	bne.n	8002946 <HAL_SPI_Transmit+0x22>
 8002942:	2302      	movs	r3, #2
 8002944:	e126      	b.n	8002b94 <HAL_SPI_Transmit+0x270>
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2201      	movs	r2, #1
 800294a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800294e:	f7fe ff13 	bl	8001778 <HAL_GetTick>
 8002952:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002954:	88fb      	ldrh	r3, [r7, #6]
 8002956:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b01      	cmp	r3, #1
 8002962:	d002      	beq.n	800296a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002964:	2302      	movs	r3, #2
 8002966:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002968:	e10b      	b.n	8002b82 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d002      	beq.n	8002976 <HAL_SPI_Transmit+0x52>
 8002970:	88fb      	ldrh	r3, [r7, #6]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d102      	bne.n	800297c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	77fb      	strb	r3, [r7, #31]
    goto error;
 800297a:	e102      	b.n	8002b82 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2203      	movs	r2, #3
 8002980:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	88fa      	ldrh	r2, [r7, #6]
 8002994:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	88fa      	ldrh	r2, [r7, #6]
 800299a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2200      	movs	r2, #0
 80029a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029c2:	d10f      	bne.n	80029e4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ee:	2b40      	cmp	r3, #64	; 0x40
 80029f0:	d007      	beq.n	8002a02 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a00:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a0a:	d14b      	bne.n	8002aa4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d002      	beq.n	8002a1a <HAL_SPI_Transmit+0xf6>
 8002a14:	8afb      	ldrh	r3, [r7, #22]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d13e      	bne.n	8002a98 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1e:	881a      	ldrh	r2, [r3, #0]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	1c9a      	adds	r2, r3, #2
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	3b01      	subs	r3, #1
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a3e:	e02b      	b.n	8002a98 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d112      	bne.n	8002a74 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	881a      	ldrh	r2, [r3, #0]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5e:	1c9a      	adds	r2, r3, #2
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	86da      	strh	r2, [r3, #54]	; 0x36
 8002a72:	e011      	b.n	8002a98 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a74:	f7fe fe80 	bl	8001778 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d803      	bhi.n	8002a8c <HAL_SPI_Transmit+0x168>
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a8a:	d102      	bne.n	8002a92 <HAL_SPI_Transmit+0x16e>
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d102      	bne.n	8002a98 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002a96:	e074      	b.n	8002b82 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1ce      	bne.n	8002a40 <HAL_SPI_Transmit+0x11c>
 8002aa2:	e04c      	b.n	8002b3e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d002      	beq.n	8002ab2 <HAL_SPI_Transmit+0x18e>
 8002aac:	8afb      	ldrh	r3, [r7, #22]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d140      	bne.n	8002b34 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	330c      	adds	r3, #12
 8002abc:	7812      	ldrb	r2, [r2, #0]
 8002abe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002ad8:	e02c      	b.n	8002b34 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d113      	bne.n	8002b10 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	330c      	adds	r3, #12
 8002af2:	7812      	ldrb	r2, [r2, #0]
 8002af4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afa:	1c5a      	adds	r2, r3, #1
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	3b01      	subs	r3, #1
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	86da      	strh	r2, [r3, #54]	; 0x36
 8002b0e:	e011      	b.n	8002b34 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b10:	f7fe fe32 	bl	8001778 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	683a      	ldr	r2, [r7, #0]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d803      	bhi.n	8002b28 <HAL_SPI_Transmit+0x204>
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b26:	d102      	bne.n	8002b2e <HAL_SPI_Transmit+0x20a>
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d102      	bne.n	8002b34 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002b32:	e026      	b.n	8002b82 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1cd      	bne.n	8002ada <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	6839      	ldr	r1, [r7, #0]
 8002b42:	68f8      	ldr	r0, [r7, #12]
 8002b44:	f000 fa62 	bl	800300c <SPI_EndRxTxTransaction>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2220      	movs	r2, #32
 8002b52:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d10a      	bne.n	8002b72 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	613b      	str	r3, [r7, #16]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	613b      	str	r3, [r7, #16]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	613b      	str	r3, [r7, #16]
 8002b70:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	77fb      	strb	r3, [r7, #31]
 8002b7e:	e000      	b.n	8002b82 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002b80:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002b92:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3720      	adds	r7, #32
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08c      	sub	sp, #48	; 0x30
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002baa:	2301      	movs	r3, #1
 8002bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d101      	bne.n	8002bc2 <HAL_SPI_TransmitReceive+0x26>
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	e18a      	b.n	8002ed8 <HAL_SPI_TransmitReceive+0x33c>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bca:	f7fe fdd5 	bl	8001778 <HAL_GetTick>
 8002bce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002bd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002be0:	887b      	ldrh	r3, [r7, #2]
 8002be2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002be4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d00f      	beq.n	8002c0c <HAL_SPI_TransmitReceive+0x70>
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bf2:	d107      	bne.n	8002c04 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d103      	bne.n	8002c04 <HAL_SPI_TransmitReceive+0x68>
 8002bfc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d003      	beq.n	8002c0c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002c04:	2302      	movs	r3, #2
 8002c06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002c0a:	e15b      	b.n	8002ec4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d005      	beq.n	8002c1e <HAL_SPI_TransmitReceive+0x82>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d002      	beq.n	8002c1e <HAL_SPI_TransmitReceive+0x82>
 8002c18:	887b      	ldrh	r3, [r7, #2]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d103      	bne.n	8002c26 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002c24:	e14e      	b.n	8002ec4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	d003      	beq.n	8002c3a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2205      	movs	r2, #5
 8002c36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	887a      	ldrh	r2, [r7, #2]
 8002c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	887a      	ldrh	r2, [r7, #2]
 8002c50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	887a      	ldrh	r2, [r7, #2]
 8002c5c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	887a      	ldrh	r2, [r7, #2]
 8002c62:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2200      	movs	r2, #0
 8002c68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c7a:	2b40      	cmp	r3, #64	; 0x40
 8002c7c:	d007      	beq.n	8002c8e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c96:	d178      	bne.n	8002d8a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d002      	beq.n	8002ca6 <HAL_SPI_TransmitReceive+0x10a>
 8002ca0:	8b7b      	ldrh	r3, [r7, #26]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d166      	bne.n	8002d74 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002caa:	881a      	ldrh	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	1c9a      	adds	r2, r3, #2
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cca:	e053      	b.n	8002d74 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d11b      	bne.n	8002d12 <HAL_SPI_TransmitReceive+0x176>
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d016      	beq.n	8002d12 <HAL_SPI_TransmitReceive+0x176>
 8002ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d113      	bne.n	8002d12 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cee:	881a      	ldrh	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	1c9a      	adds	r2, r3, #2
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d119      	bne.n	8002d54 <HAL_SPI_TransmitReceive+0x1b8>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d014      	beq.n	8002d54 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68da      	ldr	r2, [r3, #12]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d34:	b292      	uxth	r2, r2
 8002d36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d3c:	1c9a      	adds	r2, r3, #2
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d50:	2301      	movs	r3, #1
 8002d52:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d54:	f7fe fd10 	bl	8001778 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d807      	bhi.n	8002d74 <HAL_SPI_TransmitReceive+0x1d8>
 8002d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6a:	d003      	beq.n	8002d74 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002d72:	e0a7      	b.n	8002ec4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1a6      	bne.n	8002ccc <HAL_SPI_TransmitReceive+0x130>
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1a1      	bne.n	8002ccc <HAL_SPI_TransmitReceive+0x130>
 8002d88:	e07c      	b.n	8002e84 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d002      	beq.n	8002d98 <HAL_SPI_TransmitReceive+0x1fc>
 8002d92:	8b7b      	ldrh	r3, [r7, #26]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d16b      	bne.n	8002e70 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	330c      	adds	r3, #12
 8002da2:	7812      	ldrb	r2, [r2, #0]
 8002da4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002daa:	1c5a      	adds	r2, r3, #1
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	3b01      	subs	r3, #1
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dbe:	e057      	b.n	8002e70 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d11c      	bne.n	8002e08 <HAL_SPI_TransmitReceive+0x26c>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d017      	beq.n	8002e08 <HAL_SPI_TransmitReceive+0x26c>
 8002dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d114      	bne.n	8002e08 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	330c      	adds	r3, #12
 8002de8:	7812      	ldrb	r2, [r2, #0]
 8002dea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df0:	1c5a      	adds	r2, r3, #1
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e04:	2300      	movs	r3, #0
 8002e06:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d119      	bne.n	8002e4a <HAL_SPI_TransmitReceive+0x2ae>
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d014      	beq.n	8002e4a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68da      	ldr	r2, [r3, #12]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e32:	1c5a      	adds	r2, r3, #1
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e46:	2301      	movs	r3, #1
 8002e48:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e4a:	f7fe fc95 	bl	8001778 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d803      	bhi.n	8002e62 <HAL_SPI_TransmitReceive+0x2c6>
 8002e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e60:	d102      	bne.n	8002e68 <HAL_SPI_TransmitReceive+0x2cc>
 8002e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d103      	bne.n	8002e70 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002e6e:	e029      	b.n	8002ec4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1a2      	bne.n	8002dc0 <HAL_SPI_TransmitReceive+0x224>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d19d      	bne.n	8002dc0 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f000 f8bf 	bl	800300c <SPI_EndRxTxTransaction>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d006      	beq.n	8002ea2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002ea0:	e010      	b.n	8002ec4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10b      	bne.n	8002ec2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002eaa:	2300      	movs	r3, #0
 8002eac:	617b      	str	r3, [r7, #20]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	617b      	str	r3, [r7, #20]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	e000      	b.n	8002ec4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002ec2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002ed4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3730      	adds	r7, #48	; 0x30
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002eee:	b2db      	uxtb	r3, r3
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr
	...

08002efc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b088      	sub	sp, #32
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	603b      	str	r3, [r7, #0]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f0c:	f7fe fc34 	bl	8001778 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f14:	1a9b      	subs	r3, r3, r2
 8002f16:	683a      	ldr	r2, [r7, #0]
 8002f18:	4413      	add	r3, r2
 8002f1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f1c:	f7fe fc2c 	bl	8001778 <HAL_GetTick>
 8002f20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f22:	4b39      	ldr	r3, [pc, #228]	; (8003008 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	015b      	lsls	r3, r3, #5
 8002f28:	0d1b      	lsrs	r3, r3, #20
 8002f2a:	69fa      	ldr	r2, [r7, #28]
 8002f2c:	fb02 f303 	mul.w	r3, r2, r3
 8002f30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f32:	e054      	b.n	8002fde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f3a:	d050      	beq.n	8002fde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f3c:	f7fe fc1c 	bl	8001778 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	69fa      	ldr	r2, [r7, #28]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d902      	bls.n	8002f52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d13d      	bne.n	8002fce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002f60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f6a:	d111      	bne.n	8002f90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f74:	d004      	beq.n	8002f80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f7e:	d107      	bne.n	8002f90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f98:	d10f      	bne.n	8002fba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e017      	b.n	8002ffe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d101      	bne.n	8002fd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	bf0c      	ite	eq
 8002fee:	2301      	moveq	r3, #1
 8002ff0:	2300      	movne	r3, #0
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d19b      	bne.n	8002f34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3720      	adds	r7, #32
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	20000000 	.word	0x20000000

0800300c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af02      	add	r7, sp, #8
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	2200      	movs	r2, #0
 8003020:	2180      	movs	r1, #128	; 0x80
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f7ff ff6a 	bl	8002efc <SPI_WaitFlagStateUntilTimeout>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d007      	beq.n	800303e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003032:	f043 0220 	orr.w	r2, r3, #32
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e000      	b.n	8003040 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	4618      	mov	r0, r3
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e041      	b.n	80030de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d106      	bne.n	8003074 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f839 	bl	80030e6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2202      	movs	r2, #2
 8003078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3304      	adds	r3, #4
 8003084:	4619      	mov	r1, r3
 8003086:	4610      	mov	r0, r2
 8003088:	f000 fa98 	bl	80035bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b083      	sub	sp, #12
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr

080030f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003106:	b2db      	uxtb	r3, r3
 8003108:	2b01      	cmp	r3, #1
 800310a:	d001      	beq.n	8003110 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e03a      	b.n	8003186 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0201 	orr.w	r2, r2, #1
 8003126:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a18      	ldr	r2, [pc, #96]	; (8003190 <HAL_TIM_Base_Start_IT+0x98>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d00e      	beq.n	8003150 <HAL_TIM_Base_Start_IT+0x58>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800313a:	d009      	beq.n	8003150 <HAL_TIM_Base_Start_IT+0x58>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a14      	ldr	r2, [pc, #80]	; (8003194 <HAL_TIM_Base_Start_IT+0x9c>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d004      	beq.n	8003150 <HAL_TIM_Base_Start_IT+0x58>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a13      	ldr	r2, [pc, #76]	; (8003198 <HAL_TIM_Base_Start_IT+0xa0>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d111      	bne.n	8003174 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f003 0307 	and.w	r3, r3, #7
 800315a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2b06      	cmp	r3, #6
 8003160:	d010      	beq.n	8003184 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f042 0201 	orr.w	r2, r2, #1
 8003170:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003172:	e007      	b.n	8003184 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f042 0201 	orr.w	r2, r2, #1
 8003182:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr
 8003190:	40012c00 	.word	0x40012c00
 8003194:	40000400 	.word	0x40000400
 8003198:	40000800 	.word	0x40000800

0800319c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e041      	b.n	8003232 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d106      	bne.n	80031c8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7fe f8c2 	bl	800134c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	3304      	adds	r3, #4
 80031d8:	4619      	mov	r1, r3
 80031da:	4610      	mov	r0, r2
 80031dc:	f000 f9ee 	bl	80035bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3708      	adds	r7, #8
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b082      	sub	sp, #8
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b02      	cmp	r3, #2
 800324e:	d122      	bne.n	8003296 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b02      	cmp	r3, #2
 800325c:	d11b      	bne.n	8003296 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f06f 0202 	mvn.w	r2, #2
 8003266:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 f981 	bl	8003584 <HAL_TIM_IC_CaptureCallback>
 8003282:	e005      	b.n	8003290 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f974 	bl	8003572 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f983 	bl	8003596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b04      	cmp	r3, #4
 80032a2:	d122      	bne.n	80032ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	f003 0304 	and.w	r3, r3, #4
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d11b      	bne.n	80032ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f06f 0204 	mvn.w	r2, #4
 80032ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f957 	bl	8003584 <HAL_TIM_IC_CaptureCallback>
 80032d6:	e005      	b.n	80032e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 f94a 	bl	8003572 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f959 	bl	8003596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	f003 0308 	and.w	r3, r3, #8
 80032f4:	2b08      	cmp	r3, #8
 80032f6:	d122      	bne.n	800333e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	f003 0308 	and.w	r3, r3, #8
 8003302:	2b08      	cmp	r3, #8
 8003304:	d11b      	bne.n	800333e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f06f 0208 	mvn.w	r2, #8
 800330e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2204      	movs	r2, #4
 8003314:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	69db      	ldr	r3, [r3, #28]
 800331c:	f003 0303 	and.w	r3, r3, #3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 f92d 	bl	8003584 <HAL_TIM_IC_CaptureCallback>
 800332a:	e005      	b.n	8003338 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f920 	bl	8003572 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f92f 	bl	8003596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	f003 0310 	and.w	r3, r3, #16
 8003348:	2b10      	cmp	r3, #16
 800334a:	d122      	bne.n	8003392 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f003 0310 	and.w	r3, r3, #16
 8003356:	2b10      	cmp	r3, #16
 8003358:	d11b      	bne.n	8003392 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f06f 0210 	mvn.w	r2, #16
 8003362:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2208      	movs	r2, #8
 8003368:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	69db      	ldr	r3, [r3, #28]
 8003370:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 f903 	bl	8003584 <HAL_TIM_IC_CaptureCallback>
 800337e:	e005      	b.n	800338c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f8f6 	bl	8003572 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f905 	bl	8003596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	2b01      	cmp	r3, #1
 800339e:	d10e      	bne.n	80033be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d107      	bne.n	80033be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f06f 0201 	mvn.w	r2, #1
 80033b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7fd feb3 	bl	8001124 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033c8:	2b80      	cmp	r3, #128	; 0x80
 80033ca:	d10e      	bne.n	80033ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033d6:	2b80      	cmp	r3, #128	; 0x80
 80033d8:	d107      	bne.n	80033ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 fac0 	bl	800396a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033f4:	2b40      	cmp	r3, #64	; 0x40
 80033f6:	d10e      	bne.n	8003416 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003402:	2b40      	cmp	r3, #64	; 0x40
 8003404:	d107      	bne.n	8003416 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800340e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 f8c9 	bl	80035a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	f003 0320 	and.w	r3, r3, #32
 8003420:	2b20      	cmp	r3, #32
 8003422:	d10e      	bne.n	8003442 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	f003 0320 	and.w	r3, r3, #32
 800342e:	2b20      	cmp	r3, #32
 8003430:	d107      	bne.n	8003442 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f06f 0220 	mvn.w	r2, #32
 800343a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f000 fa8b 	bl	8003958 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003442:	bf00      	nop
 8003444:	3708      	adds	r7, #8
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b084      	sub	sp, #16
 800344e:	af00      	add	r7, sp, #0
 8003450:	60f8      	str	r0, [r7, #12]
 8003452:	60b9      	str	r1, [r7, #8]
 8003454:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800345c:	2b01      	cmp	r3, #1
 800345e:	d101      	bne.n	8003464 <HAL_TIM_IC_ConfigChannel+0x1a>
 8003460:	2302      	movs	r3, #2
 8003462:	e082      	b.n	800356a <HAL_TIM_IC_ConfigChannel+0x120>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d11b      	bne.n	80034aa <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6818      	ldr	r0, [r3, #0]
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	6819      	ldr	r1, [r3, #0]
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	f000 f8fd 	bl	8003680 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	699a      	ldr	r2, [r3, #24]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 020c 	bic.w	r2, r2, #12
 8003494:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	6999      	ldr	r1, [r3, #24]
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	619a      	str	r2, [r3, #24]
 80034a8:	e05a      	b.n	8003560 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b04      	cmp	r3, #4
 80034ae:	d11c      	bne.n	80034ea <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6818      	ldr	r0, [r3, #0]
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	6819      	ldr	r1, [r3, #0]
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	f000 f938 	bl	8003734 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	699a      	ldr	r2, [r3, #24]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80034d2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6999      	ldr	r1, [r3, #24]
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	021a      	lsls	r2, r3, #8
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	619a      	str	r2, [r3, #24]
 80034e8:	e03a      	b.n	8003560 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d11b      	bne.n	8003528 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6818      	ldr	r0, [r3, #0]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	6819      	ldr	r1, [r3, #0]
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	f000 f954 	bl	80037ac <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	69da      	ldr	r2, [r3, #28]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f022 020c 	bic.w	r2, r2, #12
 8003512:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	69d9      	ldr	r1, [r3, #28]
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	61da      	str	r2, [r3, #28]
 8003526:	e01b      	b.n	8003560 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6818      	ldr	r0, [r3, #0]
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	6819      	ldr	r1, [r3, #0]
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	f000 f973 	bl	8003822 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	69da      	ldr	r2, [r3, #28]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800354a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	69d9      	ldr	r1, [r3, #28]
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	021a      	lsls	r2, r3, #8
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003572:	b480      	push	{r7}
 8003574:	b083      	sub	sp, #12
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	bc80      	pop	{r7}
 8003582:	4770      	bx	lr

08003584 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	bc80      	pop	{r7}
 8003594:	4770      	bx	lr

08003596 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003596:	b480      	push	{r7}
 8003598:	b083      	sub	sp, #12
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr

080035a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr
	...

080035bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a29      	ldr	r2, [pc, #164]	; (8003674 <TIM_Base_SetConfig+0xb8>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d00b      	beq.n	80035ec <TIM_Base_SetConfig+0x30>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035da:	d007      	beq.n	80035ec <TIM_Base_SetConfig+0x30>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a26      	ldr	r2, [pc, #152]	; (8003678 <TIM_Base_SetConfig+0xbc>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d003      	beq.n	80035ec <TIM_Base_SetConfig+0x30>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4a25      	ldr	r2, [pc, #148]	; (800367c <TIM_Base_SetConfig+0xc0>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d108      	bne.n	80035fe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a1c      	ldr	r2, [pc, #112]	; (8003674 <TIM_Base_SetConfig+0xb8>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d00b      	beq.n	800361e <TIM_Base_SetConfig+0x62>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800360c:	d007      	beq.n	800361e <TIM_Base_SetConfig+0x62>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a19      	ldr	r2, [pc, #100]	; (8003678 <TIM_Base_SetConfig+0xbc>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d003      	beq.n	800361e <TIM_Base_SetConfig+0x62>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a18      	ldr	r2, [pc, #96]	; (800367c <TIM_Base_SetConfig+0xc0>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d108      	bne.n	8003630 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003624:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	4313      	orrs	r3, r2
 800362e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	695b      	ldr	r3, [r3, #20]
 800363a:	4313      	orrs	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	689a      	ldr	r2, [r3, #8]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a07      	ldr	r2, [pc, #28]	; (8003674 <TIM_Base_SetConfig+0xb8>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d103      	bne.n	8003664 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	691a      	ldr	r2, [r3, #16]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	615a      	str	r2, [r3, #20]
}
 800366a:	bf00      	nop
 800366c:	3714      	adds	r7, #20
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr
 8003674:	40012c00 	.word	0x40012c00
 8003678:	40000400 	.word	0x40000400
 800367c:	40000800 	.word	0x40000800

08003680 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003680:	b480      	push	{r7}
 8003682:	b087      	sub	sp, #28
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
 800368c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6a1b      	ldr	r3, [r3, #32]
 8003692:	f023 0201 	bic.w	r2, r3, #1
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	4a1f      	ldr	r2, [pc, #124]	; (8003728 <TIM_TI1_SetConfig+0xa8>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d00b      	beq.n	80036c6 <TIM_TI1_SetConfig+0x46>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036b4:	d007      	beq.n	80036c6 <TIM_TI1_SetConfig+0x46>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	4a1c      	ldr	r2, [pc, #112]	; (800372c <TIM_TI1_SetConfig+0xac>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d003      	beq.n	80036c6 <TIM_TI1_SetConfig+0x46>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	4a1b      	ldr	r2, [pc, #108]	; (8003730 <TIM_TI1_SetConfig+0xb0>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d101      	bne.n	80036ca <TIM_TI1_SetConfig+0x4a>
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <TIM_TI1_SetConfig+0x4c>
 80036ca:	2300      	movs	r3, #0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d008      	beq.n	80036e2 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f023 0303 	bic.w	r3, r3, #3
 80036d6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4313      	orrs	r3, r2
 80036de:	617b      	str	r3, [r7, #20]
 80036e0:	e003      	b.n	80036ea <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f043 0301 	orr.w	r3, r3, #1
 80036e8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	011b      	lsls	r3, r3, #4
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	f023 030a 	bic.w	r3, r3, #10
 8003704:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	f003 030a 	and.w	r3, r3, #10
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	4313      	orrs	r3, r2
 8003710:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	693a      	ldr	r2, [r7, #16]
 800371c:	621a      	str	r2, [r3, #32]
}
 800371e:	bf00      	nop
 8003720:	371c      	adds	r7, #28
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr
 8003728:	40012c00 	.word	0x40012c00
 800372c:	40000400 	.word	0x40000400
 8003730:	40000800 	.word	0x40000800

08003734 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003734:	b480      	push	{r7}
 8003736:	b087      	sub	sp, #28
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
 8003740:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	f023 0210 	bic.w	r2, r3, #16
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003760:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	021b      	lsls	r3, r3, #8
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	4313      	orrs	r3, r2
 800376a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003772:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	031b      	lsls	r3, r3, #12
 8003778:	b29b      	uxth	r3, r3
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	4313      	orrs	r3, r2
 800377e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003786:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4313      	orrs	r3, r2
 8003794:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	697a      	ldr	r2, [r7, #20]
 800379a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	621a      	str	r2, [r3, #32]
}
 80037a2:	bf00      	nop
 80037a4:	371c      	adds	r7, #28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bc80      	pop	{r7}
 80037aa:	4770      	bx	lr

080037ac <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b087      	sub	sp, #28
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
 80037b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6a1b      	ldr	r3, [r3, #32]
 80037d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f023 0303 	bic.w	r3, r3, #3
 80037d8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4313      	orrs	r3, r2
 80037e0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037e8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	011b      	lsls	r3, r3, #4
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	697a      	ldr	r2, [r7, #20]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80037fc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	021b      	lsls	r3, r3, #8
 8003802:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	621a      	str	r2, [r3, #32]
}
 8003818:	bf00      	nop
 800381a:	371c      	adds	r7, #28
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr

08003822 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003822:	b480      	push	{r7}
 8003824:	b087      	sub	sp, #28
 8003826:	af00      	add	r7, sp, #0
 8003828:	60f8      	str	r0, [r7, #12]
 800382a:	60b9      	str	r1, [r7, #8]
 800382c:	607a      	str	r2, [r7, #4]
 800382e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800384e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	021b      	lsls	r3, r3, #8
 8003854:	697a      	ldr	r2, [r7, #20]
 8003856:	4313      	orrs	r3, r2
 8003858:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003860:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	031b      	lsls	r3, r3, #12
 8003866:	b29b      	uxth	r3, r3
 8003868:	697a      	ldr	r2, [r7, #20]
 800386a:	4313      	orrs	r3, r2
 800386c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003874:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	031b      	lsls	r3, r3, #12
 800387a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	4313      	orrs	r3, r2
 8003882:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	693a      	ldr	r2, [r7, #16]
 800388e:	621a      	str	r2, [r3, #32]
}
 8003890:	bf00      	nop
 8003892:	371c      	adds	r7, #28
 8003894:	46bd      	mov	sp, r7
 8003896:	bc80      	pop	{r7}
 8003898:	4770      	bx	lr
	...

0800389c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d101      	bne.n	80038b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e046      	b.n	8003942 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a16      	ldr	r2, [pc, #88]	; (800394c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d00e      	beq.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003900:	d009      	beq.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a12      	ldr	r2, [pc, #72]	; (8003950 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d004      	beq.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a10      	ldr	r2, [pc, #64]	; (8003954 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d10c      	bne.n	8003930 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800391c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	4313      	orrs	r3, r2
 8003926:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3714      	adds	r7, #20
 8003946:	46bd      	mov	sp, r7
 8003948:	bc80      	pop	{r7}
 800394a:	4770      	bx	lr
 800394c:	40012c00 	.word	0x40012c00
 8003950:	40000400 	.word	0x40000400
 8003954:	40000800 	.word	0x40000800

08003958 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	bc80      	pop	{r7}
 8003968:	4770      	bx	lr

0800396a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800396a:	b480      	push	{r7}
 800396c:	b083      	sub	sp, #12
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr

0800397c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d101      	bne.n	800398e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e03f      	b.n	8003a0e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d106      	bne.n	80039a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7fd fd12 	bl	80013cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2224      	movs	r2, #36	; 0x24
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f905 	bl	8003bd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	691a      	ldr	r2, [r3, #16]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	695a      	ldr	r2, [r3, #20]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68da      	ldr	r2, [r3, #12]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b08a      	sub	sp, #40	; 0x28
 8003a1a:	af02      	add	r7, sp, #8
 8003a1c:	60f8      	str	r0, [r7, #12]
 8003a1e:	60b9      	str	r1, [r7, #8]
 8003a20:	603b      	str	r3, [r7, #0]
 8003a22:	4613      	mov	r3, r2
 8003a24:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	2b20      	cmp	r3, #32
 8003a34:	d17c      	bne.n	8003b30 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d002      	beq.n	8003a42 <HAL_UART_Transmit+0x2c>
 8003a3c:	88fb      	ldrh	r3, [r7, #6]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e075      	b.n	8003b32 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d101      	bne.n	8003a54 <HAL_UART_Transmit+0x3e>
 8003a50:	2302      	movs	r3, #2
 8003a52:	e06e      	b.n	8003b32 <HAL_UART_Transmit+0x11c>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2221      	movs	r2, #33	; 0x21
 8003a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a6a:	f7fd fe85 	bl	8001778 <HAL_GetTick>
 8003a6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	88fa      	ldrh	r2, [r7, #6]
 8003a74:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	88fa      	ldrh	r2, [r7, #6]
 8003a7a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a84:	d108      	bne.n	8003a98 <HAL_UART_Transmit+0x82>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d104      	bne.n	8003a98 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	61bb      	str	r3, [r7, #24]
 8003a96:	e003      	b.n	8003aa0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003aa8:	e02a      	b.n	8003b00 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	2180      	movs	r1, #128	; 0x80
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f000 f840 	bl	8003b3a <UART_WaitOnFlagUntilTimeout>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d001      	beq.n	8003ac4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e036      	b.n	8003b32 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10b      	bne.n	8003ae2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	881b      	ldrh	r3, [r3, #0]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ad8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	3302      	adds	r3, #2
 8003ade:	61bb      	str	r3, [r7, #24]
 8003ae0:	e007      	b.n	8003af2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	781a      	ldrb	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	3301      	adds	r3, #1
 8003af0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	3b01      	subs	r3, #1
 8003afa:	b29a      	uxth	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1cf      	bne.n	8003aaa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	9300      	str	r3, [sp, #0]
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	2200      	movs	r2, #0
 8003b12:	2140      	movs	r1, #64	; 0x40
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	f000 f810 	bl	8003b3a <UART_WaitOnFlagUntilTimeout>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d001      	beq.n	8003b24 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e006      	b.n	8003b32 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	e000      	b.n	8003b32 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003b30:	2302      	movs	r3, #2
  }
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3720      	adds	r7, #32
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b084      	sub	sp, #16
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	60f8      	str	r0, [r7, #12]
 8003b42:	60b9      	str	r1, [r7, #8]
 8003b44:	603b      	str	r3, [r7, #0]
 8003b46:	4613      	mov	r3, r2
 8003b48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b4a:	e02c      	b.n	8003ba6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b52:	d028      	beq.n	8003ba6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d007      	beq.n	8003b6a <UART_WaitOnFlagUntilTimeout+0x30>
 8003b5a:	f7fd fe0d 	bl	8001778 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d21d      	bcs.n	8003ba6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68da      	ldr	r2, [r3, #12]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003b78:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	695a      	ldr	r2, [r3, #20]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 0201 	bic.w	r2, r2, #1
 8003b88:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2220      	movs	r2, #32
 8003b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2220      	movs	r2, #32
 8003b96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e00f      	b.n	8003bc6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	68ba      	ldr	r2, [r7, #8]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	bf0c      	ite	eq
 8003bb6:	2301      	moveq	r3, #1
 8003bb8:	2300      	movne	r3, #0
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	79fb      	ldrb	r3, [r7, #7]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d0c3      	beq.n	8003b4c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
	...

08003bd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68da      	ldr	r2, [r3, #12]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689a      	ldr	r2, [r3, #8]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003c0a:	f023 030c 	bic.w	r3, r3, #12
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	68b9      	ldr	r1, [r7, #8]
 8003c14:	430b      	orrs	r3, r1
 8003c16:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699a      	ldr	r2, [r3, #24]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a2c      	ldr	r2, [pc, #176]	; (8003ce4 <UART_SetConfig+0x114>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d103      	bne.n	8003c40 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003c38:	f7fe fd8e 	bl	8002758 <HAL_RCC_GetPCLK2Freq>
 8003c3c:	60f8      	str	r0, [r7, #12]
 8003c3e:	e002      	b.n	8003c46 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c40:	f7fe fd76 	bl	8002730 <HAL_RCC_GetPCLK1Freq>
 8003c44:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	4413      	add	r3, r2
 8003c4e:	009a      	lsls	r2, r3, #2
 8003c50:	441a      	add	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5c:	4a22      	ldr	r2, [pc, #136]	; (8003ce8 <UART_SetConfig+0x118>)
 8003c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c62:	095b      	lsrs	r3, r3, #5
 8003c64:	0119      	lsls	r1, r3, #4
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	009a      	lsls	r2, r3, #2
 8003c70:	441a      	add	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c7c:	4b1a      	ldr	r3, [pc, #104]	; (8003ce8 <UART_SetConfig+0x118>)
 8003c7e:	fba3 0302 	umull	r0, r3, r3, r2
 8003c82:	095b      	lsrs	r3, r3, #5
 8003c84:	2064      	movs	r0, #100	; 0x64
 8003c86:	fb00 f303 	mul.w	r3, r0, r3
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	3332      	adds	r3, #50	; 0x32
 8003c90:	4a15      	ldr	r2, [pc, #84]	; (8003ce8 <UART_SetConfig+0x118>)
 8003c92:	fba2 2303 	umull	r2, r3, r2, r3
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c9c:	4419      	add	r1, r3
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	4413      	add	r3, r2
 8003ca6:	009a      	lsls	r2, r3, #2
 8003ca8:	441a      	add	r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cb4:	4b0c      	ldr	r3, [pc, #48]	; (8003ce8 <UART_SetConfig+0x118>)
 8003cb6:	fba3 0302 	umull	r0, r3, r3, r2
 8003cba:	095b      	lsrs	r3, r3, #5
 8003cbc:	2064      	movs	r0, #100	; 0x64
 8003cbe:	fb00 f303 	mul.w	r3, r0, r3
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	011b      	lsls	r3, r3, #4
 8003cc6:	3332      	adds	r3, #50	; 0x32
 8003cc8:	4a07      	ldr	r2, [pc, #28]	; (8003ce8 <UART_SetConfig+0x118>)
 8003cca:	fba2 2303 	umull	r2, r3, r2, r3
 8003cce:	095b      	lsrs	r3, r3, #5
 8003cd0:	f003 020f 	and.w	r2, r3, #15
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	440a      	add	r2, r1
 8003cda:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003cdc:	bf00      	nop
 8003cde:	3710      	adds	r7, #16
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	40013800 	.word	0x40013800
 8003ce8:	51eb851f 	.word	0x51eb851f

08003cec <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b085      	sub	sp, #20
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003cfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003cfe:	2b84      	cmp	r3, #132	; 0x84
 8003d00:	d005      	beq.n	8003d0e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003d02:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	4413      	add	r3, r2
 8003d0a:	3303      	adds	r3, #3
 8003d0c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3714      	adds	r7, #20
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bc80      	pop	{r7}
 8003d18:	4770      	bx	lr

08003d1a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003d1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d1c:	b089      	sub	sp, #36	; 0x24
 8003d1e:	af04      	add	r7, sp, #16
 8003d20:	6078      	str	r0, [r7, #4]
 8003d22:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	695b      	ldr	r3, [r3, #20]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d020      	beq.n	8003d6e <osThreadCreate+0x54>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d01c      	beq.n	8003d6e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685c      	ldr	r4, [r3, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681d      	ldr	r5, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691e      	ldr	r6, [r3, #16]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7ff ffd0 	bl	8003cec <makeFreeRtosPriority>
 8003d4c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d56:	9202      	str	r2, [sp, #8]
 8003d58:	9301      	str	r3, [sp, #4]
 8003d5a:	9100      	str	r1, [sp, #0]
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	4632      	mov	r2, r6
 8003d60:	4629      	mov	r1, r5
 8003d62:	4620      	mov	r0, r4
 8003d64:	f000 f8e8 	bl	8003f38 <xTaskCreateStatic>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	e01c      	b.n	8003da8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685c      	ldr	r4, [r3, #4]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d7a:	b29e      	uxth	r6, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7ff ffb2 	bl	8003cec <makeFreeRtosPriority>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	f107 030c 	add.w	r3, r7, #12
 8003d8e:	9301      	str	r3, [sp, #4]
 8003d90:	9200      	str	r2, [sp, #0]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	4632      	mov	r2, r6
 8003d96:	4629      	mov	r1, r5
 8003d98:	4620      	mov	r0, r4
 8003d9a:	f000 f929 	bl	8003ff0 <xTaskCreate>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d001      	beq.n	8003da8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003da4:	2300      	movs	r3, #0
 8003da6:	e000      	b.n	8003daa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003da8:	68fb      	ldr	r3, [r7, #12]
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3714      	adds	r7, #20
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003db2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b084      	sub	sp, #16
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d001      	beq.n	8003dc8 <osDelay+0x16>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	e000      	b.n	8003dca <osDelay+0x18>
 8003dc8:	2301      	movs	r3, #1
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 fa3e 	bl	800424c <vTaskDelay>
  
  return osOK;
 8003dd0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f103 0208 	add.w	r2, r3, #8
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f04f 32ff 	mov.w	r2, #4294967295
 8003df2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f103 0208 	add.w	r2, r3, #8
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f103 0208 	add.w	r2, r3, #8
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr

08003e18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr

08003e30 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	683a      	ldr	r2, [r7, #0]
 8003e5a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	601a      	str	r2, [r3, #0]
}
 8003e6c:	bf00      	nop
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr

08003e76 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e76:	b480      	push	{r7}
 8003e78:	b085      	sub	sp, #20
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
 8003e7e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8c:	d103      	bne.n	8003e96 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	60fb      	str	r3, [r7, #12]
 8003e94:	e00c      	b.n	8003eb0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	3308      	adds	r3, #8
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	e002      	b.n	8003ea4 <vListInsert+0x2e>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	60fb      	str	r3, [r7, #12]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d2f6      	bcs.n	8003e9e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	683a      	ldr	r2, [r7, #0]
 8003eca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	1c5a      	adds	r2, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	601a      	str	r2, [r3, #0]
}
 8003edc:	bf00      	nop
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bc80      	pop	{r7}
 8003ee4:	4770      	bx	lr

08003ee6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b085      	sub	sp, #20
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	6892      	ldr	r2, [r2, #8]
 8003efc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	6852      	ldr	r2, [r2, #4]
 8003f06:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d103      	bne.n	8003f1a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	1e5a      	subs	r2, r3, #1
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3714      	adds	r7, #20
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr

08003f38 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b08e      	sub	sp, #56	; 0x38
 8003f3c:	af04      	add	r7, sp, #16
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003f46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10a      	bne.n	8003f62 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f50:	f383 8811 	msr	BASEPRI, r3
 8003f54:	f3bf 8f6f 	isb	sy
 8003f58:	f3bf 8f4f 	dsb	sy
 8003f5c:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003f5e:	bf00      	nop
 8003f60:	e7fe      	b.n	8003f60 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10a      	bne.n	8003f7e <xTaskCreateStatic+0x46>
	__asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	61fb      	str	r3, [r7, #28]
}
 8003f7a:	bf00      	nop
 8003f7c:	e7fe      	b.n	8003f7c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003f7e:	2354      	movs	r3, #84	; 0x54
 8003f80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	2b54      	cmp	r3, #84	; 0x54
 8003f86:	d00a      	beq.n	8003f9e <xTaskCreateStatic+0x66>
	__asm volatile
 8003f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f8c:	f383 8811 	msr	BASEPRI, r3
 8003f90:	f3bf 8f6f 	isb	sy
 8003f94:	f3bf 8f4f 	dsb	sy
 8003f98:	61bb      	str	r3, [r7, #24]
}
 8003f9a:	bf00      	nop
 8003f9c:	e7fe      	b.n	8003f9c <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d01e      	beq.n	8003fe2 <xTaskCreateStatic+0xaa>
 8003fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d01b      	beq.n	8003fe2 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fac:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003fb2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	9303      	str	r3, [sp, #12]
 8003fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc2:	9302      	str	r3, [sp, #8]
 8003fc4:	f107 0314 	add.w	r3, r7, #20
 8003fc8:	9301      	str	r3, [sp, #4]
 8003fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	68b9      	ldr	r1, [r7, #8]
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 f850 	bl	800407a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003fda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003fdc:	f000 f8cc 	bl	8004178 <prvAddNewTaskToReadyList>
 8003fe0:	e001      	b.n	8003fe6 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003fe6:	697b      	ldr	r3, [r7, #20]
	}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3728      	adds	r7, #40	; 0x28
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08c      	sub	sp, #48	; 0x30
 8003ff4:	af04      	add	r7, sp, #16
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	603b      	str	r3, [r7, #0]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004000:	88fb      	ldrh	r3, [r7, #6]
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fcf1 	bl	80049ec <pvPortMalloc>
 800400a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00e      	beq.n	8004030 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004012:	2054      	movs	r0, #84	; 0x54
 8004014:	f000 fcea 	bl	80049ec <pvPortMalloc>
 8004018:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d003      	beq.n	8004028 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	631a      	str	r2, [r3, #48]	; 0x30
 8004026:	e005      	b.n	8004034 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004028:	6978      	ldr	r0, [r7, #20]
 800402a:	f000 fda3 	bl	8004b74 <vPortFree>
 800402e:	e001      	b.n	8004034 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004030:	2300      	movs	r3, #0
 8004032:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d017      	beq.n	800406a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004042:	88fa      	ldrh	r2, [r7, #6]
 8004044:	2300      	movs	r3, #0
 8004046:	9303      	str	r3, [sp, #12]
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	9302      	str	r3, [sp, #8]
 800404c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800404e:	9301      	str	r3, [sp, #4]
 8004050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	68b9      	ldr	r1, [r7, #8]
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f000 f80e 	bl	800407a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800405e:	69f8      	ldr	r0, [r7, #28]
 8004060:	f000 f88a 	bl	8004178 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004064:	2301      	movs	r3, #1
 8004066:	61bb      	str	r3, [r7, #24]
 8004068:	e002      	b.n	8004070 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800406a:	f04f 33ff 	mov.w	r3, #4294967295
 800406e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004070:	69bb      	ldr	r3, [r7, #24]
	}
 8004072:	4618      	mov	r0, r3
 8004074:	3720      	adds	r7, #32
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b088      	sub	sp, #32
 800407e:	af00      	add	r7, sp, #0
 8004080:	60f8      	str	r0, [r7, #12]
 8004082:	60b9      	str	r1, [r7, #8]
 8004084:	607a      	str	r2, [r7, #4]
 8004086:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004092:	3b01      	subs	r3, #1
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4413      	add	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	f023 0307 	bic.w	r3, r3, #7
 80040a0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00a      	beq.n	80040c2 <prvInitialiseNewTask+0x48>
	__asm volatile
 80040ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040b0:	f383 8811 	msr	BASEPRI, r3
 80040b4:	f3bf 8f6f 	isb	sy
 80040b8:	f3bf 8f4f 	dsb	sy
 80040bc:	617b      	str	r3, [r7, #20]
}
 80040be:	bf00      	nop
 80040c0:	e7fe      	b.n	80040c0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040c2:	2300      	movs	r3, #0
 80040c4:	61fb      	str	r3, [r7, #28]
 80040c6:	e012      	b.n	80040ee <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	4413      	add	r3, r2
 80040ce:	7819      	ldrb	r1, [r3, #0]
 80040d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	4413      	add	r3, r2
 80040d6:	3334      	adds	r3, #52	; 0x34
 80040d8:	460a      	mov	r2, r1
 80040da:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80040dc:	68ba      	ldr	r2, [r7, #8]
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	4413      	add	r3, r2
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d006      	beq.n	80040f6 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	3301      	adds	r3, #1
 80040ec:	61fb      	str	r3, [r7, #28]
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	2b0f      	cmp	r3, #15
 80040f2:	d9e9      	bls.n	80040c8 <prvInitialiseNewTask+0x4e>
 80040f4:	e000      	b.n	80040f8 <prvInitialiseNewTask+0x7e>
		{
			break;
 80040f6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80040f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004102:	2b06      	cmp	r3, #6
 8004104:	d901      	bls.n	800410a <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004106:	2306      	movs	r3, #6
 8004108:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800410a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800410e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004112:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004114:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004118:	2200      	movs	r2, #0
 800411a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800411c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800411e:	3304      	adds	r3, #4
 8004120:	4618      	mov	r0, r3
 8004122:	f7ff fe79 	bl	8003e18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004128:	3318      	adds	r3, #24
 800412a:	4618      	mov	r0, r3
 800412c:	f7ff fe74 	bl	8003e18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004132:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004134:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004138:	f1c3 0207 	rsb	r2, r3, #7
 800413c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800413e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004142:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004144:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004148:	2200      	movs	r2, #0
 800414a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800414c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	68f9      	ldr	r1, [r7, #12]
 8004158:	69b8      	ldr	r0, [r7, #24]
 800415a:	f000 fb37 	bl	80047cc <pxPortInitialiseStack>
 800415e:	4602      	mov	r2, r0
 8004160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004162:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004166:	2b00      	cmp	r3, #0
 8004168:	d002      	beq.n	8004170 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800416a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800416c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800416e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004170:	bf00      	nop
 8004172:	3720      	adds	r7, #32
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004180:	f000 fb92 	bl	80048a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004184:	4b2a      	ldr	r3, [pc, #168]	; (8004230 <prvAddNewTaskToReadyList+0xb8>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	3301      	adds	r3, #1
 800418a:	4a29      	ldr	r2, [pc, #164]	; (8004230 <prvAddNewTaskToReadyList+0xb8>)
 800418c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800418e:	4b29      	ldr	r3, [pc, #164]	; (8004234 <prvAddNewTaskToReadyList+0xbc>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d109      	bne.n	80041aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004196:	4a27      	ldr	r2, [pc, #156]	; (8004234 <prvAddNewTaskToReadyList+0xbc>)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800419c:	4b24      	ldr	r3, [pc, #144]	; (8004230 <prvAddNewTaskToReadyList+0xb8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d110      	bne.n	80041c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80041a4:	f000 fa48 	bl	8004638 <prvInitialiseTaskLists>
 80041a8:	e00d      	b.n	80041c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80041aa:	4b23      	ldr	r3, [pc, #140]	; (8004238 <prvAddNewTaskToReadyList+0xc0>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d109      	bne.n	80041c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80041b2:	4b20      	ldr	r3, [pc, #128]	; (8004234 <prvAddNewTaskToReadyList+0xbc>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041bc:	429a      	cmp	r2, r3
 80041be:	d802      	bhi.n	80041c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80041c0:	4a1c      	ldr	r2, [pc, #112]	; (8004234 <prvAddNewTaskToReadyList+0xbc>)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80041c6:	4b1d      	ldr	r3, [pc, #116]	; (800423c <prvAddNewTaskToReadyList+0xc4>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	3301      	adds	r3, #1
 80041cc:	4a1b      	ldr	r2, [pc, #108]	; (800423c <prvAddNewTaskToReadyList+0xc4>)
 80041ce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d4:	2201      	movs	r2, #1
 80041d6:	409a      	lsls	r2, r3
 80041d8:	4b19      	ldr	r3, [pc, #100]	; (8004240 <prvAddNewTaskToReadyList+0xc8>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4313      	orrs	r3, r2
 80041de:	4a18      	ldr	r2, [pc, #96]	; (8004240 <prvAddNewTaskToReadyList+0xc8>)
 80041e0:	6013      	str	r3, [r2, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041e6:	4613      	mov	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	4413      	add	r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	4a15      	ldr	r2, [pc, #84]	; (8004244 <prvAddNewTaskToReadyList+0xcc>)
 80041f0:	441a      	add	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3304      	adds	r3, #4
 80041f6:	4619      	mov	r1, r3
 80041f8:	4610      	mov	r0, r2
 80041fa:	f7ff fe19 	bl	8003e30 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80041fe:	f000 fb83 	bl	8004908 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004202:	4b0d      	ldr	r3, [pc, #52]	; (8004238 <prvAddNewTaskToReadyList+0xc0>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00e      	beq.n	8004228 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800420a:	4b0a      	ldr	r3, [pc, #40]	; (8004234 <prvAddNewTaskToReadyList+0xbc>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	429a      	cmp	r2, r3
 8004216:	d207      	bcs.n	8004228 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004218:	4b0b      	ldr	r3, [pc, #44]	; (8004248 <prvAddNewTaskToReadyList+0xd0>)
 800421a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800421e:	601a      	str	r2, [r3, #0]
 8004220:	f3bf 8f4f 	dsb	sy
 8004224:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004228:	bf00      	nop
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	20000310 	.word	0x20000310
 8004234:	20000214 	.word	0x20000214
 8004238:	2000031c 	.word	0x2000031c
 800423c:	2000032c 	.word	0x2000032c
 8004240:	20000318 	.word	0x20000318
 8004244:	20000218 	.word	0x20000218
 8004248:	e000ed04 	.word	0xe000ed04

0800424c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004254:	2300      	movs	r3, #0
 8004256:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d017      	beq.n	800428e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800425e:	4b13      	ldr	r3, [pc, #76]	; (80042ac <vTaskDelay+0x60>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00a      	beq.n	800427c <vTaskDelay+0x30>
	__asm volatile
 8004266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800426a:	f383 8811 	msr	BASEPRI, r3
 800426e:	f3bf 8f6f 	isb	sy
 8004272:	f3bf 8f4f 	dsb	sy
 8004276:	60bb      	str	r3, [r7, #8]
}
 8004278:	bf00      	nop
 800427a:	e7fe      	b.n	800427a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800427c:	f000 f81a 	bl	80042b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004280:	2100      	movs	r1, #0
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 fa3c 	bl	8004700 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004288:	f000 f822 	bl	80042d0 <xTaskResumeAll>
 800428c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d107      	bne.n	80042a4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004294:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <vTaskDelay+0x64>)
 8004296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	f3bf 8f4f 	dsb	sy
 80042a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80042a4:	bf00      	nop
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	20000334 	.word	0x20000334
 80042b0:	e000ed04 	.word	0xe000ed04

080042b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80042b8:	4b04      	ldr	r3, [pc, #16]	; (80042cc <vTaskSuspendAll+0x18>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	3301      	adds	r3, #1
 80042be:	4a03      	ldr	r2, [pc, #12]	; (80042cc <vTaskSuspendAll+0x18>)
 80042c0:	6013      	str	r3, [r2, #0]
}
 80042c2:	bf00      	nop
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bc80      	pop	{r7}
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	20000334 	.word	0x20000334

080042d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80042d6:	2300      	movs	r3, #0
 80042d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80042da:	2300      	movs	r3, #0
 80042dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80042de:	4b41      	ldr	r3, [pc, #260]	; (80043e4 <xTaskResumeAll+0x114>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10a      	bne.n	80042fc <xTaskResumeAll+0x2c>
	__asm volatile
 80042e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ea:	f383 8811 	msr	BASEPRI, r3
 80042ee:	f3bf 8f6f 	isb	sy
 80042f2:	f3bf 8f4f 	dsb	sy
 80042f6:	603b      	str	r3, [r7, #0]
}
 80042f8:	bf00      	nop
 80042fa:	e7fe      	b.n	80042fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80042fc:	f000 fad4 	bl	80048a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004300:	4b38      	ldr	r3, [pc, #224]	; (80043e4 <xTaskResumeAll+0x114>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	3b01      	subs	r3, #1
 8004306:	4a37      	ldr	r2, [pc, #220]	; (80043e4 <xTaskResumeAll+0x114>)
 8004308:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800430a:	4b36      	ldr	r3, [pc, #216]	; (80043e4 <xTaskResumeAll+0x114>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d161      	bne.n	80043d6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004312:	4b35      	ldr	r3, [pc, #212]	; (80043e8 <xTaskResumeAll+0x118>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d05d      	beq.n	80043d6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800431a:	e02e      	b.n	800437a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800431c:	4b33      	ldr	r3, [pc, #204]	; (80043ec <xTaskResumeAll+0x11c>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	3318      	adds	r3, #24
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff fddc 	bl	8003ee6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	3304      	adds	r3, #4
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff fdd7 	bl	8003ee6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433c:	2201      	movs	r2, #1
 800433e:	409a      	lsls	r2, r3
 8004340:	4b2b      	ldr	r3, [pc, #172]	; (80043f0 <xTaskResumeAll+0x120>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4313      	orrs	r3, r2
 8004346:	4a2a      	ldr	r2, [pc, #168]	; (80043f0 <xTaskResumeAll+0x120>)
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800434e:	4613      	mov	r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4413      	add	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	4a27      	ldr	r2, [pc, #156]	; (80043f4 <xTaskResumeAll+0x124>)
 8004358:	441a      	add	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	3304      	adds	r3, #4
 800435e:	4619      	mov	r1, r3
 8004360:	4610      	mov	r0, r2
 8004362:	f7ff fd65 	bl	8003e30 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800436a:	4b23      	ldr	r3, [pc, #140]	; (80043f8 <xTaskResumeAll+0x128>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004370:	429a      	cmp	r2, r3
 8004372:	d302      	bcc.n	800437a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004374:	4b21      	ldr	r3, [pc, #132]	; (80043fc <xTaskResumeAll+0x12c>)
 8004376:	2201      	movs	r2, #1
 8004378:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800437a:	4b1c      	ldr	r3, [pc, #112]	; (80043ec <xTaskResumeAll+0x11c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1cc      	bne.n	800431c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004388:	f000 f996 	bl	80046b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800438c:	4b1c      	ldr	r3, [pc, #112]	; (8004400 <xTaskResumeAll+0x130>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d010      	beq.n	80043ba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004398:	f000 f836 	bl	8004408 <xTaskIncrementTick>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80043a2:	4b16      	ldr	r3, [pc, #88]	; (80043fc <xTaskResumeAll+0x12c>)
 80043a4:	2201      	movs	r2, #1
 80043a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3b01      	subs	r3, #1
 80043ac:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d1f1      	bne.n	8004398 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80043b4:	4b12      	ldr	r3, [pc, #72]	; (8004400 <xTaskResumeAll+0x130>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80043ba:	4b10      	ldr	r3, [pc, #64]	; (80043fc <xTaskResumeAll+0x12c>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d009      	beq.n	80043d6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80043c2:	2301      	movs	r3, #1
 80043c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80043c6:	4b0f      	ldr	r3, [pc, #60]	; (8004404 <xTaskResumeAll+0x134>)
 80043c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043cc:	601a      	str	r2, [r3, #0]
 80043ce:	f3bf 8f4f 	dsb	sy
 80043d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80043d6:	f000 fa97 	bl	8004908 <vPortExitCritical>

	return xAlreadyYielded;
 80043da:	68bb      	ldr	r3, [r7, #8]
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3710      	adds	r7, #16
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	20000334 	.word	0x20000334
 80043e8:	20000310 	.word	0x20000310
 80043ec:	200002d4 	.word	0x200002d4
 80043f0:	20000318 	.word	0x20000318
 80043f4:	20000218 	.word	0x20000218
 80043f8:	20000214 	.word	0x20000214
 80043fc:	20000324 	.word	0x20000324
 8004400:	20000320 	.word	0x20000320
 8004404:	e000ed04 	.word	0xe000ed04

08004408 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800440e:	2300      	movs	r3, #0
 8004410:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004412:	4b51      	ldr	r3, [pc, #324]	; (8004558 <xTaskIncrementTick+0x150>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2b00      	cmp	r3, #0
 8004418:	f040 808d 	bne.w	8004536 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800441c:	4b4f      	ldr	r3, [pc, #316]	; (800455c <xTaskIncrementTick+0x154>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	3301      	adds	r3, #1
 8004422:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004424:	4a4d      	ldr	r2, [pc, #308]	; (800455c <xTaskIncrementTick+0x154>)
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d120      	bne.n	8004472 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004430:	4b4b      	ldr	r3, [pc, #300]	; (8004560 <xTaskIncrementTick+0x158>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <xTaskIncrementTick+0x48>
	__asm volatile
 800443a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443e:	f383 8811 	msr	BASEPRI, r3
 8004442:	f3bf 8f6f 	isb	sy
 8004446:	f3bf 8f4f 	dsb	sy
 800444a:	603b      	str	r3, [r7, #0]
}
 800444c:	bf00      	nop
 800444e:	e7fe      	b.n	800444e <xTaskIncrementTick+0x46>
 8004450:	4b43      	ldr	r3, [pc, #268]	; (8004560 <xTaskIncrementTick+0x158>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	60fb      	str	r3, [r7, #12]
 8004456:	4b43      	ldr	r3, [pc, #268]	; (8004564 <xTaskIncrementTick+0x15c>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a41      	ldr	r2, [pc, #260]	; (8004560 <xTaskIncrementTick+0x158>)
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	4a41      	ldr	r2, [pc, #260]	; (8004564 <xTaskIncrementTick+0x15c>)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	4b40      	ldr	r3, [pc, #256]	; (8004568 <xTaskIncrementTick+0x160>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	3301      	adds	r3, #1
 800446a:	4a3f      	ldr	r2, [pc, #252]	; (8004568 <xTaskIncrementTick+0x160>)
 800446c:	6013      	str	r3, [r2, #0]
 800446e:	f000 f923 	bl	80046b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004472:	4b3e      	ldr	r3, [pc, #248]	; (800456c <xTaskIncrementTick+0x164>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	429a      	cmp	r2, r3
 800447a:	d34d      	bcc.n	8004518 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800447c:	4b38      	ldr	r3, [pc, #224]	; (8004560 <xTaskIncrementTick+0x158>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <xTaskIncrementTick+0x82>
 8004486:	2301      	movs	r3, #1
 8004488:	e000      	b.n	800448c <xTaskIncrementTick+0x84>
 800448a:	2300      	movs	r3, #0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d004      	beq.n	800449a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004490:	4b36      	ldr	r3, [pc, #216]	; (800456c <xTaskIncrementTick+0x164>)
 8004492:	f04f 32ff 	mov.w	r2, #4294967295
 8004496:	601a      	str	r2, [r3, #0]
					break;
 8004498:	e03e      	b.n	8004518 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800449a:	4b31      	ldr	r3, [pc, #196]	; (8004560 <xTaskIncrementTick+0x158>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d203      	bcs.n	80044ba <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80044b2:	4a2e      	ldr	r2, [pc, #184]	; (800456c <xTaskIncrementTick+0x164>)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6013      	str	r3, [r2, #0]
						break;
 80044b8:	e02e      	b.n	8004518 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	3304      	adds	r3, #4
 80044be:	4618      	mov	r0, r3
 80044c0:	f7ff fd11 	bl	8003ee6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d004      	beq.n	80044d6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	3318      	adds	r3, #24
 80044d0:	4618      	mov	r0, r3
 80044d2:	f7ff fd08 	bl	8003ee6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044da:	2201      	movs	r2, #1
 80044dc:	409a      	lsls	r2, r3
 80044de:	4b24      	ldr	r3, [pc, #144]	; (8004570 <xTaskIncrementTick+0x168>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	4a22      	ldr	r2, [pc, #136]	; (8004570 <xTaskIncrementTick+0x168>)
 80044e6:	6013      	str	r3, [r2, #0]
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ec:	4613      	mov	r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	4413      	add	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4a1f      	ldr	r2, [pc, #124]	; (8004574 <xTaskIncrementTick+0x16c>)
 80044f6:	441a      	add	r2, r3
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4619      	mov	r1, r3
 80044fe:	4610      	mov	r0, r2
 8004500:	f7ff fc96 	bl	8003e30 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004508:	4b1b      	ldr	r3, [pc, #108]	; (8004578 <xTaskIncrementTick+0x170>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800450e:	429a      	cmp	r2, r3
 8004510:	d3b4      	bcc.n	800447c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004512:	2301      	movs	r3, #1
 8004514:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004516:	e7b1      	b.n	800447c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004518:	4b17      	ldr	r3, [pc, #92]	; (8004578 <xTaskIncrementTick+0x170>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800451e:	4915      	ldr	r1, [pc, #84]	; (8004574 <xTaskIncrementTick+0x16c>)
 8004520:	4613      	mov	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d907      	bls.n	8004540 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004530:	2301      	movs	r3, #1
 8004532:	617b      	str	r3, [r7, #20]
 8004534:	e004      	b.n	8004540 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004536:	4b11      	ldr	r3, [pc, #68]	; (800457c <xTaskIncrementTick+0x174>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	3301      	adds	r3, #1
 800453c:	4a0f      	ldr	r2, [pc, #60]	; (800457c <xTaskIncrementTick+0x174>)
 800453e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004540:	4b0f      	ldr	r3, [pc, #60]	; (8004580 <xTaskIncrementTick+0x178>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d001      	beq.n	800454c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004548:	2301      	movs	r3, #1
 800454a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800454c:	697b      	ldr	r3, [r7, #20]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3718      	adds	r7, #24
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	20000334 	.word	0x20000334
 800455c:	20000314 	.word	0x20000314
 8004560:	200002cc 	.word	0x200002cc
 8004564:	200002d0 	.word	0x200002d0
 8004568:	20000328 	.word	0x20000328
 800456c:	20000330 	.word	0x20000330
 8004570:	20000318 	.word	0x20000318
 8004574:	20000218 	.word	0x20000218
 8004578:	20000214 	.word	0x20000214
 800457c:	20000320 	.word	0x20000320
 8004580:	20000324 	.word	0x20000324

08004584 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004584:	b480      	push	{r7}
 8004586:	b087      	sub	sp, #28
 8004588:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800458a:	4b26      	ldr	r3, [pc, #152]	; (8004624 <vTaskSwitchContext+0xa0>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004592:	4b25      	ldr	r3, [pc, #148]	; (8004628 <vTaskSwitchContext+0xa4>)
 8004594:	2201      	movs	r2, #1
 8004596:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004598:	e03f      	b.n	800461a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800459a:	4b23      	ldr	r3, [pc, #140]	; (8004628 <vTaskSwitchContext+0xa4>)
 800459c:	2200      	movs	r2, #0
 800459e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80045a0:	4b22      	ldr	r3, [pc, #136]	; (800462c <vTaskSwitchContext+0xa8>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	fab3 f383 	clz	r3, r3
 80045ac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80045ae:	7afb      	ldrb	r3, [r7, #11]
 80045b0:	f1c3 031f 	rsb	r3, r3, #31
 80045b4:	617b      	str	r3, [r7, #20]
 80045b6:	491e      	ldr	r1, [pc, #120]	; (8004630 <vTaskSwitchContext+0xac>)
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	4613      	mov	r3, r2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4413      	add	r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	440b      	add	r3, r1
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10a      	bne.n	80045e0 <vTaskSwitchContext+0x5c>
	__asm volatile
 80045ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ce:	f383 8811 	msr	BASEPRI, r3
 80045d2:	f3bf 8f6f 	isb	sy
 80045d6:	f3bf 8f4f 	dsb	sy
 80045da:	607b      	str	r3, [r7, #4]
}
 80045dc:	bf00      	nop
 80045de:	e7fe      	b.n	80045de <vTaskSwitchContext+0x5a>
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	4613      	mov	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	4a11      	ldr	r2, [pc, #68]	; (8004630 <vTaskSwitchContext+0xac>)
 80045ec:	4413      	add	r3, r2
 80045ee:	613b      	str	r3, [r7, #16]
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	605a      	str	r2, [r3, #4]
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	3308      	adds	r3, #8
 8004602:	429a      	cmp	r2, r3
 8004604:	d104      	bne.n	8004610 <vTaskSwitchContext+0x8c>
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	605a      	str	r2, [r3, #4]
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	4a07      	ldr	r2, [pc, #28]	; (8004634 <vTaskSwitchContext+0xb0>)
 8004618:	6013      	str	r3, [r2, #0]
}
 800461a:	bf00      	nop
 800461c:	371c      	adds	r7, #28
 800461e:	46bd      	mov	sp, r7
 8004620:	bc80      	pop	{r7}
 8004622:	4770      	bx	lr
 8004624:	20000334 	.word	0x20000334
 8004628:	20000324 	.word	0x20000324
 800462c:	20000318 	.word	0x20000318
 8004630:	20000218 	.word	0x20000218
 8004634:	20000214 	.word	0x20000214

08004638 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800463e:	2300      	movs	r3, #0
 8004640:	607b      	str	r3, [r7, #4]
 8004642:	e00c      	b.n	800465e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	4613      	mov	r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	4413      	add	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	4a12      	ldr	r2, [pc, #72]	; (8004698 <prvInitialiseTaskLists+0x60>)
 8004650:	4413      	add	r3, r2
 8004652:	4618      	mov	r0, r3
 8004654:	f7ff fbc1 	bl	8003dda <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	3301      	adds	r3, #1
 800465c:	607b      	str	r3, [r7, #4]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b06      	cmp	r3, #6
 8004662:	d9ef      	bls.n	8004644 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004664:	480d      	ldr	r0, [pc, #52]	; (800469c <prvInitialiseTaskLists+0x64>)
 8004666:	f7ff fbb8 	bl	8003dda <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800466a:	480d      	ldr	r0, [pc, #52]	; (80046a0 <prvInitialiseTaskLists+0x68>)
 800466c:	f7ff fbb5 	bl	8003dda <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004670:	480c      	ldr	r0, [pc, #48]	; (80046a4 <prvInitialiseTaskLists+0x6c>)
 8004672:	f7ff fbb2 	bl	8003dda <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004676:	480c      	ldr	r0, [pc, #48]	; (80046a8 <prvInitialiseTaskLists+0x70>)
 8004678:	f7ff fbaf 	bl	8003dda <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800467c:	480b      	ldr	r0, [pc, #44]	; (80046ac <prvInitialiseTaskLists+0x74>)
 800467e:	f7ff fbac 	bl	8003dda <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004682:	4b0b      	ldr	r3, [pc, #44]	; (80046b0 <prvInitialiseTaskLists+0x78>)
 8004684:	4a05      	ldr	r2, [pc, #20]	; (800469c <prvInitialiseTaskLists+0x64>)
 8004686:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004688:	4b0a      	ldr	r3, [pc, #40]	; (80046b4 <prvInitialiseTaskLists+0x7c>)
 800468a:	4a05      	ldr	r2, [pc, #20]	; (80046a0 <prvInitialiseTaskLists+0x68>)
 800468c:	601a      	str	r2, [r3, #0]
}
 800468e:	bf00      	nop
 8004690:	3708      	adds	r7, #8
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20000218 	.word	0x20000218
 800469c:	200002a4 	.word	0x200002a4
 80046a0:	200002b8 	.word	0x200002b8
 80046a4:	200002d4 	.word	0x200002d4
 80046a8:	200002e8 	.word	0x200002e8
 80046ac:	200002fc 	.word	0x200002fc
 80046b0:	200002cc 	.word	0x200002cc
 80046b4:	200002d0 	.word	0x200002d0

080046b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046be:	4b0e      	ldr	r3, [pc, #56]	; (80046f8 <prvResetNextTaskUnblockTime+0x40>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <prvResetNextTaskUnblockTime+0x14>
 80046c8:	2301      	movs	r3, #1
 80046ca:	e000      	b.n	80046ce <prvResetNextTaskUnblockTime+0x16>
 80046cc:	2300      	movs	r3, #0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d004      	beq.n	80046dc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046d2:	4b0a      	ldr	r3, [pc, #40]	; (80046fc <prvResetNextTaskUnblockTime+0x44>)
 80046d4:	f04f 32ff 	mov.w	r2, #4294967295
 80046d8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046da:	e008      	b.n	80046ee <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80046dc:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <prvResetNextTaskUnblockTime+0x40>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	4a04      	ldr	r2, [pc, #16]	; (80046fc <prvResetNextTaskUnblockTime+0x44>)
 80046ec:	6013      	str	r3, [r2, #0]
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bc80      	pop	{r7}
 80046f6:	4770      	bx	lr
 80046f8:	200002cc 	.word	0x200002cc
 80046fc:	20000330 	.word	0x20000330

08004700 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800470a:	4b29      	ldr	r3, [pc, #164]	; (80047b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004710:	4b28      	ldr	r3, [pc, #160]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	3304      	adds	r3, #4
 8004716:	4618      	mov	r0, r3
 8004718:	f7ff fbe5 	bl	8003ee6 <uxListRemove>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10b      	bne.n	800473a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004722:	4b24      	ldr	r3, [pc, #144]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004728:	2201      	movs	r2, #1
 800472a:	fa02 f303 	lsl.w	r3, r2, r3
 800472e:	43da      	mvns	r2, r3
 8004730:	4b21      	ldr	r3, [pc, #132]	; (80047b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4013      	ands	r3, r2
 8004736:	4a20      	ldr	r2, [pc, #128]	; (80047b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004738:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004740:	d10a      	bne.n	8004758 <prvAddCurrentTaskToDelayedList+0x58>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d007      	beq.n	8004758 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004748:	4b1a      	ldr	r3, [pc, #104]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	3304      	adds	r3, #4
 800474e:	4619      	mov	r1, r3
 8004750:	481a      	ldr	r0, [pc, #104]	; (80047bc <prvAddCurrentTaskToDelayedList+0xbc>)
 8004752:	f7ff fb6d 	bl	8003e30 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004756:	e026      	b.n	80047a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004758:	68fa      	ldr	r2, [r7, #12]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4413      	add	r3, r2
 800475e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004760:	4b14      	ldr	r3, [pc, #80]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	429a      	cmp	r2, r3
 800476e:	d209      	bcs.n	8004784 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004770:	4b13      	ldr	r3, [pc, #76]	; (80047c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	4b0f      	ldr	r3, [pc, #60]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	3304      	adds	r3, #4
 800477a:	4619      	mov	r1, r3
 800477c:	4610      	mov	r0, r2
 800477e:	f7ff fb7a 	bl	8003e76 <vListInsert>
}
 8004782:	e010      	b.n	80047a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004784:	4b0f      	ldr	r3, [pc, #60]	; (80047c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	4b0a      	ldr	r3, [pc, #40]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	3304      	adds	r3, #4
 800478e:	4619      	mov	r1, r3
 8004790:	4610      	mov	r0, r2
 8004792:	f7ff fb70 	bl	8003e76 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004796:	4b0c      	ldr	r3, [pc, #48]	; (80047c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	429a      	cmp	r2, r3
 800479e:	d202      	bcs.n	80047a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80047a0:	4a09      	ldr	r2, [pc, #36]	; (80047c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	6013      	str	r3, [r2, #0]
}
 80047a6:	bf00      	nop
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	20000314 	.word	0x20000314
 80047b4:	20000214 	.word	0x20000214
 80047b8:	20000318 	.word	0x20000318
 80047bc:	200002fc 	.word	0x200002fc
 80047c0:	200002d0 	.word	0x200002d0
 80047c4:	200002cc 	.word	0x200002cc
 80047c8:	20000330 	.word	0x20000330

080047cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	3b04      	subs	r3, #4
 80047dc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80047e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	3b04      	subs	r3, #4
 80047ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	f023 0201 	bic.w	r2, r3, #1
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	3b04      	subs	r3, #4
 80047fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80047fc:	4a08      	ldr	r2, [pc, #32]	; (8004820 <pxPortInitialiseStack+0x54>)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	3b14      	subs	r3, #20
 8004806:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	3b20      	subs	r3, #32
 8004812:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004814:	68fb      	ldr	r3, [r7, #12]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	bc80      	pop	{r7}
 800481e:	4770      	bx	lr
 8004820:	08004825 	.word	0x08004825

08004824 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800482a:	2300      	movs	r3, #0
 800482c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800482e:	4b12      	ldr	r3, [pc, #72]	; (8004878 <prvTaskExitError+0x54>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004836:	d00a      	beq.n	800484e <prvTaskExitError+0x2a>
	__asm volatile
 8004838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483c:	f383 8811 	msr	BASEPRI, r3
 8004840:	f3bf 8f6f 	isb	sy
 8004844:	f3bf 8f4f 	dsb	sy
 8004848:	60fb      	str	r3, [r7, #12]
}
 800484a:	bf00      	nop
 800484c:	e7fe      	b.n	800484c <prvTaskExitError+0x28>
	__asm volatile
 800484e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	60bb      	str	r3, [r7, #8]
}
 8004860:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004862:	bf00      	nop
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d0fc      	beq.n	8004864 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800486a:	bf00      	nop
 800486c:	bf00      	nop
 800486e:	3714      	adds	r7, #20
 8004870:	46bd      	mov	sp, r7
 8004872:	bc80      	pop	{r7}
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	2000000c 	.word	0x2000000c
 800487c:	00000000 	.word	0x00000000

08004880 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004880:	4b07      	ldr	r3, [pc, #28]	; (80048a0 <pxCurrentTCBConst2>)
 8004882:	6819      	ldr	r1, [r3, #0]
 8004884:	6808      	ldr	r0, [r1, #0]
 8004886:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800488a:	f380 8809 	msr	PSP, r0
 800488e:	f3bf 8f6f 	isb	sy
 8004892:	f04f 0000 	mov.w	r0, #0
 8004896:	f380 8811 	msr	BASEPRI, r0
 800489a:	f04e 0e0d 	orr.w	lr, lr, #13
 800489e:	4770      	bx	lr

080048a0 <pxCurrentTCBConst2>:
 80048a0:	20000214 	.word	0x20000214
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80048a4:	bf00      	nop
 80048a6:	bf00      	nop

080048a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
	__asm volatile
 80048ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b2:	f383 8811 	msr	BASEPRI, r3
 80048b6:	f3bf 8f6f 	isb	sy
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	607b      	str	r3, [r7, #4]
}
 80048c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80048c2:	4b0f      	ldr	r3, [pc, #60]	; (8004900 <vPortEnterCritical+0x58>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	3301      	adds	r3, #1
 80048c8:	4a0d      	ldr	r2, [pc, #52]	; (8004900 <vPortEnterCritical+0x58>)
 80048ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80048cc:	4b0c      	ldr	r3, [pc, #48]	; (8004900 <vPortEnterCritical+0x58>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d10f      	bne.n	80048f4 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80048d4:	4b0b      	ldr	r3, [pc, #44]	; (8004904 <vPortEnterCritical+0x5c>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00a      	beq.n	80048f4 <vPortEnterCritical+0x4c>
	__asm volatile
 80048de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e2:	f383 8811 	msr	BASEPRI, r3
 80048e6:	f3bf 8f6f 	isb	sy
 80048ea:	f3bf 8f4f 	dsb	sy
 80048ee:	603b      	str	r3, [r7, #0]
}
 80048f0:	bf00      	nop
 80048f2:	e7fe      	b.n	80048f2 <vPortEnterCritical+0x4a>
	}
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bc80      	pop	{r7}
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	2000000c 	.word	0x2000000c
 8004904:	e000ed04 	.word	0xe000ed04

08004908 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800490e:	4b11      	ldr	r3, [pc, #68]	; (8004954 <vPortExitCritical+0x4c>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10a      	bne.n	800492c <vPortExitCritical+0x24>
	__asm volatile
 8004916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491a:	f383 8811 	msr	BASEPRI, r3
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f3bf 8f4f 	dsb	sy
 8004926:	607b      	str	r3, [r7, #4]
}
 8004928:	bf00      	nop
 800492a:	e7fe      	b.n	800492a <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800492c:	4b09      	ldr	r3, [pc, #36]	; (8004954 <vPortExitCritical+0x4c>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	3b01      	subs	r3, #1
 8004932:	4a08      	ldr	r2, [pc, #32]	; (8004954 <vPortExitCritical+0x4c>)
 8004934:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004936:	4b07      	ldr	r3, [pc, #28]	; (8004954 <vPortExitCritical+0x4c>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d105      	bne.n	800494a <vPortExitCritical+0x42>
 800493e:	2300      	movs	r3, #0
 8004940:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004948:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800494a:	bf00      	nop
 800494c:	370c      	adds	r7, #12
 800494e:	46bd      	mov	sp, r7
 8004950:	bc80      	pop	{r7}
 8004952:	4770      	bx	lr
 8004954:	2000000c 	.word	0x2000000c
	...

08004960 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004960:	f3ef 8009 	mrs	r0, PSP
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	4b0d      	ldr	r3, [pc, #52]	; (80049a0 <pxCurrentTCBConst>)
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004970:	6010      	str	r0, [r2, #0]
 8004972:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004976:	f04f 0050 	mov.w	r0, #80	; 0x50
 800497a:	f380 8811 	msr	BASEPRI, r0
 800497e:	f7ff fe01 	bl	8004584 <vTaskSwitchContext>
 8004982:	f04f 0000 	mov.w	r0, #0
 8004986:	f380 8811 	msr	BASEPRI, r0
 800498a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800498e:	6819      	ldr	r1, [r3, #0]
 8004990:	6808      	ldr	r0, [r1, #0]
 8004992:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004996:	f380 8809 	msr	PSP, r0
 800499a:	f3bf 8f6f 	isb	sy
 800499e:	4770      	bx	lr

080049a0 <pxCurrentTCBConst>:
 80049a0:	20000214 	.word	0x20000214
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80049a4:	bf00      	nop
 80049a6:	bf00      	nop

080049a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
	__asm volatile
 80049ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b2:	f383 8811 	msr	BASEPRI, r3
 80049b6:	f3bf 8f6f 	isb	sy
 80049ba:	f3bf 8f4f 	dsb	sy
 80049be:	607b      	str	r3, [r7, #4]
}
 80049c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80049c2:	f7ff fd21 	bl	8004408 <xTaskIncrementTick>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80049cc:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <SysTick_Handler+0x40>)
 80049ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	2300      	movs	r3, #0
 80049d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	f383 8811 	msr	BASEPRI, r3
}
 80049de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80049e0:	bf00      	nop
 80049e2:	3708      	adds	r7, #8
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	e000ed04 	.word	0xe000ed04

080049ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b08a      	sub	sp, #40	; 0x28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80049f4:	2300      	movs	r3, #0
 80049f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80049f8:	f7ff fc5c 	bl	80042b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80049fc:	4b58      	ldr	r3, [pc, #352]	; (8004b60 <pvPortMalloc+0x174>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004a04:	f000 f910 	bl	8004c28 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004a08:	4b56      	ldr	r3, [pc, #344]	; (8004b64 <pvPortMalloc+0x178>)
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4013      	ands	r3, r2
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	f040 808e 	bne.w	8004b32 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d01d      	beq.n	8004a58 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004a1c:	2208      	movs	r2, #8
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4413      	add	r3, r2
 8004a22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f003 0307 	and.w	r3, r3, #7
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d014      	beq.n	8004a58 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f023 0307 	bic.w	r3, r3, #7
 8004a34:	3308      	adds	r3, #8
 8004a36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <pvPortMalloc+0x6c>
	__asm volatile
 8004a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a46:	f383 8811 	msr	BASEPRI, r3
 8004a4a:	f3bf 8f6f 	isb	sy
 8004a4e:	f3bf 8f4f 	dsb	sy
 8004a52:	617b      	str	r3, [r7, #20]
}
 8004a54:	bf00      	nop
 8004a56:	e7fe      	b.n	8004a56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d069      	beq.n	8004b32 <pvPortMalloc+0x146>
 8004a5e:	4b42      	ldr	r3, [pc, #264]	; (8004b68 <pvPortMalloc+0x17c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d864      	bhi.n	8004b32 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004a68:	4b40      	ldr	r3, [pc, #256]	; (8004b6c <pvPortMalloc+0x180>)
 8004a6a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004a6c:	4b3f      	ldr	r3, [pc, #252]	; (8004b6c <pvPortMalloc+0x180>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a72:	e004      	b.n	8004a7e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a76:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d903      	bls.n	8004a90 <pvPortMalloc+0xa4>
 8004a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1f1      	bne.n	8004a74 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004a90:	4b33      	ldr	r3, [pc, #204]	; (8004b60 <pvPortMalloc+0x174>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d04b      	beq.n	8004b32 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2208      	movs	r2, #8
 8004aa0:	4413      	add	r3, r2
 8004aa2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	6a3b      	ldr	r3, [r7, #32]
 8004aaa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	1ad2      	subs	r2, r2, r3
 8004ab4:	2308      	movs	r3, #8
 8004ab6:	005b      	lsls	r3, r3, #1
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d91f      	bls.n	8004afc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004abc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <pvPortMalloc+0xf8>
	__asm volatile
 8004ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad2:	f383 8811 	msr	BASEPRI, r3
 8004ad6:	f3bf 8f6f 	isb	sy
 8004ada:	f3bf 8f4f 	dsb	sy
 8004ade:	613b      	str	r3, [r7, #16]
}
 8004ae0:	bf00      	nop
 8004ae2:	e7fe      	b.n	8004ae2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	1ad2      	subs	r2, r2, r3
 8004aec:	69bb      	ldr	r3, [r7, #24]
 8004aee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004af6:	69b8      	ldr	r0, [r7, #24]
 8004af8:	f000 f8f8 	bl	8004cec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004afc:	4b1a      	ldr	r3, [pc, #104]	; (8004b68 <pvPortMalloc+0x17c>)
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	4a18      	ldr	r2, [pc, #96]	; (8004b68 <pvPortMalloc+0x17c>)
 8004b08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b0a:	4b17      	ldr	r3, [pc, #92]	; (8004b68 <pvPortMalloc+0x17c>)
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	4b18      	ldr	r3, [pc, #96]	; (8004b70 <pvPortMalloc+0x184>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d203      	bcs.n	8004b1e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004b16:	4b14      	ldr	r3, [pc, #80]	; (8004b68 <pvPortMalloc+0x17c>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a15      	ldr	r2, [pc, #84]	; (8004b70 <pvPortMalloc+0x184>)
 8004b1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b20:	685a      	ldr	r2, [r3, #4]
 8004b22:	4b10      	ldr	r3, [pc, #64]	; (8004b64 <pvPortMalloc+0x178>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	431a      	orrs	r2, r3
 8004b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2e:	2200      	movs	r2, #0
 8004b30:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004b32:	f7ff fbcd 	bl	80042d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	f003 0307 	and.w	r3, r3, #7
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00a      	beq.n	8004b56 <pvPortMalloc+0x16a>
	__asm volatile
 8004b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b44:	f383 8811 	msr	BASEPRI, r3
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	60fb      	str	r3, [r7, #12]
}
 8004b52:	bf00      	nop
 8004b54:	e7fe      	b.n	8004b54 <pvPortMalloc+0x168>
	return pvReturn;
 8004b56:	69fb      	ldr	r3, [r7, #28]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3728      	adds	r7, #40	; 0x28
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	20000f40 	.word	0x20000f40
 8004b64:	20000f4c 	.word	0x20000f4c
 8004b68:	20000f44 	.word	0x20000f44
 8004b6c:	20000f38 	.word	0x20000f38
 8004b70:	20000f48 	.word	0x20000f48

08004b74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b086      	sub	sp, #24
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d048      	beq.n	8004c18 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004b86:	2308      	movs	r3, #8
 8004b88:	425b      	negs	r3, r3
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	4413      	add	r3, r2
 8004b8e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	4b21      	ldr	r3, [pc, #132]	; (8004c20 <vPortFree+0xac>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10a      	bne.n	8004bb8 <vPortFree+0x44>
	__asm volatile
 8004ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba6:	f383 8811 	msr	BASEPRI, r3
 8004baa:	f3bf 8f6f 	isb	sy
 8004bae:	f3bf 8f4f 	dsb	sy
 8004bb2:	60fb      	str	r3, [r7, #12]
}
 8004bb4:	bf00      	nop
 8004bb6:	e7fe      	b.n	8004bb6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00a      	beq.n	8004bd6 <vPortFree+0x62>
	__asm volatile
 8004bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc4:	f383 8811 	msr	BASEPRI, r3
 8004bc8:	f3bf 8f6f 	isb	sy
 8004bcc:	f3bf 8f4f 	dsb	sy
 8004bd0:	60bb      	str	r3, [r7, #8]
}
 8004bd2:	bf00      	nop
 8004bd4:	e7fe      	b.n	8004bd4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	4b11      	ldr	r3, [pc, #68]	; (8004c20 <vPortFree+0xac>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4013      	ands	r3, r2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d019      	beq.n	8004c18 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d115      	bne.n	8004c18 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	4b0b      	ldr	r3, [pc, #44]	; (8004c20 <vPortFree+0xac>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	43db      	mvns	r3, r3
 8004bf6:	401a      	ands	r2, r3
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004bfc:	f7ff fb5a 	bl	80042b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	4b07      	ldr	r3, [pc, #28]	; (8004c24 <vPortFree+0xb0>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4413      	add	r3, r2
 8004c0a:	4a06      	ldr	r2, [pc, #24]	; (8004c24 <vPortFree+0xb0>)
 8004c0c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c0e:	6938      	ldr	r0, [r7, #16]
 8004c10:	f000 f86c 	bl	8004cec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004c14:	f7ff fb5c 	bl	80042d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004c18:	bf00      	nop
 8004c1a:	3718      	adds	r7, #24
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	20000f4c 	.word	0x20000f4c
 8004c24:	20000f44 	.word	0x20000f44

08004c28 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004c2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004c32:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004c34:	4b27      	ldr	r3, [pc, #156]	; (8004cd4 <prvHeapInit+0xac>)
 8004c36:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f003 0307 	and.w	r3, r3, #7
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00c      	beq.n	8004c5c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	3307      	adds	r3, #7
 8004c46:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f023 0307 	bic.w	r3, r3, #7
 8004c4e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	4a1f      	ldr	r2, [pc, #124]	; (8004cd4 <prvHeapInit+0xac>)
 8004c58:	4413      	add	r3, r2
 8004c5a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004c60:	4a1d      	ldr	r2, [pc, #116]	; (8004cd8 <prvHeapInit+0xb0>)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004c66:	4b1c      	ldr	r3, [pc, #112]	; (8004cd8 <prvHeapInit+0xb0>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68ba      	ldr	r2, [r7, #8]
 8004c70:	4413      	add	r3, r2
 8004c72:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004c74:	2208      	movs	r2, #8
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	1a9b      	subs	r3, r3, r2
 8004c7a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 0307 	bic.w	r3, r3, #7
 8004c82:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	4a15      	ldr	r2, [pc, #84]	; (8004cdc <prvHeapInit+0xb4>)
 8004c88:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004c8a:	4b14      	ldr	r3, [pc, #80]	; (8004cdc <prvHeapInit+0xb4>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004c92:	4b12      	ldr	r3, [pc, #72]	; (8004cdc <prvHeapInit+0xb4>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2200      	movs	r2, #0
 8004c98:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	1ad2      	subs	r2, r2, r3
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004ca8:	4b0c      	ldr	r3, [pc, #48]	; (8004cdc <prvHeapInit+0xb4>)
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	4a0a      	ldr	r2, [pc, #40]	; (8004ce0 <prvHeapInit+0xb8>)
 8004cb6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	4a09      	ldr	r2, [pc, #36]	; (8004ce4 <prvHeapInit+0xbc>)
 8004cbe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004cc0:	4b09      	ldr	r3, [pc, #36]	; (8004ce8 <prvHeapInit+0xc0>)
 8004cc2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004cc6:	601a      	str	r2, [r3, #0]
}
 8004cc8:	bf00      	nop
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bc80      	pop	{r7}
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	20000338 	.word	0x20000338
 8004cd8:	20000f38 	.word	0x20000f38
 8004cdc:	20000f40 	.word	0x20000f40
 8004ce0:	20000f48 	.word	0x20000f48
 8004ce4:	20000f44 	.word	0x20000f44
 8004ce8:	20000f4c 	.word	0x20000f4c

08004cec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004cf4:	4b27      	ldr	r3, [pc, #156]	; (8004d94 <prvInsertBlockIntoFreeList+0xa8>)
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	e002      	b.n	8004d00 <prvInsertBlockIntoFreeList+0x14>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d8f7      	bhi.n	8004cfa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	68ba      	ldr	r2, [r7, #8]
 8004d14:	4413      	add	r3, r2
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d108      	bne.n	8004d2e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	685a      	ldr	r2, [r3, #4]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	441a      	add	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	441a      	add	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d118      	bne.n	8004d74 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	4b14      	ldr	r3, [pc, #80]	; (8004d98 <prvInsertBlockIntoFreeList+0xac>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d00d      	beq.n	8004d6a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	441a      	add	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	601a      	str	r2, [r3, #0]
 8004d68:	e008      	b.n	8004d7c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004d6a:	4b0b      	ldr	r3, [pc, #44]	; (8004d98 <prvInsertBlockIntoFreeList+0xac>)
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	601a      	str	r2, [r3, #0]
 8004d72:	e003      	b.n	8004d7c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d002      	beq.n	8004d8a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d8a:	bf00      	nop
 8004d8c:	3714      	adds	r7, #20
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bc80      	pop	{r7}
 8004d92:	4770      	bx	lr
 8004d94:	20000f38 	.word	0x20000f38
 8004d98:	20000f40 	.word	0x20000f40

08004d9c <SPI1SendByte>:
#include "stm32f1xx_hal.h"
#include "rc522.h"

extern SPI_HandleTypeDef hspi1;

uint8_t SPI1SendByte(uint8_t data) {
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b086      	sub	sp, #24
 8004da0:	af02      	add	r7, sp, #8
 8004da2:	4603      	mov	r3, r0
 8004da4:	71fb      	strb	r3, [r7, #7]
	unsigned char writeCommand[1];
	unsigned char readValue[1];
	
	writeCommand[0] = data;
 8004da6:	79fb      	ldrb	r3, [r7, #7]
 8004da8:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&writeCommand, (uint8_t*)&readValue, 1, 10);
 8004daa:	f107 0208 	add.w	r2, r7, #8
 8004dae:	f107 010c 	add.w	r1, r7, #12
 8004db2:	230a      	movs	r3, #10
 8004db4:	9300      	str	r3, [sp, #0]
 8004db6:	2301      	movs	r3, #1
 8004db8:	4803      	ldr	r0, [pc, #12]	; (8004dc8 <SPI1SendByte+0x2c>)
 8004dba:	f7fd feef 	bl	8002b9c <HAL_SPI_TransmitReceive>
	return readValue[0];
 8004dbe:	7a3b      	ldrb	r3, [r7, #8]

}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	20001058 	.word	0x20001058

08004dcc <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value) {
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	460a      	mov	r2, r1
 8004dd6:	71fb      	strb	r3, [r7, #7]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	71bb      	strb	r3, [r7, #6]
	cs_reset();
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2110      	movs	r1, #16
 8004de0:	4809      	ldr	r0, [pc, #36]	; (8004e08 <SPI1_WriteReg+0x3c>)
 8004de2:	f7fc ff5b 	bl	8001c9c <HAL_GPIO_WritePin>
	SPI1SendByte(address);
 8004de6:	79fb      	ldrb	r3, [r7, #7]
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7ff ffd7 	bl	8004d9c <SPI1SendByte>
	SPI1SendByte(value);
 8004dee:	79bb      	ldrb	r3, [r7, #6]
 8004df0:	4618      	mov	r0, r3
 8004df2:	f7ff ffd3 	bl	8004d9c <SPI1SendByte>
	cs_set();
 8004df6:	2201      	movs	r2, #1
 8004df8:	2110      	movs	r1, #16
 8004dfa:	4803      	ldr	r0, [pc, #12]	; (8004e08 <SPI1_WriteReg+0x3c>)
 8004dfc:	f7fc ff4e 	bl	8001c9c <HAL_GPIO_WritePin>
}
 8004e00:	bf00      	nop
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	40010800 	.word	0x40010800

08004e0c <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address) {
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	4603      	mov	r3, r0
 8004e14:	71fb      	strb	r3, [r7, #7]
	uint8_t	val;

	cs_reset();
 8004e16:	2200      	movs	r2, #0
 8004e18:	2110      	movs	r1, #16
 8004e1a:	480b      	ldr	r0, [pc, #44]	; (8004e48 <SPI1_ReadReg+0x3c>)
 8004e1c:	f7fc ff3e 	bl	8001c9c <HAL_GPIO_WritePin>
	SPI1SendByte(address);
 8004e20:	79fb      	ldrb	r3, [r7, #7]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7ff ffba 	bl	8004d9c <SPI1SendByte>
	val = SPI1SendByte(0x00);
 8004e28:	2000      	movs	r0, #0
 8004e2a:	f7ff ffb7 	bl	8004d9c <SPI1SendByte>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	73fb      	strb	r3, [r7, #15]
	cs_set();
 8004e32:	2201      	movs	r2, #1
 8004e34:	2110      	movs	r1, #16
 8004e36:	4804      	ldr	r0, [pc, #16]	; (8004e48 <SPI1_ReadReg+0x3c>)
 8004e38:	f7fc ff30 	bl	8001c9c <HAL_GPIO_WritePin>
	return val;
 8004e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	40010800 	.word	0x40010800

08004e4c <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	4603      	mov	r3, r0
 8004e54:	460a      	mov	r2, r1
 8004e56:	71fb      	strb	r3, [r7, #7]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	71bb      	strb	r3, [r7, #6]
	addr = (addr << 1) & 0x7E;															
 8004e5c:	79fb      	ldrb	r3, [r7, #7]
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004e66:	71fb      	strb	r3, [r7, #7]
  SPI1_WriteReg(addr, val);
 8004e68:	79ba      	ldrb	r2, [r7, #6]
 8004e6a:	79fb      	ldrb	r3, [r7, #7]
 8004e6c:	4611      	mov	r1, r2
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7ff ffac 	bl	8004dcc <SPI1_WriteReg>
}
 8004e74:	bf00      	nop
 8004e76:	3708      	adds	r7, #8
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	4603      	mov	r3, r0
 8004e84:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 8004e86:	79fb      	ldrb	r3, [r7, #7]
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	b25b      	sxtb	r3, r3
 8004e8c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004e90:	b25b      	sxtb	r3, r3
 8004e92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e96:	b25b      	sxtb	r3, r3
 8004e98:	71fb      	strb	r3, [r7, #7]
	val = SPI1_ReadReg(addr);
 8004e9a:	79fb      	ldrb	r3, [r7, #7]
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7ff ffb5 	bl	8004e0c <SPI1_ReadReg>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	73fb      	strb	r3, [r7, #15]
	return val;	
 8004ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <MFRC522_Check>:

uint8_t MFRC522_Check(uint8_t* id) {
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
	uint8_t status;
	status = MFRC522_Request(PICC_REQIDL, id);							// Find cards, return card type
 8004eb8:	6879      	ldr	r1, [r7, #4]
 8004eba:	2026      	movs	r0, #38	; 0x26
 8004ebc:	f000 f849 	bl	8004f52 <MFRC522_Request>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) status = MFRC522_Anticoll(id);			// Card detected. Anti-collision, return card serial number 4 bytes
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d104      	bne.n	8004ed4 <MFRC522_Check+0x24>
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f935 	bl	800513a <MFRC522_Anticoll>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	73fb      	strb	r3, [r7, #15]
	MFRC522_Halt();																					// Command card into hibernation
 8004ed4:	f000 f9f8 	bl	80052c8 <MFRC522_Halt>
	return status;
 8004ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3710      	adds	r7, #16
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}

08004ee2 <MFRC522_SetBitMask>:
		if (CardID[i] != CompareID[i]) return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b082      	sub	sp, #8
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	4603      	mov	r3, r0
 8004eea:	460a      	mov	r2, r1
 8004eec:	71fb      	strb	r3, [r7, #7]
 8004eee:	4613      	mov	r3, r2
 8004ef0:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 8004ef2:	79fb      	ldrb	r3, [r7, #7]
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f7ff ffc1 	bl	8004e7c <MFRC522_ReadRegister>
 8004efa:	4603      	mov	r3, r0
 8004efc:	461a      	mov	r2, r3
 8004efe:	79bb      	ldrb	r3, [r7, #6]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	79fb      	ldrb	r3, [r7, #7]
 8004f06:	4611      	mov	r1, r2
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7ff ff9f 	bl	8004e4c <MFRC522_WriteRegister>
}
 8004f0e:	bf00      	nop
 8004f10:	3708      	adds	r7, #8
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b082      	sub	sp, #8
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	460a      	mov	r2, r1
 8004f20:	71fb      	strb	r3, [r7, #7]
 8004f22:	4613      	mov	r3, r2
 8004f24:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 8004f26:	79fb      	ldrb	r3, [r7, #7]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7ff ffa7 	bl	8004e7c <MFRC522_ReadRegister>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	b25a      	sxtb	r2, r3
 8004f32:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004f36:	43db      	mvns	r3, r3
 8004f38:	b25b      	sxtb	r3, r3
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	b25b      	sxtb	r3, r3
 8004f3e:	b2da      	uxtb	r2, r3
 8004f40:	79fb      	ldrb	r3, [r7, #7]
 8004f42:	4611      	mov	r1, r2
 8004f44:	4618      	mov	r0, r3
 8004f46:	f7ff ff81 	bl	8004e4c <MFRC522_WriteRegister>
}
 8004f4a:	bf00      	nop
 8004f4c:	3708      	adds	r7, #8
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <MFRC522_Request>:

uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b086      	sub	sp, #24
 8004f56:	af02      	add	r7, sp, #8
 8004f58:	4603      	mov	r3, r0
 8004f5a:	6039      	str	r1, [r7, #0]
 8004f5c:	71fb      	strb	r3, [r7, #7]
	uint8_t status;  
	uint16_t backBits;																			// The received data bits

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		// TxLastBists = BitFramingReg[2..0]
 8004f5e:	2107      	movs	r1, #7
 8004f60:	200d      	movs	r0, #13
 8004f62:	f7ff ff73 	bl	8004e4c <MFRC522_WriteRegister>
	TagType[0] = reqMode;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	79fa      	ldrb	r2, [r7, #7]
 8004f6a:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8004f6c:	f107 030c 	add.w	r3, r7, #12
 8004f70:	9300      	str	r3, [sp, #0]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	2201      	movs	r2, #1
 8004f76:	6839      	ldr	r1, [r7, #0]
 8004f78:	200c      	movs	r0, #12
 8004f7a:	f000 f80f 	bl	8004f9c <MFRC522_ToCard>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
 8004f82:	7bfb      	ldrb	r3, [r7, #15]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d102      	bne.n	8004f8e <MFRC522_Request+0x3c>
 8004f88:	89bb      	ldrh	r3, [r7, #12]
 8004f8a:	2b10      	cmp	r3, #16
 8004f8c:	d001      	beq.n	8004f92 <MFRC522_Request+0x40>
 8004f8e:	2302      	movs	r3, #2
 8004f90:	73fb      	strb	r3, [r7, #15]
	return status;
 8004f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <MFRC522_ToCard>:

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 8004f9c:	b590      	push	{r4, r7, lr}
 8004f9e:	b087      	sub	sp, #28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60b9      	str	r1, [r7, #8]
 8004fa4:	607b      	str	r3, [r7, #4]
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	73fb      	strb	r3, [r7, #15]
 8004faa:	4613      	mov	r3, r2
 8004fac:	73bb      	strb	r3, [r7, #14]
	uint8_t status = MI_ERR;
 8004fae:	2302      	movs	r3, #2
 8004fb0:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8004fba:	7bfb      	ldrb	r3, [r7, #15]
 8004fbc:	2b0c      	cmp	r3, #12
 8004fbe:	d006      	beq.n	8004fce <MFRC522_ToCard+0x32>
 8004fc0:	2b0e      	cmp	r3, #14
 8004fc2:	d109      	bne.n	8004fd8 <MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 8004fc4:	2312      	movs	r3, #18
 8004fc6:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10;
 8004fc8:	2310      	movs	r3, #16
 8004fca:	757b      	strb	r3, [r7, #21]
			break;
 8004fcc:	e005      	b.n	8004fda <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77;
 8004fce:	2377      	movs	r3, #119	; 0x77
 8004fd0:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30;
 8004fd2:	2330      	movs	r3, #48	; 0x30
 8004fd4:	757b      	strb	r3, [r7, #21]
			break;
 8004fd6:	e000      	b.n	8004fda <MFRC522_ToCard+0x3e>
		}
		default:
		break;
 8004fd8:	bf00      	nop
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 8004fda:	7dbb      	ldrb	r3, [r7, #22]
 8004fdc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	2002      	movs	r0, #2
 8004fe6:	f7ff ff31 	bl	8004e4c <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 8004fea:	2180      	movs	r1, #128	; 0x80
 8004fec:	2004      	movs	r0, #4
 8004fee:	f7ff ff92 	bl	8004f16 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8004ff2:	2180      	movs	r1, #128	; 0x80
 8004ff4:	200a      	movs	r0, #10
 8004ff6:	f7ff ff74 	bl	8004ee2 <MFRC522_SetBitMask>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	2001      	movs	r0, #1
 8004ffe:	f7ff ff25 	bl	8004e4c <MFRC522_WriteRegister>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 8005002:	2300      	movs	r3, #0
 8005004:	827b      	strh	r3, [r7, #18]
 8005006:	e00a      	b.n	800501e <MFRC522_ToCard+0x82>
 8005008:	8a7b      	ldrh	r3, [r7, #18]
 800500a:	68ba      	ldr	r2, [r7, #8]
 800500c:	4413      	add	r3, r2
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	4619      	mov	r1, r3
 8005012:	2009      	movs	r0, #9
 8005014:	f7ff ff1a 	bl	8004e4c <MFRC522_WriteRegister>
 8005018:	8a7b      	ldrh	r3, [r7, #18]
 800501a:	3301      	adds	r3, #1
 800501c:	827b      	strh	r3, [r7, #18]
 800501e:	7bbb      	ldrb	r3, [r7, #14]
 8005020:	b29b      	uxth	r3, r3
 8005022:	8a7a      	ldrh	r2, [r7, #18]
 8005024:	429a      	cmp	r2, r3
 8005026:	d3ef      	bcc.n	8005008 <MFRC522_ToCard+0x6c>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 8005028:	7bfb      	ldrb	r3, [r7, #15]
 800502a:	4619      	mov	r1, r3
 800502c:	2001      	movs	r0, #1
 800502e:	f7ff ff0d 	bl	8004e4c <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		// StartSend=1,transmission of data starts 
 8005032:	7bfb      	ldrb	r3, [r7, #15]
 8005034:	2b0c      	cmp	r3, #12
 8005036:	d103      	bne.n	8005040 <MFRC522_ToCard+0xa4>
 8005038:	2180      	movs	r1, #128	; 0x80
 800503a:	200d      	movs	r0, #13
 800503c:	f7ff ff51 	bl	8004ee2 <MFRC522_SetBitMask>

	// Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8005040:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8005044:	827b      	strh	r3, [r7, #18]
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 8005046:	2004      	movs	r0, #4
 8005048:	f7ff ff18 	bl	8004e7c <MFRC522_ReadRegister>
 800504c:	4603      	mov	r3, r0
 800504e:	753b      	strb	r3, [r7, #20]
		i--;
 8005050:	8a7b      	ldrh	r3, [r7, #18]
 8005052:	3b01      	subs	r3, #1
 8005054:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8005056:	8a7b      	ldrh	r3, [r7, #18]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00a      	beq.n	8005072 <MFRC522_ToCard+0xd6>
 800505c:	7d3b      	ldrb	r3, [r7, #20]
 800505e:	f003 0301 	and.w	r3, r3, #1
 8005062:	2b00      	cmp	r3, #0
 8005064:	d105      	bne.n	8005072 <MFRC522_ToCard+0xd6>
 8005066:	7d3a      	ldrb	r2, [r7, #20]
 8005068:	7d7b      	ldrb	r3, [r7, #21]
 800506a:	4013      	ands	r3, r2
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d0e9      	beq.n	8005046 <MFRC522_ToCard+0xaa>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);																// StartSend=0
 8005072:	2180      	movs	r1, #128	; 0x80
 8005074:	200d      	movs	r0, #13
 8005076:	f7ff ff4e 	bl	8004f16 <MFRC522_ClearBitMask>

	if (i != 0)  {
 800507a:	8a7b      	ldrh	r3, [r7, #18]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d057      	beq.n	8005130 <MFRC522_ToCard+0x194>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 8005080:	2006      	movs	r0, #6
 8005082:	f7ff fefb 	bl	8004e7c <MFRC522_ReadRegister>
 8005086:	4603      	mov	r3, r0
 8005088:	f003 031b 	and.w	r3, r3, #27
 800508c:	2b00      	cmp	r3, #0
 800508e:	d14d      	bne.n	800512c <MFRC522_ToCard+0x190>
			status = MI_OK;
 8005090:	2300      	movs	r3, #0
 8005092:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01) status = MI_NOTAGERR;
 8005094:	7d3a      	ldrb	r2, [r7, #20]
 8005096:	7dbb      	ldrb	r3, [r7, #22]
 8005098:	4013      	ands	r3, r2
 800509a:	b2db      	uxtb	r3, r3
 800509c:	f003 0301 	and.w	r3, r3, #1
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <MFRC522_ToCard+0x10c>
 80050a4:	2301      	movs	r3, #1
 80050a6:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 80050a8:	7bfb      	ldrb	r3, [r7, #15]
 80050aa:	2b0c      	cmp	r3, #12
 80050ac:	d140      	bne.n	8005130 <MFRC522_ToCard+0x194>
				n = MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 80050ae:	200a      	movs	r0, #10
 80050b0:	f7ff fee4 	bl	8004e7c <MFRC522_ReadRegister>
 80050b4:	4603      	mov	r3, r0
 80050b6:	753b      	strb	r3, [r7, #20]
				lastBits = MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 80050b8:	200c      	movs	r0, #12
 80050ba:	f7ff fedf 	bl	8004e7c <MFRC522_ReadRegister>
 80050be:	4603      	mov	r3, r0
 80050c0:	f003 0307 	and.w	r3, r3, #7
 80050c4:	747b      	strb	r3, [r7, #17]
				if (lastBits) *backLen = (n-1)*8+lastBits; else *backLen = n*8;
 80050c6:	7c7b      	ldrb	r3, [r7, #17]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d00b      	beq.n	80050e4 <MFRC522_ToCard+0x148>
 80050cc:	7d3b      	ldrb	r3, [r7, #20]
 80050ce:	3b01      	subs	r3, #1
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	7c7b      	ldrb	r3, [r7, #17]
 80050d8:	b29b      	uxth	r3, r3
 80050da:	4413      	add	r3, r2
 80050dc:	b29a      	uxth	r2, r3
 80050de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050e0:	801a      	strh	r2, [r3, #0]
 80050e2:	e005      	b.n	80050f0 <MFRC522_ToCard+0x154>
 80050e4:	7d3b      	ldrb	r3, [r7, #20]
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	00db      	lsls	r3, r3, #3
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ee:	801a      	strh	r2, [r3, #0]
				if (n == 0) n = 1;
 80050f0:	7d3b      	ldrb	r3, [r7, #20]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <MFRC522_ToCard+0x15e>
 80050f6:	2301      	movs	r3, #1
 80050f8:	753b      	strb	r3, [r7, #20]
				if (n > MFRC522_MAX_LEN) n = MFRC522_MAX_LEN;
 80050fa:	7d3b      	ldrb	r3, [r7, #20]
 80050fc:	2b10      	cmp	r3, #16
 80050fe:	d901      	bls.n	8005104 <MFRC522_ToCard+0x168>
 8005100:	2310      	movs	r3, #16
 8005102:	753b      	strb	r3, [r7, #20]
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
 8005104:	2300      	movs	r3, #0
 8005106:	827b      	strh	r3, [r7, #18]
 8005108:	e00a      	b.n	8005120 <MFRC522_ToCard+0x184>
 800510a:	8a7b      	ldrh	r3, [r7, #18]
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	18d4      	adds	r4, r2, r3
 8005110:	2009      	movs	r0, #9
 8005112:	f7ff feb3 	bl	8004e7c <MFRC522_ReadRegister>
 8005116:	4603      	mov	r3, r0
 8005118:	7023      	strb	r3, [r4, #0]
 800511a:	8a7b      	ldrh	r3, [r7, #18]
 800511c:	3301      	adds	r3, #1
 800511e:	827b      	strh	r3, [r7, #18]
 8005120:	7d3b      	ldrb	r3, [r7, #20]
 8005122:	b29b      	uxth	r3, r3
 8005124:	8a7a      	ldrh	r2, [r7, #18]
 8005126:	429a      	cmp	r2, r3
 8005128:	d3ef      	bcc.n	800510a <MFRC522_ToCard+0x16e>
 800512a:	e001      	b.n	8005130 <MFRC522_ToCard+0x194>
			}
		} else status = MI_ERR;
 800512c:	2302      	movs	r3, #2
 800512e:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 8005130:	7dfb      	ldrb	r3, [r7, #23]
}
 8005132:	4618      	mov	r0, r3
 8005134:	371c      	adds	r7, #28
 8005136:	46bd      	mov	sp, r7
 8005138:	bd90      	pop	{r4, r7, pc}

0800513a <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 800513a:	b580      	push	{r7, lr}
 800513c:	b086      	sub	sp, #24
 800513e:	af02      	add	r7, sp, #8
 8005140:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8005142:	2300      	movs	r3, #0
 8005144:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);												// TxLastBists = BitFramingReg[2..0]
 8005146:	2100      	movs	r1, #0
 8005148:	200d      	movs	r0, #13
 800514a:	f7ff fe7f 	bl	8004e4c <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2293      	movs	r2, #147	; 0x93
 8005152:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3301      	adds	r3, #1
 8005158:	2220      	movs	r2, #32
 800515a:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 800515c:	f107 030a 	add.w	r3, r7, #10
 8005160:	9300      	str	r3, [sp, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	6879      	ldr	r1, [r7, #4]
 8005168:	200c      	movs	r0, #12
 800516a:	f7ff ff17 	bl	8004f9c <MFRC522_ToCard>
 800516e:	4603      	mov	r3, r0
 8005170:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 8005172:	7bfb      	ldrb	r3, [r7, #15]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d118      	bne.n	80051aa <MFRC522_Anticoll+0x70>
		// Check card serial number
		for (i = 0; i < 4; i++) serNumCheck ^= serNum[i];
 8005178:	2300      	movs	r3, #0
 800517a:	73bb      	strb	r3, [r7, #14]
 800517c:	e009      	b.n	8005192 <MFRC522_Anticoll+0x58>
 800517e:	7bbb      	ldrb	r3, [r7, #14]
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	4413      	add	r3, r2
 8005184:	781a      	ldrb	r2, [r3, #0]
 8005186:	7b7b      	ldrb	r3, [r7, #13]
 8005188:	4053      	eors	r3, r2
 800518a:	737b      	strb	r3, [r7, #13]
 800518c:	7bbb      	ldrb	r3, [r7, #14]
 800518e:	3301      	adds	r3, #1
 8005190:	73bb      	strb	r3, [r7, #14]
 8005192:	7bbb      	ldrb	r3, [r7, #14]
 8005194:	2b03      	cmp	r3, #3
 8005196:	d9f2      	bls.n	800517e <MFRC522_Anticoll+0x44>
		if (serNumCheck != serNum[i]) status = MI_ERR;
 8005198:	7bbb      	ldrb	r3, [r7, #14]
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	4413      	add	r3, r2
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	7b7a      	ldrb	r2, [r7, #13]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d001      	beq.n	80051aa <MFRC522_Anticoll+0x70>
 80051a6:	2302      	movs	r3, #2
 80051a8:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 80051aa:	7bfb      	ldrb	r3, [r7, #15]
} 
 80051ac:	4618      	mov	r0, r3
 80051ae:	3710      	adds	r7, #16
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 80051b4:	b590      	push	{r4, r7, lr}
 80051b6:	b087      	sub	sp, #28
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	460b      	mov	r3, r1
 80051be:	607a      	str	r2, [r7, #4]
 80051c0:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);													// CRCIrq = 0
 80051c2:	2104      	movs	r1, #4
 80051c4:	2005      	movs	r0, #5
 80051c6:	f7ff fea6 	bl	8004f16 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);													// Clear the FIFO pointer
 80051ca:	2180      	movs	r1, #128	; 0x80
 80051cc:	200a      	movs	r0, #10
 80051ce:	f7ff fe88 	bl	8004ee2 <MFRC522_SetBitMask>
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO	
	for (i = 0; i < len; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 80051d2:	2300      	movs	r3, #0
 80051d4:	75fb      	strb	r3, [r7, #23]
 80051d6:	e00a      	b.n	80051ee <MFRC522_CalculateCRC+0x3a>
 80051d8:	7dfb      	ldrb	r3, [r7, #23]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	4413      	add	r3, r2
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	4619      	mov	r1, r3
 80051e2:	2009      	movs	r0, #9
 80051e4:	f7ff fe32 	bl	8004e4c <MFRC522_WriteRegister>
 80051e8:	7dfb      	ldrb	r3, [r7, #23]
 80051ea:	3301      	adds	r3, #1
 80051ec:	75fb      	strb	r3, [r7, #23]
 80051ee:	7dfa      	ldrb	r2, [r7, #23]
 80051f0:	7afb      	ldrb	r3, [r7, #11]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d3f0      	bcc.n	80051d8 <MFRC522_CalculateCRC+0x24>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 80051f6:	2103      	movs	r1, #3
 80051f8:	2001      	movs	r0, #1
 80051fa:	f7ff fe27 	bl	8004e4c <MFRC522_WriteRegister>

	// Wait CRC calculation is complete
	i = 0xFF;
 80051fe:	23ff      	movs	r3, #255	; 0xff
 8005200:	75fb      	strb	r3, [r7, #23]
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 8005202:	2005      	movs	r0, #5
 8005204:	f7ff fe3a 	bl	8004e7c <MFRC522_ReadRegister>
 8005208:	4603      	mov	r3, r0
 800520a:	75bb      	strb	r3, [r7, #22]
		i--;
 800520c:	7dfb      	ldrb	r3, [r7, #23]
 800520e:	3b01      	subs	r3, #1
 8005210:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));																						// CRCIrq = 1
 8005212:	7dfb      	ldrb	r3, [r7, #23]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d004      	beq.n	8005222 <MFRC522_CalculateCRC+0x6e>
 8005218:	7dbb      	ldrb	r3, [r7, #22]
 800521a:	f003 0304 	and.w	r3, r3, #4
 800521e:	2b00      	cmp	r3, #0
 8005220:	d0ef      	beq.n	8005202 <MFRC522_CalculateCRC+0x4e>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 8005222:	2022      	movs	r0, #34	; 0x22
 8005224:	f7ff fe2a 	bl	8004e7c <MFRC522_ReadRegister>
 8005228:	4603      	mov	r3, r0
 800522a:	461a      	mov	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	701a      	strb	r2, [r3, #0]
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	1c5c      	adds	r4, r3, #1
 8005234:	2021      	movs	r0, #33	; 0x21
 8005236:	f7ff fe21 	bl	8004e7c <MFRC522_ReadRegister>
 800523a:	4603      	mov	r3, r0
 800523c:	7023      	strb	r3, [r4, #0]
}
 800523e:	bf00      	nop
 8005240:	371c      	adds	r7, #28
 8005242:	46bd      	mov	sp, r7
 8005244:	bd90      	pop	{r4, r7, pc}

08005246 <MFRC522_Init>:
		if ((status != MI_OK) || (recvBits != 4) || ((buff[0] & 0x0F) != 0x0A)) status = MI_ERR;
	}
	return status;
}

void MFRC522_Init(void) {
 8005246:	b580      	push	{r7, lr}
 8005248:	af00      	add	r7, sp, #0
	MFRC522_Reset();
 800524a:	f000 f820 	bl	800528e <MFRC522_Reset>
	MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 800524e:	218d      	movs	r1, #141	; 0x8d
 8005250:	202a      	movs	r0, #42	; 0x2a
 8005252:	f7ff fdfb 	bl	8004e4c <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 8005256:	213e      	movs	r1, #62	; 0x3e
 8005258:	202b      	movs	r0, #43	; 0x2b
 800525a:	f7ff fdf7 	bl	8004e4c <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);           
 800525e:	211e      	movs	r1, #30
 8005260:	202d      	movs	r0, #45	; 0x2d
 8005262:	f7ff fdf3 	bl	8004e4c <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 8005266:	2100      	movs	r1, #0
 8005268:	202c      	movs	r0, #44	; 0x2c
 800526a:	f7ff fdef 	bl	8004e4c <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);				// 48dB gain	
 800526e:	2170      	movs	r1, #112	; 0x70
 8005270:	2026      	movs	r0, #38	; 0x26
 8005272:	f7ff fdeb 	bl	8004e4c <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8005276:	2140      	movs	r1, #64	; 0x40
 8005278:	2015      	movs	r0, #21
 800527a:	f7ff fde7 	bl	8004e4c <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 800527e:	213d      	movs	r1, #61	; 0x3d
 8005280:	2011      	movs	r0, #17
 8005282:	f7ff fde3 	bl	8004e4c <MFRC522_WriteRegister>
	MFRC522_AntennaOn();																		// Open the antenna
 8005286:	f000 f80a 	bl	800529e <MFRC522_AntennaOn>
}
 800528a:	bf00      	nop
 800528c:	bd80      	pop	{r7, pc}

0800528e <MFRC522_Reset>:

void MFRC522_Reset(void) {
 800528e:	b580      	push	{r7, lr}
 8005290:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 8005292:	210f      	movs	r1, #15
 8005294:	2001      	movs	r0, #1
 8005296:	f7ff fdd9 	bl	8004e4c <MFRC522_WriteRegister>
}
 800529a:	bf00      	nop
 800529c:	bd80      	pop	{r7, pc}

0800529e <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 800529e:	b580      	push	{r7, lr}
 80052a0:	b082      	sub	sp, #8
 80052a2:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 80052a4:	2014      	movs	r0, #20
 80052a6:	f7ff fde9 	bl	8004e7c <MFRC522_ReadRegister>
 80052aa:	4603      	mov	r3, r0
 80052ac:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 80052ae:	79fb      	ldrb	r3, [r7, #7]
 80052b0:	f003 0303 	and.w	r3, r3, #3
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d103      	bne.n	80052c0 <MFRC522_AntennaOn+0x22>
 80052b8:	2103      	movs	r1, #3
 80052ba:	2014      	movs	r0, #20
 80052bc:	f7ff fe11 	bl	8004ee2 <MFRC522_SetBitMask>
}
 80052c0:	bf00      	nop
 80052c2:	3708      	adds	r7, #8
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <MFRC522_Halt>:

void MFRC522_AntennaOff(void) {
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void) {
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4]; 

	buff[0] = PICC_HALT;
 80052ce:	2350      	movs	r3, #80	; 0x50
 80052d0:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 80052d2:	2300      	movs	r3, #0
 80052d4:	707b      	strb	r3, [r7, #1]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 80052d6:	463b      	mov	r3, r7
 80052d8:	1c9a      	adds	r2, r3, #2
 80052da:	463b      	mov	r3, r7
 80052dc:	2102      	movs	r1, #2
 80052de:	4618      	mov	r0, r3
 80052e0:	f7ff ff68 	bl	80051b4 <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 80052e4:	463a      	mov	r2, r7
 80052e6:	4639      	mov	r1, r7
 80052e8:	1dbb      	adds	r3, r7, #6
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	4613      	mov	r3, r2
 80052ee:	2204      	movs	r2, #4
 80052f0:	200c      	movs	r0, #12
 80052f2:	f7ff fe53 	bl	8004f9c <MFRC522_ToCard>
}
 80052f6:	bf00      	nop
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <ST7565_Select>:


uint8_t ST7565_buffer[SCREEN_WIDTH * SCREEN_HEIGHT / 8];
// extern enum {WHITE = 0, BLACK = 1} color_t;

void ST7565_Select(void) {
 80052fe:	b480      	push	{r7}
 8005300:	af00      	add	r7, sp, #0
				CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
			#endif
			//-----------------------------------------------------
	#endif
	
}
 8005302:	bf00      	nop
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr

0800530a <ST7565_Unselect>:
void ST7565_Unselect(void) {
 800530a:	b480      	push	{r7}
 800530c:	af00      	add	r7, sp, #0
					 CS_GPIO_Port->BSRR = CS_Pin;
			#endif
			//-----------------------------------------------------
	#endif
	
}
 800530e:	bf00      	nop
 8005310:	46bd      	mov	sp, r7
 8005312:	bc80      	pop	{r7}
 8005314:	4770      	bx	lr
	...

08005318 <ST7565_Reset>:

void ST7565_Reset( void ){  
 8005318:	b580      	push	{r7, lr}
 800531a:	af00      	add	r7, sp, #0
	
 HAL_GPIO_WritePin( RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET );
 800531c:	2200      	movs	r2, #0
 800531e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005322:	4808      	ldr	r0, [pc, #32]	; (8005344 <ST7565_Reset+0x2c>)
 8005324:	f7fc fcba 	bl	8001c9c <HAL_GPIO_WritePin>
 HAL_Delay( 10 ); 
 8005328:	200a      	movs	r0, #10
 800532a:	f7fc fa2f 	bl	800178c <HAL_Delay>
	
 HAL_GPIO_WritePin( RES_GPIO_Port, RES_Pin, GPIO_PIN_SET );
 800532e:	2201      	movs	r2, #1
 8005330:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005334:	4803      	ldr	r0, [pc, #12]	; (8005344 <ST7565_Reset+0x2c>)
 8005336:	f7fc fcb1 	bl	8001c9c <HAL_GPIO_WritePin>
 HAL_Delay( 10 );  
 800533a:	200a      	movs	r0, #10
 800533c:	f7fc fa26 	bl	800178c <HAL_Delay>
}
 8005340:	bf00      	nop
 8005342:	bd80      	pop	{r7, pc}
 8005344:	40010800 	.word	0x40010800

08005348 <ST7565_w_dat>:

void ST7565_w_dat( uint8_t Dat ){  
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	4603      	mov	r3, r0
 8005350:	71fb      	strb	r3, [r7, #7]
	
	//--     HAL ------------------	
	#ifdef ST7565_SPI_HAL
	
		 HAL_SPI_Transmit(&ST7565_SPI_HAL, &Dat, 1, HAL_MAX_DELAY);
 8005352:	1df9      	adds	r1, r7, #7
 8005354:	f04f 33ff 	mov.w	r3, #4294967295
 8005358:	2201      	movs	r2, #1
 800535a:	4807      	ldr	r0, [pc, #28]	; (8005378 <ST7565_w_dat+0x30>)
 800535c:	f7fd fae2 	bl	8002924 <HAL_SPI_Transmit>
		 while(HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY){};
 8005360:	bf00      	nop
 8005362:	4805      	ldr	r0, [pc, #20]	; (8005378 <ST7565_w_dat+0x30>)
 8005364:	f7fd fdbc 	bl	8002ee0 <HAL_SPI_GetState>
 8005368:	4603      	mov	r3, r0
 800536a:	2b01      	cmp	r3, #1
 800536c:	d1f9      	bne.n	8005362 <ST7565_w_dat+0x1a>
*/		//================================================================================
		
	#endif
	//-----------------------------------------------------------------------------------
	
}  
 800536e:	bf00      	nop
 8005370:	bf00      	nop
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	20000f5c 	.word	0x20000f5c

0800537c <ST7565_w_cmd>:

void ST7565_w_cmd( uint8_t Command ){  
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af00      	add	r7, sp, #0
 8005382:	4603      	mov	r3, r0
 8005384:	71fb      	strb	r3, [r7, #7]
	
	//--     HAL ------------------	
	#ifdef ST7565_SPI_HAL
		
		// pin DC LOW
		 HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8005386:	2200      	movs	r2, #0
 8005388:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800538c:	480d      	ldr	r0, [pc, #52]	; (80053c4 <ST7565_w_cmd+0x48>)
 800538e:	f7fc fc85 	bl	8001c9c <HAL_GPIO_WritePin>
		 
		 HAL_SPI_Transmit(&ST7565_SPI_HAL, &Command, 1, HAL_MAX_DELAY);
 8005392:	1df9      	adds	r1, r7, #7
 8005394:	f04f 33ff 	mov.w	r3, #4294967295
 8005398:	2201      	movs	r2, #1
 800539a:	480b      	ldr	r0, [pc, #44]	; (80053c8 <ST7565_w_cmd+0x4c>)
 800539c:	f7fd fac2 	bl	8002924 <HAL_SPI_Transmit>
		 while(HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY){};
 80053a0:	bf00      	nop
 80053a2:	4809      	ldr	r0, [pc, #36]	; (80053c8 <ST7565_w_cmd+0x4c>)
 80053a4:	f7fd fd9c 	bl	8002ee0 <HAL_SPI_GetState>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d1f9      	bne.n	80053a2 <ST7565_w_cmd+0x26>
		 
		 // pin DC HIGH
		 HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80053ae:	2201      	movs	r2, #1
 80053b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80053b4:	4803      	ldr	r0, [pc, #12]	; (80053c4 <ST7565_w_cmd+0x48>)
 80053b6:	f7fc fc71 	bl	8001c9c <HAL_GPIO_WritePin>
		DC_GPIO_Port->BSRR = DC_Pin;
		
	#endif
	//-----------------------------------------------------------------------------------
	
} 
 80053ba:	bf00      	nop
 80053bc:	3708      	adds	r7, #8
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	40010800 	.word	0x40010800
 80053c8:	20000f5c 	.word	0x20000f5c

080053cc <ST7565_Display_fill>:

void ST7565_Display_fill( uint8_t fill ){  
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	4603      	mov	r3, r0
 80053d4:	71fb      	strb	r3, [r7, #7]
	
	uint8_t page,column;  
	
	memset( ST7565_buffer, (uint8_t)fill, ( SCREEN_WIDTH * SCREEN_HEIGHT / 8 ) );	//      0x00
 80053d6:	79fb      	ldrb	r3, [r7, #7]
 80053d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80053dc:	4619      	mov	r1, r3
 80053de:	4815      	ldr	r0, [pc, #84]	; (8005434 <ST7565_Display_fill+0x68>)
 80053e0:	f000 fb16 	bl	8005a10 <memset>
	
	ST7565_Select();
 80053e4:	f7ff ff8b 	bl	80052fe <ST7565_Select>
	
	for( page=0xB7; page>=0xB0; page-- ){
 80053e8:	23b7      	movs	r3, #183	; 0xb7
 80053ea:	73fb      	strb	r3, [r7, #15]
 80053ec:	e019      	b.n	8005422 <ST7565_Display_fill+0x56>
		
		ST7565_w_cmd(page);  //set page address   
 80053ee:	7bfb      	ldrb	r3, [r7, #15]
 80053f0:	4618      	mov	r0, r3
 80053f2:	f7ff ffc3 	bl	800537c <ST7565_w_cmd>
		ST7565_w_cmd(0x10);  //set Column address MSB   
 80053f6:	2010      	movs	r0, #16
 80053f8:	f7ff ffc0 	bl	800537c <ST7565_w_cmd>
		ST7565_w_cmd(0x00);  //set column address LSB   
 80053fc:	2000      	movs	r0, #0
 80053fe:	f7ff ffbd 	bl	800537c <ST7565_w_cmd>
		for( column=0; column<131; column++ ){  
 8005402:	2300      	movs	r3, #0
 8005404:	73bb      	strb	r3, [r7, #14]
 8005406:	e006      	b.n	8005416 <ST7565_Display_fill+0x4a>
			ST7565_w_dat(fill);  
 8005408:	79fb      	ldrb	r3, [r7, #7]
 800540a:	4618      	mov	r0, r3
 800540c:	f7ff ff9c 	bl	8005348 <ST7565_w_dat>
		for( column=0; column<131; column++ ){  
 8005410:	7bbb      	ldrb	r3, [r7, #14]
 8005412:	3301      	adds	r3, #1
 8005414:	73bb      	strb	r3, [r7, #14]
 8005416:	7bbb      	ldrb	r3, [r7, #14]
 8005418:	2b82      	cmp	r3, #130	; 0x82
 800541a:	d9f5      	bls.n	8005408 <ST7565_Display_fill+0x3c>
	for( page=0xB7; page>=0xB0; page-- ){
 800541c:	7bfb      	ldrb	r3, [r7, #15]
 800541e:	3b01      	subs	r3, #1
 8005420:	73fb      	strb	r3, [r7, #15]
 8005422:	7bfb      	ldrb	r3, [r7, #15]
 8005424:	2baf      	cmp	r3, #175	; 0xaf
 8005426:	d8e2      	bhi.n	80053ee <ST7565_Display_fill+0x22>
        }  
    }
		
	ST7565_Unselect();
 8005428:	f7ff ff6f 	bl	800530a <ST7565_Unselect>
}
 800542c:	bf00      	nop
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	20001140 	.word	0x20001140

08005438 <ST7565_Init>:

void ST7565_Init( void ){  
 8005438:	b580      	push	{r7, lr}
 800543a:	af00      	add	r7, sp, #0
	
	ST7565_Select();
 800543c:	f7ff ff5f 	bl	80052fe <ST7565_Select>
	
	ST7565_Reset();
 8005440:	f7ff ff6a 	bl	8005318 <ST7565_Reset>

	//    ( 1/7  1/9 )     -	
	ST7565_w_cmd( CMD_SET_BIAS_9 );    // CMD_SET_BIAS_7   1/7    CMD_SET_BIAS_9  1/9
 8005444:	20a2      	movs	r0, #162	; 0xa2
 8005446:	f7ff ff99 	bl	800537c <ST7565_w_cmd>
	
	HAL_Delay(1);
 800544a:	2001      	movs	r0, #1
 800544c:	f7fc f99e 	bl	800178c <HAL_Delay>
	//        
	#if defined (SCREEN_ORIENTATION_180)
		ST7565_w_cmd( CMD_SET_ADC_REVERSE );    	//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
		ST7565_w_cmd( CMD_SET_COM_NORMAL );    		//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
	#else
		ST7565_w_cmd( CMD_SET_ADC_NORMAL );    		//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
 8005450:	20a0      	movs	r0, #160	; 0xa0
 8005452:	f7ff ff93 	bl	800537c <ST7565_w_cmd>
		ST7565_w_cmd( CMD_SET_COM_REVERSE );    	//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
 8005456:	20c8      	movs	r0, #200	; 0xc8
 8005458:	f7ff ff90 	bl	800537c <ST7565_w_cmd>
	#endif		
	//---------------------------------------------------------------------------------------------	
	
	HAL_Delay(1);
 800545c:	2001      	movs	r0, #1
 800545e:	f7fc f995 	bl	800178c <HAL_Delay>
	
	//      7 ( 0..7)	
	ST7565_w_cmd( CMD_SET_RESISTOR_RATIO | 0x7 );    //Regulator Resistor Selection   
 8005462:	2027      	movs	r0, #39	; 0x27
 8005464:	f7ff ff8a 	bl	800537c <ST7565_w_cmd>
	
	HAL_Delay(1);
 8005468:	2001      	movs	r0, #1
 800546a:	f7fc f98f 	bl	800178c <HAL_Delay>
	
	//  ,    	( 0..7)
	ST7565_w_cmd( CMD_SET_POWER_CONTROL | 0x7 );
 800546e:	202f      	movs	r0, #47	; 0x2f
 8005470:	f7ff ff84 	bl	800537c <ST7565_w_cmd>
		
	HAL_Delay(1);
 8005474:	2001      	movs	r0, #1
 8005476:	f7fc f989 	bl	800178c <HAL_Delay>

	//     	
	ST7565_w_cmd( CMD_SET_VOLUME_FIRST );    //Electronic Volume   
 800547a:	2081      	movs	r0, #129	; 0x81
 800547c:	f7ff ff7e 	bl	800537c <ST7565_w_cmd>
	ST7565_w_cmd( 19 );	//    0..63.
 8005480:	2013      	movs	r0, #19
 8005482:	f7ff ff7b 	bl	800537c <ST7565_w_cmd>
	
	HAL_Delay(1);
 8005486:	2001      	movs	r0, #1
 8005488:	f7fc f980 	bl	800178c <HAL_Delay>
	
	ST7565_w_cmd( CMD_SET_DISP_START_LINE );
 800548c:	2040      	movs	r0, #64	; 0x40
 800548e:	f7ff ff75 	bl	800537c <ST7565_w_cmd>
 
	HAL_Delay(1);
 8005492:	2001      	movs	r0, #1
 8005494:	f7fc f97a 	bl	800178c <HAL_Delay>

	// CMD_DISPLAY_ON  CMD_DISPLAY_OFF
	ST7565_w_cmd( CMD_DISPLAY_ON );    		//Display on   
 8005498:	20af      	movs	r0, #175	; 0xaf
 800549a:	f7ff ff6f 	bl	800537c <ST7565_w_cmd>
 
	//   CMD_SET_DISP_NORMAL - OFF    CMD_SET_DISP_REVERSE - ON
	ST7565_w_cmd( CMD_SET_DISP_NORMAL );
 800549e:	20a6      	movs	r0, #166	; 0xa6
 80054a0:	f7ff ff6c 	bl	800537c <ST7565_w_cmd>
	
	HAL_Delay(1);
 80054a4:	2001      	movs	r0, #1
 80054a6:	f7fc f971 	bl	800178c <HAL_Delay>
	
	ST7565_Display_fill( 0x00 );
 80054aa:	2000      	movs	r0, #0
 80054ac:	f7ff ff8e 	bl	80053cc <ST7565_Display_fill>
	
	ST7565_Unselect();
 80054b0:	f7ff ff2b 	bl	800530a <ST7565_Unselect>
   
}
 80054b4:	bf00      	nop
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <ST7565_Draw_pixel>:
  
  
  ST7565_Unselect();
}

void ST7565_Draw_pixel(int16_t x, int16_t y, color_t color){
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	4603      	mov	r3, r0
 80054c0:	80fb      	strh	r3, [r7, #6]
 80054c2:	460b      	mov	r3, r1
 80054c4:	80bb      	strh	r3, [r7, #4]
 80054c6:	4613      	mov	r3, r2
 80054c8:	70fb      	strb	r3, [r7, #3]
	
    if (x > SCREEN_WIDTH || x < 0 || y > SCREEN_HEIGHT || y < 0) return;
 80054ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054ce:	2b80      	cmp	r3, #128	; 0x80
 80054d0:	f300 808b 	bgt.w	80055ea <ST7565_Draw_pixel+0x132>
 80054d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f2c0 8086 	blt.w	80055ea <ST7565_Draw_pixel+0x132>
 80054de:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80054e2:	2b40      	cmp	r3, #64	; 0x40
 80054e4:	f300 8081 	bgt.w	80055ea <ST7565_Draw_pixel+0x132>
 80054e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	db7c      	blt.n	80055ea <ST7565_Draw_pixel+0x132>

    // Real screen coordinates are 0-63, not 1-64.
    x -= 1;
 80054f0:	88fb      	ldrh	r3, [r7, #6]
 80054f2:	3b01      	subs	r3, #1
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	80fb      	strh	r3, [r7, #6]
    y -= 1;
 80054f8:	88bb      	ldrh	r3, [r7, #4]
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	80bb      	strh	r3, [r7, #4]

    uint16_t array_pos = x + ((y / 8) * SCREEN_WIDTH );
 8005500:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	da00      	bge.n	800550a <ST7565_Draw_pixel+0x52>
 8005508:	3307      	adds	r3, #7
 800550a:	10db      	asrs	r3, r3, #3
 800550c:	b21b      	sxth	r3, r3
 800550e:	b29b      	uxth	r3, r3
 8005510:	01db      	lsls	r3, r3, #7
 8005512:	b29a      	uxth	r2, r3
 8005514:	88fb      	ldrh	r3, [r7, #6]
 8005516:	4413      	add	r3, r2
 8005518:	81fb      	strh	r3, [r7, #14]


    if ( color ) {
 800551a:	78fb      	ldrb	r3, [r7, #3]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d018      	beq.n	8005552 <ST7565_Draw_pixel+0x9a>
        ST7565_buffer[array_pos] |= 1 << (y % 8);
 8005520:	89fb      	ldrh	r3, [r7, #14]
 8005522:	4a34      	ldr	r2, [pc, #208]	; (80055f4 <ST7565_Draw_pixel+0x13c>)
 8005524:	5cd3      	ldrb	r3, [r2, r3]
 8005526:	b25a      	sxtb	r2, r3
 8005528:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800552c:	4259      	negs	r1, r3
 800552e:	f003 0307 	and.w	r3, r3, #7
 8005532:	f001 0107 	and.w	r1, r1, #7
 8005536:	bf58      	it	pl
 8005538:	424b      	negpl	r3, r1
 800553a:	b21b      	sxth	r3, r3
 800553c:	4619      	mov	r1, r3
 800553e:	2301      	movs	r3, #1
 8005540:	408b      	lsls	r3, r1
 8005542:	b25b      	sxtb	r3, r3
 8005544:	4313      	orrs	r3, r2
 8005546:	b25a      	sxtb	r2, r3
 8005548:	89fb      	ldrh	r3, [r7, #14]
 800554a:	b2d1      	uxtb	r1, r2
 800554c:	4a29      	ldr	r2, [pc, #164]	; (80055f4 <ST7565_Draw_pixel+0x13c>)
 800554e:	54d1      	strb	r1, [r2, r3]
 8005550:	e019      	b.n	8005586 <ST7565_Draw_pixel+0xce>
    } 
	else {
        ST7565_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 8005552:	89fb      	ldrh	r3, [r7, #14]
 8005554:	4a27      	ldr	r2, [pc, #156]	; (80055f4 <ST7565_Draw_pixel+0x13c>)
 8005556:	5cd3      	ldrb	r3, [r2, r3]
 8005558:	b25a      	sxtb	r2, r3
 800555a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800555e:	4259      	negs	r1, r3
 8005560:	f003 0307 	and.w	r3, r3, #7
 8005564:	f001 0107 	and.w	r1, r1, #7
 8005568:	bf58      	it	pl
 800556a:	424b      	negpl	r3, r1
 800556c:	b21b      	sxth	r3, r3
 800556e:	4619      	mov	r1, r3
 8005570:	2301      	movs	r3, #1
 8005572:	408b      	lsls	r3, r1
 8005574:	b25b      	sxtb	r3, r3
 8005576:	43db      	mvns	r3, r3
 8005578:	b25b      	sxtb	r3, r3
 800557a:	4013      	ands	r3, r2
 800557c:	b25a      	sxtb	r2, r3
 800557e:	89fb      	ldrh	r3, [r7, #14]
 8005580:	b2d1      	uxtb	r1, r2
 8005582:	4a1c      	ldr	r2, [pc, #112]	; (80055f4 <ST7565_Draw_pixel+0x13c>)
 8005584:	54d1      	strb	r1, [r2, r3]
    }
	
	ST7565_Select();
 8005586:	f7ff feba 	bl	80052fe <ST7565_Select>
	
	ST7565_SetX(x);	
 800558a:	88fb      	ldrh	r3, [r7, #6]
 800558c:	111b      	asrs	r3, r3, #4
 800558e:	b25b      	sxtb	r3, r3
 8005590:	f003 030f 	and.w	r3, r3, #15
 8005594:	b25b      	sxtb	r3, r3
 8005596:	f043 0310 	orr.w	r3, r3, #16
 800559a:	b25b      	sxtb	r3, r3
 800559c:	b2db      	uxtb	r3, r3
 800559e:	4618      	mov	r0, r3
 80055a0:	f7ff feec 	bl	800537c <ST7565_w_cmd>
 80055a4:	88fb      	ldrh	r3, [r7, #6]
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	f003 030f 	and.w	r3, r3, #15
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7ff fee4 	bl	800537c <ST7565_w_cmd>
	
	// page 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7
	ST7565_SetY( (int16_t)y/8 );	// ST7565_SetY(y) 		ST7565_w_cmd( ( (y) & 0x07 ) | 0xB0 )
 80055b4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	da00      	bge.n	80055be <ST7565_Draw_pixel+0x106>
 80055bc:	3307      	adds	r3, #7
 80055be:	10db      	asrs	r3, r3, #3
 80055c0:	b21b      	sxth	r3, r3
 80055c2:	b25b      	sxtb	r3, r3
 80055c4:	f003 0307 	and.w	r3, r3, #7
 80055c8:	b25b      	sxtb	r3, r3
 80055ca:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80055ce:	b25b      	sxtb	r3, r3
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	4618      	mov	r0, r3
 80055d4:	f7ff fed2 	bl	800537c <ST7565_w_cmd>
		
	ST7565_w_dat( ST7565_buffer[array_pos] ); 
 80055d8:	89fb      	ldrh	r3, [r7, #14]
 80055da:	4a06      	ldr	r2, [pc, #24]	; (80055f4 <ST7565_Draw_pixel+0x13c>)
 80055dc:	5cd3      	ldrb	r3, [r2, r3]
 80055de:	4618      	mov	r0, r3
 80055e0:	f7ff feb2 	bl	8005348 <ST7565_w_dat>
	
	ST7565_Unselect();
 80055e4:	f7ff fe91 	bl	800530a <ST7565_Unselect>
 80055e8:	e000      	b.n	80055ec <ST7565_Draw_pixel+0x134>
    if (x > SCREEN_WIDTH || x < 0 || y > SCREEN_HEIGHT || y < 0) return;
 80055ea:	bf00      	nop
}
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	20001140 	.word	0x20001140

080055f8 <ST7565_DrawChar>:
            if(byte & 0x80){ ST7565_Draw_pixel(x+i, y, color); }
        }
    }	
}

void ST7565_DrawChar(int16_t x, int16_t y, unsigned char ch, FontDef_t* Font, uint8_t multiplier, uint8_t color) {
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b088      	sub	sp, #32
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	607b      	str	r3, [r7, #4]
 8005600:	4603      	mov	r3, r0
 8005602:	81fb      	strh	r3, [r7, #14]
 8005604:	460b      	mov	r3, r1
 8005606:	81bb      	strh	r3, [r7, #12]
 8005608:	4613      	mov	r3, r2
 800560a:	72fb      	strb	r3, [r7, #11]
	
	uint16_t i, j;
	
	uint16_t b;
	
	int16_t X = x, Y = y;
 800560c:	89fb      	ldrh	r3, [r7, #14]
 800560e:	833b      	strh	r3, [r7, #24]
 8005610:	89bb      	ldrh	r3, [r7, #12]
 8005612:	82fb      	strh	r3, [r7, #22]
	
	int16_t xx, yy;
	
	if( multiplier < 1 ){
 8005614:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005618:	2b00      	cmp	r3, #0
 800561a:	d102      	bne.n	8005622 <ST7565_DrawChar+0x2a>
		multiplier = 1;
 800561c:	2301      	movs	r3, #1
 800561e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	}
	
	/* Check available space in LCD */
	if ( SCREEN_WIDTH >= ( x + Font->FontWidth) || SCREEN_HEIGHT >= ( y + Font->FontHeight)){
 8005622:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	7812      	ldrb	r2, [r2, #0]
 800562a:	4413      	add	r3, r2
 800562c:	2b80      	cmp	r3, #128	; 0x80
 800562e:	dd07      	ble.n	8005640 <ST7565_DrawChar+0x48>
 8005630:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	7852      	ldrb	r2, [r2, #1]
 8005638:	4413      	add	r3, r2
 800563a:	2b40      	cmp	r3, #64	; 0x40
 800563c:	f300 80dc 	bgt.w	80057f8 <ST7565_DrawChar+0x200>
	
		/* Go through font */
		for (i = 0; i < Font->FontHeight; i++) {
 8005640:	2300      	movs	r3, #0
 8005642:	83fb      	strh	r3, [r7, #30]
 8005644:	e0d1      	b.n	80057ea <ST7565_DrawChar+0x1f2>
			
			if( ch < 127 ){			
 8005646:	7afb      	ldrb	r3, [r7, #11]
 8005648:	2b7e      	cmp	r3, #126	; 0x7e
 800564a:	d80e      	bhi.n	800566a <ST7565_DrawChar+0x72>
				b = Font->data[(ch - 32) * Font->FontHeight + i];
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	7afb      	ldrb	r3, [r7, #11]
 8005652:	3b20      	subs	r3, #32
 8005654:	6879      	ldr	r1, [r7, #4]
 8005656:	7849      	ldrb	r1, [r1, #1]
 8005658:	fb01 f103 	mul.w	r1, r1, r3
 800565c:	8bfb      	ldrh	r3, [r7, #30]
 800565e:	440b      	add	r3, r1
 8005660:	005b      	lsls	r3, r3, #1
 8005662:	4413      	add	r3, r2
 8005664:	881b      	ldrh	r3, [r3, #0]
 8005666:	837b      	strh	r3, [r7, #26]
 8005668:	e038      	b.n	80056dc <ST7565_DrawChar+0xe4>
			}
			
			else if( (uint8_t) ch > 191 ){
 800566a:	7afb      	ldrb	r3, [r7, #11]
 800566c:	2bbf      	cmp	r3, #191	; 0xbf
 800566e:	d90e      	bls.n	800568e <ST7565_DrawChar+0x96>
				// +96           96 
				//              
				//      95   
				//     +96  
				b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685a      	ldr	r2, [r3, #4]
 8005674:	7afb      	ldrb	r3, [r7, #11]
 8005676:	3b60      	subs	r3, #96	; 0x60
 8005678:	6879      	ldr	r1, [r7, #4]
 800567a:	7849      	ldrb	r1, [r1, #1]
 800567c:	fb01 f103 	mul.w	r1, r1, r3
 8005680:	8bfb      	ldrh	r3, [r7, #30]
 8005682:	440b      	add	r3, r1
 8005684:	005b      	lsls	r3, r3, #1
 8005686:	4413      	add	r3, r2
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	837b      	strh	r3, [r7, #26]
 800568c:	e026      	b.n	80056dc <ST7565_DrawChar+0xe4>
			}
			
			else if( (uint8_t) ch == 168 ){	// 168   ASCII - 
 800568e:	7afb      	ldrb	r3, [r7, #11]
 8005690:	2ba8      	cmp	r3, #168	; 0xa8
 8005692:	d110      	bne.n	80056b6 <ST7565_DrawChar+0xbe>
				// 160  (   ) 
				b = Font->data[( 160 ) * Font->FontHeight + i];
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685a      	ldr	r2, [r3, #4]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	785b      	ldrb	r3, [r3, #1]
 800569c:	4619      	mov	r1, r3
 800569e:	460b      	mov	r3, r1
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	440b      	add	r3, r1
 80056a4:	015b      	lsls	r3, r3, #5
 80056a6:	4619      	mov	r1, r3
 80056a8:	8bfb      	ldrh	r3, [r7, #30]
 80056aa:	440b      	add	r3, r1
 80056ac:	005b      	lsls	r3, r3, #1
 80056ae:	4413      	add	r3, r2
 80056b0:	881b      	ldrh	r3, [r3, #0]
 80056b2:	837b      	strh	r3, [r7, #26]
 80056b4:	e012      	b.n	80056dc <ST7565_DrawChar+0xe4>
			}
			
			else if( (uint8_t) ch == 184 ){	// 184   ASCII - 
 80056b6:	7afb      	ldrb	r3, [r7, #11]
 80056b8:	2bb8      	cmp	r3, #184	; 0xb8
 80056ba:	d10f      	bne.n	80056dc <ST7565_DrawChar+0xe4>
				// 161   (   ) 
				b = Font->data[( 161 ) * Font->FontHeight + i];
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6859      	ldr	r1, [r3, #4]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	785b      	ldrb	r3, [r3, #1]
 80056c4:	461a      	mov	r2, r3
 80056c6:	4613      	mov	r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	4413      	add	r3, r2
 80056cc:	015b      	lsls	r3, r3, #5
 80056ce:	441a      	add	r2, r3
 80056d0:	8bfb      	ldrh	r3, [r7, #30]
 80056d2:	4413      	add	r3, r2
 80056d4:	005b      	lsls	r3, r3, #1
 80056d6:	440b      	add	r3, r1
 80056d8:	881b      	ldrh	r3, [r3, #0]
 80056da:	837b      	strh	r3, [r7, #26]
			}
			//-------------------------------------------------------------------------------
			
			
			for (j = 0; j < Font->FontWidth; j++) {
 80056dc:	2300      	movs	r3, #0
 80056de:	83bb      	strh	r3, [r7, #28]
 80056e0:	e071      	b.n	80057c6 <ST7565_DrawChar+0x1ce>
				
				if ((b << j) & 0x8000) {
 80056e2:	8b7a      	ldrh	r2, [r7, #26]
 80056e4:	8bbb      	ldrh	r3, [r7, #28]
 80056e6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d02d      	beq.n	800574e <ST7565_DrawChar+0x156>
					
					for (yy = 0; yy < multiplier; yy++){
 80056f2:	2300      	movs	r3, #0
 80056f4:	827b      	strh	r3, [r7, #18]
 80056f6:	e023      	b.n	8005740 <ST7565_DrawChar+0x148>
						for (xx = 0; xx < multiplier; xx++){
 80056f8:	2300      	movs	r3, #0
 80056fa:	82bb      	strh	r3, [r7, #20]
 80056fc:	e014      	b.n	8005728 <ST7565_DrawChar+0x130>
								ST7565_Draw_pixel(X+xx, Y+yy, color);
 80056fe:	8b3a      	ldrh	r2, [r7, #24]
 8005700:	8abb      	ldrh	r3, [r7, #20]
 8005702:	4413      	add	r3, r2
 8005704:	b29b      	uxth	r3, r3
 8005706:	b218      	sxth	r0, r3
 8005708:	8afa      	ldrh	r2, [r7, #22]
 800570a:	8a7b      	ldrh	r3, [r7, #18]
 800570c:	4413      	add	r3, r2
 800570e:	b29b      	uxth	r3, r3
 8005710:	b21b      	sxth	r3, r3
 8005712:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8005716:	4619      	mov	r1, r3
 8005718:	f7ff fece 	bl	80054b8 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 800571c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005720:	b29b      	uxth	r3, r3
 8005722:	3301      	adds	r3, #1
 8005724:	b29b      	uxth	r3, r3
 8005726:	82bb      	strh	r3, [r7, #20]
 8005728:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800572c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005730:	429a      	cmp	r2, r3
 8005732:	dbe4      	blt.n	80056fe <ST7565_DrawChar+0x106>
					for (yy = 0; yy < multiplier; yy++){
 8005734:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005738:	b29b      	uxth	r3, r3
 800573a:	3301      	adds	r3, #1
 800573c:	b29b      	uxth	r3, r3
 800573e:	827b      	strh	r3, [r7, #18]
 8005740:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8005744:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005748:	429a      	cmp	r2, r3
 800574a:	dbd5      	blt.n	80056f8 <ST7565_DrawChar+0x100>
 800574c:	e031      	b.n	80057b2 <ST7565_DrawChar+0x1ba>
				}
				//               --------------------------------------------
				//-----------------------------------------------------------------------------------------------------------------------------------
				else{
					
					for (yy = 0; yy < multiplier; yy++){
 800574e:	2300      	movs	r3, #0
 8005750:	827b      	strh	r3, [r7, #18]
 8005752:	e028      	b.n	80057a6 <ST7565_DrawChar+0x1ae>
						for (xx = 0; xx < multiplier; xx++){
 8005754:	2300      	movs	r3, #0
 8005756:	82bb      	strh	r3, [r7, #20]
 8005758:	e019      	b.n	800578e <ST7565_DrawChar+0x196>
								ST7565_Draw_pixel(X+xx, Y+yy, !color);
 800575a:	8b3a      	ldrh	r2, [r7, #24]
 800575c:	8abb      	ldrh	r3, [r7, #20]
 800575e:	4413      	add	r3, r2
 8005760:	b29b      	uxth	r3, r3
 8005762:	b218      	sxth	r0, r3
 8005764:	8afa      	ldrh	r2, [r7, #22]
 8005766:	8a7b      	ldrh	r3, [r7, #18]
 8005768:	4413      	add	r3, r2
 800576a:	b29b      	uxth	r3, r3
 800576c:	b219      	sxth	r1, r3
 800576e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005772:	2b00      	cmp	r3, #0
 8005774:	bf0c      	ite	eq
 8005776:	2301      	moveq	r3, #1
 8005778:	2300      	movne	r3, #0
 800577a:	b2db      	uxtb	r3, r3
 800577c:	461a      	mov	r2, r3
 800577e:	f7ff fe9b 	bl	80054b8 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 8005782:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005786:	b29b      	uxth	r3, r3
 8005788:	3301      	adds	r3, #1
 800578a:	b29b      	uxth	r3, r3
 800578c:	82bb      	strh	r3, [r7, #20]
 800578e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005792:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005796:	429a      	cmp	r2, r3
 8005798:	dbdf      	blt.n	800575a <ST7565_DrawChar+0x162>
					for (yy = 0; yy < multiplier; yy++){
 800579a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800579e:	b29b      	uxth	r3, r3
 80057a0:	3301      	adds	r3, #1
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	827b      	strh	r3, [r7, #18]
 80057a6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80057aa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80057ae:	429a      	cmp	r2, r3
 80057b0:	dbd0      	blt.n	8005754 <ST7565_DrawChar+0x15c>
					}
				}
				//-----------------------------------------------------------------------------------------------------------------------------------
				//-----------------------------------------------------------------------------------------------------------------------------------
				
				X = X + multiplier;
 80057b2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	8b3b      	ldrh	r3, [r7, #24]
 80057ba:	4413      	add	r3, r2
 80057bc:	b29b      	uxth	r3, r3
 80057be:	833b      	strh	r3, [r7, #24]
			for (j = 0; j < Font->FontWidth; j++) {
 80057c0:	8bbb      	ldrh	r3, [r7, #28]
 80057c2:	3301      	adds	r3, #1
 80057c4:	83bb      	strh	r3, [r7, #28]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	8bba      	ldrh	r2, [r7, #28]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d387      	bcc.n	80056e2 <ST7565_DrawChar+0xea>
			}
			
			X = x;
 80057d2:	89fb      	ldrh	r3, [r7, #14]
 80057d4:	833b      	strh	r3, [r7, #24]
			Y = Y + multiplier;
 80057d6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80057da:	b29a      	uxth	r2, r3
 80057dc:	8afb      	ldrh	r3, [r7, #22]
 80057de:	4413      	add	r3, r2
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	82fb      	strh	r3, [r7, #22]
		for (i = 0; i < Font->FontHeight; i++) {
 80057e4:	8bfb      	ldrh	r3, [r7, #30]
 80057e6:	3301      	adds	r3, #1
 80057e8:	83fb      	strh	r3, [r7, #30]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	785b      	ldrb	r3, [r3, #1]
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	8bfa      	ldrh	r2, [r7, #30]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	f4ff af27 	bcc.w	8005646 <ST7565_DrawChar+0x4e>
		}
		
	}
}
 80057f8:	bf00      	nop
 80057fa:	3720      	adds	r7, #32
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <ST7565_Print>:

void ST7565_Print(int16_t x, int16_t y, char* str, FontDef_t* Font, uint8_t multiplier, color_t color) {
 8005800:	b580      	push	{r7, lr}
 8005802:	b088      	sub	sp, #32
 8005804:	af02      	add	r7, sp, #8
 8005806:	60ba      	str	r2, [r7, #8]
 8005808:	607b      	str	r3, [r7, #4]
 800580a:	4603      	mov	r3, r0
 800580c:	81fb      	strh	r3, [r7, #14]
 800580e:	460b      	mov	r3, r1
 8005810:	81bb      	strh	r3, [r7, #12]
	
	if( multiplier < 1 ){
 8005812:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d102      	bne.n	8005820 <ST7565_Print+0x20>
		multiplier = 1;
 800581a:	2301      	movs	r3, #1
 800581c:	f887 3020 	strb.w	r3, [r7, #32]
	}
	
	unsigned char buff_char;
	
	uint16_t len = strlen(str);
 8005820:	68b8      	ldr	r0, [r7, #8]
 8005822:	f7fa fc95 	bl	8000150 <strlen>
 8005826:	4603      	mov	r3, r0
 8005828:	82bb      	strh	r3, [r7, #20]
	
	while (len--) {
 800582a:	e06d      	b.n	8005908 <ST7565_Print+0x108>
		//---------------------------------------------------------------------
		//    UTF-8,     if
		//   ASCII Win-1251  (  128-255)
		//      (   UTF-8    )
		//      0xC0 (       0xD0  0xD1    )
		if ( (uint8_t)*str >= 0xC0 ){	//  0xC0    'A'  ASCII Win-1251
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	2bbf      	cmp	r3, #191	; 0xbf
 8005832:	d94a      	bls.n	80058ca <ST7565_Print+0xca>
			
			//      0xD0  0xD1
			switch ((uint8_t)*str) {
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	2bd0      	cmp	r3, #208	; 0xd0
 800583a:	d002      	beq.n	8005842 <ST7565_Print+0x42>
 800583c:	2bd1      	cmp	r3, #209	; 0xd1
 800583e:	d017      	beq.n	8005870 <ST7565_Print+0x70>
 8005840:	e031      	b.n	80058a6 <ST7565_Print+0xa6>
				case 0xD0: {
					//        
					str++;
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	3301      	adds	r3, #1
 8005846:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	2b81      	cmp	r3, #129	; 0x81
 800584e:	d102      	bne.n	8005856 <ST7565_Print+0x56>
 8005850:	23a8      	movs	r3, #168	; 0xa8
 8005852:	75fb      	strb	r3, [r7, #23]
 8005854:	e027      	b.n	80058a6 <ST7565_Print+0xa6>
					if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF){ buff_char = (*str) + 0x30; }	//   ... ...     +48
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	781b      	ldrb	r3, [r3, #0]
 800585a:	2b8f      	cmp	r3, #143	; 0x8f
 800585c:	d920      	bls.n	80058a0 <ST7565_Print+0xa0>
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	2bbf      	cmp	r3, #191	; 0xbf
 8005864:	d81c      	bhi.n	80058a0 <ST7565_Print+0xa0>
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	3330      	adds	r3, #48	; 0x30
 800586c:	75fb      	strb	r3, [r7, #23]
					break;
 800586e:	e017      	b.n	80058a0 <ST7565_Print+0xa0>
				}
				case 0xD1: {
					//        
					str++;
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	3301      	adds	r3, #1
 8005874:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	2b91      	cmp	r3, #145	; 0x91
 800587c:	d102      	bne.n	8005884 <ST7565_Print+0x84>
 800587e:	23b8      	movs	r3, #184	; 0xb8
 8005880:	75fb      	strb	r3, [r7, #23]
 8005882:	e010      	b.n	80058a6 <ST7565_Print+0xa6>
					if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F){ buff_char = (*str) + 0x70; }	//   ...	   +112
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	b25b      	sxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	da0a      	bge.n	80058a4 <ST7565_Print+0xa4>
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	2b8f      	cmp	r3, #143	; 0x8f
 8005894:	d806      	bhi.n	80058a4 <ST7565_Print+0xa4>
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	3370      	adds	r3, #112	; 0x70
 800589c:	75fb      	strb	r3, [r7, #23]
					break;
 800589e:	e001      	b.n	80058a4 <ST7565_Print+0xa4>
					break;
 80058a0:	bf00      	nop
 80058a2:	e000      	b.n	80058a6 <ST7565_Print+0xa6>
					break;
 80058a4:	bf00      	nop
				}
			}
			//       2   
			len--;
 80058a6:	8abb      	ldrh	r3, [r7, #20]
 80058a8:	3b01      	subs	r3, #1
 80058aa:	82bb      	strh	r3, [r7, #20]
			
			ST7565_DrawChar( x, y, buff_char, Font, multiplier, color);
 80058ac:	7dfa      	ldrb	r2, [r7, #23]
 80058ae:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80058b2:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80058b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80058ba:	9301      	str	r3, [sp, #4]
 80058bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80058c0:	9300      	str	r3, [sp, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f7ff fe98 	bl	80055f8 <ST7565_DrawChar>
 80058c8:	e00e      	b.n	80058e8 <ST7565_Print+0xe8>
		}
		//---------------------------------------------------------------------
		else{			
			ST7565_DrawChar( x, y, *str, Font, multiplier, color);
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	781a      	ldrb	r2, [r3, #0]
 80058ce:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80058d2:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80058d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80058da:	9301      	str	r3, [sp, #4]
 80058dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f7ff fe88 	bl	80055f8 <ST7565_DrawChar>
		}
		
		x = x + (Font->FontWidth * multiplier);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	f897 2020 	ldrb.w	r2, [r7, #32]
 80058f2:	b292      	uxth	r2, r2
 80058f4:	fb02 f303 	mul.w	r3, r2, r3
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	89fb      	ldrh	r3, [r7, #14]
 80058fc:	4413      	add	r3, r2
 80058fe:	b29b      	uxth	r3, r3
 8005900:	81fb      	strh	r3, [r7, #14]
		/* Increase string pointer */
		str++;
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	3301      	adds	r3, #1
 8005906:	60bb      	str	r3, [r7, #8]
	while (len--) {
 8005908:	8abb      	ldrh	r3, [r7, #20]
 800590a:	1e5a      	subs	r2, r3, #1
 800590c:	82ba      	strh	r2, [r7, #20]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d18c      	bne.n	800582c <ST7565_Print+0x2c>
	}
}
 8005912:	bf00      	nop
 8005914:	bf00      	nop
 8005916:	3718      	adds	r7, #24
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <UIwait>:
#include "ST7565.h"
#include "ui_gLCD.h"
#include "IconBitmap.h"

void UIwait(void)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af02      	add	r7, sp, #8
    ST7565_Print(8, 1, "WELLCOME", &Font_7x9, 2, BLACK);
 8005922:	2301      	movs	r3, #1
 8005924:	9301      	str	r3, [sp, #4]
 8005926:	2302      	movs	r3, #2
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	4b17      	ldr	r3, [pc, #92]	; (8005988 <UIwait+0x6c>)
 800592c:	4a17      	ldr	r2, [pc, #92]	; (800598c <UIwait+0x70>)
 800592e:	2101      	movs	r1, #1
 8005930:	2008      	movs	r0, #8
 8005932:	f7ff ff65 	bl	8005800 <ST7565_Print>
    ST7565_Print(43, 26, "PLEASE", &Font_7x9, 1, BLACK);
 8005936:	2301      	movs	r3, #1
 8005938:	9301      	str	r3, [sp, #4]
 800593a:	2301      	movs	r3, #1
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	4b12      	ldr	r3, [pc, #72]	; (8005988 <UIwait+0x6c>)
 8005940:	4a13      	ldr	r2, [pc, #76]	; (8005990 <UIwait+0x74>)
 8005942:	211a      	movs	r1, #26
 8005944:	202b      	movs	r0, #43	; 0x2b
 8005946:	f7ff ff5b 	bl	8005800 <ST7565_Print>
    ST7565_Print(9, 40, "swipe card",&Font_11x18, 1, BLACK);
 800594a:	2301      	movs	r3, #1
 800594c:	9301      	str	r3, [sp, #4]
 800594e:	2301      	movs	r3, #1
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	4b10      	ldr	r3, [pc, #64]	; (8005994 <UIwait+0x78>)
 8005954:	4a10      	ldr	r2, [pc, #64]	; (8005998 <UIwait+0x7c>)
 8005956:	2128      	movs	r1, #40	; 0x28
 8005958:	2009      	movs	r0, #9
 800595a:	f7ff ff51 	bl	8005800 <ST7565_Print>
    HAL_Delay(500);
 800595e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005962:	f7fb ff13 	bl	800178c <HAL_Delay>
    ST7565_Print(9, 40, "          ",&Font_11x18, 1, BLACK);
 8005966:	2301      	movs	r3, #1
 8005968:	9301      	str	r3, [sp, #4]
 800596a:	2301      	movs	r3, #1
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	4b09      	ldr	r3, [pc, #36]	; (8005994 <UIwait+0x78>)
 8005970:	4a0a      	ldr	r2, [pc, #40]	; (800599c <UIwait+0x80>)
 8005972:	2128      	movs	r1, #40	; 0x28
 8005974:	2009      	movs	r0, #9
 8005976:	f7ff ff43 	bl	8005800 <ST7565_Print>
    HAL_Delay(100);
 800597a:	2064      	movs	r0, #100	; 0x64
 800597c:	f7fb ff06 	bl	800178c <HAL_Delay>
    
}
 8005980:	bf00      	nop
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	20000010 	.word	0x20000010
 800598c:	0800a2cc 	.word	0x0800a2cc
 8005990:	0800a2d8 	.word	0x0800a2d8
 8005994:	20000018 	.word	0x20000018
 8005998:	0800a2e0 	.word	0x0800a2e0
 800599c:	0800a2ec 	.word	0x0800a2ec

080059a0 <__errno>:
 80059a0:	4b01      	ldr	r3, [pc, #4]	; (80059a8 <__errno+0x8>)
 80059a2:	6818      	ldr	r0, [r3, #0]
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	20000020 	.word	0x20000020

080059ac <__libc_init_array>:
 80059ac:	b570      	push	{r4, r5, r6, lr}
 80059ae:	2600      	movs	r6, #0
 80059b0:	4d0c      	ldr	r5, [pc, #48]	; (80059e4 <__libc_init_array+0x38>)
 80059b2:	4c0d      	ldr	r4, [pc, #52]	; (80059e8 <__libc_init_array+0x3c>)
 80059b4:	1b64      	subs	r4, r4, r5
 80059b6:	10a4      	asrs	r4, r4, #2
 80059b8:	42a6      	cmp	r6, r4
 80059ba:	d109      	bne.n	80059d0 <__libc_init_array+0x24>
 80059bc:	f004 fc28 	bl	800a210 <_init>
 80059c0:	2600      	movs	r6, #0
 80059c2:	4d0a      	ldr	r5, [pc, #40]	; (80059ec <__libc_init_array+0x40>)
 80059c4:	4c0a      	ldr	r4, [pc, #40]	; (80059f0 <__libc_init_array+0x44>)
 80059c6:	1b64      	subs	r4, r4, r5
 80059c8:	10a4      	asrs	r4, r4, #2
 80059ca:	42a6      	cmp	r6, r4
 80059cc:	d105      	bne.n	80059da <__libc_init_array+0x2e>
 80059ce:	bd70      	pop	{r4, r5, r6, pc}
 80059d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80059d4:	4798      	blx	r3
 80059d6:	3601      	adds	r6, #1
 80059d8:	e7ee      	b.n	80059b8 <__libc_init_array+0xc>
 80059da:	f855 3b04 	ldr.w	r3, [r5], #4
 80059de:	4798      	blx	r3
 80059e0:	3601      	adds	r6, #1
 80059e2:	e7f2      	b.n	80059ca <__libc_init_array+0x1e>
 80059e4:	0800bc3c 	.word	0x0800bc3c
 80059e8:	0800bc3c 	.word	0x0800bc3c
 80059ec:	0800bc3c 	.word	0x0800bc3c
 80059f0:	0800bc40 	.word	0x0800bc40

080059f4 <memcpy>:
 80059f4:	440a      	add	r2, r1
 80059f6:	4291      	cmp	r1, r2
 80059f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80059fc:	d100      	bne.n	8005a00 <memcpy+0xc>
 80059fe:	4770      	bx	lr
 8005a00:	b510      	push	{r4, lr}
 8005a02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a06:	4291      	cmp	r1, r2
 8005a08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a0c:	d1f9      	bne.n	8005a02 <memcpy+0xe>
 8005a0e:	bd10      	pop	{r4, pc}

08005a10 <memset>:
 8005a10:	4603      	mov	r3, r0
 8005a12:	4402      	add	r2, r0
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d100      	bne.n	8005a1a <memset+0xa>
 8005a18:	4770      	bx	lr
 8005a1a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a1e:	e7f9      	b.n	8005a14 <memset+0x4>

08005a20 <__cvt>:
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a26:	461f      	mov	r7, r3
 8005a28:	bfbb      	ittet	lt
 8005a2a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005a2e:	461f      	movlt	r7, r3
 8005a30:	2300      	movge	r3, #0
 8005a32:	232d      	movlt	r3, #45	; 0x2d
 8005a34:	b088      	sub	sp, #32
 8005a36:	4614      	mov	r4, r2
 8005a38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a3a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005a3c:	7013      	strb	r3, [r2, #0]
 8005a3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005a40:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005a44:	f023 0820 	bic.w	r8, r3, #32
 8005a48:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a4c:	d005      	beq.n	8005a5a <__cvt+0x3a>
 8005a4e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005a52:	d100      	bne.n	8005a56 <__cvt+0x36>
 8005a54:	3501      	adds	r5, #1
 8005a56:	2302      	movs	r3, #2
 8005a58:	e000      	b.n	8005a5c <__cvt+0x3c>
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	aa07      	add	r2, sp, #28
 8005a5e:	9204      	str	r2, [sp, #16]
 8005a60:	aa06      	add	r2, sp, #24
 8005a62:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005a66:	e9cd 3500 	strd	r3, r5, [sp]
 8005a6a:	4622      	mov	r2, r4
 8005a6c:	463b      	mov	r3, r7
 8005a6e:	f001 fd9f 	bl	80075b0 <_dtoa_r>
 8005a72:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005a76:	4606      	mov	r6, r0
 8005a78:	d102      	bne.n	8005a80 <__cvt+0x60>
 8005a7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a7c:	07db      	lsls	r3, r3, #31
 8005a7e:	d522      	bpl.n	8005ac6 <__cvt+0xa6>
 8005a80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a84:	eb06 0905 	add.w	r9, r6, r5
 8005a88:	d110      	bne.n	8005aac <__cvt+0x8c>
 8005a8a:	7833      	ldrb	r3, [r6, #0]
 8005a8c:	2b30      	cmp	r3, #48	; 0x30
 8005a8e:	d10a      	bne.n	8005aa6 <__cvt+0x86>
 8005a90:	2200      	movs	r2, #0
 8005a92:	2300      	movs	r3, #0
 8005a94:	4620      	mov	r0, r4
 8005a96:	4639      	mov	r1, r7
 8005a98:	f7fa ff86 	bl	80009a8 <__aeabi_dcmpeq>
 8005a9c:	b918      	cbnz	r0, 8005aa6 <__cvt+0x86>
 8005a9e:	f1c5 0501 	rsb	r5, r5, #1
 8005aa2:	f8ca 5000 	str.w	r5, [sl]
 8005aa6:	f8da 3000 	ldr.w	r3, [sl]
 8005aaa:	4499      	add	r9, r3
 8005aac:	2200      	movs	r2, #0
 8005aae:	2300      	movs	r3, #0
 8005ab0:	4620      	mov	r0, r4
 8005ab2:	4639      	mov	r1, r7
 8005ab4:	f7fa ff78 	bl	80009a8 <__aeabi_dcmpeq>
 8005ab8:	b108      	cbz	r0, 8005abe <__cvt+0x9e>
 8005aba:	f8cd 901c 	str.w	r9, [sp, #28]
 8005abe:	2230      	movs	r2, #48	; 0x30
 8005ac0:	9b07      	ldr	r3, [sp, #28]
 8005ac2:	454b      	cmp	r3, r9
 8005ac4:	d307      	bcc.n	8005ad6 <__cvt+0xb6>
 8005ac6:	4630      	mov	r0, r6
 8005ac8:	9b07      	ldr	r3, [sp, #28]
 8005aca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005acc:	1b9b      	subs	r3, r3, r6
 8005ace:	6013      	str	r3, [r2, #0]
 8005ad0:	b008      	add	sp, #32
 8005ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ad6:	1c59      	adds	r1, r3, #1
 8005ad8:	9107      	str	r1, [sp, #28]
 8005ada:	701a      	strb	r2, [r3, #0]
 8005adc:	e7f0      	b.n	8005ac0 <__cvt+0xa0>

08005ade <__exponent>:
 8005ade:	4603      	mov	r3, r0
 8005ae0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ae2:	2900      	cmp	r1, #0
 8005ae4:	f803 2b02 	strb.w	r2, [r3], #2
 8005ae8:	bfb6      	itet	lt
 8005aea:	222d      	movlt	r2, #45	; 0x2d
 8005aec:	222b      	movge	r2, #43	; 0x2b
 8005aee:	4249      	neglt	r1, r1
 8005af0:	2909      	cmp	r1, #9
 8005af2:	7042      	strb	r2, [r0, #1]
 8005af4:	dd2b      	ble.n	8005b4e <__exponent+0x70>
 8005af6:	f10d 0407 	add.w	r4, sp, #7
 8005afa:	46a4      	mov	ip, r4
 8005afc:	270a      	movs	r7, #10
 8005afe:	fb91 f6f7 	sdiv	r6, r1, r7
 8005b02:	460a      	mov	r2, r1
 8005b04:	46a6      	mov	lr, r4
 8005b06:	fb07 1516 	mls	r5, r7, r6, r1
 8005b0a:	2a63      	cmp	r2, #99	; 0x63
 8005b0c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005b10:	4631      	mov	r1, r6
 8005b12:	f104 34ff 	add.w	r4, r4, #4294967295
 8005b16:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b1a:	dcf0      	bgt.n	8005afe <__exponent+0x20>
 8005b1c:	3130      	adds	r1, #48	; 0x30
 8005b1e:	f1ae 0502 	sub.w	r5, lr, #2
 8005b22:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005b26:	4629      	mov	r1, r5
 8005b28:	1c44      	adds	r4, r0, #1
 8005b2a:	4561      	cmp	r1, ip
 8005b2c:	d30a      	bcc.n	8005b44 <__exponent+0x66>
 8005b2e:	f10d 0209 	add.w	r2, sp, #9
 8005b32:	eba2 020e 	sub.w	r2, r2, lr
 8005b36:	4565      	cmp	r5, ip
 8005b38:	bf88      	it	hi
 8005b3a:	2200      	movhi	r2, #0
 8005b3c:	4413      	add	r3, r2
 8005b3e:	1a18      	subs	r0, r3, r0
 8005b40:	b003      	add	sp, #12
 8005b42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b44:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b48:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005b4c:	e7ed      	b.n	8005b2a <__exponent+0x4c>
 8005b4e:	2330      	movs	r3, #48	; 0x30
 8005b50:	3130      	adds	r1, #48	; 0x30
 8005b52:	7083      	strb	r3, [r0, #2]
 8005b54:	70c1      	strb	r1, [r0, #3]
 8005b56:	1d03      	adds	r3, r0, #4
 8005b58:	e7f1      	b.n	8005b3e <__exponent+0x60>
	...

08005b5c <_printf_float>:
 8005b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b60:	b091      	sub	sp, #68	; 0x44
 8005b62:	460c      	mov	r4, r1
 8005b64:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005b68:	4616      	mov	r6, r2
 8005b6a:	461f      	mov	r7, r3
 8005b6c:	4605      	mov	r5, r0
 8005b6e:	f002 fe73 	bl	8008858 <_localeconv_r>
 8005b72:	6803      	ldr	r3, [r0, #0]
 8005b74:	4618      	mov	r0, r3
 8005b76:	9309      	str	r3, [sp, #36]	; 0x24
 8005b78:	f7fa faea 	bl	8000150 <strlen>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	930e      	str	r3, [sp, #56]	; 0x38
 8005b80:	f8d8 3000 	ldr.w	r3, [r8]
 8005b84:	900a      	str	r0, [sp, #40]	; 0x28
 8005b86:	3307      	adds	r3, #7
 8005b88:	f023 0307 	bic.w	r3, r3, #7
 8005b8c:	f103 0208 	add.w	r2, r3, #8
 8005b90:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005b94:	f8d4 b000 	ldr.w	fp, [r4]
 8005b98:	f8c8 2000 	str.w	r2, [r8]
 8005b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005ba4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005ba8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005bac:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bae:	f04f 32ff 	mov.w	r2, #4294967295
 8005bb2:	4640      	mov	r0, r8
 8005bb4:	4b9c      	ldr	r3, [pc, #624]	; (8005e28 <_printf_float+0x2cc>)
 8005bb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005bb8:	f7fa ff28 	bl	8000a0c <__aeabi_dcmpun>
 8005bbc:	bb70      	cbnz	r0, 8005c1c <_printf_float+0xc0>
 8005bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc2:	4640      	mov	r0, r8
 8005bc4:	4b98      	ldr	r3, [pc, #608]	; (8005e28 <_printf_float+0x2cc>)
 8005bc6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005bc8:	f7fa ff02 	bl	80009d0 <__aeabi_dcmple>
 8005bcc:	bb30      	cbnz	r0, 8005c1c <_printf_float+0xc0>
 8005bce:	2200      	movs	r2, #0
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	4640      	mov	r0, r8
 8005bd4:	4651      	mov	r1, sl
 8005bd6:	f7fa fef1 	bl	80009bc <__aeabi_dcmplt>
 8005bda:	b110      	cbz	r0, 8005be2 <_printf_float+0x86>
 8005bdc:	232d      	movs	r3, #45	; 0x2d
 8005bde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005be2:	4b92      	ldr	r3, [pc, #584]	; (8005e2c <_printf_float+0x2d0>)
 8005be4:	4892      	ldr	r0, [pc, #584]	; (8005e30 <_printf_float+0x2d4>)
 8005be6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005bea:	bf94      	ite	ls
 8005bec:	4698      	movls	r8, r3
 8005bee:	4680      	movhi	r8, r0
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	f04f 0a00 	mov.w	sl, #0
 8005bf6:	6123      	str	r3, [r4, #16]
 8005bf8:	f02b 0304 	bic.w	r3, fp, #4
 8005bfc:	6023      	str	r3, [r4, #0]
 8005bfe:	4633      	mov	r3, r6
 8005c00:	4621      	mov	r1, r4
 8005c02:	4628      	mov	r0, r5
 8005c04:	9700      	str	r7, [sp, #0]
 8005c06:	aa0f      	add	r2, sp, #60	; 0x3c
 8005c08:	f000 f9d4 	bl	8005fb4 <_printf_common>
 8005c0c:	3001      	adds	r0, #1
 8005c0e:	f040 8090 	bne.w	8005d32 <_printf_float+0x1d6>
 8005c12:	f04f 30ff 	mov.w	r0, #4294967295
 8005c16:	b011      	add	sp, #68	; 0x44
 8005c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c1c:	4642      	mov	r2, r8
 8005c1e:	4653      	mov	r3, sl
 8005c20:	4640      	mov	r0, r8
 8005c22:	4651      	mov	r1, sl
 8005c24:	f7fa fef2 	bl	8000a0c <__aeabi_dcmpun>
 8005c28:	b148      	cbz	r0, 8005c3e <_printf_float+0xe2>
 8005c2a:	f1ba 0f00 	cmp.w	sl, #0
 8005c2e:	bfb8      	it	lt
 8005c30:	232d      	movlt	r3, #45	; 0x2d
 8005c32:	4880      	ldr	r0, [pc, #512]	; (8005e34 <_printf_float+0x2d8>)
 8005c34:	bfb8      	it	lt
 8005c36:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005c3a:	4b7f      	ldr	r3, [pc, #508]	; (8005e38 <_printf_float+0x2dc>)
 8005c3c:	e7d3      	b.n	8005be6 <_printf_float+0x8a>
 8005c3e:	6863      	ldr	r3, [r4, #4]
 8005c40:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005c44:	1c5a      	adds	r2, r3, #1
 8005c46:	d142      	bne.n	8005cce <_printf_float+0x172>
 8005c48:	2306      	movs	r3, #6
 8005c4a:	6063      	str	r3, [r4, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	9206      	str	r2, [sp, #24]
 8005c50:	aa0e      	add	r2, sp, #56	; 0x38
 8005c52:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005c56:	aa0d      	add	r2, sp, #52	; 0x34
 8005c58:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005c5c:	9203      	str	r2, [sp, #12]
 8005c5e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005c62:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005c66:	6023      	str	r3, [r4, #0]
 8005c68:	6863      	ldr	r3, [r4, #4]
 8005c6a:	4642      	mov	r2, r8
 8005c6c:	9300      	str	r3, [sp, #0]
 8005c6e:	4628      	mov	r0, r5
 8005c70:	4653      	mov	r3, sl
 8005c72:	910b      	str	r1, [sp, #44]	; 0x2c
 8005c74:	f7ff fed4 	bl	8005a20 <__cvt>
 8005c78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c7a:	4680      	mov	r8, r0
 8005c7c:	2947      	cmp	r1, #71	; 0x47
 8005c7e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005c80:	d108      	bne.n	8005c94 <_printf_float+0x138>
 8005c82:	1cc8      	adds	r0, r1, #3
 8005c84:	db02      	blt.n	8005c8c <_printf_float+0x130>
 8005c86:	6863      	ldr	r3, [r4, #4]
 8005c88:	4299      	cmp	r1, r3
 8005c8a:	dd40      	ble.n	8005d0e <_printf_float+0x1b2>
 8005c8c:	f1a9 0902 	sub.w	r9, r9, #2
 8005c90:	fa5f f989 	uxtb.w	r9, r9
 8005c94:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005c98:	d81f      	bhi.n	8005cda <_printf_float+0x17e>
 8005c9a:	464a      	mov	r2, r9
 8005c9c:	3901      	subs	r1, #1
 8005c9e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ca2:	910d      	str	r1, [sp, #52]	; 0x34
 8005ca4:	f7ff ff1b 	bl	8005ade <__exponent>
 8005ca8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005caa:	4682      	mov	sl, r0
 8005cac:	1813      	adds	r3, r2, r0
 8005cae:	2a01      	cmp	r2, #1
 8005cb0:	6123      	str	r3, [r4, #16]
 8005cb2:	dc02      	bgt.n	8005cba <_printf_float+0x15e>
 8005cb4:	6822      	ldr	r2, [r4, #0]
 8005cb6:	07d2      	lsls	r2, r2, #31
 8005cb8:	d501      	bpl.n	8005cbe <_printf_float+0x162>
 8005cba:	3301      	adds	r3, #1
 8005cbc:	6123      	str	r3, [r4, #16]
 8005cbe:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d09b      	beq.n	8005bfe <_printf_float+0xa2>
 8005cc6:	232d      	movs	r3, #45	; 0x2d
 8005cc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ccc:	e797      	b.n	8005bfe <_printf_float+0xa2>
 8005cce:	2947      	cmp	r1, #71	; 0x47
 8005cd0:	d1bc      	bne.n	8005c4c <_printf_float+0xf0>
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1ba      	bne.n	8005c4c <_printf_float+0xf0>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e7b7      	b.n	8005c4a <_printf_float+0xee>
 8005cda:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005cde:	d118      	bne.n	8005d12 <_printf_float+0x1b6>
 8005ce0:	2900      	cmp	r1, #0
 8005ce2:	6863      	ldr	r3, [r4, #4]
 8005ce4:	dd0b      	ble.n	8005cfe <_printf_float+0x1a2>
 8005ce6:	6121      	str	r1, [r4, #16]
 8005ce8:	b913      	cbnz	r3, 8005cf0 <_printf_float+0x194>
 8005cea:	6822      	ldr	r2, [r4, #0]
 8005cec:	07d0      	lsls	r0, r2, #31
 8005cee:	d502      	bpl.n	8005cf6 <_printf_float+0x19a>
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	440b      	add	r3, r1
 8005cf4:	6123      	str	r3, [r4, #16]
 8005cf6:	f04f 0a00 	mov.w	sl, #0
 8005cfa:	65a1      	str	r1, [r4, #88]	; 0x58
 8005cfc:	e7df      	b.n	8005cbe <_printf_float+0x162>
 8005cfe:	b913      	cbnz	r3, 8005d06 <_printf_float+0x1aa>
 8005d00:	6822      	ldr	r2, [r4, #0]
 8005d02:	07d2      	lsls	r2, r2, #31
 8005d04:	d501      	bpl.n	8005d0a <_printf_float+0x1ae>
 8005d06:	3302      	adds	r3, #2
 8005d08:	e7f4      	b.n	8005cf4 <_printf_float+0x198>
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e7f2      	b.n	8005cf4 <_printf_float+0x198>
 8005d0e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005d12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d14:	4299      	cmp	r1, r3
 8005d16:	db05      	blt.n	8005d24 <_printf_float+0x1c8>
 8005d18:	6823      	ldr	r3, [r4, #0]
 8005d1a:	6121      	str	r1, [r4, #16]
 8005d1c:	07d8      	lsls	r0, r3, #31
 8005d1e:	d5ea      	bpl.n	8005cf6 <_printf_float+0x19a>
 8005d20:	1c4b      	adds	r3, r1, #1
 8005d22:	e7e7      	b.n	8005cf4 <_printf_float+0x198>
 8005d24:	2900      	cmp	r1, #0
 8005d26:	bfcc      	ite	gt
 8005d28:	2201      	movgt	r2, #1
 8005d2a:	f1c1 0202 	rsble	r2, r1, #2
 8005d2e:	4413      	add	r3, r2
 8005d30:	e7e0      	b.n	8005cf4 <_printf_float+0x198>
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	055a      	lsls	r2, r3, #21
 8005d36:	d407      	bmi.n	8005d48 <_printf_float+0x1ec>
 8005d38:	6923      	ldr	r3, [r4, #16]
 8005d3a:	4642      	mov	r2, r8
 8005d3c:	4631      	mov	r1, r6
 8005d3e:	4628      	mov	r0, r5
 8005d40:	47b8      	blx	r7
 8005d42:	3001      	adds	r0, #1
 8005d44:	d12b      	bne.n	8005d9e <_printf_float+0x242>
 8005d46:	e764      	b.n	8005c12 <_printf_float+0xb6>
 8005d48:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005d4c:	f240 80dd 	bls.w	8005f0a <_printf_float+0x3ae>
 8005d50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d54:	2200      	movs	r2, #0
 8005d56:	2300      	movs	r3, #0
 8005d58:	f7fa fe26 	bl	80009a8 <__aeabi_dcmpeq>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	d033      	beq.n	8005dc8 <_printf_float+0x26c>
 8005d60:	2301      	movs	r3, #1
 8005d62:	4631      	mov	r1, r6
 8005d64:	4628      	mov	r0, r5
 8005d66:	4a35      	ldr	r2, [pc, #212]	; (8005e3c <_printf_float+0x2e0>)
 8005d68:	47b8      	blx	r7
 8005d6a:	3001      	adds	r0, #1
 8005d6c:	f43f af51 	beq.w	8005c12 <_printf_float+0xb6>
 8005d70:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005d74:	429a      	cmp	r2, r3
 8005d76:	db02      	blt.n	8005d7e <_printf_float+0x222>
 8005d78:	6823      	ldr	r3, [r4, #0]
 8005d7a:	07d8      	lsls	r0, r3, #31
 8005d7c:	d50f      	bpl.n	8005d9e <_printf_float+0x242>
 8005d7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d82:	4631      	mov	r1, r6
 8005d84:	4628      	mov	r0, r5
 8005d86:	47b8      	blx	r7
 8005d88:	3001      	adds	r0, #1
 8005d8a:	f43f af42 	beq.w	8005c12 <_printf_float+0xb6>
 8005d8e:	f04f 0800 	mov.w	r8, #0
 8005d92:	f104 091a 	add.w	r9, r4, #26
 8005d96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	4543      	cmp	r3, r8
 8005d9c:	dc09      	bgt.n	8005db2 <_printf_float+0x256>
 8005d9e:	6823      	ldr	r3, [r4, #0]
 8005da0:	079b      	lsls	r3, r3, #30
 8005da2:	f100 8102 	bmi.w	8005faa <_printf_float+0x44e>
 8005da6:	68e0      	ldr	r0, [r4, #12]
 8005da8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005daa:	4298      	cmp	r0, r3
 8005dac:	bfb8      	it	lt
 8005dae:	4618      	movlt	r0, r3
 8005db0:	e731      	b.n	8005c16 <_printf_float+0xba>
 8005db2:	2301      	movs	r3, #1
 8005db4:	464a      	mov	r2, r9
 8005db6:	4631      	mov	r1, r6
 8005db8:	4628      	mov	r0, r5
 8005dba:	47b8      	blx	r7
 8005dbc:	3001      	adds	r0, #1
 8005dbe:	f43f af28 	beq.w	8005c12 <_printf_float+0xb6>
 8005dc2:	f108 0801 	add.w	r8, r8, #1
 8005dc6:	e7e6      	b.n	8005d96 <_printf_float+0x23a>
 8005dc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	dc38      	bgt.n	8005e40 <_printf_float+0x2e4>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	4631      	mov	r1, r6
 8005dd2:	4628      	mov	r0, r5
 8005dd4:	4a19      	ldr	r2, [pc, #100]	; (8005e3c <_printf_float+0x2e0>)
 8005dd6:	47b8      	blx	r7
 8005dd8:	3001      	adds	r0, #1
 8005dda:	f43f af1a 	beq.w	8005c12 <_printf_float+0xb6>
 8005dde:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005de2:	4313      	orrs	r3, r2
 8005de4:	d102      	bne.n	8005dec <_printf_float+0x290>
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	07d9      	lsls	r1, r3, #31
 8005dea:	d5d8      	bpl.n	8005d9e <_printf_float+0x242>
 8005dec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005df0:	4631      	mov	r1, r6
 8005df2:	4628      	mov	r0, r5
 8005df4:	47b8      	blx	r7
 8005df6:	3001      	adds	r0, #1
 8005df8:	f43f af0b 	beq.w	8005c12 <_printf_float+0xb6>
 8005dfc:	f04f 0900 	mov.w	r9, #0
 8005e00:	f104 0a1a 	add.w	sl, r4, #26
 8005e04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e06:	425b      	negs	r3, r3
 8005e08:	454b      	cmp	r3, r9
 8005e0a:	dc01      	bgt.n	8005e10 <_printf_float+0x2b4>
 8005e0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e0e:	e794      	b.n	8005d3a <_printf_float+0x1de>
 8005e10:	2301      	movs	r3, #1
 8005e12:	4652      	mov	r2, sl
 8005e14:	4631      	mov	r1, r6
 8005e16:	4628      	mov	r0, r5
 8005e18:	47b8      	blx	r7
 8005e1a:	3001      	adds	r0, #1
 8005e1c:	f43f aef9 	beq.w	8005c12 <_printf_float+0xb6>
 8005e20:	f109 0901 	add.w	r9, r9, #1
 8005e24:	e7ee      	b.n	8005e04 <_printf_float+0x2a8>
 8005e26:	bf00      	nop
 8005e28:	7fefffff 	.word	0x7fefffff
 8005e2c:	0800b78c 	.word	0x0800b78c
 8005e30:	0800b790 	.word	0x0800b790
 8005e34:	0800b798 	.word	0x0800b798
 8005e38:	0800b794 	.word	0x0800b794
 8005e3c:	0800b79c 	.word	0x0800b79c
 8005e40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e44:	429a      	cmp	r2, r3
 8005e46:	bfa8      	it	ge
 8005e48:	461a      	movge	r2, r3
 8005e4a:	2a00      	cmp	r2, #0
 8005e4c:	4691      	mov	r9, r2
 8005e4e:	dc37      	bgt.n	8005ec0 <_printf_float+0x364>
 8005e50:	f04f 0b00 	mov.w	fp, #0
 8005e54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e58:	f104 021a 	add.w	r2, r4, #26
 8005e5c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005e60:	ebaa 0309 	sub.w	r3, sl, r9
 8005e64:	455b      	cmp	r3, fp
 8005e66:	dc33      	bgt.n	8005ed0 <_printf_float+0x374>
 8005e68:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	db3b      	blt.n	8005ee8 <_printf_float+0x38c>
 8005e70:	6823      	ldr	r3, [r4, #0]
 8005e72:	07da      	lsls	r2, r3, #31
 8005e74:	d438      	bmi.n	8005ee8 <_printf_float+0x38c>
 8005e76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e78:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005e7a:	eba2 030a 	sub.w	r3, r2, sl
 8005e7e:	eba2 0901 	sub.w	r9, r2, r1
 8005e82:	4599      	cmp	r9, r3
 8005e84:	bfa8      	it	ge
 8005e86:	4699      	movge	r9, r3
 8005e88:	f1b9 0f00 	cmp.w	r9, #0
 8005e8c:	dc34      	bgt.n	8005ef8 <_printf_float+0x39c>
 8005e8e:	f04f 0800 	mov.w	r8, #0
 8005e92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e96:	f104 0a1a 	add.w	sl, r4, #26
 8005e9a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005e9e:	1a9b      	subs	r3, r3, r2
 8005ea0:	eba3 0309 	sub.w	r3, r3, r9
 8005ea4:	4543      	cmp	r3, r8
 8005ea6:	f77f af7a 	ble.w	8005d9e <_printf_float+0x242>
 8005eaa:	2301      	movs	r3, #1
 8005eac:	4652      	mov	r2, sl
 8005eae:	4631      	mov	r1, r6
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	47b8      	blx	r7
 8005eb4:	3001      	adds	r0, #1
 8005eb6:	f43f aeac 	beq.w	8005c12 <_printf_float+0xb6>
 8005eba:	f108 0801 	add.w	r8, r8, #1
 8005ebe:	e7ec      	b.n	8005e9a <_printf_float+0x33e>
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	4642      	mov	r2, r8
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	47b8      	blx	r7
 8005eca:	3001      	adds	r0, #1
 8005ecc:	d1c0      	bne.n	8005e50 <_printf_float+0x2f4>
 8005ece:	e6a0      	b.n	8005c12 <_printf_float+0xb6>
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	4631      	mov	r1, r6
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	920b      	str	r2, [sp, #44]	; 0x2c
 8005ed8:	47b8      	blx	r7
 8005eda:	3001      	adds	r0, #1
 8005edc:	f43f ae99 	beq.w	8005c12 <_printf_float+0xb6>
 8005ee0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ee2:	f10b 0b01 	add.w	fp, fp, #1
 8005ee6:	e7b9      	b.n	8005e5c <_printf_float+0x300>
 8005ee8:	4631      	mov	r1, r6
 8005eea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005eee:	4628      	mov	r0, r5
 8005ef0:	47b8      	blx	r7
 8005ef2:	3001      	adds	r0, #1
 8005ef4:	d1bf      	bne.n	8005e76 <_printf_float+0x31a>
 8005ef6:	e68c      	b.n	8005c12 <_printf_float+0xb6>
 8005ef8:	464b      	mov	r3, r9
 8005efa:	4631      	mov	r1, r6
 8005efc:	4628      	mov	r0, r5
 8005efe:	eb08 020a 	add.w	r2, r8, sl
 8005f02:	47b8      	blx	r7
 8005f04:	3001      	adds	r0, #1
 8005f06:	d1c2      	bne.n	8005e8e <_printf_float+0x332>
 8005f08:	e683      	b.n	8005c12 <_printf_float+0xb6>
 8005f0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f0c:	2a01      	cmp	r2, #1
 8005f0e:	dc01      	bgt.n	8005f14 <_printf_float+0x3b8>
 8005f10:	07db      	lsls	r3, r3, #31
 8005f12:	d537      	bpl.n	8005f84 <_printf_float+0x428>
 8005f14:	2301      	movs	r3, #1
 8005f16:	4642      	mov	r2, r8
 8005f18:	4631      	mov	r1, r6
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	47b8      	blx	r7
 8005f1e:	3001      	adds	r0, #1
 8005f20:	f43f ae77 	beq.w	8005c12 <_printf_float+0xb6>
 8005f24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f28:	4631      	mov	r1, r6
 8005f2a:	4628      	mov	r0, r5
 8005f2c:	47b8      	blx	r7
 8005f2e:	3001      	adds	r0, #1
 8005f30:	f43f ae6f 	beq.w	8005c12 <_printf_float+0xb6>
 8005f34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f38:	2200      	movs	r2, #0
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	f7fa fd34 	bl	80009a8 <__aeabi_dcmpeq>
 8005f40:	b9d8      	cbnz	r0, 8005f7a <_printf_float+0x41e>
 8005f42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f44:	f108 0201 	add.w	r2, r8, #1
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	4631      	mov	r1, r6
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	47b8      	blx	r7
 8005f50:	3001      	adds	r0, #1
 8005f52:	d10e      	bne.n	8005f72 <_printf_float+0x416>
 8005f54:	e65d      	b.n	8005c12 <_printf_float+0xb6>
 8005f56:	2301      	movs	r3, #1
 8005f58:	464a      	mov	r2, r9
 8005f5a:	4631      	mov	r1, r6
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	47b8      	blx	r7
 8005f60:	3001      	adds	r0, #1
 8005f62:	f43f ae56 	beq.w	8005c12 <_printf_float+0xb6>
 8005f66:	f108 0801 	add.w	r8, r8, #1
 8005f6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	4543      	cmp	r3, r8
 8005f70:	dcf1      	bgt.n	8005f56 <_printf_float+0x3fa>
 8005f72:	4653      	mov	r3, sl
 8005f74:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005f78:	e6e0      	b.n	8005d3c <_printf_float+0x1e0>
 8005f7a:	f04f 0800 	mov.w	r8, #0
 8005f7e:	f104 091a 	add.w	r9, r4, #26
 8005f82:	e7f2      	b.n	8005f6a <_printf_float+0x40e>
 8005f84:	2301      	movs	r3, #1
 8005f86:	4642      	mov	r2, r8
 8005f88:	e7df      	b.n	8005f4a <_printf_float+0x3ee>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	464a      	mov	r2, r9
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	f43f ae3c 	beq.w	8005c12 <_printf_float+0xb6>
 8005f9a:	f108 0801 	add.w	r8, r8, #1
 8005f9e:	68e3      	ldr	r3, [r4, #12]
 8005fa0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005fa2:	1a5b      	subs	r3, r3, r1
 8005fa4:	4543      	cmp	r3, r8
 8005fa6:	dcf0      	bgt.n	8005f8a <_printf_float+0x42e>
 8005fa8:	e6fd      	b.n	8005da6 <_printf_float+0x24a>
 8005faa:	f04f 0800 	mov.w	r8, #0
 8005fae:	f104 0919 	add.w	r9, r4, #25
 8005fb2:	e7f4      	b.n	8005f9e <_printf_float+0x442>

08005fb4 <_printf_common>:
 8005fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fb8:	4616      	mov	r6, r2
 8005fba:	4699      	mov	r9, r3
 8005fbc:	688a      	ldr	r2, [r1, #8]
 8005fbe:	690b      	ldr	r3, [r1, #16]
 8005fc0:	4607      	mov	r7, r0
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	bfb8      	it	lt
 8005fc6:	4613      	movlt	r3, r2
 8005fc8:	6033      	str	r3, [r6, #0]
 8005fca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005fce:	460c      	mov	r4, r1
 8005fd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005fd4:	b10a      	cbz	r2, 8005fda <_printf_common+0x26>
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	6033      	str	r3, [r6, #0]
 8005fda:	6823      	ldr	r3, [r4, #0]
 8005fdc:	0699      	lsls	r1, r3, #26
 8005fde:	bf42      	ittt	mi
 8005fe0:	6833      	ldrmi	r3, [r6, #0]
 8005fe2:	3302      	addmi	r3, #2
 8005fe4:	6033      	strmi	r3, [r6, #0]
 8005fe6:	6825      	ldr	r5, [r4, #0]
 8005fe8:	f015 0506 	ands.w	r5, r5, #6
 8005fec:	d106      	bne.n	8005ffc <_printf_common+0x48>
 8005fee:	f104 0a19 	add.w	sl, r4, #25
 8005ff2:	68e3      	ldr	r3, [r4, #12]
 8005ff4:	6832      	ldr	r2, [r6, #0]
 8005ff6:	1a9b      	subs	r3, r3, r2
 8005ff8:	42ab      	cmp	r3, r5
 8005ffa:	dc28      	bgt.n	800604e <_printf_common+0x9a>
 8005ffc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006000:	1e13      	subs	r3, r2, #0
 8006002:	6822      	ldr	r2, [r4, #0]
 8006004:	bf18      	it	ne
 8006006:	2301      	movne	r3, #1
 8006008:	0692      	lsls	r2, r2, #26
 800600a:	d42d      	bmi.n	8006068 <_printf_common+0xb4>
 800600c:	4649      	mov	r1, r9
 800600e:	4638      	mov	r0, r7
 8006010:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006014:	47c0      	blx	r8
 8006016:	3001      	adds	r0, #1
 8006018:	d020      	beq.n	800605c <_printf_common+0xa8>
 800601a:	6823      	ldr	r3, [r4, #0]
 800601c:	68e5      	ldr	r5, [r4, #12]
 800601e:	f003 0306 	and.w	r3, r3, #6
 8006022:	2b04      	cmp	r3, #4
 8006024:	bf18      	it	ne
 8006026:	2500      	movne	r5, #0
 8006028:	6832      	ldr	r2, [r6, #0]
 800602a:	f04f 0600 	mov.w	r6, #0
 800602e:	68a3      	ldr	r3, [r4, #8]
 8006030:	bf08      	it	eq
 8006032:	1aad      	subeq	r5, r5, r2
 8006034:	6922      	ldr	r2, [r4, #16]
 8006036:	bf08      	it	eq
 8006038:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800603c:	4293      	cmp	r3, r2
 800603e:	bfc4      	itt	gt
 8006040:	1a9b      	subgt	r3, r3, r2
 8006042:	18ed      	addgt	r5, r5, r3
 8006044:	341a      	adds	r4, #26
 8006046:	42b5      	cmp	r5, r6
 8006048:	d11a      	bne.n	8006080 <_printf_common+0xcc>
 800604a:	2000      	movs	r0, #0
 800604c:	e008      	b.n	8006060 <_printf_common+0xac>
 800604e:	2301      	movs	r3, #1
 8006050:	4652      	mov	r2, sl
 8006052:	4649      	mov	r1, r9
 8006054:	4638      	mov	r0, r7
 8006056:	47c0      	blx	r8
 8006058:	3001      	adds	r0, #1
 800605a:	d103      	bne.n	8006064 <_printf_common+0xb0>
 800605c:	f04f 30ff 	mov.w	r0, #4294967295
 8006060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006064:	3501      	adds	r5, #1
 8006066:	e7c4      	b.n	8005ff2 <_printf_common+0x3e>
 8006068:	2030      	movs	r0, #48	; 0x30
 800606a:	18e1      	adds	r1, r4, r3
 800606c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006070:	1c5a      	adds	r2, r3, #1
 8006072:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006076:	4422      	add	r2, r4
 8006078:	3302      	adds	r3, #2
 800607a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800607e:	e7c5      	b.n	800600c <_printf_common+0x58>
 8006080:	2301      	movs	r3, #1
 8006082:	4622      	mov	r2, r4
 8006084:	4649      	mov	r1, r9
 8006086:	4638      	mov	r0, r7
 8006088:	47c0      	blx	r8
 800608a:	3001      	adds	r0, #1
 800608c:	d0e6      	beq.n	800605c <_printf_common+0xa8>
 800608e:	3601      	adds	r6, #1
 8006090:	e7d9      	b.n	8006046 <_printf_common+0x92>
	...

08006094 <_printf_i>:
 8006094:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006098:	460c      	mov	r4, r1
 800609a:	7e27      	ldrb	r7, [r4, #24]
 800609c:	4691      	mov	r9, r2
 800609e:	2f78      	cmp	r7, #120	; 0x78
 80060a0:	4680      	mov	r8, r0
 80060a2:	469a      	mov	sl, r3
 80060a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80060a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060aa:	d807      	bhi.n	80060bc <_printf_i+0x28>
 80060ac:	2f62      	cmp	r7, #98	; 0x62
 80060ae:	d80a      	bhi.n	80060c6 <_printf_i+0x32>
 80060b0:	2f00      	cmp	r7, #0
 80060b2:	f000 80d9 	beq.w	8006268 <_printf_i+0x1d4>
 80060b6:	2f58      	cmp	r7, #88	; 0x58
 80060b8:	f000 80a4 	beq.w	8006204 <_printf_i+0x170>
 80060bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80060c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060c4:	e03a      	b.n	800613c <_printf_i+0xa8>
 80060c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060ca:	2b15      	cmp	r3, #21
 80060cc:	d8f6      	bhi.n	80060bc <_printf_i+0x28>
 80060ce:	a001      	add	r0, pc, #4	; (adr r0, 80060d4 <_printf_i+0x40>)
 80060d0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80060d4:	0800612d 	.word	0x0800612d
 80060d8:	08006141 	.word	0x08006141
 80060dc:	080060bd 	.word	0x080060bd
 80060e0:	080060bd 	.word	0x080060bd
 80060e4:	080060bd 	.word	0x080060bd
 80060e8:	080060bd 	.word	0x080060bd
 80060ec:	08006141 	.word	0x08006141
 80060f0:	080060bd 	.word	0x080060bd
 80060f4:	080060bd 	.word	0x080060bd
 80060f8:	080060bd 	.word	0x080060bd
 80060fc:	080060bd 	.word	0x080060bd
 8006100:	0800624f 	.word	0x0800624f
 8006104:	08006171 	.word	0x08006171
 8006108:	08006231 	.word	0x08006231
 800610c:	080060bd 	.word	0x080060bd
 8006110:	080060bd 	.word	0x080060bd
 8006114:	08006271 	.word	0x08006271
 8006118:	080060bd 	.word	0x080060bd
 800611c:	08006171 	.word	0x08006171
 8006120:	080060bd 	.word	0x080060bd
 8006124:	080060bd 	.word	0x080060bd
 8006128:	08006239 	.word	0x08006239
 800612c:	680b      	ldr	r3, [r1, #0]
 800612e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006132:	1d1a      	adds	r2, r3, #4
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	600a      	str	r2, [r1, #0]
 8006138:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800613c:	2301      	movs	r3, #1
 800613e:	e0a4      	b.n	800628a <_printf_i+0x1f6>
 8006140:	6825      	ldr	r5, [r4, #0]
 8006142:	6808      	ldr	r0, [r1, #0]
 8006144:	062e      	lsls	r6, r5, #24
 8006146:	f100 0304 	add.w	r3, r0, #4
 800614a:	d50a      	bpl.n	8006162 <_printf_i+0xce>
 800614c:	6805      	ldr	r5, [r0, #0]
 800614e:	600b      	str	r3, [r1, #0]
 8006150:	2d00      	cmp	r5, #0
 8006152:	da03      	bge.n	800615c <_printf_i+0xc8>
 8006154:	232d      	movs	r3, #45	; 0x2d
 8006156:	426d      	negs	r5, r5
 8006158:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800615c:	230a      	movs	r3, #10
 800615e:	485e      	ldr	r0, [pc, #376]	; (80062d8 <_printf_i+0x244>)
 8006160:	e019      	b.n	8006196 <_printf_i+0x102>
 8006162:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006166:	6805      	ldr	r5, [r0, #0]
 8006168:	600b      	str	r3, [r1, #0]
 800616a:	bf18      	it	ne
 800616c:	b22d      	sxthne	r5, r5
 800616e:	e7ef      	b.n	8006150 <_printf_i+0xbc>
 8006170:	680b      	ldr	r3, [r1, #0]
 8006172:	6825      	ldr	r5, [r4, #0]
 8006174:	1d18      	adds	r0, r3, #4
 8006176:	6008      	str	r0, [r1, #0]
 8006178:	0628      	lsls	r0, r5, #24
 800617a:	d501      	bpl.n	8006180 <_printf_i+0xec>
 800617c:	681d      	ldr	r5, [r3, #0]
 800617e:	e002      	b.n	8006186 <_printf_i+0xf2>
 8006180:	0669      	lsls	r1, r5, #25
 8006182:	d5fb      	bpl.n	800617c <_printf_i+0xe8>
 8006184:	881d      	ldrh	r5, [r3, #0]
 8006186:	2f6f      	cmp	r7, #111	; 0x6f
 8006188:	bf0c      	ite	eq
 800618a:	2308      	moveq	r3, #8
 800618c:	230a      	movne	r3, #10
 800618e:	4852      	ldr	r0, [pc, #328]	; (80062d8 <_printf_i+0x244>)
 8006190:	2100      	movs	r1, #0
 8006192:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006196:	6866      	ldr	r6, [r4, #4]
 8006198:	2e00      	cmp	r6, #0
 800619a:	bfa8      	it	ge
 800619c:	6821      	ldrge	r1, [r4, #0]
 800619e:	60a6      	str	r6, [r4, #8]
 80061a0:	bfa4      	itt	ge
 80061a2:	f021 0104 	bicge.w	r1, r1, #4
 80061a6:	6021      	strge	r1, [r4, #0]
 80061a8:	b90d      	cbnz	r5, 80061ae <_printf_i+0x11a>
 80061aa:	2e00      	cmp	r6, #0
 80061ac:	d04d      	beq.n	800624a <_printf_i+0x1b6>
 80061ae:	4616      	mov	r6, r2
 80061b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80061b4:	fb03 5711 	mls	r7, r3, r1, r5
 80061b8:	5dc7      	ldrb	r7, [r0, r7]
 80061ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80061be:	462f      	mov	r7, r5
 80061c0:	42bb      	cmp	r3, r7
 80061c2:	460d      	mov	r5, r1
 80061c4:	d9f4      	bls.n	80061b0 <_printf_i+0x11c>
 80061c6:	2b08      	cmp	r3, #8
 80061c8:	d10b      	bne.n	80061e2 <_printf_i+0x14e>
 80061ca:	6823      	ldr	r3, [r4, #0]
 80061cc:	07df      	lsls	r7, r3, #31
 80061ce:	d508      	bpl.n	80061e2 <_printf_i+0x14e>
 80061d0:	6923      	ldr	r3, [r4, #16]
 80061d2:	6861      	ldr	r1, [r4, #4]
 80061d4:	4299      	cmp	r1, r3
 80061d6:	bfde      	ittt	le
 80061d8:	2330      	movle	r3, #48	; 0x30
 80061da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061e2:	1b92      	subs	r2, r2, r6
 80061e4:	6122      	str	r2, [r4, #16]
 80061e6:	464b      	mov	r3, r9
 80061e8:	4621      	mov	r1, r4
 80061ea:	4640      	mov	r0, r8
 80061ec:	f8cd a000 	str.w	sl, [sp]
 80061f0:	aa03      	add	r2, sp, #12
 80061f2:	f7ff fedf 	bl	8005fb4 <_printf_common>
 80061f6:	3001      	adds	r0, #1
 80061f8:	d14c      	bne.n	8006294 <_printf_i+0x200>
 80061fa:	f04f 30ff 	mov.w	r0, #4294967295
 80061fe:	b004      	add	sp, #16
 8006200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006204:	4834      	ldr	r0, [pc, #208]	; (80062d8 <_printf_i+0x244>)
 8006206:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800620a:	680e      	ldr	r6, [r1, #0]
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006212:	061f      	lsls	r7, r3, #24
 8006214:	600e      	str	r6, [r1, #0]
 8006216:	d514      	bpl.n	8006242 <_printf_i+0x1ae>
 8006218:	07d9      	lsls	r1, r3, #31
 800621a:	bf44      	itt	mi
 800621c:	f043 0320 	orrmi.w	r3, r3, #32
 8006220:	6023      	strmi	r3, [r4, #0]
 8006222:	b91d      	cbnz	r5, 800622c <_printf_i+0x198>
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	f023 0320 	bic.w	r3, r3, #32
 800622a:	6023      	str	r3, [r4, #0]
 800622c:	2310      	movs	r3, #16
 800622e:	e7af      	b.n	8006190 <_printf_i+0xfc>
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	f043 0320 	orr.w	r3, r3, #32
 8006236:	6023      	str	r3, [r4, #0]
 8006238:	2378      	movs	r3, #120	; 0x78
 800623a:	4828      	ldr	r0, [pc, #160]	; (80062dc <_printf_i+0x248>)
 800623c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006240:	e7e3      	b.n	800620a <_printf_i+0x176>
 8006242:	065e      	lsls	r6, r3, #25
 8006244:	bf48      	it	mi
 8006246:	b2ad      	uxthmi	r5, r5
 8006248:	e7e6      	b.n	8006218 <_printf_i+0x184>
 800624a:	4616      	mov	r6, r2
 800624c:	e7bb      	b.n	80061c6 <_printf_i+0x132>
 800624e:	680b      	ldr	r3, [r1, #0]
 8006250:	6826      	ldr	r6, [r4, #0]
 8006252:	1d1d      	adds	r5, r3, #4
 8006254:	6960      	ldr	r0, [r4, #20]
 8006256:	600d      	str	r5, [r1, #0]
 8006258:	0635      	lsls	r5, r6, #24
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	d501      	bpl.n	8006262 <_printf_i+0x1ce>
 800625e:	6018      	str	r0, [r3, #0]
 8006260:	e002      	b.n	8006268 <_printf_i+0x1d4>
 8006262:	0671      	lsls	r1, r6, #25
 8006264:	d5fb      	bpl.n	800625e <_printf_i+0x1ca>
 8006266:	8018      	strh	r0, [r3, #0]
 8006268:	2300      	movs	r3, #0
 800626a:	4616      	mov	r6, r2
 800626c:	6123      	str	r3, [r4, #16]
 800626e:	e7ba      	b.n	80061e6 <_printf_i+0x152>
 8006270:	680b      	ldr	r3, [r1, #0]
 8006272:	1d1a      	adds	r2, r3, #4
 8006274:	600a      	str	r2, [r1, #0]
 8006276:	681e      	ldr	r6, [r3, #0]
 8006278:	2100      	movs	r1, #0
 800627a:	4630      	mov	r0, r6
 800627c:	6862      	ldr	r2, [r4, #4]
 800627e:	f002 fb09 	bl	8008894 <memchr>
 8006282:	b108      	cbz	r0, 8006288 <_printf_i+0x1f4>
 8006284:	1b80      	subs	r0, r0, r6
 8006286:	6060      	str	r0, [r4, #4]
 8006288:	6863      	ldr	r3, [r4, #4]
 800628a:	6123      	str	r3, [r4, #16]
 800628c:	2300      	movs	r3, #0
 800628e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006292:	e7a8      	b.n	80061e6 <_printf_i+0x152>
 8006294:	4632      	mov	r2, r6
 8006296:	4649      	mov	r1, r9
 8006298:	4640      	mov	r0, r8
 800629a:	6923      	ldr	r3, [r4, #16]
 800629c:	47d0      	blx	sl
 800629e:	3001      	adds	r0, #1
 80062a0:	d0ab      	beq.n	80061fa <_printf_i+0x166>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	079b      	lsls	r3, r3, #30
 80062a6:	d413      	bmi.n	80062d0 <_printf_i+0x23c>
 80062a8:	68e0      	ldr	r0, [r4, #12]
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	4298      	cmp	r0, r3
 80062ae:	bfb8      	it	lt
 80062b0:	4618      	movlt	r0, r3
 80062b2:	e7a4      	b.n	80061fe <_printf_i+0x16a>
 80062b4:	2301      	movs	r3, #1
 80062b6:	4632      	mov	r2, r6
 80062b8:	4649      	mov	r1, r9
 80062ba:	4640      	mov	r0, r8
 80062bc:	47d0      	blx	sl
 80062be:	3001      	adds	r0, #1
 80062c0:	d09b      	beq.n	80061fa <_printf_i+0x166>
 80062c2:	3501      	adds	r5, #1
 80062c4:	68e3      	ldr	r3, [r4, #12]
 80062c6:	9903      	ldr	r1, [sp, #12]
 80062c8:	1a5b      	subs	r3, r3, r1
 80062ca:	42ab      	cmp	r3, r5
 80062cc:	dcf2      	bgt.n	80062b4 <_printf_i+0x220>
 80062ce:	e7eb      	b.n	80062a8 <_printf_i+0x214>
 80062d0:	2500      	movs	r5, #0
 80062d2:	f104 0619 	add.w	r6, r4, #25
 80062d6:	e7f5      	b.n	80062c4 <_printf_i+0x230>
 80062d8:	0800b79e 	.word	0x0800b79e
 80062dc:	0800b7af 	.word	0x0800b7af

080062e0 <_scanf_float>:
 80062e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e4:	b087      	sub	sp, #28
 80062e6:	9303      	str	r3, [sp, #12]
 80062e8:	688b      	ldr	r3, [r1, #8]
 80062ea:	4617      	mov	r7, r2
 80062ec:	1e5a      	subs	r2, r3, #1
 80062ee:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80062f2:	bf85      	ittet	hi
 80062f4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80062f8:	195b      	addhi	r3, r3, r5
 80062fa:	2300      	movls	r3, #0
 80062fc:	9302      	strhi	r3, [sp, #8]
 80062fe:	bf88      	it	hi
 8006300:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006304:	468b      	mov	fp, r1
 8006306:	f04f 0500 	mov.w	r5, #0
 800630a:	bf8c      	ite	hi
 800630c:	608b      	strhi	r3, [r1, #8]
 800630e:	9302      	strls	r3, [sp, #8]
 8006310:	680b      	ldr	r3, [r1, #0]
 8006312:	4680      	mov	r8, r0
 8006314:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006318:	f84b 3b1c 	str.w	r3, [fp], #28
 800631c:	460c      	mov	r4, r1
 800631e:	465e      	mov	r6, fp
 8006320:	46aa      	mov	sl, r5
 8006322:	46a9      	mov	r9, r5
 8006324:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006328:	9501      	str	r5, [sp, #4]
 800632a:	68a2      	ldr	r2, [r4, #8]
 800632c:	b152      	cbz	r2, 8006344 <_scanf_float+0x64>
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	2b4e      	cmp	r3, #78	; 0x4e
 8006334:	d864      	bhi.n	8006400 <_scanf_float+0x120>
 8006336:	2b40      	cmp	r3, #64	; 0x40
 8006338:	d83c      	bhi.n	80063b4 <_scanf_float+0xd4>
 800633a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800633e:	b2c8      	uxtb	r0, r1
 8006340:	280e      	cmp	r0, #14
 8006342:	d93a      	bls.n	80063ba <_scanf_float+0xda>
 8006344:	f1b9 0f00 	cmp.w	r9, #0
 8006348:	d003      	beq.n	8006352 <_scanf_float+0x72>
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006350:	6023      	str	r3, [r4, #0]
 8006352:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006356:	f1ba 0f01 	cmp.w	sl, #1
 800635a:	f200 8113 	bhi.w	8006584 <_scanf_float+0x2a4>
 800635e:	455e      	cmp	r6, fp
 8006360:	f200 8105 	bhi.w	800656e <_scanf_float+0x28e>
 8006364:	2501      	movs	r5, #1
 8006366:	4628      	mov	r0, r5
 8006368:	b007      	add	sp, #28
 800636a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800636e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006372:	2a0d      	cmp	r2, #13
 8006374:	d8e6      	bhi.n	8006344 <_scanf_float+0x64>
 8006376:	a101      	add	r1, pc, #4	; (adr r1, 800637c <_scanf_float+0x9c>)
 8006378:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800637c:	080064bb 	.word	0x080064bb
 8006380:	08006345 	.word	0x08006345
 8006384:	08006345 	.word	0x08006345
 8006388:	08006345 	.word	0x08006345
 800638c:	0800651b 	.word	0x0800651b
 8006390:	080064f3 	.word	0x080064f3
 8006394:	08006345 	.word	0x08006345
 8006398:	08006345 	.word	0x08006345
 800639c:	080064c9 	.word	0x080064c9
 80063a0:	08006345 	.word	0x08006345
 80063a4:	08006345 	.word	0x08006345
 80063a8:	08006345 	.word	0x08006345
 80063ac:	08006345 	.word	0x08006345
 80063b0:	08006481 	.word	0x08006481
 80063b4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80063b8:	e7db      	b.n	8006372 <_scanf_float+0x92>
 80063ba:	290e      	cmp	r1, #14
 80063bc:	d8c2      	bhi.n	8006344 <_scanf_float+0x64>
 80063be:	a001      	add	r0, pc, #4	; (adr r0, 80063c4 <_scanf_float+0xe4>)
 80063c0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80063c4:	08006473 	.word	0x08006473
 80063c8:	08006345 	.word	0x08006345
 80063cc:	08006473 	.word	0x08006473
 80063d0:	08006507 	.word	0x08006507
 80063d4:	08006345 	.word	0x08006345
 80063d8:	08006421 	.word	0x08006421
 80063dc:	0800645d 	.word	0x0800645d
 80063e0:	0800645d 	.word	0x0800645d
 80063e4:	0800645d 	.word	0x0800645d
 80063e8:	0800645d 	.word	0x0800645d
 80063ec:	0800645d 	.word	0x0800645d
 80063f0:	0800645d 	.word	0x0800645d
 80063f4:	0800645d 	.word	0x0800645d
 80063f8:	0800645d 	.word	0x0800645d
 80063fc:	0800645d 	.word	0x0800645d
 8006400:	2b6e      	cmp	r3, #110	; 0x6e
 8006402:	d809      	bhi.n	8006418 <_scanf_float+0x138>
 8006404:	2b60      	cmp	r3, #96	; 0x60
 8006406:	d8b2      	bhi.n	800636e <_scanf_float+0x8e>
 8006408:	2b54      	cmp	r3, #84	; 0x54
 800640a:	d077      	beq.n	80064fc <_scanf_float+0x21c>
 800640c:	2b59      	cmp	r3, #89	; 0x59
 800640e:	d199      	bne.n	8006344 <_scanf_float+0x64>
 8006410:	2d07      	cmp	r5, #7
 8006412:	d197      	bne.n	8006344 <_scanf_float+0x64>
 8006414:	2508      	movs	r5, #8
 8006416:	e029      	b.n	800646c <_scanf_float+0x18c>
 8006418:	2b74      	cmp	r3, #116	; 0x74
 800641a:	d06f      	beq.n	80064fc <_scanf_float+0x21c>
 800641c:	2b79      	cmp	r3, #121	; 0x79
 800641e:	e7f6      	b.n	800640e <_scanf_float+0x12e>
 8006420:	6821      	ldr	r1, [r4, #0]
 8006422:	05c8      	lsls	r0, r1, #23
 8006424:	d51a      	bpl.n	800645c <_scanf_float+0x17c>
 8006426:	9b02      	ldr	r3, [sp, #8]
 8006428:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800642c:	6021      	str	r1, [r4, #0]
 800642e:	f109 0901 	add.w	r9, r9, #1
 8006432:	b11b      	cbz	r3, 800643c <_scanf_float+0x15c>
 8006434:	3b01      	subs	r3, #1
 8006436:	3201      	adds	r2, #1
 8006438:	9302      	str	r3, [sp, #8]
 800643a:	60a2      	str	r2, [r4, #8]
 800643c:	68a3      	ldr	r3, [r4, #8]
 800643e:	3b01      	subs	r3, #1
 8006440:	60a3      	str	r3, [r4, #8]
 8006442:	6923      	ldr	r3, [r4, #16]
 8006444:	3301      	adds	r3, #1
 8006446:	6123      	str	r3, [r4, #16]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	3b01      	subs	r3, #1
 800644c:	2b00      	cmp	r3, #0
 800644e:	607b      	str	r3, [r7, #4]
 8006450:	f340 8084 	ble.w	800655c <_scanf_float+0x27c>
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	3301      	adds	r3, #1
 8006458:	603b      	str	r3, [r7, #0]
 800645a:	e766      	b.n	800632a <_scanf_float+0x4a>
 800645c:	eb1a 0f05 	cmn.w	sl, r5
 8006460:	f47f af70 	bne.w	8006344 <_scanf_float+0x64>
 8006464:	6822      	ldr	r2, [r4, #0]
 8006466:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800646a:	6022      	str	r2, [r4, #0]
 800646c:	f806 3b01 	strb.w	r3, [r6], #1
 8006470:	e7e4      	b.n	800643c <_scanf_float+0x15c>
 8006472:	6822      	ldr	r2, [r4, #0]
 8006474:	0610      	lsls	r0, r2, #24
 8006476:	f57f af65 	bpl.w	8006344 <_scanf_float+0x64>
 800647a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800647e:	e7f4      	b.n	800646a <_scanf_float+0x18a>
 8006480:	f1ba 0f00 	cmp.w	sl, #0
 8006484:	d10e      	bne.n	80064a4 <_scanf_float+0x1c4>
 8006486:	f1b9 0f00 	cmp.w	r9, #0
 800648a:	d10e      	bne.n	80064aa <_scanf_float+0x1ca>
 800648c:	6822      	ldr	r2, [r4, #0]
 800648e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006492:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006496:	d108      	bne.n	80064aa <_scanf_float+0x1ca>
 8006498:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800649c:	f04f 0a01 	mov.w	sl, #1
 80064a0:	6022      	str	r2, [r4, #0]
 80064a2:	e7e3      	b.n	800646c <_scanf_float+0x18c>
 80064a4:	f1ba 0f02 	cmp.w	sl, #2
 80064a8:	d055      	beq.n	8006556 <_scanf_float+0x276>
 80064aa:	2d01      	cmp	r5, #1
 80064ac:	d002      	beq.n	80064b4 <_scanf_float+0x1d4>
 80064ae:	2d04      	cmp	r5, #4
 80064b0:	f47f af48 	bne.w	8006344 <_scanf_float+0x64>
 80064b4:	3501      	adds	r5, #1
 80064b6:	b2ed      	uxtb	r5, r5
 80064b8:	e7d8      	b.n	800646c <_scanf_float+0x18c>
 80064ba:	f1ba 0f01 	cmp.w	sl, #1
 80064be:	f47f af41 	bne.w	8006344 <_scanf_float+0x64>
 80064c2:	f04f 0a02 	mov.w	sl, #2
 80064c6:	e7d1      	b.n	800646c <_scanf_float+0x18c>
 80064c8:	b97d      	cbnz	r5, 80064ea <_scanf_float+0x20a>
 80064ca:	f1b9 0f00 	cmp.w	r9, #0
 80064ce:	f47f af3c 	bne.w	800634a <_scanf_float+0x6a>
 80064d2:	6822      	ldr	r2, [r4, #0]
 80064d4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80064d8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80064dc:	f47f af39 	bne.w	8006352 <_scanf_float+0x72>
 80064e0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80064e4:	2501      	movs	r5, #1
 80064e6:	6022      	str	r2, [r4, #0]
 80064e8:	e7c0      	b.n	800646c <_scanf_float+0x18c>
 80064ea:	2d03      	cmp	r5, #3
 80064ec:	d0e2      	beq.n	80064b4 <_scanf_float+0x1d4>
 80064ee:	2d05      	cmp	r5, #5
 80064f0:	e7de      	b.n	80064b0 <_scanf_float+0x1d0>
 80064f2:	2d02      	cmp	r5, #2
 80064f4:	f47f af26 	bne.w	8006344 <_scanf_float+0x64>
 80064f8:	2503      	movs	r5, #3
 80064fa:	e7b7      	b.n	800646c <_scanf_float+0x18c>
 80064fc:	2d06      	cmp	r5, #6
 80064fe:	f47f af21 	bne.w	8006344 <_scanf_float+0x64>
 8006502:	2507      	movs	r5, #7
 8006504:	e7b2      	b.n	800646c <_scanf_float+0x18c>
 8006506:	6822      	ldr	r2, [r4, #0]
 8006508:	0591      	lsls	r1, r2, #22
 800650a:	f57f af1b 	bpl.w	8006344 <_scanf_float+0x64>
 800650e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006512:	6022      	str	r2, [r4, #0]
 8006514:	f8cd 9004 	str.w	r9, [sp, #4]
 8006518:	e7a8      	b.n	800646c <_scanf_float+0x18c>
 800651a:	6822      	ldr	r2, [r4, #0]
 800651c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006520:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006524:	d006      	beq.n	8006534 <_scanf_float+0x254>
 8006526:	0550      	lsls	r0, r2, #21
 8006528:	f57f af0c 	bpl.w	8006344 <_scanf_float+0x64>
 800652c:	f1b9 0f00 	cmp.w	r9, #0
 8006530:	f43f af0f 	beq.w	8006352 <_scanf_float+0x72>
 8006534:	0591      	lsls	r1, r2, #22
 8006536:	bf58      	it	pl
 8006538:	9901      	ldrpl	r1, [sp, #4]
 800653a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800653e:	bf58      	it	pl
 8006540:	eba9 0101 	subpl.w	r1, r9, r1
 8006544:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006548:	f04f 0900 	mov.w	r9, #0
 800654c:	bf58      	it	pl
 800654e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006552:	6022      	str	r2, [r4, #0]
 8006554:	e78a      	b.n	800646c <_scanf_float+0x18c>
 8006556:	f04f 0a03 	mov.w	sl, #3
 800655a:	e787      	b.n	800646c <_scanf_float+0x18c>
 800655c:	4639      	mov	r1, r7
 800655e:	4640      	mov	r0, r8
 8006560:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006564:	4798      	blx	r3
 8006566:	2800      	cmp	r0, #0
 8006568:	f43f aedf 	beq.w	800632a <_scanf_float+0x4a>
 800656c:	e6ea      	b.n	8006344 <_scanf_float+0x64>
 800656e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006572:	463a      	mov	r2, r7
 8006574:	4640      	mov	r0, r8
 8006576:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800657a:	4798      	blx	r3
 800657c:	6923      	ldr	r3, [r4, #16]
 800657e:	3b01      	subs	r3, #1
 8006580:	6123      	str	r3, [r4, #16]
 8006582:	e6ec      	b.n	800635e <_scanf_float+0x7e>
 8006584:	1e6b      	subs	r3, r5, #1
 8006586:	2b06      	cmp	r3, #6
 8006588:	d825      	bhi.n	80065d6 <_scanf_float+0x2f6>
 800658a:	2d02      	cmp	r5, #2
 800658c:	d836      	bhi.n	80065fc <_scanf_float+0x31c>
 800658e:	455e      	cmp	r6, fp
 8006590:	f67f aee8 	bls.w	8006364 <_scanf_float+0x84>
 8006594:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006598:	463a      	mov	r2, r7
 800659a:	4640      	mov	r0, r8
 800659c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80065a0:	4798      	blx	r3
 80065a2:	6923      	ldr	r3, [r4, #16]
 80065a4:	3b01      	subs	r3, #1
 80065a6:	6123      	str	r3, [r4, #16]
 80065a8:	e7f1      	b.n	800658e <_scanf_float+0x2ae>
 80065aa:	9802      	ldr	r0, [sp, #8]
 80065ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80065b0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80065b4:	463a      	mov	r2, r7
 80065b6:	9002      	str	r0, [sp, #8]
 80065b8:	4640      	mov	r0, r8
 80065ba:	4798      	blx	r3
 80065bc:	6923      	ldr	r3, [r4, #16]
 80065be:	3b01      	subs	r3, #1
 80065c0:	6123      	str	r3, [r4, #16]
 80065c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065c6:	fa5f fa8a 	uxtb.w	sl, sl
 80065ca:	f1ba 0f02 	cmp.w	sl, #2
 80065ce:	d1ec      	bne.n	80065aa <_scanf_float+0x2ca>
 80065d0:	3d03      	subs	r5, #3
 80065d2:	b2ed      	uxtb	r5, r5
 80065d4:	1b76      	subs	r6, r6, r5
 80065d6:	6823      	ldr	r3, [r4, #0]
 80065d8:	05da      	lsls	r2, r3, #23
 80065da:	d52f      	bpl.n	800663c <_scanf_float+0x35c>
 80065dc:	055b      	lsls	r3, r3, #21
 80065de:	d510      	bpl.n	8006602 <_scanf_float+0x322>
 80065e0:	455e      	cmp	r6, fp
 80065e2:	f67f aebf 	bls.w	8006364 <_scanf_float+0x84>
 80065e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80065ea:	463a      	mov	r2, r7
 80065ec:	4640      	mov	r0, r8
 80065ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80065f2:	4798      	blx	r3
 80065f4:	6923      	ldr	r3, [r4, #16]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	6123      	str	r3, [r4, #16]
 80065fa:	e7f1      	b.n	80065e0 <_scanf_float+0x300>
 80065fc:	46aa      	mov	sl, r5
 80065fe:	9602      	str	r6, [sp, #8]
 8006600:	e7df      	b.n	80065c2 <_scanf_float+0x2e2>
 8006602:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006606:	6923      	ldr	r3, [r4, #16]
 8006608:	2965      	cmp	r1, #101	; 0x65
 800660a:	f103 33ff 	add.w	r3, r3, #4294967295
 800660e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006612:	6123      	str	r3, [r4, #16]
 8006614:	d00c      	beq.n	8006630 <_scanf_float+0x350>
 8006616:	2945      	cmp	r1, #69	; 0x45
 8006618:	d00a      	beq.n	8006630 <_scanf_float+0x350>
 800661a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800661e:	463a      	mov	r2, r7
 8006620:	4640      	mov	r0, r8
 8006622:	4798      	blx	r3
 8006624:	6923      	ldr	r3, [r4, #16]
 8006626:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800662a:	3b01      	subs	r3, #1
 800662c:	1eb5      	subs	r5, r6, #2
 800662e:	6123      	str	r3, [r4, #16]
 8006630:	463a      	mov	r2, r7
 8006632:	4640      	mov	r0, r8
 8006634:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006638:	4798      	blx	r3
 800663a:	462e      	mov	r6, r5
 800663c:	6825      	ldr	r5, [r4, #0]
 800663e:	f015 0510 	ands.w	r5, r5, #16
 8006642:	d159      	bne.n	80066f8 <_scanf_float+0x418>
 8006644:	7035      	strb	r5, [r6, #0]
 8006646:	6823      	ldr	r3, [r4, #0]
 8006648:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800664c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006650:	d11c      	bne.n	800668c <_scanf_float+0x3ac>
 8006652:	9b01      	ldr	r3, [sp, #4]
 8006654:	454b      	cmp	r3, r9
 8006656:	eba3 0209 	sub.w	r2, r3, r9
 800665a:	d124      	bne.n	80066a6 <_scanf_float+0x3c6>
 800665c:	2200      	movs	r2, #0
 800665e:	4659      	mov	r1, fp
 8006660:	4640      	mov	r0, r8
 8006662:	f000 fe89 	bl	8007378 <_strtod_r>
 8006666:	f8d4 c000 	ldr.w	ip, [r4]
 800666a:	9b03      	ldr	r3, [sp, #12]
 800666c:	f01c 0f02 	tst.w	ip, #2
 8006670:	4606      	mov	r6, r0
 8006672:	460f      	mov	r7, r1
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	d021      	beq.n	80066bc <_scanf_float+0x3dc>
 8006678:	9903      	ldr	r1, [sp, #12]
 800667a:	1d1a      	adds	r2, r3, #4
 800667c:	600a      	str	r2, [r1, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	e9c3 6700 	strd	r6, r7, [r3]
 8006684:	68e3      	ldr	r3, [r4, #12]
 8006686:	3301      	adds	r3, #1
 8006688:	60e3      	str	r3, [r4, #12]
 800668a:	e66c      	b.n	8006366 <_scanf_float+0x86>
 800668c:	9b04      	ldr	r3, [sp, #16]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d0e4      	beq.n	800665c <_scanf_float+0x37c>
 8006692:	9905      	ldr	r1, [sp, #20]
 8006694:	230a      	movs	r3, #10
 8006696:	462a      	mov	r2, r5
 8006698:	4640      	mov	r0, r8
 800669a:	3101      	adds	r1, #1
 800669c:	f000 fef8 	bl	8007490 <_strtol_r>
 80066a0:	9b04      	ldr	r3, [sp, #16]
 80066a2:	9e05      	ldr	r6, [sp, #20]
 80066a4:	1ac2      	subs	r2, r0, r3
 80066a6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80066aa:	429e      	cmp	r6, r3
 80066ac:	bf28      	it	cs
 80066ae:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80066b2:	4630      	mov	r0, r6
 80066b4:	4911      	ldr	r1, [pc, #68]	; (80066fc <_scanf_float+0x41c>)
 80066b6:	f000 f829 	bl	800670c <siprintf>
 80066ba:	e7cf      	b.n	800665c <_scanf_float+0x37c>
 80066bc:	f01c 0f04 	tst.w	ip, #4
 80066c0:	f103 0e04 	add.w	lr, r3, #4
 80066c4:	d003      	beq.n	80066ce <_scanf_float+0x3ee>
 80066c6:	9903      	ldr	r1, [sp, #12]
 80066c8:	f8c1 e000 	str.w	lr, [r1]
 80066cc:	e7d7      	b.n	800667e <_scanf_float+0x39e>
 80066ce:	9a03      	ldr	r2, [sp, #12]
 80066d0:	f8c2 e000 	str.w	lr, [r2]
 80066d4:	f8d3 8000 	ldr.w	r8, [r3]
 80066d8:	4602      	mov	r2, r0
 80066da:	460b      	mov	r3, r1
 80066dc:	f7fa f996 	bl	8000a0c <__aeabi_dcmpun>
 80066e0:	b128      	cbz	r0, 80066ee <_scanf_float+0x40e>
 80066e2:	4807      	ldr	r0, [pc, #28]	; (8006700 <_scanf_float+0x420>)
 80066e4:	f000 f80e 	bl	8006704 <nanf>
 80066e8:	f8c8 0000 	str.w	r0, [r8]
 80066ec:	e7ca      	b.n	8006684 <_scanf_float+0x3a4>
 80066ee:	4630      	mov	r0, r6
 80066f0:	4639      	mov	r1, r7
 80066f2:	f7fa f9e9 	bl	8000ac8 <__aeabi_d2f>
 80066f6:	e7f7      	b.n	80066e8 <_scanf_float+0x408>
 80066f8:	2500      	movs	r5, #0
 80066fa:	e634      	b.n	8006366 <_scanf_float+0x86>
 80066fc:	0800b7c0 	.word	0x0800b7c0
 8006700:	0800bbd8 	.word	0x0800bbd8

08006704 <nanf>:
 8006704:	4800      	ldr	r0, [pc, #0]	; (8006708 <nanf+0x4>)
 8006706:	4770      	bx	lr
 8006708:	7fc00000 	.word	0x7fc00000

0800670c <siprintf>:
 800670c:	b40e      	push	{r1, r2, r3}
 800670e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006712:	b500      	push	{lr}
 8006714:	b09c      	sub	sp, #112	; 0x70
 8006716:	ab1d      	add	r3, sp, #116	; 0x74
 8006718:	9002      	str	r0, [sp, #8]
 800671a:	9006      	str	r0, [sp, #24]
 800671c:	9107      	str	r1, [sp, #28]
 800671e:	9104      	str	r1, [sp, #16]
 8006720:	4808      	ldr	r0, [pc, #32]	; (8006744 <siprintf+0x38>)
 8006722:	4909      	ldr	r1, [pc, #36]	; (8006748 <siprintf+0x3c>)
 8006724:	f853 2b04 	ldr.w	r2, [r3], #4
 8006728:	9105      	str	r1, [sp, #20]
 800672a:	6800      	ldr	r0, [r0, #0]
 800672c:	a902      	add	r1, sp, #8
 800672e:	9301      	str	r3, [sp, #4]
 8006730:	f002 fe86 	bl	8009440 <_svfiprintf_r>
 8006734:	2200      	movs	r2, #0
 8006736:	9b02      	ldr	r3, [sp, #8]
 8006738:	701a      	strb	r2, [r3, #0]
 800673a:	b01c      	add	sp, #112	; 0x70
 800673c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006740:	b003      	add	sp, #12
 8006742:	4770      	bx	lr
 8006744:	20000020 	.word	0x20000020
 8006748:	ffff0208 	.word	0xffff0208

0800674c <sulp>:
 800674c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006750:	460f      	mov	r7, r1
 8006752:	4690      	mov	r8, r2
 8006754:	f002 fc1c 	bl	8008f90 <__ulp>
 8006758:	4604      	mov	r4, r0
 800675a:	460d      	mov	r5, r1
 800675c:	f1b8 0f00 	cmp.w	r8, #0
 8006760:	d011      	beq.n	8006786 <sulp+0x3a>
 8006762:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006766:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800676a:	2b00      	cmp	r3, #0
 800676c:	dd0b      	ble.n	8006786 <sulp+0x3a>
 800676e:	2400      	movs	r4, #0
 8006770:	051b      	lsls	r3, r3, #20
 8006772:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006776:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800677a:	4622      	mov	r2, r4
 800677c:	462b      	mov	r3, r5
 800677e:	f7f9 feab 	bl	80004d8 <__aeabi_dmul>
 8006782:	4604      	mov	r4, r0
 8006784:	460d      	mov	r5, r1
 8006786:	4620      	mov	r0, r4
 8006788:	4629      	mov	r1, r5
 800678a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006790 <_strtod_l>:
 8006790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006794:	469b      	mov	fp, r3
 8006796:	2300      	movs	r3, #0
 8006798:	b0a1      	sub	sp, #132	; 0x84
 800679a:	931c      	str	r3, [sp, #112]	; 0x70
 800679c:	4ba1      	ldr	r3, [pc, #644]	; (8006a24 <_strtod_l+0x294>)
 800679e:	4682      	mov	sl, r0
 80067a0:	681f      	ldr	r7, [r3, #0]
 80067a2:	460e      	mov	r6, r1
 80067a4:	4638      	mov	r0, r7
 80067a6:	9217      	str	r2, [sp, #92]	; 0x5c
 80067a8:	f7f9 fcd2 	bl	8000150 <strlen>
 80067ac:	f04f 0800 	mov.w	r8, #0
 80067b0:	4604      	mov	r4, r0
 80067b2:	f04f 0900 	mov.w	r9, #0
 80067b6:	961b      	str	r6, [sp, #108]	; 0x6c
 80067b8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80067ba:	781a      	ldrb	r2, [r3, #0]
 80067bc:	2a2b      	cmp	r2, #43	; 0x2b
 80067be:	d04c      	beq.n	800685a <_strtod_l+0xca>
 80067c0:	d83a      	bhi.n	8006838 <_strtod_l+0xa8>
 80067c2:	2a0d      	cmp	r2, #13
 80067c4:	d833      	bhi.n	800682e <_strtod_l+0x9e>
 80067c6:	2a08      	cmp	r2, #8
 80067c8:	d833      	bhi.n	8006832 <_strtod_l+0xa2>
 80067ca:	2a00      	cmp	r2, #0
 80067cc:	d03d      	beq.n	800684a <_strtod_l+0xba>
 80067ce:	2300      	movs	r3, #0
 80067d0:	930c      	str	r3, [sp, #48]	; 0x30
 80067d2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80067d4:	782b      	ldrb	r3, [r5, #0]
 80067d6:	2b30      	cmp	r3, #48	; 0x30
 80067d8:	f040 80af 	bne.w	800693a <_strtod_l+0x1aa>
 80067dc:	786b      	ldrb	r3, [r5, #1]
 80067de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80067e2:	2b58      	cmp	r3, #88	; 0x58
 80067e4:	d16c      	bne.n	80068c0 <_strtod_l+0x130>
 80067e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067e8:	4650      	mov	r0, sl
 80067ea:	9301      	str	r3, [sp, #4]
 80067ec:	ab1c      	add	r3, sp, #112	; 0x70
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	4a8d      	ldr	r2, [pc, #564]	; (8006a28 <_strtod_l+0x298>)
 80067f2:	f8cd b008 	str.w	fp, [sp, #8]
 80067f6:	ab1d      	add	r3, sp, #116	; 0x74
 80067f8:	a91b      	add	r1, sp, #108	; 0x6c
 80067fa:	f001 fd2f 	bl	800825c <__gethex>
 80067fe:	f010 0607 	ands.w	r6, r0, #7
 8006802:	4604      	mov	r4, r0
 8006804:	d005      	beq.n	8006812 <_strtod_l+0x82>
 8006806:	2e06      	cmp	r6, #6
 8006808:	d129      	bne.n	800685e <_strtod_l+0xce>
 800680a:	2300      	movs	r3, #0
 800680c:	3501      	adds	r5, #1
 800680e:	951b      	str	r5, [sp, #108]	; 0x6c
 8006810:	930c      	str	r3, [sp, #48]	; 0x30
 8006812:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006814:	2b00      	cmp	r3, #0
 8006816:	f040 8596 	bne.w	8007346 <_strtod_l+0xbb6>
 800681a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800681c:	b1d3      	cbz	r3, 8006854 <_strtod_l+0xc4>
 800681e:	4642      	mov	r2, r8
 8006820:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006824:	4610      	mov	r0, r2
 8006826:	4619      	mov	r1, r3
 8006828:	b021      	add	sp, #132	; 0x84
 800682a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800682e:	2a20      	cmp	r2, #32
 8006830:	d1cd      	bne.n	80067ce <_strtod_l+0x3e>
 8006832:	3301      	adds	r3, #1
 8006834:	931b      	str	r3, [sp, #108]	; 0x6c
 8006836:	e7bf      	b.n	80067b8 <_strtod_l+0x28>
 8006838:	2a2d      	cmp	r2, #45	; 0x2d
 800683a:	d1c8      	bne.n	80067ce <_strtod_l+0x3e>
 800683c:	2201      	movs	r2, #1
 800683e:	920c      	str	r2, [sp, #48]	; 0x30
 8006840:	1c5a      	adds	r2, r3, #1
 8006842:	921b      	str	r2, [sp, #108]	; 0x6c
 8006844:	785b      	ldrb	r3, [r3, #1]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1c3      	bne.n	80067d2 <_strtod_l+0x42>
 800684a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800684c:	961b      	str	r6, [sp, #108]	; 0x6c
 800684e:	2b00      	cmp	r3, #0
 8006850:	f040 8577 	bne.w	8007342 <_strtod_l+0xbb2>
 8006854:	4642      	mov	r2, r8
 8006856:	464b      	mov	r3, r9
 8006858:	e7e4      	b.n	8006824 <_strtod_l+0x94>
 800685a:	2200      	movs	r2, #0
 800685c:	e7ef      	b.n	800683e <_strtod_l+0xae>
 800685e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006860:	b13a      	cbz	r2, 8006872 <_strtod_l+0xe2>
 8006862:	2135      	movs	r1, #53	; 0x35
 8006864:	a81e      	add	r0, sp, #120	; 0x78
 8006866:	f002 fc97 	bl	8009198 <__copybits>
 800686a:	4650      	mov	r0, sl
 800686c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800686e:	f002 f85f 	bl	8008930 <_Bfree>
 8006872:	3e01      	subs	r6, #1
 8006874:	2e05      	cmp	r6, #5
 8006876:	d807      	bhi.n	8006888 <_strtod_l+0xf8>
 8006878:	e8df f006 	tbb	[pc, r6]
 800687c:	1d180b0e 	.word	0x1d180b0e
 8006880:	030e      	.short	0x030e
 8006882:	f04f 0900 	mov.w	r9, #0
 8006886:	46c8      	mov	r8, r9
 8006888:	0721      	lsls	r1, r4, #28
 800688a:	d5c2      	bpl.n	8006812 <_strtod_l+0x82>
 800688c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006890:	e7bf      	b.n	8006812 <_strtod_l+0x82>
 8006892:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8006896:	e7f7      	b.n	8006888 <_strtod_l+0xf8>
 8006898:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800689a:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 800689e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80068a2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80068a6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80068aa:	e7ed      	b.n	8006888 <_strtod_l+0xf8>
 80068ac:	f04f 0800 	mov.w	r8, #0
 80068b0:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006a2c <_strtod_l+0x29c>
 80068b4:	e7e8      	b.n	8006888 <_strtod_l+0xf8>
 80068b6:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80068ba:	f04f 38ff 	mov.w	r8, #4294967295
 80068be:	e7e3      	b.n	8006888 <_strtod_l+0xf8>
 80068c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80068c2:	1c5a      	adds	r2, r3, #1
 80068c4:	921b      	str	r2, [sp, #108]	; 0x6c
 80068c6:	785b      	ldrb	r3, [r3, #1]
 80068c8:	2b30      	cmp	r3, #48	; 0x30
 80068ca:	d0f9      	beq.n	80068c0 <_strtod_l+0x130>
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d0a0      	beq.n	8006812 <_strtod_l+0x82>
 80068d0:	2301      	movs	r3, #1
 80068d2:	9307      	str	r3, [sp, #28]
 80068d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80068d6:	220a      	movs	r2, #10
 80068d8:	9308      	str	r3, [sp, #32]
 80068da:	2300      	movs	r3, #0
 80068dc:	469b      	mov	fp, r3
 80068de:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80068e2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80068e4:	7805      	ldrb	r5, [r0, #0]
 80068e6:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80068ea:	b2d9      	uxtb	r1, r3
 80068ec:	2909      	cmp	r1, #9
 80068ee:	d926      	bls.n	800693e <_strtod_l+0x1ae>
 80068f0:	4622      	mov	r2, r4
 80068f2:	4639      	mov	r1, r7
 80068f4:	f002 feba 	bl	800966c <strncmp>
 80068f8:	2800      	cmp	r0, #0
 80068fa:	d032      	beq.n	8006962 <_strtod_l+0x1d2>
 80068fc:	2000      	movs	r0, #0
 80068fe:	462b      	mov	r3, r5
 8006900:	465c      	mov	r4, fp
 8006902:	4602      	mov	r2, r0
 8006904:	9004      	str	r0, [sp, #16]
 8006906:	2b65      	cmp	r3, #101	; 0x65
 8006908:	d001      	beq.n	800690e <_strtod_l+0x17e>
 800690a:	2b45      	cmp	r3, #69	; 0x45
 800690c:	d113      	bne.n	8006936 <_strtod_l+0x1a6>
 800690e:	b91c      	cbnz	r4, 8006918 <_strtod_l+0x188>
 8006910:	9b07      	ldr	r3, [sp, #28]
 8006912:	4303      	orrs	r3, r0
 8006914:	d099      	beq.n	800684a <_strtod_l+0xba>
 8006916:	2400      	movs	r4, #0
 8006918:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800691a:	1c73      	adds	r3, r6, #1
 800691c:	931b      	str	r3, [sp, #108]	; 0x6c
 800691e:	7873      	ldrb	r3, [r6, #1]
 8006920:	2b2b      	cmp	r3, #43	; 0x2b
 8006922:	d078      	beq.n	8006a16 <_strtod_l+0x286>
 8006924:	2b2d      	cmp	r3, #45	; 0x2d
 8006926:	d07b      	beq.n	8006a20 <_strtod_l+0x290>
 8006928:	2700      	movs	r7, #0
 800692a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800692e:	2909      	cmp	r1, #9
 8006930:	f240 8082 	bls.w	8006a38 <_strtod_l+0x2a8>
 8006934:	961b      	str	r6, [sp, #108]	; 0x6c
 8006936:	2500      	movs	r5, #0
 8006938:	e09e      	b.n	8006a78 <_strtod_l+0x2e8>
 800693a:	2300      	movs	r3, #0
 800693c:	e7c9      	b.n	80068d2 <_strtod_l+0x142>
 800693e:	f1bb 0f08 	cmp.w	fp, #8
 8006942:	bfd5      	itete	le
 8006944:	9906      	ldrle	r1, [sp, #24]
 8006946:	9905      	ldrgt	r1, [sp, #20]
 8006948:	fb02 3301 	mlale	r3, r2, r1, r3
 800694c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006950:	f100 0001 	add.w	r0, r0, #1
 8006954:	bfd4      	ite	le
 8006956:	9306      	strle	r3, [sp, #24]
 8006958:	9305      	strgt	r3, [sp, #20]
 800695a:	f10b 0b01 	add.w	fp, fp, #1
 800695e:	901b      	str	r0, [sp, #108]	; 0x6c
 8006960:	e7bf      	b.n	80068e2 <_strtod_l+0x152>
 8006962:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006964:	191a      	adds	r2, r3, r4
 8006966:	921b      	str	r2, [sp, #108]	; 0x6c
 8006968:	5d1b      	ldrb	r3, [r3, r4]
 800696a:	f1bb 0f00 	cmp.w	fp, #0
 800696e:	d036      	beq.n	80069de <_strtod_l+0x24e>
 8006970:	465c      	mov	r4, fp
 8006972:	9004      	str	r0, [sp, #16]
 8006974:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006978:	2a09      	cmp	r2, #9
 800697a:	d912      	bls.n	80069a2 <_strtod_l+0x212>
 800697c:	2201      	movs	r2, #1
 800697e:	e7c2      	b.n	8006906 <_strtod_l+0x176>
 8006980:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006982:	3001      	adds	r0, #1
 8006984:	1c5a      	adds	r2, r3, #1
 8006986:	921b      	str	r2, [sp, #108]	; 0x6c
 8006988:	785b      	ldrb	r3, [r3, #1]
 800698a:	2b30      	cmp	r3, #48	; 0x30
 800698c:	d0f8      	beq.n	8006980 <_strtod_l+0x1f0>
 800698e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006992:	2a08      	cmp	r2, #8
 8006994:	f200 84dc 	bhi.w	8007350 <_strtod_l+0xbc0>
 8006998:	9004      	str	r0, [sp, #16]
 800699a:	2000      	movs	r0, #0
 800699c:	4604      	mov	r4, r0
 800699e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80069a0:	9208      	str	r2, [sp, #32]
 80069a2:	3b30      	subs	r3, #48	; 0x30
 80069a4:	f100 0201 	add.w	r2, r0, #1
 80069a8:	d013      	beq.n	80069d2 <_strtod_l+0x242>
 80069aa:	9904      	ldr	r1, [sp, #16]
 80069ac:	1905      	adds	r5, r0, r4
 80069ae:	4411      	add	r1, r2
 80069b0:	9104      	str	r1, [sp, #16]
 80069b2:	4622      	mov	r2, r4
 80069b4:	210a      	movs	r1, #10
 80069b6:	42aa      	cmp	r2, r5
 80069b8:	d113      	bne.n	80069e2 <_strtod_l+0x252>
 80069ba:	1822      	adds	r2, r4, r0
 80069bc:	2a08      	cmp	r2, #8
 80069be:	f104 0401 	add.w	r4, r4, #1
 80069c2:	4404      	add	r4, r0
 80069c4:	dc1b      	bgt.n	80069fe <_strtod_l+0x26e>
 80069c6:	220a      	movs	r2, #10
 80069c8:	9906      	ldr	r1, [sp, #24]
 80069ca:	fb02 3301 	mla	r3, r2, r1, r3
 80069ce:	9306      	str	r3, [sp, #24]
 80069d0:	2200      	movs	r2, #0
 80069d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80069d4:	4610      	mov	r0, r2
 80069d6:	1c59      	adds	r1, r3, #1
 80069d8:	911b      	str	r1, [sp, #108]	; 0x6c
 80069da:	785b      	ldrb	r3, [r3, #1]
 80069dc:	e7ca      	b.n	8006974 <_strtod_l+0x1e4>
 80069de:	4658      	mov	r0, fp
 80069e0:	e7d3      	b.n	800698a <_strtod_l+0x1fa>
 80069e2:	2a08      	cmp	r2, #8
 80069e4:	dc04      	bgt.n	80069f0 <_strtod_l+0x260>
 80069e6:	9f06      	ldr	r7, [sp, #24]
 80069e8:	434f      	muls	r7, r1
 80069ea:	9706      	str	r7, [sp, #24]
 80069ec:	3201      	adds	r2, #1
 80069ee:	e7e2      	b.n	80069b6 <_strtod_l+0x226>
 80069f0:	1c57      	adds	r7, r2, #1
 80069f2:	2f10      	cmp	r7, #16
 80069f4:	bfde      	ittt	le
 80069f6:	9f05      	ldrle	r7, [sp, #20]
 80069f8:	434f      	mulle	r7, r1
 80069fa:	9705      	strle	r7, [sp, #20]
 80069fc:	e7f6      	b.n	80069ec <_strtod_l+0x25c>
 80069fe:	2c10      	cmp	r4, #16
 8006a00:	bfdf      	itttt	le
 8006a02:	220a      	movle	r2, #10
 8006a04:	9905      	ldrle	r1, [sp, #20]
 8006a06:	fb02 3301 	mlale	r3, r2, r1, r3
 8006a0a:	9305      	strle	r3, [sp, #20]
 8006a0c:	e7e0      	b.n	80069d0 <_strtod_l+0x240>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	2201      	movs	r2, #1
 8006a12:	9304      	str	r3, [sp, #16]
 8006a14:	e77c      	b.n	8006910 <_strtod_l+0x180>
 8006a16:	2700      	movs	r7, #0
 8006a18:	1cb3      	adds	r3, r6, #2
 8006a1a:	931b      	str	r3, [sp, #108]	; 0x6c
 8006a1c:	78b3      	ldrb	r3, [r6, #2]
 8006a1e:	e784      	b.n	800692a <_strtod_l+0x19a>
 8006a20:	2701      	movs	r7, #1
 8006a22:	e7f9      	b.n	8006a18 <_strtod_l+0x288>
 8006a24:	0800ba18 	.word	0x0800ba18
 8006a28:	0800b7c8 	.word	0x0800b7c8
 8006a2c:	7ff00000 	.word	0x7ff00000
 8006a30:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a32:	1c59      	adds	r1, r3, #1
 8006a34:	911b      	str	r1, [sp, #108]	; 0x6c
 8006a36:	785b      	ldrb	r3, [r3, #1]
 8006a38:	2b30      	cmp	r3, #48	; 0x30
 8006a3a:	d0f9      	beq.n	8006a30 <_strtod_l+0x2a0>
 8006a3c:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006a40:	2908      	cmp	r1, #8
 8006a42:	f63f af78 	bhi.w	8006936 <_strtod_l+0x1a6>
 8006a46:	f04f 0e0a 	mov.w	lr, #10
 8006a4a:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8006a4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a50:	9309      	str	r3, [sp, #36]	; 0x24
 8006a52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a54:	1c59      	adds	r1, r3, #1
 8006a56:	911b      	str	r1, [sp, #108]	; 0x6c
 8006a58:	785b      	ldrb	r3, [r3, #1]
 8006a5a:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8006a5e:	2d09      	cmp	r5, #9
 8006a60:	d935      	bls.n	8006ace <_strtod_l+0x33e>
 8006a62:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006a64:	1b49      	subs	r1, r1, r5
 8006a66:	2908      	cmp	r1, #8
 8006a68:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006a6c:	dc02      	bgt.n	8006a74 <_strtod_l+0x2e4>
 8006a6e:	4565      	cmp	r5, ip
 8006a70:	bfa8      	it	ge
 8006a72:	4665      	movge	r5, ip
 8006a74:	b107      	cbz	r7, 8006a78 <_strtod_l+0x2e8>
 8006a76:	426d      	negs	r5, r5
 8006a78:	2c00      	cmp	r4, #0
 8006a7a:	d14c      	bne.n	8006b16 <_strtod_l+0x386>
 8006a7c:	9907      	ldr	r1, [sp, #28]
 8006a7e:	4301      	orrs	r1, r0
 8006a80:	f47f aec7 	bne.w	8006812 <_strtod_l+0x82>
 8006a84:	2a00      	cmp	r2, #0
 8006a86:	f47f aee0 	bne.w	800684a <_strtod_l+0xba>
 8006a8a:	2b69      	cmp	r3, #105	; 0x69
 8006a8c:	d026      	beq.n	8006adc <_strtod_l+0x34c>
 8006a8e:	dc23      	bgt.n	8006ad8 <_strtod_l+0x348>
 8006a90:	2b49      	cmp	r3, #73	; 0x49
 8006a92:	d023      	beq.n	8006adc <_strtod_l+0x34c>
 8006a94:	2b4e      	cmp	r3, #78	; 0x4e
 8006a96:	f47f aed8 	bne.w	800684a <_strtod_l+0xba>
 8006a9a:	499c      	ldr	r1, [pc, #624]	; (8006d0c <_strtod_l+0x57c>)
 8006a9c:	a81b      	add	r0, sp, #108	; 0x6c
 8006a9e:	f001 fe2b 	bl	80086f8 <__match>
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	f43f aed1 	beq.w	800684a <_strtod_l+0xba>
 8006aa8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	2b28      	cmp	r3, #40	; 0x28
 8006aae:	d12c      	bne.n	8006b0a <_strtod_l+0x37a>
 8006ab0:	4997      	ldr	r1, [pc, #604]	; (8006d10 <_strtod_l+0x580>)
 8006ab2:	aa1e      	add	r2, sp, #120	; 0x78
 8006ab4:	a81b      	add	r0, sp, #108	; 0x6c
 8006ab6:	f001 fe33 	bl	8008720 <__hexnan>
 8006aba:	2805      	cmp	r0, #5
 8006abc:	d125      	bne.n	8006b0a <_strtod_l+0x37a>
 8006abe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006ac0:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8006ac4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006ac8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006acc:	e6a1      	b.n	8006812 <_strtod_l+0x82>
 8006ace:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8006ad2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8006ad6:	e7bc      	b.n	8006a52 <_strtod_l+0x2c2>
 8006ad8:	2b6e      	cmp	r3, #110	; 0x6e
 8006ada:	e7dc      	b.n	8006a96 <_strtod_l+0x306>
 8006adc:	498d      	ldr	r1, [pc, #564]	; (8006d14 <_strtod_l+0x584>)
 8006ade:	a81b      	add	r0, sp, #108	; 0x6c
 8006ae0:	f001 fe0a 	bl	80086f8 <__match>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	f43f aeb0 	beq.w	800684a <_strtod_l+0xba>
 8006aea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006aec:	498a      	ldr	r1, [pc, #552]	; (8006d18 <_strtod_l+0x588>)
 8006aee:	3b01      	subs	r3, #1
 8006af0:	a81b      	add	r0, sp, #108	; 0x6c
 8006af2:	931b      	str	r3, [sp, #108]	; 0x6c
 8006af4:	f001 fe00 	bl	80086f8 <__match>
 8006af8:	b910      	cbnz	r0, 8006b00 <_strtod_l+0x370>
 8006afa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006afc:	3301      	adds	r3, #1
 8006afe:	931b      	str	r3, [sp, #108]	; 0x6c
 8006b00:	f04f 0800 	mov.w	r8, #0
 8006b04:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8006d28 <_strtod_l+0x598>
 8006b08:	e683      	b.n	8006812 <_strtod_l+0x82>
 8006b0a:	4884      	ldr	r0, [pc, #528]	; (8006d1c <_strtod_l+0x58c>)
 8006b0c:	f002 fd98 	bl	8009640 <nan>
 8006b10:	4680      	mov	r8, r0
 8006b12:	4689      	mov	r9, r1
 8006b14:	e67d      	b.n	8006812 <_strtod_l+0x82>
 8006b16:	9b04      	ldr	r3, [sp, #16]
 8006b18:	f1bb 0f00 	cmp.w	fp, #0
 8006b1c:	bf08      	it	eq
 8006b1e:	46a3      	moveq	fp, r4
 8006b20:	1aeb      	subs	r3, r5, r3
 8006b22:	2c10      	cmp	r4, #16
 8006b24:	9806      	ldr	r0, [sp, #24]
 8006b26:	4626      	mov	r6, r4
 8006b28:	9307      	str	r3, [sp, #28]
 8006b2a:	bfa8      	it	ge
 8006b2c:	2610      	movge	r6, #16
 8006b2e:	f7f9 fc59 	bl	80003e4 <__aeabi_ui2d>
 8006b32:	2c09      	cmp	r4, #9
 8006b34:	4680      	mov	r8, r0
 8006b36:	4689      	mov	r9, r1
 8006b38:	dd13      	ble.n	8006b62 <_strtod_l+0x3d2>
 8006b3a:	4b79      	ldr	r3, [pc, #484]	; (8006d20 <_strtod_l+0x590>)
 8006b3c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006b40:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006b44:	f7f9 fcc8 	bl	80004d8 <__aeabi_dmul>
 8006b48:	4680      	mov	r8, r0
 8006b4a:	9805      	ldr	r0, [sp, #20]
 8006b4c:	4689      	mov	r9, r1
 8006b4e:	f7f9 fc49 	bl	80003e4 <__aeabi_ui2d>
 8006b52:	4602      	mov	r2, r0
 8006b54:	460b      	mov	r3, r1
 8006b56:	4640      	mov	r0, r8
 8006b58:	4649      	mov	r1, r9
 8006b5a:	f7f9 fb07 	bl	800016c <__adddf3>
 8006b5e:	4680      	mov	r8, r0
 8006b60:	4689      	mov	r9, r1
 8006b62:	2c0f      	cmp	r4, #15
 8006b64:	dc36      	bgt.n	8006bd4 <_strtod_l+0x444>
 8006b66:	9b07      	ldr	r3, [sp, #28]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f43f ae52 	beq.w	8006812 <_strtod_l+0x82>
 8006b6e:	dd22      	ble.n	8006bb6 <_strtod_l+0x426>
 8006b70:	2b16      	cmp	r3, #22
 8006b72:	dc09      	bgt.n	8006b88 <_strtod_l+0x3f8>
 8006b74:	4c6a      	ldr	r4, [pc, #424]	; (8006d20 <_strtod_l+0x590>)
 8006b76:	4642      	mov	r2, r8
 8006b78:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8006b7c:	464b      	mov	r3, r9
 8006b7e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006b82:	f7f9 fca9 	bl	80004d8 <__aeabi_dmul>
 8006b86:	e7c3      	b.n	8006b10 <_strtod_l+0x380>
 8006b88:	9a07      	ldr	r2, [sp, #28]
 8006b8a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	db20      	blt.n	8006bd4 <_strtod_l+0x444>
 8006b92:	4d63      	ldr	r5, [pc, #396]	; (8006d20 <_strtod_l+0x590>)
 8006b94:	f1c4 040f 	rsb	r4, r4, #15
 8006b98:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006b9c:	4642      	mov	r2, r8
 8006b9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ba2:	464b      	mov	r3, r9
 8006ba4:	f7f9 fc98 	bl	80004d8 <__aeabi_dmul>
 8006ba8:	9b07      	ldr	r3, [sp, #28]
 8006baa:	1b1c      	subs	r4, r3, r4
 8006bac:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006bb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006bb4:	e7e5      	b.n	8006b82 <_strtod_l+0x3f2>
 8006bb6:	9b07      	ldr	r3, [sp, #28]
 8006bb8:	3316      	adds	r3, #22
 8006bba:	db0b      	blt.n	8006bd4 <_strtod_l+0x444>
 8006bbc:	9b04      	ldr	r3, [sp, #16]
 8006bbe:	4a58      	ldr	r2, [pc, #352]	; (8006d20 <_strtod_l+0x590>)
 8006bc0:	1b5d      	subs	r5, r3, r5
 8006bc2:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8006bc6:	4640      	mov	r0, r8
 8006bc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006bcc:	4649      	mov	r1, r9
 8006bce:	f7f9 fdad 	bl	800072c <__aeabi_ddiv>
 8006bd2:	e79d      	b.n	8006b10 <_strtod_l+0x380>
 8006bd4:	9b07      	ldr	r3, [sp, #28]
 8006bd6:	1ba6      	subs	r6, r4, r6
 8006bd8:	441e      	add	r6, r3
 8006bda:	2e00      	cmp	r6, #0
 8006bdc:	dd71      	ble.n	8006cc2 <_strtod_l+0x532>
 8006bde:	f016 030f 	ands.w	r3, r6, #15
 8006be2:	d00a      	beq.n	8006bfa <_strtod_l+0x46a>
 8006be4:	494e      	ldr	r1, [pc, #312]	; (8006d20 <_strtod_l+0x590>)
 8006be6:	4642      	mov	r2, r8
 8006be8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006bec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006bf0:	464b      	mov	r3, r9
 8006bf2:	f7f9 fc71 	bl	80004d8 <__aeabi_dmul>
 8006bf6:	4680      	mov	r8, r0
 8006bf8:	4689      	mov	r9, r1
 8006bfa:	f036 060f 	bics.w	r6, r6, #15
 8006bfe:	d050      	beq.n	8006ca2 <_strtod_l+0x512>
 8006c00:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8006c04:	dd27      	ble.n	8006c56 <_strtod_l+0x4c6>
 8006c06:	f04f 0b00 	mov.w	fp, #0
 8006c0a:	f8cd b010 	str.w	fp, [sp, #16]
 8006c0e:	f8cd b020 	str.w	fp, [sp, #32]
 8006c12:	f8cd b018 	str.w	fp, [sp, #24]
 8006c16:	2322      	movs	r3, #34	; 0x22
 8006c18:	f04f 0800 	mov.w	r8, #0
 8006c1c:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006d28 <_strtod_l+0x598>
 8006c20:	f8ca 3000 	str.w	r3, [sl]
 8006c24:	9b08      	ldr	r3, [sp, #32]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	f43f adf3 	beq.w	8006812 <_strtod_l+0x82>
 8006c2c:	4650      	mov	r0, sl
 8006c2e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006c30:	f001 fe7e 	bl	8008930 <_Bfree>
 8006c34:	4650      	mov	r0, sl
 8006c36:	9906      	ldr	r1, [sp, #24]
 8006c38:	f001 fe7a 	bl	8008930 <_Bfree>
 8006c3c:	4650      	mov	r0, sl
 8006c3e:	9904      	ldr	r1, [sp, #16]
 8006c40:	f001 fe76 	bl	8008930 <_Bfree>
 8006c44:	4650      	mov	r0, sl
 8006c46:	9908      	ldr	r1, [sp, #32]
 8006c48:	f001 fe72 	bl	8008930 <_Bfree>
 8006c4c:	4659      	mov	r1, fp
 8006c4e:	4650      	mov	r0, sl
 8006c50:	f001 fe6e 	bl	8008930 <_Bfree>
 8006c54:	e5dd      	b.n	8006812 <_strtod_l+0x82>
 8006c56:	2300      	movs	r3, #0
 8006c58:	4640      	mov	r0, r8
 8006c5a:	4649      	mov	r1, r9
 8006c5c:	461f      	mov	r7, r3
 8006c5e:	1136      	asrs	r6, r6, #4
 8006c60:	2e01      	cmp	r6, #1
 8006c62:	dc21      	bgt.n	8006ca8 <_strtod_l+0x518>
 8006c64:	b10b      	cbz	r3, 8006c6a <_strtod_l+0x4da>
 8006c66:	4680      	mov	r8, r0
 8006c68:	4689      	mov	r9, r1
 8006c6a:	4b2e      	ldr	r3, [pc, #184]	; (8006d24 <_strtod_l+0x594>)
 8006c6c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006c70:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006c74:	4642      	mov	r2, r8
 8006c76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c7a:	464b      	mov	r3, r9
 8006c7c:	f7f9 fc2c 	bl	80004d8 <__aeabi_dmul>
 8006c80:	4b29      	ldr	r3, [pc, #164]	; (8006d28 <_strtod_l+0x598>)
 8006c82:	460a      	mov	r2, r1
 8006c84:	400b      	ands	r3, r1
 8006c86:	4929      	ldr	r1, [pc, #164]	; (8006d2c <_strtod_l+0x59c>)
 8006c88:	4680      	mov	r8, r0
 8006c8a:	428b      	cmp	r3, r1
 8006c8c:	d8bb      	bhi.n	8006c06 <_strtod_l+0x476>
 8006c8e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006c92:	428b      	cmp	r3, r1
 8006c94:	bf86      	itte	hi
 8006c96:	f04f 38ff 	movhi.w	r8, #4294967295
 8006c9a:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8006d30 <_strtod_l+0x5a0>
 8006c9e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	9305      	str	r3, [sp, #20]
 8006ca6:	e07e      	b.n	8006da6 <_strtod_l+0x616>
 8006ca8:	07f2      	lsls	r2, r6, #31
 8006caa:	d507      	bpl.n	8006cbc <_strtod_l+0x52c>
 8006cac:	4b1d      	ldr	r3, [pc, #116]	; (8006d24 <_strtod_l+0x594>)
 8006cae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb6:	f7f9 fc0f 	bl	80004d8 <__aeabi_dmul>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	3701      	adds	r7, #1
 8006cbe:	1076      	asrs	r6, r6, #1
 8006cc0:	e7ce      	b.n	8006c60 <_strtod_l+0x4d0>
 8006cc2:	d0ee      	beq.n	8006ca2 <_strtod_l+0x512>
 8006cc4:	4276      	negs	r6, r6
 8006cc6:	f016 020f 	ands.w	r2, r6, #15
 8006cca:	d00a      	beq.n	8006ce2 <_strtod_l+0x552>
 8006ccc:	4b14      	ldr	r3, [pc, #80]	; (8006d20 <_strtod_l+0x590>)
 8006cce:	4640      	mov	r0, r8
 8006cd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cd4:	4649      	mov	r1, r9
 8006cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cda:	f7f9 fd27 	bl	800072c <__aeabi_ddiv>
 8006cde:	4680      	mov	r8, r0
 8006ce0:	4689      	mov	r9, r1
 8006ce2:	1136      	asrs	r6, r6, #4
 8006ce4:	d0dd      	beq.n	8006ca2 <_strtod_l+0x512>
 8006ce6:	2e1f      	cmp	r6, #31
 8006ce8:	dd24      	ble.n	8006d34 <_strtod_l+0x5a4>
 8006cea:	f04f 0b00 	mov.w	fp, #0
 8006cee:	f8cd b010 	str.w	fp, [sp, #16]
 8006cf2:	f8cd b020 	str.w	fp, [sp, #32]
 8006cf6:	f8cd b018 	str.w	fp, [sp, #24]
 8006cfa:	2322      	movs	r3, #34	; 0x22
 8006cfc:	f04f 0800 	mov.w	r8, #0
 8006d00:	f04f 0900 	mov.w	r9, #0
 8006d04:	f8ca 3000 	str.w	r3, [sl]
 8006d08:	e78c      	b.n	8006c24 <_strtod_l+0x494>
 8006d0a:	bf00      	nop
 8006d0c:	0800b799 	.word	0x0800b799
 8006d10:	0800b7dc 	.word	0x0800b7dc
 8006d14:	0800b791 	.word	0x0800b791
 8006d18:	0800b91c 	.word	0x0800b91c
 8006d1c:	0800bbd8 	.word	0x0800bbd8
 8006d20:	0800bab8 	.word	0x0800bab8
 8006d24:	0800ba90 	.word	0x0800ba90
 8006d28:	7ff00000 	.word	0x7ff00000
 8006d2c:	7ca00000 	.word	0x7ca00000
 8006d30:	7fefffff 	.word	0x7fefffff
 8006d34:	f016 0310 	ands.w	r3, r6, #16
 8006d38:	bf18      	it	ne
 8006d3a:	236a      	movne	r3, #106	; 0x6a
 8006d3c:	4640      	mov	r0, r8
 8006d3e:	9305      	str	r3, [sp, #20]
 8006d40:	4649      	mov	r1, r9
 8006d42:	2300      	movs	r3, #0
 8006d44:	4fb2      	ldr	r7, [pc, #712]	; (8007010 <_strtod_l+0x880>)
 8006d46:	07f2      	lsls	r2, r6, #31
 8006d48:	d504      	bpl.n	8006d54 <_strtod_l+0x5c4>
 8006d4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d4e:	f7f9 fbc3 	bl	80004d8 <__aeabi_dmul>
 8006d52:	2301      	movs	r3, #1
 8006d54:	1076      	asrs	r6, r6, #1
 8006d56:	f107 0708 	add.w	r7, r7, #8
 8006d5a:	d1f4      	bne.n	8006d46 <_strtod_l+0x5b6>
 8006d5c:	b10b      	cbz	r3, 8006d62 <_strtod_l+0x5d2>
 8006d5e:	4680      	mov	r8, r0
 8006d60:	4689      	mov	r9, r1
 8006d62:	9b05      	ldr	r3, [sp, #20]
 8006d64:	b1bb      	cbz	r3, 8006d96 <_strtod_l+0x606>
 8006d66:	f3c9 530a 	ubfx	r3, r9, #20, #11
 8006d6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	4649      	mov	r1, r9
 8006d72:	dd10      	ble.n	8006d96 <_strtod_l+0x606>
 8006d74:	2b1f      	cmp	r3, #31
 8006d76:	f340 812b 	ble.w	8006fd0 <_strtod_l+0x840>
 8006d7a:	2b34      	cmp	r3, #52	; 0x34
 8006d7c:	bfd8      	it	le
 8006d7e:	f04f 32ff 	movle.w	r2, #4294967295
 8006d82:	f04f 0800 	mov.w	r8, #0
 8006d86:	bfcf      	iteee	gt
 8006d88:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006d8c:	3b20      	suble	r3, #32
 8006d8e:	fa02 f303 	lslle.w	r3, r2, r3
 8006d92:	ea03 0901 	andle.w	r9, r3, r1
 8006d96:	2200      	movs	r2, #0
 8006d98:	2300      	movs	r3, #0
 8006d9a:	4640      	mov	r0, r8
 8006d9c:	4649      	mov	r1, r9
 8006d9e:	f7f9 fe03 	bl	80009a8 <__aeabi_dcmpeq>
 8006da2:	2800      	cmp	r0, #0
 8006da4:	d1a1      	bne.n	8006cea <_strtod_l+0x55a>
 8006da6:	9b06      	ldr	r3, [sp, #24]
 8006da8:	465a      	mov	r2, fp
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	4650      	mov	r0, sl
 8006dae:	4623      	mov	r3, r4
 8006db0:	9908      	ldr	r1, [sp, #32]
 8006db2:	f001 fe29 	bl	8008a08 <__s2b>
 8006db6:	9008      	str	r0, [sp, #32]
 8006db8:	2800      	cmp	r0, #0
 8006dba:	f43f af24 	beq.w	8006c06 <_strtod_l+0x476>
 8006dbe:	9b04      	ldr	r3, [sp, #16]
 8006dc0:	f04f 0b00 	mov.w	fp, #0
 8006dc4:	1b5d      	subs	r5, r3, r5
 8006dc6:	9b07      	ldr	r3, [sp, #28]
 8006dc8:	f8cd b010 	str.w	fp, [sp, #16]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	bfb4      	ite	lt
 8006dd0:	462b      	movlt	r3, r5
 8006dd2:	2300      	movge	r3, #0
 8006dd4:	930e      	str	r3, [sp, #56]	; 0x38
 8006dd6:	9b07      	ldr	r3, [sp, #28]
 8006dd8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006ddc:	9316      	str	r3, [sp, #88]	; 0x58
 8006dde:	9b08      	ldr	r3, [sp, #32]
 8006de0:	4650      	mov	r0, sl
 8006de2:	6859      	ldr	r1, [r3, #4]
 8006de4:	f001 fd64 	bl	80088b0 <_Balloc>
 8006de8:	9006      	str	r0, [sp, #24]
 8006dea:	2800      	cmp	r0, #0
 8006dec:	f43f af13 	beq.w	8006c16 <_strtod_l+0x486>
 8006df0:	9b08      	ldr	r3, [sp, #32]
 8006df2:	300c      	adds	r0, #12
 8006df4:	691a      	ldr	r2, [r3, #16]
 8006df6:	f103 010c 	add.w	r1, r3, #12
 8006dfa:	3202      	adds	r2, #2
 8006dfc:	0092      	lsls	r2, r2, #2
 8006dfe:	f7fe fdf9 	bl	80059f4 <memcpy>
 8006e02:	ab1e      	add	r3, sp, #120	; 0x78
 8006e04:	9301      	str	r3, [sp, #4]
 8006e06:	ab1d      	add	r3, sp, #116	; 0x74
 8006e08:	9300      	str	r3, [sp, #0]
 8006e0a:	4642      	mov	r2, r8
 8006e0c:	464b      	mov	r3, r9
 8006e0e:	4650      	mov	r0, sl
 8006e10:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8006e14:	f002 f936 	bl	8009084 <__d2b>
 8006e18:	901c      	str	r0, [sp, #112]	; 0x70
 8006e1a:	2800      	cmp	r0, #0
 8006e1c:	f43f aefb 	beq.w	8006c16 <_strtod_l+0x486>
 8006e20:	2101      	movs	r1, #1
 8006e22:	4650      	mov	r0, sl
 8006e24:	f001 fe88 	bl	8008b38 <__i2b>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	9004      	str	r0, [sp, #16]
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	f43f aef2 	beq.w	8006c16 <_strtod_l+0x486>
 8006e32:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8006e34:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006e36:	2d00      	cmp	r5, #0
 8006e38:	bfab      	itete	ge
 8006e3a:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006e3c:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006e3e:	18ee      	addge	r6, r5, r3
 8006e40:	1b5c      	sublt	r4, r3, r5
 8006e42:	9b05      	ldr	r3, [sp, #20]
 8006e44:	bfa8      	it	ge
 8006e46:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8006e48:	eba5 0503 	sub.w	r5, r5, r3
 8006e4c:	4415      	add	r5, r2
 8006e4e:	4b71      	ldr	r3, [pc, #452]	; (8007014 <_strtod_l+0x884>)
 8006e50:	f105 35ff 	add.w	r5, r5, #4294967295
 8006e54:	bfb8      	it	lt
 8006e56:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8006e58:	429d      	cmp	r5, r3
 8006e5a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006e5e:	f280 80c9 	bge.w	8006ff4 <_strtod_l+0x864>
 8006e62:	1b5b      	subs	r3, r3, r5
 8006e64:	2b1f      	cmp	r3, #31
 8006e66:	f04f 0701 	mov.w	r7, #1
 8006e6a:	eba2 0203 	sub.w	r2, r2, r3
 8006e6e:	f300 80b6 	bgt.w	8006fde <_strtod_l+0x84e>
 8006e72:	2500      	movs	r5, #0
 8006e74:	fa07 f303 	lsl.w	r3, r7, r3
 8006e78:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e7a:	18b7      	adds	r7, r6, r2
 8006e7c:	9b05      	ldr	r3, [sp, #20]
 8006e7e:	42be      	cmp	r6, r7
 8006e80:	4414      	add	r4, r2
 8006e82:	441c      	add	r4, r3
 8006e84:	4633      	mov	r3, r6
 8006e86:	bfa8      	it	ge
 8006e88:	463b      	movge	r3, r7
 8006e8a:	42a3      	cmp	r3, r4
 8006e8c:	bfa8      	it	ge
 8006e8e:	4623      	movge	r3, r4
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	bfc2      	ittt	gt
 8006e94:	1aff      	subgt	r7, r7, r3
 8006e96:	1ae4      	subgt	r4, r4, r3
 8006e98:	1af6      	subgt	r6, r6, r3
 8006e9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	dd17      	ble.n	8006ed0 <_strtod_l+0x740>
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	4650      	mov	r0, sl
 8006ea4:	9904      	ldr	r1, [sp, #16]
 8006ea6:	f001 ff01 	bl	8008cac <__pow5mult>
 8006eaa:	9004      	str	r0, [sp, #16]
 8006eac:	2800      	cmp	r0, #0
 8006eae:	f43f aeb2 	beq.w	8006c16 <_strtod_l+0x486>
 8006eb2:	4601      	mov	r1, r0
 8006eb4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006eb6:	4650      	mov	r0, sl
 8006eb8:	f001 fe54 	bl	8008b64 <__multiply>
 8006ebc:	9009      	str	r0, [sp, #36]	; 0x24
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	f43f aea9 	beq.w	8006c16 <_strtod_l+0x486>
 8006ec4:	4650      	mov	r0, sl
 8006ec6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006ec8:	f001 fd32 	bl	8008930 <_Bfree>
 8006ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ece:	931c      	str	r3, [sp, #112]	; 0x70
 8006ed0:	2f00      	cmp	r7, #0
 8006ed2:	f300 8093 	bgt.w	8006ffc <_strtod_l+0x86c>
 8006ed6:	9b07      	ldr	r3, [sp, #28]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	dd08      	ble.n	8006eee <_strtod_l+0x75e>
 8006edc:	4650      	mov	r0, sl
 8006ede:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006ee0:	9906      	ldr	r1, [sp, #24]
 8006ee2:	f001 fee3 	bl	8008cac <__pow5mult>
 8006ee6:	9006      	str	r0, [sp, #24]
 8006ee8:	2800      	cmp	r0, #0
 8006eea:	f43f ae94 	beq.w	8006c16 <_strtod_l+0x486>
 8006eee:	2c00      	cmp	r4, #0
 8006ef0:	dd08      	ble.n	8006f04 <_strtod_l+0x774>
 8006ef2:	4622      	mov	r2, r4
 8006ef4:	4650      	mov	r0, sl
 8006ef6:	9906      	ldr	r1, [sp, #24]
 8006ef8:	f001 ff32 	bl	8008d60 <__lshift>
 8006efc:	9006      	str	r0, [sp, #24]
 8006efe:	2800      	cmp	r0, #0
 8006f00:	f43f ae89 	beq.w	8006c16 <_strtod_l+0x486>
 8006f04:	2e00      	cmp	r6, #0
 8006f06:	dd08      	ble.n	8006f1a <_strtod_l+0x78a>
 8006f08:	4632      	mov	r2, r6
 8006f0a:	4650      	mov	r0, sl
 8006f0c:	9904      	ldr	r1, [sp, #16]
 8006f0e:	f001 ff27 	bl	8008d60 <__lshift>
 8006f12:	9004      	str	r0, [sp, #16]
 8006f14:	2800      	cmp	r0, #0
 8006f16:	f43f ae7e 	beq.w	8006c16 <_strtod_l+0x486>
 8006f1a:	4650      	mov	r0, sl
 8006f1c:	9a06      	ldr	r2, [sp, #24]
 8006f1e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006f20:	f001 ffa6 	bl	8008e70 <__mdiff>
 8006f24:	4683      	mov	fp, r0
 8006f26:	2800      	cmp	r0, #0
 8006f28:	f43f ae75 	beq.w	8006c16 <_strtod_l+0x486>
 8006f2c:	2400      	movs	r4, #0
 8006f2e:	68c3      	ldr	r3, [r0, #12]
 8006f30:	9904      	ldr	r1, [sp, #16]
 8006f32:	60c4      	str	r4, [r0, #12]
 8006f34:	930d      	str	r3, [sp, #52]	; 0x34
 8006f36:	f001 ff7f 	bl	8008e38 <__mcmp>
 8006f3a:	42a0      	cmp	r0, r4
 8006f3c:	da70      	bge.n	8007020 <_strtod_l+0x890>
 8006f3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f40:	ea53 0308 	orrs.w	r3, r3, r8
 8006f44:	f040 8096 	bne.w	8007074 <_strtod_l+0x8e4>
 8006f48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f040 8091 	bne.w	8007074 <_strtod_l+0x8e4>
 8006f52:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f56:	0d1b      	lsrs	r3, r3, #20
 8006f58:	051b      	lsls	r3, r3, #20
 8006f5a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006f5e:	f240 8089 	bls.w	8007074 <_strtod_l+0x8e4>
 8006f62:	f8db 3014 	ldr.w	r3, [fp, #20]
 8006f66:	b923      	cbnz	r3, 8006f72 <_strtod_l+0x7e2>
 8006f68:	f8db 3010 	ldr.w	r3, [fp, #16]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	f340 8081 	ble.w	8007074 <_strtod_l+0x8e4>
 8006f72:	4659      	mov	r1, fp
 8006f74:	2201      	movs	r2, #1
 8006f76:	4650      	mov	r0, sl
 8006f78:	f001 fef2 	bl	8008d60 <__lshift>
 8006f7c:	9904      	ldr	r1, [sp, #16]
 8006f7e:	4683      	mov	fp, r0
 8006f80:	f001 ff5a 	bl	8008e38 <__mcmp>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	dd75      	ble.n	8007074 <_strtod_l+0x8e4>
 8006f88:	9905      	ldr	r1, [sp, #20]
 8006f8a:	464b      	mov	r3, r9
 8006f8c:	4a22      	ldr	r2, [pc, #136]	; (8007018 <_strtod_l+0x888>)
 8006f8e:	2900      	cmp	r1, #0
 8006f90:	f000 8091 	beq.w	80070b6 <_strtod_l+0x926>
 8006f94:	ea02 0109 	and.w	r1, r2, r9
 8006f98:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006f9c:	f300 808b 	bgt.w	80070b6 <_strtod_l+0x926>
 8006fa0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006fa4:	f77f aea9 	ble.w	8006cfa <_strtod_l+0x56a>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	4a1c      	ldr	r2, [pc, #112]	; (800701c <_strtod_l+0x88c>)
 8006fac:	4640      	mov	r0, r8
 8006fae:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006fb2:	4649      	mov	r1, r9
 8006fb4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006fb8:	f7f9 fa8e 	bl	80004d8 <__aeabi_dmul>
 8006fbc:	460b      	mov	r3, r1
 8006fbe:	4303      	orrs	r3, r0
 8006fc0:	bf08      	it	eq
 8006fc2:	2322      	moveq	r3, #34	; 0x22
 8006fc4:	4680      	mov	r8, r0
 8006fc6:	4689      	mov	r9, r1
 8006fc8:	bf08      	it	eq
 8006fca:	f8ca 3000 	streq.w	r3, [sl]
 8006fce:	e62d      	b.n	8006c2c <_strtod_l+0x49c>
 8006fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd8:	ea03 0808 	and.w	r8, r3, r8
 8006fdc:	e6db      	b.n	8006d96 <_strtod_l+0x606>
 8006fde:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8006fe2:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8006fe6:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8006fea:	35e2      	adds	r5, #226	; 0xe2
 8006fec:	fa07 f505 	lsl.w	r5, r7, r5
 8006ff0:	970f      	str	r7, [sp, #60]	; 0x3c
 8006ff2:	e742      	b.n	8006e7a <_strtod_l+0x6ea>
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	2500      	movs	r5, #0
 8006ff8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ffa:	e73e      	b.n	8006e7a <_strtod_l+0x6ea>
 8006ffc:	463a      	mov	r2, r7
 8006ffe:	4650      	mov	r0, sl
 8007000:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007002:	f001 fead 	bl	8008d60 <__lshift>
 8007006:	901c      	str	r0, [sp, #112]	; 0x70
 8007008:	2800      	cmp	r0, #0
 800700a:	f47f af64 	bne.w	8006ed6 <_strtod_l+0x746>
 800700e:	e602      	b.n	8006c16 <_strtod_l+0x486>
 8007010:	0800b7f0 	.word	0x0800b7f0
 8007014:	fffffc02 	.word	0xfffffc02
 8007018:	7ff00000 	.word	0x7ff00000
 800701c:	39500000 	.word	0x39500000
 8007020:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007024:	d166      	bne.n	80070f4 <_strtod_l+0x964>
 8007026:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007028:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800702c:	b35a      	cbz	r2, 8007086 <_strtod_l+0x8f6>
 800702e:	4a9c      	ldr	r2, [pc, #624]	; (80072a0 <_strtod_l+0xb10>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d12c      	bne.n	800708e <_strtod_l+0x8fe>
 8007034:	9b05      	ldr	r3, [sp, #20]
 8007036:	4640      	mov	r0, r8
 8007038:	b303      	cbz	r3, 800707c <_strtod_l+0x8ec>
 800703a:	464b      	mov	r3, r9
 800703c:	4a99      	ldr	r2, [pc, #612]	; (80072a4 <_strtod_l+0xb14>)
 800703e:	f04f 31ff 	mov.w	r1, #4294967295
 8007042:	401a      	ands	r2, r3
 8007044:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007048:	d81b      	bhi.n	8007082 <_strtod_l+0x8f2>
 800704a:	0d12      	lsrs	r2, r2, #20
 800704c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007050:	fa01 f303 	lsl.w	r3, r1, r3
 8007054:	4298      	cmp	r0, r3
 8007056:	d11a      	bne.n	800708e <_strtod_l+0x8fe>
 8007058:	4b93      	ldr	r3, [pc, #588]	; (80072a8 <_strtod_l+0xb18>)
 800705a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800705c:	429a      	cmp	r2, r3
 800705e:	d102      	bne.n	8007066 <_strtod_l+0x8d6>
 8007060:	3001      	adds	r0, #1
 8007062:	f43f add8 	beq.w	8006c16 <_strtod_l+0x486>
 8007066:	f04f 0800 	mov.w	r8, #0
 800706a:	4b8e      	ldr	r3, [pc, #568]	; (80072a4 <_strtod_l+0xb14>)
 800706c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800706e:	401a      	ands	r2, r3
 8007070:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8007074:	9b05      	ldr	r3, [sp, #20]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d196      	bne.n	8006fa8 <_strtod_l+0x818>
 800707a:	e5d7      	b.n	8006c2c <_strtod_l+0x49c>
 800707c:	f04f 33ff 	mov.w	r3, #4294967295
 8007080:	e7e8      	b.n	8007054 <_strtod_l+0x8c4>
 8007082:	460b      	mov	r3, r1
 8007084:	e7e6      	b.n	8007054 <_strtod_l+0x8c4>
 8007086:	ea53 0308 	orrs.w	r3, r3, r8
 800708a:	f43f af7d 	beq.w	8006f88 <_strtod_l+0x7f8>
 800708e:	b1e5      	cbz	r5, 80070ca <_strtod_l+0x93a>
 8007090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007092:	421d      	tst	r5, r3
 8007094:	d0ee      	beq.n	8007074 <_strtod_l+0x8e4>
 8007096:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007098:	4640      	mov	r0, r8
 800709a:	4649      	mov	r1, r9
 800709c:	9a05      	ldr	r2, [sp, #20]
 800709e:	b1c3      	cbz	r3, 80070d2 <_strtod_l+0x942>
 80070a0:	f7ff fb54 	bl	800674c <sulp>
 80070a4:	4602      	mov	r2, r0
 80070a6:	460b      	mov	r3, r1
 80070a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80070ac:	f7f9 f85e 	bl	800016c <__adddf3>
 80070b0:	4680      	mov	r8, r0
 80070b2:	4689      	mov	r9, r1
 80070b4:	e7de      	b.n	8007074 <_strtod_l+0x8e4>
 80070b6:	4013      	ands	r3, r2
 80070b8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80070bc:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80070c0:	f04f 38ff 	mov.w	r8, #4294967295
 80070c4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80070c8:	e7d4      	b.n	8007074 <_strtod_l+0x8e4>
 80070ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070cc:	ea13 0f08 	tst.w	r3, r8
 80070d0:	e7e0      	b.n	8007094 <_strtod_l+0x904>
 80070d2:	f7ff fb3b 	bl	800674c <sulp>
 80070d6:	4602      	mov	r2, r0
 80070d8:	460b      	mov	r3, r1
 80070da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80070de:	f7f9 f843 	bl	8000168 <__aeabi_dsub>
 80070e2:	2200      	movs	r2, #0
 80070e4:	2300      	movs	r3, #0
 80070e6:	4680      	mov	r8, r0
 80070e8:	4689      	mov	r9, r1
 80070ea:	f7f9 fc5d 	bl	80009a8 <__aeabi_dcmpeq>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	d0c0      	beq.n	8007074 <_strtod_l+0x8e4>
 80070f2:	e602      	b.n	8006cfa <_strtod_l+0x56a>
 80070f4:	4658      	mov	r0, fp
 80070f6:	9904      	ldr	r1, [sp, #16]
 80070f8:	f002 f820 	bl	800913c <__ratio>
 80070fc:	2200      	movs	r2, #0
 80070fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007102:	4606      	mov	r6, r0
 8007104:	460f      	mov	r7, r1
 8007106:	f7f9 fc63 	bl	80009d0 <__aeabi_dcmple>
 800710a:	2800      	cmp	r0, #0
 800710c:	d075      	beq.n	80071fa <_strtod_l+0xa6a>
 800710e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007110:	2b00      	cmp	r3, #0
 8007112:	d047      	beq.n	80071a4 <_strtod_l+0xa14>
 8007114:	2600      	movs	r6, #0
 8007116:	4f65      	ldr	r7, [pc, #404]	; (80072ac <_strtod_l+0xb1c>)
 8007118:	4d64      	ldr	r5, [pc, #400]	; (80072ac <_strtod_l+0xb1c>)
 800711a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800711c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007120:	0d1b      	lsrs	r3, r3, #20
 8007122:	051b      	lsls	r3, r3, #20
 8007124:	930f      	str	r3, [sp, #60]	; 0x3c
 8007126:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007128:	4b61      	ldr	r3, [pc, #388]	; (80072b0 <_strtod_l+0xb20>)
 800712a:	429a      	cmp	r2, r3
 800712c:	f040 80c8 	bne.w	80072c0 <_strtod_l+0xb30>
 8007130:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007134:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800713a:	4640      	mov	r0, r8
 800713c:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8007140:	4649      	mov	r1, r9
 8007142:	f001 ff25 	bl	8008f90 <__ulp>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	4630      	mov	r0, r6
 800714c:	4639      	mov	r1, r7
 800714e:	f7f9 f9c3 	bl	80004d8 <__aeabi_dmul>
 8007152:	4642      	mov	r2, r8
 8007154:	464b      	mov	r3, r9
 8007156:	f7f9 f809 	bl	800016c <__adddf3>
 800715a:	460b      	mov	r3, r1
 800715c:	4951      	ldr	r1, [pc, #324]	; (80072a4 <_strtod_l+0xb14>)
 800715e:	4a55      	ldr	r2, [pc, #340]	; (80072b4 <_strtod_l+0xb24>)
 8007160:	4019      	ands	r1, r3
 8007162:	4291      	cmp	r1, r2
 8007164:	4680      	mov	r8, r0
 8007166:	d95e      	bls.n	8007226 <_strtod_l+0xa96>
 8007168:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800716a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800716e:	4293      	cmp	r3, r2
 8007170:	d103      	bne.n	800717a <_strtod_l+0x9ea>
 8007172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007174:	3301      	adds	r3, #1
 8007176:	f43f ad4e 	beq.w	8006c16 <_strtod_l+0x486>
 800717a:	f04f 38ff 	mov.w	r8, #4294967295
 800717e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80072a8 <_strtod_l+0xb18>
 8007182:	4650      	mov	r0, sl
 8007184:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007186:	f001 fbd3 	bl	8008930 <_Bfree>
 800718a:	4650      	mov	r0, sl
 800718c:	9906      	ldr	r1, [sp, #24]
 800718e:	f001 fbcf 	bl	8008930 <_Bfree>
 8007192:	4650      	mov	r0, sl
 8007194:	9904      	ldr	r1, [sp, #16]
 8007196:	f001 fbcb 	bl	8008930 <_Bfree>
 800719a:	4659      	mov	r1, fp
 800719c:	4650      	mov	r0, sl
 800719e:	f001 fbc7 	bl	8008930 <_Bfree>
 80071a2:	e61c      	b.n	8006dde <_strtod_l+0x64e>
 80071a4:	f1b8 0f00 	cmp.w	r8, #0
 80071a8:	d119      	bne.n	80071de <_strtod_l+0xa4e>
 80071aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071b0:	b9e3      	cbnz	r3, 80071ec <_strtod_l+0xa5c>
 80071b2:	2200      	movs	r2, #0
 80071b4:	4630      	mov	r0, r6
 80071b6:	4639      	mov	r1, r7
 80071b8:	4b3c      	ldr	r3, [pc, #240]	; (80072ac <_strtod_l+0xb1c>)
 80071ba:	f7f9 fbff 	bl	80009bc <__aeabi_dcmplt>
 80071be:	b9c8      	cbnz	r0, 80071f4 <_strtod_l+0xa64>
 80071c0:	2200      	movs	r2, #0
 80071c2:	4630      	mov	r0, r6
 80071c4:	4639      	mov	r1, r7
 80071c6:	4b3c      	ldr	r3, [pc, #240]	; (80072b8 <_strtod_l+0xb28>)
 80071c8:	f7f9 f986 	bl	80004d8 <__aeabi_dmul>
 80071cc:	4604      	mov	r4, r0
 80071ce:	460d      	mov	r5, r1
 80071d0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80071d4:	9418      	str	r4, [sp, #96]	; 0x60
 80071d6:	9319      	str	r3, [sp, #100]	; 0x64
 80071d8:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 80071dc:	e79d      	b.n	800711a <_strtod_l+0x98a>
 80071de:	f1b8 0f01 	cmp.w	r8, #1
 80071e2:	d103      	bne.n	80071ec <_strtod_l+0xa5c>
 80071e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f43f ad87 	beq.w	8006cfa <_strtod_l+0x56a>
 80071ec:	2600      	movs	r6, #0
 80071ee:	2400      	movs	r4, #0
 80071f0:	4f32      	ldr	r7, [pc, #200]	; (80072bc <_strtod_l+0xb2c>)
 80071f2:	e791      	b.n	8007118 <_strtod_l+0x988>
 80071f4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80071f6:	4d30      	ldr	r5, [pc, #192]	; (80072b8 <_strtod_l+0xb28>)
 80071f8:	e7ea      	b.n	80071d0 <_strtod_l+0xa40>
 80071fa:	4b2f      	ldr	r3, [pc, #188]	; (80072b8 <_strtod_l+0xb28>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	4630      	mov	r0, r6
 8007200:	4639      	mov	r1, r7
 8007202:	f7f9 f969 	bl	80004d8 <__aeabi_dmul>
 8007206:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007208:	4604      	mov	r4, r0
 800720a:	460d      	mov	r5, r1
 800720c:	b933      	cbnz	r3, 800721c <_strtod_l+0xa8c>
 800720e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007212:	9010      	str	r0, [sp, #64]	; 0x40
 8007214:	9311      	str	r3, [sp, #68]	; 0x44
 8007216:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800721a:	e77e      	b.n	800711a <_strtod_l+0x98a>
 800721c:	4602      	mov	r2, r0
 800721e:	460b      	mov	r3, r1
 8007220:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007224:	e7f7      	b.n	8007216 <_strtod_l+0xa86>
 8007226:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800722a:	9b05      	ldr	r3, [sp, #20]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d1a8      	bne.n	8007182 <_strtod_l+0x9f2>
 8007230:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007234:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007236:	0d1b      	lsrs	r3, r3, #20
 8007238:	051b      	lsls	r3, r3, #20
 800723a:	429a      	cmp	r2, r3
 800723c:	d1a1      	bne.n	8007182 <_strtod_l+0x9f2>
 800723e:	4620      	mov	r0, r4
 8007240:	4629      	mov	r1, r5
 8007242:	f7f9 fc91 	bl	8000b68 <__aeabi_d2lz>
 8007246:	f7f9 f919 	bl	800047c <__aeabi_l2d>
 800724a:	4602      	mov	r2, r0
 800724c:	460b      	mov	r3, r1
 800724e:	4620      	mov	r0, r4
 8007250:	4629      	mov	r1, r5
 8007252:	f7f8 ff89 	bl	8000168 <__aeabi_dsub>
 8007256:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007258:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800725c:	ea43 0308 	orr.w	r3, r3, r8
 8007260:	4313      	orrs	r3, r2
 8007262:	4604      	mov	r4, r0
 8007264:	460d      	mov	r5, r1
 8007266:	d066      	beq.n	8007336 <_strtod_l+0xba6>
 8007268:	a309      	add	r3, pc, #36	; (adr r3, 8007290 <_strtod_l+0xb00>)
 800726a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726e:	f7f9 fba5 	bl	80009bc <__aeabi_dcmplt>
 8007272:	2800      	cmp	r0, #0
 8007274:	f47f acda 	bne.w	8006c2c <_strtod_l+0x49c>
 8007278:	a307      	add	r3, pc, #28	; (adr r3, 8007298 <_strtod_l+0xb08>)
 800727a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800727e:	4620      	mov	r0, r4
 8007280:	4629      	mov	r1, r5
 8007282:	f7f9 fbb9 	bl	80009f8 <__aeabi_dcmpgt>
 8007286:	2800      	cmp	r0, #0
 8007288:	f43f af7b 	beq.w	8007182 <_strtod_l+0x9f2>
 800728c:	e4ce      	b.n	8006c2c <_strtod_l+0x49c>
 800728e:	bf00      	nop
 8007290:	94a03595 	.word	0x94a03595
 8007294:	3fdfffff 	.word	0x3fdfffff
 8007298:	35afe535 	.word	0x35afe535
 800729c:	3fe00000 	.word	0x3fe00000
 80072a0:	000fffff 	.word	0x000fffff
 80072a4:	7ff00000 	.word	0x7ff00000
 80072a8:	7fefffff 	.word	0x7fefffff
 80072ac:	3ff00000 	.word	0x3ff00000
 80072b0:	7fe00000 	.word	0x7fe00000
 80072b4:	7c9fffff 	.word	0x7c9fffff
 80072b8:	3fe00000 	.word	0x3fe00000
 80072bc:	bff00000 	.word	0xbff00000
 80072c0:	9b05      	ldr	r3, [sp, #20]
 80072c2:	b313      	cbz	r3, 800730a <_strtod_l+0xb7a>
 80072c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072c6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80072ca:	d81e      	bhi.n	800730a <_strtod_l+0xb7a>
 80072cc:	a326      	add	r3, pc, #152	; (adr r3, 8007368 <_strtod_l+0xbd8>)
 80072ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d2:	4620      	mov	r0, r4
 80072d4:	4629      	mov	r1, r5
 80072d6:	f7f9 fb7b 	bl	80009d0 <__aeabi_dcmple>
 80072da:	b190      	cbz	r0, 8007302 <_strtod_l+0xb72>
 80072dc:	4629      	mov	r1, r5
 80072de:	4620      	mov	r0, r4
 80072e0:	f7f9 fbd2 	bl	8000a88 <__aeabi_d2uiz>
 80072e4:	2801      	cmp	r0, #1
 80072e6:	bf38      	it	cc
 80072e8:	2001      	movcc	r0, #1
 80072ea:	f7f9 f87b 	bl	80003e4 <__aeabi_ui2d>
 80072ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072f0:	4604      	mov	r4, r0
 80072f2:	460d      	mov	r5, r1
 80072f4:	b9d3      	cbnz	r3, 800732c <_strtod_l+0xb9c>
 80072f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80072fa:	9012      	str	r0, [sp, #72]	; 0x48
 80072fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80072fe:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8007302:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007304:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007308:	1a9f      	subs	r7, r3, r2
 800730a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800730e:	f001 fe3f 	bl	8008f90 <__ulp>
 8007312:	4602      	mov	r2, r0
 8007314:	460b      	mov	r3, r1
 8007316:	4630      	mov	r0, r6
 8007318:	4639      	mov	r1, r7
 800731a:	f7f9 f8dd 	bl	80004d8 <__aeabi_dmul>
 800731e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007322:	f7f8 ff23 	bl	800016c <__adddf3>
 8007326:	4680      	mov	r8, r0
 8007328:	4689      	mov	r9, r1
 800732a:	e77e      	b.n	800722a <_strtod_l+0xa9a>
 800732c:	4602      	mov	r2, r0
 800732e:	460b      	mov	r3, r1
 8007330:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007334:	e7e3      	b.n	80072fe <_strtod_l+0xb6e>
 8007336:	a30e      	add	r3, pc, #56	; (adr r3, 8007370 <_strtod_l+0xbe0>)
 8007338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733c:	f7f9 fb3e 	bl	80009bc <__aeabi_dcmplt>
 8007340:	e7a1      	b.n	8007286 <_strtod_l+0xaf6>
 8007342:	2300      	movs	r3, #0
 8007344:	930c      	str	r3, [sp, #48]	; 0x30
 8007346:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007348:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800734a:	6013      	str	r3, [r2, #0]
 800734c:	f7ff ba65 	b.w	800681a <_strtod_l+0x8a>
 8007350:	2b65      	cmp	r3, #101	; 0x65
 8007352:	f43f ab5c 	beq.w	8006a0e <_strtod_l+0x27e>
 8007356:	2b45      	cmp	r3, #69	; 0x45
 8007358:	f43f ab59 	beq.w	8006a0e <_strtod_l+0x27e>
 800735c:	2201      	movs	r2, #1
 800735e:	f7ff bb8d 	b.w	8006a7c <_strtod_l+0x2ec>
 8007362:	bf00      	nop
 8007364:	f3af 8000 	nop.w
 8007368:	ffc00000 	.word	0xffc00000
 800736c:	41dfffff 	.word	0x41dfffff
 8007370:	94a03595 	.word	0x94a03595
 8007374:	3fcfffff 	.word	0x3fcfffff

08007378 <_strtod_r>:
 8007378:	4b01      	ldr	r3, [pc, #4]	; (8007380 <_strtod_r+0x8>)
 800737a:	f7ff ba09 	b.w	8006790 <_strtod_l>
 800737e:	bf00      	nop
 8007380:	20000088 	.word	0x20000088

08007384 <_strtol_l.isra.0>:
 8007384:	2b01      	cmp	r3, #1
 8007386:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800738a:	4686      	mov	lr, r0
 800738c:	d001      	beq.n	8007392 <_strtol_l.isra.0+0xe>
 800738e:	2b24      	cmp	r3, #36	; 0x24
 8007390:	d906      	bls.n	80073a0 <_strtol_l.isra.0+0x1c>
 8007392:	f7fe fb05 	bl	80059a0 <__errno>
 8007396:	2316      	movs	r3, #22
 8007398:	6003      	str	r3, [r0, #0]
 800739a:	2000      	movs	r0, #0
 800739c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073a0:	468c      	mov	ip, r1
 80073a2:	4e3a      	ldr	r6, [pc, #232]	; (800748c <_strtol_l.isra.0+0x108>)
 80073a4:	4660      	mov	r0, ip
 80073a6:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80073aa:	5da5      	ldrb	r5, [r4, r6]
 80073ac:	f015 0508 	ands.w	r5, r5, #8
 80073b0:	d1f8      	bne.n	80073a4 <_strtol_l.isra.0+0x20>
 80073b2:	2c2d      	cmp	r4, #45	; 0x2d
 80073b4:	d133      	bne.n	800741e <_strtol_l.isra.0+0x9a>
 80073b6:	f04f 0801 	mov.w	r8, #1
 80073ba:	f89c 4000 	ldrb.w	r4, [ip]
 80073be:	f100 0c02 	add.w	ip, r0, #2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d05d      	beq.n	8007482 <_strtol_l.isra.0+0xfe>
 80073c6:	2b10      	cmp	r3, #16
 80073c8:	d10c      	bne.n	80073e4 <_strtol_l.isra.0+0x60>
 80073ca:	2c30      	cmp	r4, #48	; 0x30
 80073cc:	d10a      	bne.n	80073e4 <_strtol_l.isra.0+0x60>
 80073ce:	f89c 0000 	ldrb.w	r0, [ip]
 80073d2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80073d6:	2858      	cmp	r0, #88	; 0x58
 80073d8:	d14e      	bne.n	8007478 <_strtol_l.isra.0+0xf4>
 80073da:	2310      	movs	r3, #16
 80073dc:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80073e0:	f10c 0c02 	add.w	ip, ip, #2
 80073e4:	2500      	movs	r5, #0
 80073e6:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 80073ea:	3f01      	subs	r7, #1
 80073ec:	fbb7 f9f3 	udiv	r9, r7, r3
 80073f0:	4628      	mov	r0, r5
 80073f2:	fb03 7a19 	mls	sl, r3, r9, r7
 80073f6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80073fa:	2e09      	cmp	r6, #9
 80073fc:	d818      	bhi.n	8007430 <_strtol_l.isra.0+0xac>
 80073fe:	4634      	mov	r4, r6
 8007400:	42a3      	cmp	r3, r4
 8007402:	dd24      	ble.n	800744e <_strtol_l.isra.0+0xca>
 8007404:	2d00      	cmp	r5, #0
 8007406:	db1f      	blt.n	8007448 <_strtol_l.isra.0+0xc4>
 8007408:	4581      	cmp	r9, r0
 800740a:	d31d      	bcc.n	8007448 <_strtol_l.isra.0+0xc4>
 800740c:	d101      	bne.n	8007412 <_strtol_l.isra.0+0x8e>
 800740e:	45a2      	cmp	sl, r4
 8007410:	db1a      	blt.n	8007448 <_strtol_l.isra.0+0xc4>
 8007412:	2501      	movs	r5, #1
 8007414:	fb00 4003 	mla	r0, r0, r3, r4
 8007418:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800741c:	e7eb      	b.n	80073f6 <_strtol_l.isra.0+0x72>
 800741e:	2c2b      	cmp	r4, #43	; 0x2b
 8007420:	bf08      	it	eq
 8007422:	f89c 4000 	ldrbeq.w	r4, [ip]
 8007426:	46a8      	mov	r8, r5
 8007428:	bf08      	it	eq
 800742a:	f100 0c02 	addeq.w	ip, r0, #2
 800742e:	e7c8      	b.n	80073c2 <_strtol_l.isra.0+0x3e>
 8007430:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8007434:	2e19      	cmp	r6, #25
 8007436:	d801      	bhi.n	800743c <_strtol_l.isra.0+0xb8>
 8007438:	3c37      	subs	r4, #55	; 0x37
 800743a:	e7e1      	b.n	8007400 <_strtol_l.isra.0+0x7c>
 800743c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8007440:	2e19      	cmp	r6, #25
 8007442:	d804      	bhi.n	800744e <_strtol_l.isra.0+0xca>
 8007444:	3c57      	subs	r4, #87	; 0x57
 8007446:	e7db      	b.n	8007400 <_strtol_l.isra.0+0x7c>
 8007448:	f04f 35ff 	mov.w	r5, #4294967295
 800744c:	e7e4      	b.n	8007418 <_strtol_l.isra.0+0x94>
 800744e:	2d00      	cmp	r5, #0
 8007450:	da08      	bge.n	8007464 <_strtol_l.isra.0+0xe0>
 8007452:	2322      	movs	r3, #34	; 0x22
 8007454:	4638      	mov	r0, r7
 8007456:	f8ce 3000 	str.w	r3, [lr]
 800745a:	2a00      	cmp	r2, #0
 800745c:	d09e      	beq.n	800739c <_strtol_l.isra.0+0x18>
 800745e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8007462:	e007      	b.n	8007474 <_strtol_l.isra.0+0xf0>
 8007464:	f1b8 0f00 	cmp.w	r8, #0
 8007468:	d000      	beq.n	800746c <_strtol_l.isra.0+0xe8>
 800746a:	4240      	negs	r0, r0
 800746c:	2a00      	cmp	r2, #0
 800746e:	d095      	beq.n	800739c <_strtol_l.isra.0+0x18>
 8007470:	2d00      	cmp	r5, #0
 8007472:	d1f4      	bne.n	800745e <_strtol_l.isra.0+0xda>
 8007474:	6011      	str	r1, [r2, #0]
 8007476:	e791      	b.n	800739c <_strtol_l.isra.0+0x18>
 8007478:	2430      	movs	r4, #48	; 0x30
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1b2      	bne.n	80073e4 <_strtol_l.isra.0+0x60>
 800747e:	2308      	movs	r3, #8
 8007480:	e7b0      	b.n	80073e4 <_strtol_l.isra.0+0x60>
 8007482:	2c30      	cmp	r4, #48	; 0x30
 8007484:	d0a3      	beq.n	80073ce <_strtol_l.isra.0+0x4a>
 8007486:	230a      	movs	r3, #10
 8007488:	e7ac      	b.n	80073e4 <_strtol_l.isra.0+0x60>
 800748a:	bf00      	nop
 800748c:	0800b819 	.word	0x0800b819

08007490 <_strtol_r>:
 8007490:	f7ff bf78 	b.w	8007384 <_strtol_l.isra.0>

08007494 <quorem>:
 8007494:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007498:	6903      	ldr	r3, [r0, #16]
 800749a:	690c      	ldr	r4, [r1, #16]
 800749c:	4607      	mov	r7, r0
 800749e:	42a3      	cmp	r3, r4
 80074a0:	f2c0 8083 	blt.w	80075aa <quorem+0x116>
 80074a4:	3c01      	subs	r4, #1
 80074a6:	f100 0514 	add.w	r5, r0, #20
 80074aa:	f101 0814 	add.w	r8, r1, #20
 80074ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074b2:	9301      	str	r3, [sp, #4]
 80074b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074bc:	3301      	adds	r3, #1
 80074be:	429a      	cmp	r2, r3
 80074c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80074c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80074c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074cc:	d332      	bcc.n	8007534 <quorem+0xa0>
 80074ce:	f04f 0e00 	mov.w	lr, #0
 80074d2:	4640      	mov	r0, r8
 80074d4:	46ac      	mov	ip, r5
 80074d6:	46f2      	mov	sl, lr
 80074d8:	f850 2b04 	ldr.w	r2, [r0], #4
 80074dc:	b293      	uxth	r3, r2
 80074de:	fb06 e303 	mla	r3, r6, r3, lr
 80074e2:	0c12      	lsrs	r2, r2, #16
 80074e4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80074e8:	fb06 e202 	mla	r2, r6, r2, lr
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	ebaa 0303 	sub.w	r3, sl, r3
 80074f2:	f8dc a000 	ldr.w	sl, [ip]
 80074f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80074fa:	fa1f fa8a 	uxth.w	sl, sl
 80074fe:	4453      	add	r3, sl
 8007500:	fa1f fa82 	uxth.w	sl, r2
 8007504:	f8dc 2000 	ldr.w	r2, [ip]
 8007508:	4581      	cmp	r9, r0
 800750a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800750e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007512:	b29b      	uxth	r3, r3
 8007514:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007518:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800751c:	f84c 3b04 	str.w	r3, [ip], #4
 8007520:	d2da      	bcs.n	80074d8 <quorem+0x44>
 8007522:	f855 300b 	ldr.w	r3, [r5, fp]
 8007526:	b92b      	cbnz	r3, 8007534 <quorem+0xa0>
 8007528:	9b01      	ldr	r3, [sp, #4]
 800752a:	3b04      	subs	r3, #4
 800752c:	429d      	cmp	r5, r3
 800752e:	461a      	mov	r2, r3
 8007530:	d32f      	bcc.n	8007592 <quorem+0xfe>
 8007532:	613c      	str	r4, [r7, #16]
 8007534:	4638      	mov	r0, r7
 8007536:	f001 fc7f 	bl	8008e38 <__mcmp>
 800753a:	2800      	cmp	r0, #0
 800753c:	db25      	blt.n	800758a <quorem+0xf6>
 800753e:	4628      	mov	r0, r5
 8007540:	f04f 0c00 	mov.w	ip, #0
 8007544:	3601      	adds	r6, #1
 8007546:	f858 1b04 	ldr.w	r1, [r8], #4
 800754a:	f8d0 e000 	ldr.w	lr, [r0]
 800754e:	b28b      	uxth	r3, r1
 8007550:	ebac 0303 	sub.w	r3, ip, r3
 8007554:	fa1f f28e 	uxth.w	r2, lr
 8007558:	4413      	add	r3, r2
 800755a:	0c0a      	lsrs	r2, r1, #16
 800755c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007560:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007564:	b29b      	uxth	r3, r3
 8007566:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800756a:	45c1      	cmp	r9, r8
 800756c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007570:	f840 3b04 	str.w	r3, [r0], #4
 8007574:	d2e7      	bcs.n	8007546 <quorem+0xb2>
 8007576:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800757a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800757e:	b922      	cbnz	r2, 800758a <quorem+0xf6>
 8007580:	3b04      	subs	r3, #4
 8007582:	429d      	cmp	r5, r3
 8007584:	461a      	mov	r2, r3
 8007586:	d30a      	bcc.n	800759e <quorem+0x10a>
 8007588:	613c      	str	r4, [r7, #16]
 800758a:	4630      	mov	r0, r6
 800758c:	b003      	add	sp, #12
 800758e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007592:	6812      	ldr	r2, [r2, #0]
 8007594:	3b04      	subs	r3, #4
 8007596:	2a00      	cmp	r2, #0
 8007598:	d1cb      	bne.n	8007532 <quorem+0x9e>
 800759a:	3c01      	subs	r4, #1
 800759c:	e7c6      	b.n	800752c <quorem+0x98>
 800759e:	6812      	ldr	r2, [r2, #0]
 80075a0:	3b04      	subs	r3, #4
 80075a2:	2a00      	cmp	r2, #0
 80075a4:	d1f0      	bne.n	8007588 <quorem+0xf4>
 80075a6:	3c01      	subs	r4, #1
 80075a8:	e7eb      	b.n	8007582 <quorem+0xee>
 80075aa:	2000      	movs	r0, #0
 80075ac:	e7ee      	b.n	800758c <quorem+0xf8>
	...

080075b0 <_dtoa_r>:
 80075b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b4:	4616      	mov	r6, r2
 80075b6:	461f      	mov	r7, r3
 80075b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80075ba:	b099      	sub	sp, #100	; 0x64
 80075bc:	4605      	mov	r5, r0
 80075be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80075c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80075c6:	b974      	cbnz	r4, 80075e6 <_dtoa_r+0x36>
 80075c8:	2010      	movs	r0, #16
 80075ca:	f001 f949 	bl	8008860 <malloc>
 80075ce:	4602      	mov	r2, r0
 80075d0:	6268      	str	r0, [r5, #36]	; 0x24
 80075d2:	b920      	cbnz	r0, 80075de <_dtoa_r+0x2e>
 80075d4:	21ea      	movs	r1, #234	; 0xea
 80075d6:	4bae      	ldr	r3, [pc, #696]	; (8007890 <_dtoa_r+0x2e0>)
 80075d8:	48ae      	ldr	r0, [pc, #696]	; (8007894 <_dtoa_r+0x2e4>)
 80075da:	f002 f867 	bl	80096ac <__assert_func>
 80075de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075e2:	6004      	str	r4, [r0, #0]
 80075e4:	60c4      	str	r4, [r0, #12]
 80075e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80075e8:	6819      	ldr	r1, [r3, #0]
 80075ea:	b151      	cbz	r1, 8007602 <_dtoa_r+0x52>
 80075ec:	685a      	ldr	r2, [r3, #4]
 80075ee:	2301      	movs	r3, #1
 80075f0:	4093      	lsls	r3, r2
 80075f2:	604a      	str	r2, [r1, #4]
 80075f4:	608b      	str	r3, [r1, #8]
 80075f6:	4628      	mov	r0, r5
 80075f8:	f001 f99a 	bl	8008930 <_Bfree>
 80075fc:	2200      	movs	r2, #0
 80075fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007600:	601a      	str	r2, [r3, #0]
 8007602:	1e3b      	subs	r3, r7, #0
 8007604:	bfaf      	iteee	ge
 8007606:	2300      	movge	r3, #0
 8007608:	2201      	movlt	r2, #1
 800760a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800760e:	9305      	strlt	r3, [sp, #20]
 8007610:	bfa8      	it	ge
 8007612:	f8c8 3000 	strge.w	r3, [r8]
 8007616:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800761a:	4b9f      	ldr	r3, [pc, #636]	; (8007898 <_dtoa_r+0x2e8>)
 800761c:	bfb8      	it	lt
 800761e:	f8c8 2000 	strlt.w	r2, [r8]
 8007622:	ea33 0309 	bics.w	r3, r3, r9
 8007626:	d119      	bne.n	800765c <_dtoa_r+0xac>
 8007628:	f242 730f 	movw	r3, #9999	; 0x270f
 800762c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800762e:	6013      	str	r3, [r2, #0]
 8007630:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007634:	4333      	orrs	r3, r6
 8007636:	f000 8580 	beq.w	800813a <_dtoa_r+0xb8a>
 800763a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800763c:	b953      	cbnz	r3, 8007654 <_dtoa_r+0xa4>
 800763e:	4b97      	ldr	r3, [pc, #604]	; (800789c <_dtoa_r+0x2ec>)
 8007640:	e022      	b.n	8007688 <_dtoa_r+0xd8>
 8007642:	4b97      	ldr	r3, [pc, #604]	; (80078a0 <_dtoa_r+0x2f0>)
 8007644:	9308      	str	r3, [sp, #32]
 8007646:	3308      	adds	r3, #8
 8007648:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800764a:	6013      	str	r3, [r2, #0]
 800764c:	9808      	ldr	r0, [sp, #32]
 800764e:	b019      	add	sp, #100	; 0x64
 8007650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007654:	4b91      	ldr	r3, [pc, #580]	; (800789c <_dtoa_r+0x2ec>)
 8007656:	9308      	str	r3, [sp, #32]
 8007658:	3303      	adds	r3, #3
 800765a:	e7f5      	b.n	8007648 <_dtoa_r+0x98>
 800765c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007660:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007664:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007668:	2200      	movs	r2, #0
 800766a:	2300      	movs	r3, #0
 800766c:	f7f9 f99c 	bl	80009a8 <__aeabi_dcmpeq>
 8007670:	4680      	mov	r8, r0
 8007672:	b158      	cbz	r0, 800768c <_dtoa_r+0xdc>
 8007674:	2301      	movs	r3, #1
 8007676:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007678:	6013      	str	r3, [r2, #0]
 800767a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800767c:	2b00      	cmp	r3, #0
 800767e:	f000 8559 	beq.w	8008134 <_dtoa_r+0xb84>
 8007682:	4888      	ldr	r0, [pc, #544]	; (80078a4 <_dtoa_r+0x2f4>)
 8007684:	6018      	str	r0, [r3, #0]
 8007686:	1e43      	subs	r3, r0, #1
 8007688:	9308      	str	r3, [sp, #32]
 800768a:	e7df      	b.n	800764c <_dtoa_r+0x9c>
 800768c:	ab16      	add	r3, sp, #88	; 0x58
 800768e:	9301      	str	r3, [sp, #4]
 8007690:	ab17      	add	r3, sp, #92	; 0x5c
 8007692:	9300      	str	r3, [sp, #0]
 8007694:	4628      	mov	r0, r5
 8007696:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800769a:	f001 fcf3 	bl	8009084 <__d2b>
 800769e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80076a2:	4682      	mov	sl, r0
 80076a4:	2c00      	cmp	r4, #0
 80076a6:	d07e      	beq.n	80077a6 <_dtoa_r+0x1f6>
 80076a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ae:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80076b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80076ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80076be:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80076c2:	2200      	movs	r2, #0
 80076c4:	4b78      	ldr	r3, [pc, #480]	; (80078a8 <_dtoa_r+0x2f8>)
 80076c6:	f7f8 fd4f 	bl	8000168 <__aeabi_dsub>
 80076ca:	a36b      	add	r3, pc, #428	; (adr r3, 8007878 <_dtoa_r+0x2c8>)
 80076cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d0:	f7f8 ff02 	bl	80004d8 <__aeabi_dmul>
 80076d4:	a36a      	add	r3, pc, #424	; (adr r3, 8007880 <_dtoa_r+0x2d0>)
 80076d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076da:	f7f8 fd47 	bl	800016c <__adddf3>
 80076de:	4606      	mov	r6, r0
 80076e0:	4620      	mov	r0, r4
 80076e2:	460f      	mov	r7, r1
 80076e4:	f7f8 fe8e 	bl	8000404 <__aeabi_i2d>
 80076e8:	a367      	add	r3, pc, #412	; (adr r3, 8007888 <_dtoa_r+0x2d8>)
 80076ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ee:	f7f8 fef3 	bl	80004d8 <__aeabi_dmul>
 80076f2:	4602      	mov	r2, r0
 80076f4:	460b      	mov	r3, r1
 80076f6:	4630      	mov	r0, r6
 80076f8:	4639      	mov	r1, r7
 80076fa:	f7f8 fd37 	bl	800016c <__adddf3>
 80076fe:	4606      	mov	r6, r0
 8007700:	460f      	mov	r7, r1
 8007702:	f7f9 f999 	bl	8000a38 <__aeabi_d2iz>
 8007706:	2200      	movs	r2, #0
 8007708:	4681      	mov	r9, r0
 800770a:	2300      	movs	r3, #0
 800770c:	4630      	mov	r0, r6
 800770e:	4639      	mov	r1, r7
 8007710:	f7f9 f954 	bl	80009bc <__aeabi_dcmplt>
 8007714:	b148      	cbz	r0, 800772a <_dtoa_r+0x17a>
 8007716:	4648      	mov	r0, r9
 8007718:	f7f8 fe74 	bl	8000404 <__aeabi_i2d>
 800771c:	4632      	mov	r2, r6
 800771e:	463b      	mov	r3, r7
 8007720:	f7f9 f942 	bl	80009a8 <__aeabi_dcmpeq>
 8007724:	b908      	cbnz	r0, 800772a <_dtoa_r+0x17a>
 8007726:	f109 39ff 	add.w	r9, r9, #4294967295
 800772a:	f1b9 0f16 	cmp.w	r9, #22
 800772e:	d857      	bhi.n	80077e0 <_dtoa_r+0x230>
 8007730:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007734:	4b5d      	ldr	r3, [pc, #372]	; (80078ac <_dtoa_r+0x2fc>)
 8007736:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800773a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773e:	f7f9 f93d 	bl	80009bc <__aeabi_dcmplt>
 8007742:	2800      	cmp	r0, #0
 8007744:	d04e      	beq.n	80077e4 <_dtoa_r+0x234>
 8007746:	2300      	movs	r3, #0
 8007748:	f109 39ff 	add.w	r9, r9, #4294967295
 800774c:	930f      	str	r3, [sp, #60]	; 0x3c
 800774e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007750:	1b1c      	subs	r4, r3, r4
 8007752:	1e63      	subs	r3, r4, #1
 8007754:	9309      	str	r3, [sp, #36]	; 0x24
 8007756:	bf49      	itett	mi
 8007758:	f1c4 0301 	rsbmi	r3, r4, #1
 800775c:	2300      	movpl	r3, #0
 800775e:	9306      	strmi	r3, [sp, #24]
 8007760:	2300      	movmi	r3, #0
 8007762:	bf54      	ite	pl
 8007764:	9306      	strpl	r3, [sp, #24]
 8007766:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007768:	f1b9 0f00 	cmp.w	r9, #0
 800776c:	db3c      	blt.n	80077e8 <_dtoa_r+0x238>
 800776e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007770:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007774:	444b      	add	r3, r9
 8007776:	9309      	str	r3, [sp, #36]	; 0x24
 8007778:	2300      	movs	r3, #0
 800777a:	930a      	str	r3, [sp, #40]	; 0x28
 800777c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800777e:	2b09      	cmp	r3, #9
 8007780:	d86c      	bhi.n	800785c <_dtoa_r+0x2ac>
 8007782:	2b05      	cmp	r3, #5
 8007784:	bfc4      	itt	gt
 8007786:	3b04      	subgt	r3, #4
 8007788:	9322      	strgt	r3, [sp, #136]	; 0x88
 800778a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800778c:	bfc8      	it	gt
 800778e:	2400      	movgt	r4, #0
 8007790:	f1a3 0302 	sub.w	r3, r3, #2
 8007794:	bfd8      	it	le
 8007796:	2401      	movle	r4, #1
 8007798:	2b03      	cmp	r3, #3
 800779a:	f200 808b 	bhi.w	80078b4 <_dtoa_r+0x304>
 800779e:	e8df f003 	tbb	[pc, r3]
 80077a2:	4f2d      	.short	0x4f2d
 80077a4:	5b4d      	.short	0x5b4d
 80077a6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80077aa:	441c      	add	r4, r3
 80077ac:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80077b0:	2b20      	cmp	r3, #32
 80077b2:	bfc3      	ittte	gt
 80077b4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80077b8:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80077bc:	fa09 f303 	lslgt.w	r3, r9, r3
 80077c0:	f1c3 0320 	rsble	r3, r3, #32
 80077c4:	bfc6      	itte	gt
 80077c6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80077ca:	4318      	orrgt	r0, r3
 80077cc:	fa06 f003 	lslle.w	r0, r6, r3
 80077d0:	f7f8 fe08 	bl	80003e4 <__aeabi_ui2d>
 80077d4:	2301      	movs	r3, #1
 80077d6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80077da:	3c01      	subs	r4, #1
 80077dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80077de:	e770      	b.n	80076c2 <_dtoa_r+0x112>
 80077e0:	2301      	movs	r3, #1
 80077e2:	e7b3      	b.n	800774c <_dtoa_r+0x19c>
 80077e4:	900f      	str	r0, [sp, #60]	; 0x3c
 80077e6:	e7b2      	b.n	800774e <_dtoa_r+0x19e>
 80077e8:	9b06      	ldr	r3, [sp, #24]
 80077ea:	eba3 0309 	sub.w	r3, r3, r9
 80077ee:	9306      	str	r3, [sp, #24]
 80077f0:	f1c9 0300 	rsb	r3, r9, #0
 80077f4:	930a      	str	r3, [sp, #40]	; 0x28
 80077f6:	2300      	movs	r3, #0
 80077f8:	930e      	str	r3, [sp, #56]	; 0x38
 80077fa:	e7bf      	b.n	800777c <_dtoa_r+0x1cc>
 80077fc:	2300      	movs	r3, #0
 80077fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007800:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007802:	2b00      	cmp	r3, #0
 8007804:	dc59      	bgt.n	80078ba <_dtoa_r+0x30a>
 8007806:	f04f 0b01 	mov.w	fp, #1
 800780a:	465b      	mov	r3, fp
 800780c:	f8cd b008 	str.w	fp, [sp, #8]
 8007810:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8007814:	2200      	movs	r2, #0
 8007816:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007818:	6042      	str	r2, [r0, #4]
 800781a:	2204      	movs	r2, #4
 800781c:	f102 0614 	add.w	r6, r2, #20
 8007820:	429e      	cmp	r6, r3
 8007822:	6841      	ldr	r1, [r0, #4]
 8007824:	d94f      	bls.n	80078c6 <_dtoa_r+0x316>
 8007826:	4628      	mov	r0, r5
 8007828:	f001 f842 	bl	80088b0 <_Balloc>
 800782c:	9008      	str	r0, [sp, #32]
 800782e:	2800      	cmp	r0, #0
 8007830:	d14d      	bne.n	80078ce <_dtoa_r+0x31e>
 8007832:	4602      	mov	r2, r0
 8007834:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007838:	4b1d      	ldr	r3, [pc, #116]	; (80078b0 <_dtoa_r+0x300>)
 800783a:	e6cd      	b.n	80075d8 <_dtoa_r+0x28>
 800783c:	2301      	movs	r3, #1
 800783e:	e7de      	b.n	80077fe <_dtoa_r+0x24e>
 8007840:	2300      	movs	r3, #0
 8007842:	930b      	str	r3, [sp, #44]	; 0x2c
 8007844:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007846:	eb09 0b03 	add.w	fp, r9, r3
 800784a:	f10b 0301 	add.w	r3, fp, #1
 800784e:	2b01      	cmp	r3, #1
 8007850:	9302      	str	r3, [sp, #8]
 8007852:	bfb8      	it	lt
 8007854:	2301      	movlt	r3, #1
 8007856:	e7dd      	b.n	8007814 <_dtoa_r+0x264>
 8007858:	2301      	movs	r3, #1
 800785a:	e7f2      	b.n	8007842 <_dtoa_r+0x292>
 800785c:	2401      	movs	r4, #1
 800785e:	2300      	movs	r3, #0
 8007860:	940b      	str	r4, [sp, #44]	; 0x2c
 8007862:	9322      	str	r3, [sp, #136]	; 0x88
 8007864:	f04f 3bff 	mov.w	fp, #4294967295
 8007868:	2200      	movs	r2, #0
 800786a:	2312      	movs	r3, #18
 800786c:	f8cd b008 	str.w	fp, [sp, #8]
 8007870:	9223      	str	r2, [sp, #140]	; 0x8c
 8007872:	e7cf      	b.n	8007814 <_dtoa_r+0x264>
 8007874:	f3af 8000 	nop.w
 8007878:	636f4361 	.word	0x636f4361
 800787c:	3fd287a7 	.word	0x3fd287a7
 8007880:	8b60c8b3 	.word	0x8b60c8b3
 8007884:	3fc68a28 	.word	0x3fc68a28
 8007888:	509f79fb 	.word	0x509f79fb
 800788c:	3fd34413 	.word	0x3fd34413
 8007890:	0800b926 	.word	0x0800b926
 8007894:	0800b93d 	.word	0x0800b93d
 8007898:	7ff00000 	.word	0x7ff00000
 800789c:	0800b922 	.word	0x0800b922
 80078a0:	0800b919 	.word	0x0800b919
 80078a4:	0800b79d 	.word	0x0800b79d
 80078a8:	3ff80000 	.word	0x3ff80000
 80078ac:	0800bab8 	.word	0x0800bab8
 80078b0:	0800b99c 	.word	0x0800b99c
 80078b4:	2301      	movs	r3, #1
 80078b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80078b8:	e7d4      	b.n	8007864 <_dtoa_r+0x2b4>
 80078ba:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80078be:	465b      	mov	r3, fp
 80078c0:	f8cd b008 	str.w	fp, [sp, #8]
 80078c4:	e7a6      	b.n	8007814 <_dtoa_r+0x264>
 80078c6:	3101      	adds	r1, #1
 80078c8:	6041      	str	r1, [r0, #4]
 80078ca:	0052      	lsls	r2, r2, #1
 80078cc:	e7a6      	b.n	800781c <_dtoa_r+0x26c>
 80078ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80078d0:	9a08      	ldr	r2, [sp, #32]
 80078d2:	601a      	str	r2, [r3, #0]
 80078d4:	9b02      	ldr	r3, [sp, #8]
 80078d6:	2b0e      	cmp	r3, #14
 80078d8:	f200 80a8 	bhi.w	8007a2c <_dtoa_r+0x47c>
 80078dc:	2c00      	cmp	r4, #0
 80078de:	f000 80a5 	beq.w	8007a2c <_dtoa_r+0x47c>
 80078e2:	f1b9 0f00 	cmp.w	r9, #0
 80078e6:	dd34      	ble.n	8007952 <_dtoa_r+0x3a2>
 80078e8:	4a9a      	ldr	r2, [pc, #616]	; (8007b54 <_dtoa_r+0x5a4>)
 80078ea:	f009 030f 	and.w	r3, r9, #15
 80078ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80078f2:	f419 7f80 	tst.w	r9, #256	; 0x100
 80078f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80078fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80078fe:	ea4f 1429 	mov.w	r4, r9, asr #4
 8007902:	d016      	beq.n	8007932 <_dtoa_r+0x382>
 8007904:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007908:	4b93      	ldr	r3, [pc, #588]	; (8007b58 <_dtoa_r+0x5a8>)
 800790a:	2703      	movs	r7, #3
 800790c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007910:	f7f8 ff0c 	bl	800072c <__aeabi_ddiv>
 8007914:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007918:	f004 040f 	and.w	r4, r4, #15
 800791c:	4e8e      	ldr	r6, [pc, #568]	; (8007b58 <_dtoa_r+0x5a8>)
 800791e:	b954      	cbnz	r4, 8007936 <_dtoa_r+0x386>
 8007920:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007928:	f7f8 ff00 	bl	800072c <__aeabi_ddiv>
 800792c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007930:	e029      	b.n	8007986 <_dtoa_r+0x3d6>
 8007932:	2702      	movs	r7, #2
 8007934:	e7f2      	b.n	800791c <_dtoa_r+0x36c>
 8007936:	07e1      	lsls	r1, r4, #31
 8007938:	d508      	bpl.n	800794c <_dtoa_r+0x39c>
 800793a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800793e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007942:	f7f8 fdc9 	bl	80004d8 <__aeabi_dmul>
 8007946:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800794a:	3701      	adds	r7, #1
 800794c:	1064      	asrs	r4, r4, #1
 800794e:	3608      	adds	r6, #8
 8007950:	e7e5      	b.n	800791e <_dtoa_r+0x36e>
 8007952:	f000 80a5 	beq.w	8007aa0 <_dtoa_r+0x4f0>
 8007956:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800795a:	f1c9 0400 	rsb	r4, r9, #0
 800795e:	4b7d      	ldr	r3, [pc, #500]	; (8007b54 <_dtoa_r+0x5a4>)
 8007960:	f004 020f 	and.w	r2, r4, #15
 8007964:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796c:	f7f8 fdb4 	bl	80004d8 <__aeabi_dmul>
 8007970:	2702      	movs	r7, #2
 8007972:	2300      	movs	r3, #0
 8007974:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007978:	4e77      	ldr	r6, [pc, #476]	; (8007b58 <_dtoa_r+0x5a8>)
 800797a:	1124      	asrs	r4, r4, #4
 800797c:	2c00      	cmp	r4, #0
 800797e:	f040 8084 	bne.w	8007a8a <_dtoa_r+0x4da>
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1d2      	bne.n	800792c <_dtoa_r+0x37c>
 8007986:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 808b 	beq.w	8007aa4 <_dtoa_r+0x4f4>
 800798e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007992:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007996:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800799a:	2200      	movs	r2, #0
 800799c:	4b6f      	ldr	r3, [pc, #444]	; (8007b5c <_dtoa_r+0x5ac>)
 800799e:	f7f9 f80d 	bl	80009bc <__aeabi_dcmplt>
 80079a2:	2800      	cmp	r0, #0
 80079a4:	d07e      	beq.n	8007aa4 <_dtoa_r+0x4f4>
 80079a6:	9b02      	ldr	r3, [sp, #8]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d07b      	beq.n	8007aa4 <_dtoa_r+0x4f4>
 80079ac:	f1bb 0f00 	cmp.w	fp, #0
 80079b0:	dd38      	ble.n	8007a24 <_dtoa_r+0x474>
 80079b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80079b6:	2200      	movs	r2, #0
 80079b8:	4b69      	ldr	r3, [pc, #420]	; (8007b60 <_dtoa_r+0x5b0>)
 80079ba:	f7f8 fd8d 	bl	80004d8 <__aeabi_dmul>
 80079be:	465c      	mov	r4, fp
 80079c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079c4:	f109 38ff 	add.w	r8, r9, #4294967295
 80079c8:	3701      	adds	r7, #1
 80079ca:	4638      	mov	r0, r7
 80079cc:	f7f8 fd1a 	bl	8000404 <__aeabi_i2d>
 80079d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079d4:	f7f8 fd80 	bl	80004d8 <__aeabi_dmul>
 80079d8:	2200      	movs	r2, #0
 80079da:	4b62      	ldr	r3, [pc, #392]	; (8007b64 <_dtoa_r+0x5b4>)
 80079dc:	f7f8 fbc6 	bl	800016c <__adddf3>
 80079e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80079e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80079e8:	9611      	str	r6, [sp, #68]	; 0x44
 80079ea:	2c00      	cmp	r4, #0
 80079ec:	d15d      	bne.n	8007aaa <_dtoa_r+0x4fa>
 80079ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079f2:	2200      	movs	r2, #0
 80079f4:	4b5c      	ldr	r3, [pc, #368]	; (8007b68 <_dtoa_r+0x5b8>)
 80079f6:	f7f8 fbb7 	bl	8000168 <__aeabi_dsub>
 80079fa:	4602      	mov	r2, r0
 80079fc:	460b      	mov	r3, r1
 80079fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a02:	4633      	mov	r3, r6
 8007a04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a06:	f7f8 fff7 	bl	80009f8 <__aeabi_dcmpgt>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	f040 829e 	bne.w	8007f4c <_dtoa_r+0x99c>
 8007a10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a16:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007a1a:	f7f8 ffcf 	bl	80009bc <__aeabi_dcmplt>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	f040 8292 	bne.w	8007f48 <_dtoa_r+0x998>
 8007a24:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007a28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	f2c0 8153 	blt.w	8007cda <_dtoa_r+0x72a>
 8007a34:	f1b9 0f0e 	cmp.w	r9, #14
 8007a38:	f300 814f 	bgt.w	8007cda <_dtoa_r+0x72a>
 8007a3c:	4b45      	ldr	r3, [pc, #276]	; (8007b54 <_dtoa_r+0x5a4>)
 8007a3e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007a42:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a46:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007a4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f280 80db 	bge.w	8007c08 <_dtoa_r+0x658>
 8007a52:	9b02      	ldr	r3, [sp, #8]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f300 80d7 	bgt.w	8007c08 <_dtoa_r+0x658>
 8007a5a:	f040 8274 	bne.w	8007f46 <_dtoa_r+0x996>
 8007a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a62:	2200      	movs	r2, #0
 8007a64:	4b40      	ldr	r3, [pc, #256]	; (8007b68 <_dtoa_r+0x5b8>)
 8007a66:	f7f8 fd37 	bl	80004d8 <__aeabi_dmul>
 8007a6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a6e:	f7f8 ffb9 	bl	80009e4 <__aeabi_dcmpge>
 8007a72:	9c02      	ldr	r4, [sp, #8]
 8007a74:	4626      	mov	r6, r4
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f040 824a 	bne.w	8007f10 <_dtoa_r+0x960>
 8007a7c:	2331      	movs	r3, #49	; 0x31
 8007a7e:	9f08      	ldr	r7, [sp, #32]
 8007a80:	f109 0901 	add.w	r9, r9, #1
 8007a84:	f807 3b01 	strb.w	r3, [r7], #1
 8007a88:	e246      	b.n	8007f18 <_dtoa_r+0x968>
 8007a8a:	07e2      	lsls	r2, r4, #31
 8007a8c:	d505      	bpl.n	8007a9a <_dtoa_r+0x4ea>
 8007a8e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007a92:	f7f8 fd21 	bl	80004d8 <__aeabi_dmul>
 8007a96:	2301      	movs	r3, #1
 8007a98:	3701      	adds	r7, #1
 8007a9a:	1064      	asrs	r4, r4, #1
 8007a9c:	3608      	adds	r6, #8
 8007a9e:	e76d      	b.n	800797c <_dtoa_r+0x3cc>
 8007aa0:	2702      	movs	r7, #2
 8007aa2:	e770      	b.n	8007986 <_dtoa_r+0x3d6>
 8007aa4:	46c8      	mov	r8, r9
 8007aa6:	9c02      	ldr	r4, [sp, #8]
 8007aa8:	e78f      	b.n	80079ca <_dtoa_r+0x41a>
 8007aaa:	9908      	ldr	r1, [sp, #32]
 8007aac:	4b29      	ldr	r3, [pc, #164]	; (8007b54 <_dtoa_r+0x5a4>)
 8007aae:	4421      	add	r1, r4
 8007ab0:	9112      	str	r1, [sp, #72]	; 0x48
 8007ab2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ab4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ab8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007abc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ac0:	2900      	cmp	r1, #0
 8007ac2:	d055      	beq.n	8007b70 <_dtoa_r+0x5c0>
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	4929      	ldr	r1, [pc, #164]	; (8007b6c <_dtoa_r+0x5bc>)
 8007ac8:	f7f8 fe30 	bl	800072c <__aeabi_ddiv>
 8007acc:	463b      	mov	r3, r7
 8007ace:	4632      	mov	r2, r6
 8007ad0:	f7f8 fb4a 	bl	8000168 <__aeabi_dsub>
 8007ad4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007ad8:	9f08      	ldr	r7, [sp, #32]
 8007ada:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ade:	f7f8 ffab 	bl	8000a38 <__aeabi_d2iz>
 8007ae2:	4604      	mov	r4, r0
 8007ae4:	f7f8 fc8e 	bl	8000404 <__aeabi_i2d>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	460b      	mov	r3, r1
 8007aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007af0:	f7f8 fb3a 	bl	8000168 <__aeabi_dsub>
 8007af4:	4602      	mov	r2, r0
 8007af6:	460b      	mov	r3, r1
 8007af8:	3430      	adds	r4, #48	; 0x30
 8007afa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007afe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b02:	f807 4b01 	strb.w	r4, [r7], #1
 8007b06:	f7f8 ff59 	bl	80009bc <__aeabi_dcmplt>
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	d174      	bne.n	8007bf8 <_dtoa_r+0x648>
 8007b0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b12:	2000      	movs	r0, #0
 8007b14:	4911      	ldr	r1, [pc, #68]	; (8007b5c <_dtoa_r+0x5ac>)
 8007b16:	f7f8 fb27 	bl	8000168 <__aeabi_dsub>
 8007b1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b1e:	f7f8 ff4d 	bl	80009bc <__aeabi_dcmplt>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	f040 80b6 	bne.w	8007c94 <_dtoa_r+0x6e4>
 8007b28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b2a:	429f      	cmp	r7, r3
 8007b2c:	f43f af7a 	beq.w	8007a24 <_dtoa_r+0x474>
 8007b30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b34:	2200      	movs	r2, #0
 8007b36:	4b0a      	ldr	r3, [pc, #40]	; (8007b60 <_dtoa_r+0x5b0>)
 8007b38:	f7f8 fcce 	bl	80004d8 <__aeabi_dmul>
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b46:	4b06      	ldr	r3, [pc, #24]	; (8007b60 <_dtoa_r+0x5b0>)
 8007b48:	f7f8 fcc6 	bl	80004d8 <__aeabi_dmul>
 8007b4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b50:	e7c3      	b.n	8007ada <_dtoa_r+0x52a>
 8007b52:	bf00      	nop
 8007b54:	0800bab8 	.word	0x0800bab8
 8007b58:	0800ba90 	.word	0x0800ba90
 8007b5c:	3ff00000 	.word	0x3ff00000
 8007b60:	40240000 	.word	0x40240000
 8007b64:	401c0000 	.word	0x401c0000
 8007b68:	40140000 	.word	0x40140000
 8007b6c:	3fe00000 	.word	0x3fe00000
 8007b70:	4630      	mov	r0, r6
 8007b72:	4639      	mov	r1, r7
 8007b74:	f7f8 fcb0 	bl	80004d8 <__aeabi_dmul>
 8007b78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b7a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b7e:	9c08      	ldr	r4, [sp, #32]
 8007b80:	9314      	str	r3, [sp, #80]	; 0x50
 8007b82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b86:	f7f8 ff57 	bl	8000a38 <__aeabi_d2iz>
 8007b8a:	9015      	str	r0, [sp, #84]	; 0x54
 8007b8c:	f7f8 fc3a 	bl	8000404 <__aeabi_i2d>
 8007b90:	4602      	mov	r2, r0
 8007b92:	460b      	mov	r3, r1
 8007b94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b98:	f7f8 fae6 	bl	8000168 <__aeabi_dsub>
 8007b9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b9e:	4606      	mov	r6, r0
 8007ba0:	3330      	adds	r3, #48	; 0x30
 8007ba2:	f804 3b01 	strb.w	r3, [r4], #1
 8007ba6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ba8:	460f      	mov	r7, r1
 8007baa:	429c      	cmp	r4, r3
 8007bac:	f04f 0200 	mov.w	r2, #0
 8007bb0:	d124      	bne.n	8007bfc <_dtoa_r+0x64c>
 8007bb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bb6:	4bb3      	ldr	r3, [pc, #716]	; (8007e84 <_dtoa_r+0x8d4>)
 8007bb8:	f7f8 fad8 	bl	800016c <__adddf3>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	f7f8 ff18 	bl	80009f8 <__aeabi_dcmpgt>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	d162      	bne.n	8007c92 <_dtoa_r+0x6e2>
 8007bcc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	49ac      	ldr	r1, [pc, #688]	; (8007e84 <_dtoa_r+0x8d4>)
 8007bd4:	f7f8 fac8 	bl	8000168 <__aeabi_dsub>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4630      	mov	r0, r6
 8007bde:	4639      	mov	r1, r7
 8007be0:	f7f8 feec 	bl	80009bc <__aeabi_dcmplt>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	f43f af1d 	beq.w	8007a24 <_dtoa_r+0x474>
 8007bea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007bec:	1e7b      	subs	r3, r7, #1
 8007bee:	9314      	str	r3, [sp, #80]	; 0x50
 8007bf0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007bf4:	2b30      	cmp	r3, #48	; 0x30
 8007bf6:	d0f8      	beq.n	8007bea <_dtoa_r+0x63a>
 8007bf8:	46c1      	mov	r9, r8
 8007bfa:	e03a      	b.n	8007c72 <_dtoa_r+0x6c2>
 8007bfc:	4ba2      	ldr	r3, [pc, #648]	; (8007e88 <_dtoa_r+0x8d8>)
 8007bfe:	f7f8 fc6b 	bl	80004d8 <__aeabi_dmul>
 8007c02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c06:	e7bc      	b.n	8007b82 <_dtoa_r+0x5d2>
 8007c08:	9f08      	ldr	r7, [sp, #32]
 8007c0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c12:	f7f8 fd8b 	bl	800072c <__aeabi_ddiv>
 8007c16:	f7f8 ff0f 	bl	8000a38 <__aeabi_d2iz>
 8007c1a:	4604      	mov	r4, r0
 8007c1c:	f7f8 fbf2 	bl	8000404 <__aeabi_i2d>
 8007c20:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c24:	f7f8 fc58 	bl	80004d8 <__aeabi_dmul>
 8007c28:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	4602      	mov	r2, r0
 8007c30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c34:	f7f8 fa98 	bl	8000168 <__aeabi_dsub>
 8007c38:	f807 6b01 	strb.w	r6, [r7], #1
 8007c3c:	9e08      	ldr	r6, [sp, #32]
 8007c3e:	9b02      	ldr	r3, [sp, #8]
 8007c40:	1bbe      	subs	r6, r7, r6
 8007c42:	42b3      	cmp	r3, r6
 8007c44:	d13a      	bne.n	8007cbc <_dtoa_r+0x70c>
 8007c46:	4602      	mov	r2, r0
 8007c48:	460b      	mov	r3, r1
 8007c4a:	f7f8 fa8f 	bl	800016c <__adddf3>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	460b      	mov	r3, r1
 8007c52:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c5a:	f7f8 fecd 	bl	80009f8 <__aeabi_dcmpgt>
 8007c5e:	bb58      	cbnz	r0, 8007cb8 <_dtoa_r+0x708>
 8007c60:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c68:	f7f8 fe9e 	bl	80009a8 <__aeabi_dcmpeq>
 8007c6c:	b108      	cbz	r0, 8007c72 <_dtoa_r+0x6c2>
 8007c6e:	07e1      	lsls	r1, r4, #31
 8007c70:	d422      	bmi.n	8007cb8 <_dtoa_r+0x708>
 8007c72:	4628      	mov	r0, r5
 8007c74:	4651      	mov	r1, sl
 8007c76:	f000 fe5b 	bl	8008930 <_Bfree>
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	703b      	strb	r3, [r7, #0]
 8007c7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007c80:	f109 0001 	add.w	r0, r9, #1
 8007c84:	6018      	str	r0, [r3, #0]
 8007c86:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f43f acdf 	beq.w	800764c <_dtoa_r+0x9c>
 8007c8e:	601f      	str	r7, [r3, #0]
 8007c90:	e4dc      	b.n	800764c <_dtoa_r+0x9c>
 8007c92:	4627      	mov	r7, r4
 8007c94:	463b      	mov	r3, r7
 8007c96:	461f      	mov	r7, r3
 8007c98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c9c:	2a39      	cmp	r2, #57	; 0x39
 8007c9e:	d107      	bne.n	8007cb0 <_dtoa_r+0x700>
 8007ca0:	9a08      	ldr	r2, [sp, #32]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d1f7      	bne.n	8007c96 <_dtoa_r+0x6e6>
 8007ca6:	2230      	movs	r2, #48	; 0x30
 8007ca8:	9908      	ldr	r1, [sp, #32]
 8007caa:	f108 0801 	add.w	r8, r8, #1
 8007cae:	700a      	strb	r2, [r1, #0]
 8007cb0:	781a      	ldrb	r2, [r3, #0]
 8007cb2:	3201      	adds	r2, #1
 8007cb4:	701a      	strb	r2, [r3, #0]
 8007cb6:	e79f      	b.n	8007bf8 <_dtoa_r+0x648>
 8007cb8:	46c8      	mov	r8, r9
 8007cba:	e7eb      	b.n	8007c94 <_dtoa_r+0x6e4>
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	4b72      	ldr	r3, [pc, #456]	; (8007e88 <_dtoa_r+0x8d8>)
 8007cc0:	f7f8 fc0a 	bl	80004d8 <__aeabi_dmul>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	2300      	movs	r3, #0
 8007cd0:	f7f8 fe6a 	bl	80009a8 <__aeabi_dcmpeq>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	d098      	beq.n	8007c0a <_dtoa_r+0x65a>
 8007cd8:	e7cb      	b.n	8007c72 <_dtoa_r+0x6c2>
 8007cda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cdc:	2a00      	cmp	r2, #0
 8007cde:	f000 80cd 	beq.w	8007e7c <_dtoa_r+0x8cc>
 8007ce2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007ce4:	2a01      	cmp	r2, #1
 8007ce6:	f300 80af 	bgt.w	8007e48 <_dtoa_r+0x898>
 8007cea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cec:	2a00      	cmp	r2, #0
 8007cee:	f000 80a7 	beq.w	8007e40 <_dtoa_r+0x890>
 8007cf2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cf6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007cf8:	9f06      	ldr	r7, [sp, #24]
 8007cfa:	9a06      	ldr	r2, [sp, #24]
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	441a      	add	r2, r3
 8007d00:	9206      	str	r2, [sp, #24]
 8007d02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d04:	4628      	mov	r0, r5
 8007d06:	441a      	add	r2, r3
 8007d08:	9209      	str	r2, [sp, #36]	; 0x24
 8007d0a:	f000 ff15 	bl	8008b38 <__i2b>
 8007d0e:	4606      	mov	r6, r0
 8007d10:	2f00      	cmp	r7, #0
 8007d12:	dd0c      	ble.n	8007d2e <_dtoa_r+0x77e>
 8007d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	dd09      	ble.n	8007d2e <_dtoa_r+0x77e>
 8007d1a:	42bb      	cmp	r3, r7
 8007d1c:	bfa8      	it	ge
 8007d1e:	463b      	movge	r3, r7
 8007d20:	9a06      	ldr	r2, [sp, #24]
 8007d22:	1aff      	subs	r7, r7, r3
 8007d24:	1ad2      	subs	r2, r2, r3
 8007d26:	9206      	str	r2, [sp, #24]
 8007d28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d2a:	1ad3      	subs	r3, r2, r3
 8007d2c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d30:	b1f3      	cbz	r3, 8007d70 <_dtoa_r+0x7c0>
 8007d32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f000 80a9 	beq.w	8007e8c <_dtoa_r+0x8dc>
 8007d3a:	2c00      	cmp	r4, #0
 8007d3c:	dd10      	ble.n	8007d60 <_dtoa_r+0x7b0>
 8007d3e:	4631      	mov	r1, r6
 8007d40:	4622      	mov	r2, r4
 8007d42:	4628      	mov	r0, r5
 8007d44:	f000 ffb2 	bl	8008cac <__pow5mult>
 8007d48:	4652      	mov	r2, sl
 8007d4a:	4601      	mov	r1, r0
 8007d4c:	4606      	mov	r6, r0
 8007d4e:	4628      	mov	r0, r5
 8007d50:	f000 ff08 	bl	8008b64 <__multiply>
 8007d54:	4680      	mov	r8, r0
 8007d56:	4651      	mov	r1, sl
 8007d58:	4628      	mov	r0, r5
 8007d5a:	f000 fde9 	bl	8008930 <_Bfree>
 8007d5e:	46c2      	mov	sl, r8
 8007d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d62:	1b1a      	subs	r2, r3, r4
 8007d64:	d004      	beq.n	8007d70 <_dtoa_r+0x7c0>
 8007d66:	4651      	mov	r1, sl
 8007d68:	4628      	mov	r0, r5
 8007d6a:	f000 ff9f 	bl	8008cac <__pow5mult>
 8007d6e:	4682      	mov	sl, r0
 8007d70:	2101      	movs	r1, #1
 8007d72:	4628      	mov	r0, r5
 8007d74:	f000 fee0 	bl	8008b38 <__i2b>
 8007d78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d7a:	4604      	mov	r4, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	f340 8087 	ble.w	8007e90 <_dtoa_r+0x8e0>
 8007d82:	461a      	mov	r2, r3
 8007d84:	4601      	mov	r1, r0
 8007d86:	4628      	mov	r0, r5
 8007d88:	f000 ff90 	bl	8008cac <__pow5mult>
 8007d8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d8e:	4604      	mov	r4, r0
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	f340 8080 	ble.w	8007e96 <_dtoa_r+0x8e6>
 8007d96:	f04f 0800 	mov.w	r8, #0
 8007d9a:	6923      	ldr	r3, [r4, #16]
 8007d9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007da0:	6918      	ldr	r0, [r3, #16]
 8007da2:	f000 fe7b 	bl	8008a9c <__hi0bits>
 8007da6:	f1c0 0020 	rsb	r0, r0, #32
 8007daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dac:	4418      	add	r0, r3
 8007dae:	f010 001f 	ands.w	r0, r0, #31
 8007db2:	f000 8092 	beq.w	8007eda <_dtoa_r+0x92a>
 8007db6:	f1c0 0320 	rsb	r3, r0, #32
 8007dba:	2b04      	cmp	r3, #4
 8007dbc:	f340 808a 	ble.w	8007ed4 <_dtoa_r+0x924>
 8007dc0:	f1c0 001c 	rsb	r0, r0, #28
 8007dc4:	9b06      	ldr	r3, [sp, #24]
 8007dc6:	4407      	add	r7, r0
 8007dc8:	4403      	add	r3, r0
 8007dca:	9306      	str	r3, [sp, #24]
 8007dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dce:	4403      	add	r3, r0
 8007dd0:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd2:	9b06      	ldr	r3, [sp, #24]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	dd05      	ble.n	8007de4 <_dtoa_r+0x834>
 8007dd8:	4651      	mov	r1, sl
 8007dda:	461a      	mov	r2, r3
 8007ddc:	4628      	mov	r0, r5
 8007dde:	f000 ffbf 	bl	8008d60 <__lshift>
 8007de2:	4682      	mov	sl, r0
 8007de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	dd05      	ble.n	8007df6 <_dtoa_r+0x846>
 8007dea:	4621      	mov	r1, r4
 8007dec:	461a      	mov	r2, r3
 8007dee:	4628      	mov	r0, r5
 8007df0:	f000 ffb6 	bl	8008d60 <__lshift>
 8007df4:	4604      	mov	r4, r0
 8007df6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d070      	beq.n	8007ede <_dtoa_r+0x92e>
 8007dfc:	4621      	mov	r1, r4
 8007dfe:	4650      	mov	r0, sl
 8007e00:	f001 f81a 	bl	8008e38 <__mcmp>
 8007e04:	2800      	cmp	r0, #0
 8007e06:	da6a      	bge.n	8007ede <_dtoa_r+0x92e>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	4651      	mov	r1, sl
 8007e0c:	220a      	movs	r2, #10
 8007e0e:	4628      	mov	r0, r5
 8007e10:	f000 fdb0 	bl	8008974 <__multadd>
 8007e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e16:	4682      	mov	sl, r0
 8007e18:	f109 39ff 	add.w	r9, r9, #4294967295
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	f000 8193 	beq.w	8008148 <_dtoa_r+0xb98>
 8007e22:	4631      	mov	r1, r6
 8007e24:	2300      	movs	r3, #0
 8007e26:	220a      	movs	r2, #10
 8007e28:	4628      	mov	r0, r5
 8007e2a:	f000 fda3 	bl	8008974 <__multadd>
 8007e2e:	f1bb 0f00 	cmp.w	fp, #0
 8007e32:	4606      	mov	r6, r0
 8007e34:	f300 8093 	bgt.w	8007f5e <_dtoa_r+0x9ae>
 8007e38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e3a:	2b02      	cmp	r3, #2
 8007e3c:	dc57      	bgt.n	8007eee <_dtoa_r+0x93e>
 8007e3e:	e08e      	b.n	8007f5e <_dtoa_r+0x9ae>
 8007e40:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007e42:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e46:	e756      	b.n	8007cf6 <_dtoa_r+0x746>
 8007e48:	9b02      	ldr	r3, [sp, #8]
 8007e4a:	1e5c      	subs	r4, r3, #1
 8007e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e4e:	42a3      	cmp	r3, r4
 8007e50:	bfb7      	itett	lt
 8007e52:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007e54:	1b1c      	subge	r4, r3, r4
 8007e56:	1ae2      	sublt	r2, r4, r3
 8007e58:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007e5a:	bfbe      	ittt	lt
 8007e5c:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007e5e:	189b      	addlt	r3, r3, r2
 8007e60:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007e62:	9b02      	ldr	r3, [sp, #8]
 8007e64:	bfb8      	it	lt
 8007e66:	2400      	movlt	r4, #0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	bfbb      	ittet	lt
 8007e6c:	9b06      	ldrlt	r3, [sp, #24]
 8007e6e:	9a02      	ldrlt	r2, [sp, #8]
 8007e70:	9f06      	ldrge	r7, [sp, #24]
 8007e72:	1a9f      	sublt	r7, r3, r2
 8007e74:	bfac      	ite	ge
 8007e76:	9b02      	ldrge	r3, [sp, #8]
 8007e78:	2300      	movlt	r3, #0
 8007e7a:	e73e      	b.n	8007cfa <_dtoa_r+0x74a>
 8007e7c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007e7e:	9f06      	ldr	r7, [sp, #24]
 8007e80:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007e82:	e745      	b.n	8007d10 <_dtoa_r+0x760>
 8007e84:	3fe00000 	.word	0x3fe00000
 8007e88:	40240000 	.word	0x40240000
 8007e8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e8e:	e76a      	b.n	8007d66 <_dtoa_r+0x7b6>
 8007e90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	dc19      	bgt.n	8007eca <_dtoa_r+0x91a>
 8007e96:	9b04      	ldr	r3, [sp, #16]
 8007e98:	b9bb      	cbnz	r3, 8007eca <_dtoa_r+0x91a>
 8007e9a:	9b05      	ldr	r3, [sp, #20]
 8007e9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ea0:	b99b      	cbnz	r3, 8007eca <_dtoa_r+0x91a>
 8007ea2:	9b05      	ldr	r3, [sp, #20]
 8007ea4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ea8:	0d1b      	lsrs	r3, r3, #20
 8007eaa:	051b      	lsls	r3, r3, #20
 8007eac:	b183      	cbz	r3, 8007ed0 <_dtoa_r+0x920>
 8007eae:	f04f 0801 	mov.w	r8, #1
 8007eb2:	9b06      	ldr	r3, [sp, #24]
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	9306      	str	r3, [sp, #24]
 8007eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eba:	3301      	adds	r3, #1
 8007ebc:	9309      	str	r3, [sp, #36]	; 0x24
 8007ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f47f af6a 	bne.w	8007d9a <_dtoa_r+0x7ea>
 8007ec6:	2001      	movs	r0, #1
 8007ec8:	e76f      	b.n	8007daa <_dtoa_r+0x7fa>
 8007eca:	f04f 0800 	mov.w	r8, #0
 8007ece:	e7f6      	b.n	8007ebe <_dtoa_r+0x90e>
 8007ed0:	4698      	mov	r8, r3
 8007ed2:	e7f4      	b.n	8007ebe <_dtoa_r+0x90e>
 8007ed4:	f43f af7d 	beq.w	8007dd2 <_dtoa_r+0x822>
 8007ed8:	4618      	mov	r0, r3
 8007eda:	301c      	adds	r0, #28
 8007edc:	e772      	b.n	8007dc4 <_dtoa_r+0x814>
 8007ede:	9b02      	ldr	r3, [sp, #8]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	dc36      	bgt.n	8007f52 <_dtoa_r+0x9a2>
 8007ee4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ee6:	2b02      	cmp	r3, #2
 8007ee8:	dd33      	ble.n	8007f52 <_dtoa_r+0x9a2>
 8007eea:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007eee:	f1bb 0f00 	cmp.w	fp, #0
 8007ef2:	d10d      	bne.n	8007f10 <_dtoa_r+0x960>
 8007ef4:	4621      	mov	r1, r4
 8007ef6:	465b      	mov	r3, fp
 8007ef8:	2205      	movs	r2, #5
 8007efa:	4628      	mov	r0, r5
 8007efc:	f000 fd3a 	bl	8008974 <__multadd>
 8007f00:	4601      	mov	r1, r0
 8007f02:	4604      	mov	r4, r0
 8007f04:	4650      	mov	r0, sl
 8007f06:	f000 ff97 	bl	8008e38 <__mcmp>
 8007f0a:	2800      	cmp	r0, #0
 8007f0c:	f73f adb6 	bgt.w	8007a7c <_dtoa_r+0x4cc>
 8007f10:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f12:	9f08      	ldr	r7, [sp, #32]
 8007f14:	ea6f 0903 	mvn.w	r9, r3
 8007f18:	f04f 0800 	mov.w	r8, #0
 8007f1c:	4621      	mov	r1, r4
 8007f1e:	4628      	mov	r0, r5
 8007f20:	f000 fd06 	bl	8008930 <_Bfree>
 8007f24:	2e00      	cmp	r6, #0
 8007f26:	f43f aea4 	beq.w	8007c72 <_dtoa_r+0x6c2>
 8007f2a:	f1b8 0f00 	cmp.w	r8, #0
 8007f2e:	d005      	beq.n	8007f3c <_dtoa_r+0x98c>
 8007f30:	45b0      	cmp	r8, r6
 8007f32:	d003      	beq.n	8007f3c <_dtoa_r+0x98c>
 8007f34:	4641      	mov	r1, r8
 8007f36:	4628      	mov	r0, r5
 8007f38:	f000 fcfa 	bl	8008930 <_Bfree>
 8007f3c:	4631      	mov	r1, r6
 8007f3e:	4628      	mov	r0, r5
 8007f40:	f000 fcf6 	bl	8008930 <_Bfree>
 8007f44:	e695      	b.n	8007c72 <_dtoa_r+0x6c2>
 8007f46:	2400      	movs	r4, #0
 8007f48:	4626      	mov	r6, r4
 8007f4a:	e7e1      	b.n	8007f10 <_dtoa_r+0x960>
 8007f4c:	46c1      	mov	r9, r8
 8007f4e:	4626      	mov	r6, r4
 8007f50:	e594      	b.n	8007a7c <_dtoa_r+0x4cc>
 8007f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f54:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	f000 80fc 	beq.w	8008156 <_dtoa_r+0xba6>
 8007f5e:	2f00      	cmp	r7, #0
 8007f60:	dd05      	ble.n	8007f6e <_dtoa_r+0x9be>
 8007f62:	4631      	mov	r1, r6
 8007f64:	463a      	mov	r2, r7
 8007f66:	4628      	mov	r0, r5
 8007f68:	f000 fefa 	bl	8008d60 <__lshift>
 8007f6c:	4606      	mov	r6, r0
 8007f6e:	f1b8 0f00 	cmp.w	r8, #0
 8007f72:	d05c      	beq.n	800802e <_dtoa_r+0xa7e>
 8007f74:	4628      	mov	r0, r5
 8007f76:	6871      	ldr	r1, [r6, #4]
 8007f78:	f000 fc9a 	bl	80088b0 <_Balloc>
 8007f7c:	4607      	mov	r7, r0
 8007f7e:	b928      	cbnz	r0, 8007f8c <_dtoa_r+0x9dc>
 8007f80:	4602      	mov	r2, r0
 8007f82:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f86:	4b7e      	ldr	r3, [pc, #504]	; (8008180 <_dtoa_r+0xbd0>)
 8007f88:	f7ff bb26 	b.w	80075d8 <_dtoa_r+0x28>
 8007f8c:	6932      	ldr	r2, [r6, #16]
 8007f8e:	f106 010c 	add.w	r1, r6, #12
 8007f92:	3202      	adds	r2, #2
 8007f94:	0092      	lsls	r2, r2, #2
 8007f96:	300c      	adds	r0, #12
 8007f98:	f7fd fd2c 	bl	80059f4 <memcpy>
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	4639      	mov	r1, r7
 8007fa0:	4628      	mov	r0, r5
 8007fa2:	f000 fedd 	bl	8008d60 <__lshift>
 8007fa6:	46b0      	mov	r8, r6
 8007fa8:	4606      	mov	r6, r0
 8007faa:	9b08      	ldr	r3, [sp, #32]
 8007fac:	3301      	adds	r3, #1
 8007fae:	9302      	str	r3, [sp, #8]
 8007fb0:	9b08      	ldr	r3, [sp, #32]
 8007fb2:	445b      	add	r3, fp
 8007fb4:	930a      	str	r3, [sp, #40]	; 0x28
 8007fb6:	9b04      	ldr	r3, [sp, #16]
 8007fb8:	f003 0301 	and.w	r3, r3, #1
 8007fbc:	9309      	str	r3, [sp, #36]	; 0x24
 8007fbe:	9b02      	ldr	r3, [sp, #8]
 8007fc0:	4621      	mov	r1, r4
 8007fc2:	4650      	mov	r0, sl
 8007fc4:	f103 3bff 	add.w	fp, r3, #4294967295
 8007fc8:	f7ff fa64 	bl	8007494 <quorem>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	4641      	mov	r1, r8
 8007fd0:	3330      	adds	r3, #48	; 0x30
 8007fd2:	9004      	str	r0, [sp, #16]
 8007fd4:	4650      	mov	r0, sl
 8007fd6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fd8:	f000 ff2e 	bl	8008e38 <__mcmp>
 8007fdc:	4632      	mov	r2, r6
 8007fde:	9006      	str	r0, [sp, #24]
 8007fe0:	4621      	mov	r1, r4
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	f000 ff44 	bl	8008e70 <__mdiff>
 8007fe8:	68c2      	ldr	r2, [r0, #12]
 8007fea:	4607      	mov	r7, r0
 8007fec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fee:	bb02      	cbnz	r2, 8008032 <_dtoa_r+0xa82>
 8007ff0:	4601      	mov	r1, r0
 8007ff2:	4650      	mov	r0, sl
 8007ff4:	f000 ff20 	bl	8008e38 <__mcmp>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ffc:	4639      	mov	r1, r7
 8007ffe:	4628      	mov	r0, r5
 8008000:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008004:	f000 fc94 	bl	8008930 <_Bfree>
 8008008:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800800a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800800c:	9f02      	ldr	r7, [sp, #8]
 800800e:	ea43 0102 	orr.w	r1, r3, r2
 8008012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008014:	430b      	orrs	r3, r1
 8008016:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008018:	d10d      	bne.n	8008036 <_dtoa_r+0xa86>
 800801a:	2b39      	cmp	r3, #57	; 0x39
 800801c:	d027      	beq.n	800806e <_dtoa_r+0xabe>
 800801e:	9a06      	ldr	r2, [sp, #24]
 8008020:	2a00      	cmp	r2, #0
 8008022:	dd01      	ble.n	8008028 <_dtoa_r+0xa78>
 8008024:	9b04      	ldr	r3, [sp, #16]
 8008026:	3331      	adds	r3, #49	; 0x31
 8008028:	f88b 3000 	strb.w	r3, [fp]
 800802c:	e776      	b.n	8007f1c <_dtoa_r+0x96c>
 800802e:	4630      	mov	r0, r6
 8008030:	e7b9      	b.n	8007fa6 <_dtoa_r+0x9f6>
 8008032:	2201      	movs	r2, #1
 8008034:	e7e2      	b.n	8007ffc <_dtoa_r+0xa4c>
 8008036:	9906      	ldr	r1, [sp, #24]
 8008038:	2900      	cmp	r1, #0
 800803a:	db04      	blt.n	8008046 <_dtoa_r+0xa96>
 800803c:	9822      	ldr	r0, [sp, #136]	; 0x88
 800803e:	4301      	orrs	r1, r0
 8008040:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008042:	4301      	orrs	r1, r0
 8008044:	d120      	bne.n	8008088 <_dtoa_r+0xad8>
 8008046:	2a00      	cmp	r2, #0
 8008048:	ddee      	ble.n	8008028 <_dtoa_r+0xa78>
 800804a:	4651      	mov	r1, sl
 800804c:	2201      	movs	r2, #1
 800804e:	4628      	mov	r0, r5
 8008050:	9302      	str	r3, [sp, #8]
 8008052:	f000 fe85 	bl	8008d60 <__lshift>
 8008056:	4621      	mov	r1, r4
 8008058:	4682      	mov	sl, r0
 800805a:	f000 feed 	bl	8008e38 <__mcmp>
 800805e:	2800      	cmp	r0, #0
 8008060:	9b02      	ldr	r3, [sp, #8]
 8008062:	dc02      	bgt.n	800806a <_dtoa_r+0xaba>
 8008064:	d1e0      	bne.n	8008028 <_dtoa_r+0xa78>
 8008066:	07da      	lsls	r2, r3, #31
 8008068:	d5de      	bpl.n	8008028 <_dtoa_r+0xa78>
 800806a:	2b39      	cmp	r3, #57	; 0x39
 800806c:	d1da      	bne.n	8008024 <_dtoa_r+0xa74>
 800806e:	2339      	movs	r3, #57	; 0x39
 8008070:	f88b 3000 	strb.w	r3, [fp]
 8008074:	463b      	mov	r3, r7
 8008076:	461f      	mov	r7, r3
 8008078:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800807c:	3b01      	subs	r3, #1
 800807e:	2a39      	cmp	r2, #57	; 0x39
 8008080:	d050      	beq.n	8008124 <_dtoa_r+0xb74>
 8008082:	3201      	adds	r2, #1
 8008084:	701a      	strb	r2, [r3, #0]
 8008086:	e749      	b.n	8007f1c <_dtoa_r+0x96c>
 8008088:	2a00      	cmp	r2, #0
 800808a:	dd03      	ble.n	8008094 <_dtoa_r+0xae4>
 800808c:	2b39      	cmp	r3, #57	; 0x39
 800808e:	d0ee      	beq.n	800806e <_dtoa_r+0xabe>
 8008090:	3301      	adds	r3, #1
 8008092:	e7c9      	b.n	8008028 <_dtoa_r+0xa78>
 8008094:	9a02      	ldr	r2, [sp, #8]
 8008096:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008098:	f802 3c01 	strb.w	r3, [r2, #-1]
 800809c:	428a      	cmp	r2, r1
 800809e:	d02a      	beq.n	80080f6 <_dtoa_r+0xb46>
 80080a0:	4651      	mov	r1, sl
 80080a2:	2300      	movs	r3, #0
 80080a4:	220a      	movs	r2, #10
 80080a6:	4628      	mov	r0, r5
 80080a8:	f000 fc64 	bl	8008974 <__multadd>
 80080ac:	45b0      	cmp	r8, r6
 80080ae:	4682      	mov	sl, r0
 80080b0:	f04f 0300 	mov.w	r3, #0
 80080b4:	f04f 020a 	mov.w	r2, #10
 80080b8:	4641      	mov	r1, r8
 80080ba:	4628      	mov	r0, r5
 80080bc:	d107      	bne.n	80080ce <_dtoa_r+0xb1e>
 80080be:	f000 fc59 	bl	8008974 <__multadd>
 80080c2:	4680      	mov	r8, r0
 80080c4:	4606      	mov	r6, r0
 80080c6:	9b02      	ldr	r3, [sp, #8]
 80080c8:	3301      	adds	r3, #1
 80080ca:	9302      	str	r3, [sp, #8]
 80080cc:	e777      	b.n	8007fbe <_dtoa_r+0xa0e>
 80080ce:	f000 fc51 	bl	8008974 <__multadd>
 80080d2:	4631      	mov	r1, r6
 80080d4:	4680      	mov	r8, r0
 80080d6:	2300      	movs	r3, #0
 80080d8:	220a      	movs	r2, #10
 80080da:	4628      	mov	r0, r5
 80080dc:	f000 fc4a 	bl	8008974 <__multadd>
 80080e0:	4606      	mov	r6, r0
 80080e2:	e7f0      	b.n	80080c6 <_dtoa_r+0xb16>
 80080e4:	f1bb 0f00 	cmp.w	fp, #0
 80080e8:	bfcc      	ite	gt
 80080ea:	465f      	movgt	r7, fp
 80080ec:	2701      	movle	r7, #1
 80080ee:	f04f 0800 	mov.w	r8, #0
 80080f2:	9a08      	ldr	r2, [sp, #32]
 80080f4:	4417      	add	r7, r2
 80080f6:	4651      	mov	r1, sl
 80080f8:	2201      	movs	r2, #1
 80080fa:	4628      	mov	r0, r5
 80080fc:	9302      	str	r3, [sp, #8]
 80080fe:	f000 fe2f 	bl	8008d60 <__lshift>
 8008102:	4621      	mov	r1, r4
 8008104:	4682      	mov	sl, r0
 8008106:	f000 fe97 	bl	8008e38 <__mcmp>
 800810a:	2800      	cmp	r0, #0
 800810c:	dcb2      	bgt.n	8008074 <_dtoa_r+0xac4>
 800810e:	d102      	bne.n	8008116 <_dtoa_r+0xb66>
 8008110:	9b02      	ldr	r3, [sp, #8]
 8008112:	07db      	lsls	r3, r3, #31
 8008114:	d4ae      	bmi.n	8008074 <_dtoa_r+0xac4>
 8008116:	463b      	mov	r3, r7
 8008118:	461f      	mov	r7, r3
 800811a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800811e:	2a30      	cmp	r2, #48	; 0x30
 8008120:	d0fa      	beq.n	8008118 <_dtoa_r+0xb68>
 8008122:	e6fb      	b.n	8007f1c <_dtoa_r+0x96c>
 8008124:	9a08      	ldr	r2, [sp, #32]
 8008126:	429a      	cmp	r2, r3
 8008128:	d1a5      	bne.n	8008076 <_dtoa_r+0xac6>
 800812a:	2331      	movs	r3, #49	; 0x31
 800812c:	f109 0901 	add.w	r9, r9, #1
 8008130:	7013      	strb	r3, [r2, #0]
 8008132:	e6f3      	b.n	8007f1c <_dtoa_r+0x96c>
 8008134:	4b13      	ldr	r3, [pc, #76]	; (8008184 <_dtoa_r+0xbd4>)
 8008136:	f7ff baa7 	b.w	8007688 <_dtoa_r+0xd8>
 800813a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800813c:	2b00      	cmp	r3, #0
 800813e:	f47f aa80 	bne.w	8007642 <_dtoa_r+0x92>
 8008142:	4b11      	ldr	r3, [pc, #68]	; (8008188 <_dtoa_r+0xbd8>)
 8008144:	f7ff baa0 	b.w	8007688 <_dtoa_r+0xd8>
 8008148:	f1bb 0f00 	cmp.w	fp, #0
 800814c:	dc03      	bgt.n	8008156 <_dtoa_r+0xba6>
 800814e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008150:	2b02      	cmp	r3, #2
 8008152:	f73f aecc 	bgt.w	8007eee <_dtoa_r+0x93e>
 8008156:	9f08      	ldr	r7, [sp, #32]
 8008158:	4621      	mov	r1, r4
 800815a:	4650      	mov	r0, sl
 800815c:	f7ff f99a 	bl	8007494 <quorem>
 8008160:	9a08      	ldr	r2, [sp, #32]
 8008162:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008166:	f807 3b01 	strb.w	r3, [r7], #1
 800816a:	1aba      	subs	r2, r7, r2
 800816c:	4593      	cmp	fp, r2
 800816e:	ddb9      	ble.n	80080e4 <_dtoa_r+0xb34>
 8008170:	4651      	mov	r1, sl
 8008172:	2300      	movs	r3, #0
 8008174:	220a      	movs	r2, #10
 8008176:	4628      	mov	r0, r5
 8008178:	f000 fbfc 	bl	8008974 <__multadd>
 800817c:	4682      	mov	sl, r0
 800817e:	e7eb      	b.n	8008158 <_dtoa_r+0xba8>
 8008180:	0800b99c 	.word	0x0800b99c
 8008184:	0800b79c 	.word	0x0800b79c
 8008188:	0800b919 	.word	0x0800b919

0800818c <rshift>:
 800818c:	6903      	ldr	r3, [r0, #16]
 800818e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008192:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008196:	f100 0414 	add.w	r4, r0, #20
 800819a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800819e:	dd46      	ble.n	800822e <rshift+0xa2>
 80081a0:	f011 011f 	ands.w	r1, r1, #31
 80081a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80081a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80081ac:	d10c      	bne.n	80081c8 <rshift+0x3c>
 80081ae:	4629      	mov	r1, r5
 80081b0:	f100 0710 	add.w	r7, r0, #16
 80081b4:	42b1      	cmp	r1, r6
 80081b6:	d335      	bcc.n	8008224 <rshift+0x98>
 80081b8:	1a9b      	subs	r3, r3, r2
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	1eea      	subs	r2, r5, #3
 80081be:	4296      	cmp	r6, r2
 80081c0:	bf38      	it	cc
 80081c2:	2300      	movcc	r3, #0
 80081c4:	4423      	add	r3, r4
 80081c6:	e015      	b.n	80081f4 <rshift+0x68>
 80081c8:	46a1      	mov	r9, r4
 80081ca:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80081ce:	f1c1 0820 	rsb	r8, r1, #32
 80081d2:	40cf      	lsrs	r7, r1
 80081d4:	f105 0e04 	add.w	lr, r5, #4
 80081d8:	4576      	cmp	r6, lr
 80081da:	46f4      	mov	ip, lr
 80081dc:	d816      	bhi.n	800820c <rshift+0x80>
 80081de:	1a9b      	subs	r3, r3, r2
 80081e0:	009a      	lsls	r2, r3, #2
 80081e2:	3a04      	subs	r2, #4
 80081e4:	3501      	adds	r5, #1
 80081e6:	42ae      	cmp	r6, r5
 80081e8:	bf38      	it	cc
 80081ea:	2200      	movcc	r2, #0
 80081ec:	18a3      	adds	r3, r4, r2
 80081ee:	50a7      	str	r7, [r4, r2]
 80081f0:	b107      	cbz	r7, 80081f4 <rshift+0x68>
 80081f2:	3304      	adds	r3, #4
 80081f4:	42a3      	cmp	r3, r4
 80081f6:	eba3 0204 	sub.w	r2, r3, r4
 80081fa:	bf08      	it	eq
 80081fc:	2300      	moveq	r3, #0
 80081fe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008202:	6102      	str	r2, [r0, #16]
 8008204:	bf08      	it	eq
 8008206:	6143      	streq	r3, [r0, #20]
 8008208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800820c:	f8dc c000 	ldr.w	ip, [ip]
 8008210:	fa0c fc08 	lsl.w	ip, ip, r8
 8008214:	ea4c 0707 	orr.w	r7, ip, r7
 8008218:	f849 7b04 	str.w	r7, [r9], #4
 800821c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008220:	40cf      	lsrs	r7, r1
 8008222:	e7d9      	b.n	80081d8 <rshift+0x4c>
 8008224:	f851 cb04 	ldr.w	ip, [r1], #4
 8008228:	f847 cf04 	str.w	ip, [r7, #4]!
 800822c:	e7c2      	b.n	80081b4 <rshift+0x28>
 800822e:	4623      	mov	r3, r4
 8008230:	e7e0      	b.n	80081f4 <rshift+0x68>

08008232 <__hexdig_fun>:
 8008232:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008236:	2b09      	cmp	r3, #9
 8008238:	d802      	bhi.n	8008240 <__hexdig_fun+0xe>
 800823a:	3820      	subs	r0, #32
 800823c:	b2c0      	uxtb	r0, r0
 800823e:	4770      	bx	lr
 8008240:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008244:	2b05      	cmp	r3, #5
 8008246:	d801      	bhi.n	800824c <__hexdig_fun+0x1a>
 8008248:	3847      	subs	r0, #71	; 0x47
 800824a:	e7f7      	b.n	800823c <__hexdig_fun+0xa>
 800824c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008250:	2b05      	cmp	r3, #5
 8008252:	d801      	bhi.n	8008258 <__hexdig_fun+0x26>
 8008254:	3827      	subs	r0, #39	; 0x27
 8008256:	e7f1      	b.n	800823c <__hexdig_fun+0xa>
 8008258:	2000      	movs	r0, #0
 800825a:	4770      	bx	lr

0800825c <__gethex>:
 800825c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008260:	b08b      	sub	sp, #44	; 0x2c
 8008262:	9306      	str	r3, [sp, #24]
 8008264:	4bb9      	ldr	r3, [pc, #740]	; (800854c <__gethex+0x2f0>)
 8008266:	9002      	str	r0, [sp, #8]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	468b      	mov	fp, r1
 800826c:	4618      	mov	r0, r3
 800826e:	4690      	mov	r8, r2
 8008270:	9303      	str	r3, [sp, #12]
 8008272:	f7f7 ff6d 	bl	8000150 <strlen>
 8008276:	4682      	mov	sl, r0
 8008278:	9b03      	ldr	r3, [sp, #12]
 800827a:	f8db 2000 	ldr.w	r2, [fp]
 800827e:	4403      	add	r3, r0
 8008280:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008284:	9307      	str	r3, [sp, #28]
 8008286:	1c93      	adds	r3, r2, #2
 8008288:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800828c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008290:	32fe      	adds	r2, #254	; 0xfe
 8008292:	18d1      	adds	r1, r2, r3
 8008294:	461f      	mov	r7, r3
 8008296:	f813 0b01 	ldrb.w	r0, [r3], #1
 800829a:	9101      	str	r1, [sp, #4]
 800829c:	2830      	cmp	r0, #48	; 0x30
 800829e:	d0f8      	beq.n	8008292 <__gethex+0x36>
 80082a0:	f7ff ffc7 	bl	8008232 <__hexdig_fun>
 80082a4:	4604      	mov	r4, r0
 80082a6:	2800      	cmp	r0, #0
 80082a8:	d13a      	bne.n	8008320 <__gethex+0xc4>
 80082aa:	4652      	mov	r2, sl
 80082ac:	4638      	mov	r0, r7
 80082ae:	9903      	ldr	r1, [sp, #12]
 80082b0:	f001 f9dc 	bl	800966c <strncmp>
 80082b4:	4605      	mov	r5, r0
 80082b6:	2800      	cmp	r0, #0
 80082b8:	d166      	bne.n	8008388 <__gethex+0x12c>
 80082ba:	f817 000a 	ldrb.w	r0, [r7, sl]
 80082be:	eb07 060a 	add.w	r6, r7, sl
 80082c2:	f7ff ffb6 	bl	8008232 <__hexdig_fun>
 80082c6:	2800      	cmp	r0, #0
 80082c8:	d060      	beq.n	800838c <__gethex+0x130>
 80082ca:	4633      	mov	r3, r6
 80082cc:	7818      	ldrb	r0, [r3, #0]
 80082ce:	461f      	mov	r7, r3
 80082d0:	2830      	cmp	r0, #48	; 0x30
 80082d2:	f103 0301 	add.w	r3, r3, #1
 80082d6:	d0f9      	beq.n	80082cc <__gethex+0x70>
 80082d8:	f7ff ffab 	bl	8008232 <__hexdig_fun>
 80082dc:	2301      	movs	r3, #1
 80082de:	fab0 f480 	clz	r4, r0
 80082e2:	4635      	mov	r5, r6
 80082e4:	0964      	lsrs	r4, r4, #5
 80082e6:	9301      	str	r3, [sp, #4]
 80082e8:	463a      	mov	r2, r7
 80082ea:	4616      	mov	r6, r2
 80082ec:	7830      	ldrb	r0, [r6, #0]
 80082ee:	3201      	adds	r2, #1
 80082f0:	f7ff ff9f 	bl	8008232 <__hexdig_fun>
 80082f4:	2800      	cmp	r0, #0
 80082f6:	d1f8      	bne.n	80082ea <__gethex+0x8e>
 80082f8:	4652      	mov	r2, sl
 80082fa:	4630      	mov	r0, r6
 80082fc:	9903      	ldr	r1, [sp, #12]
 80082fe:	f001 f9b5 	bl	800966c <strncmp>
 8008302:	b980      	cbnz	r0, 8008326 <__gethex+0xca>
 8008304:	b94d      	cbnz	r5, 800831a <__gethex+0xbe>
 8008306:	eb06 050a 	add.w	r5, r6, sl
 800830a:	462a      	mov	r2, r5
 800830c:	4616      	mov	r6, r2
 800830e:	7830      	ldrb	r0, [r6, #0]
 8008310:	3201      	adds	r2, #1
 8008312:	f7ff ff8e 	bl	8008232 <__hexdig_fun>
 8008316:	2800      	cmp	r0, #0
 8008318:	d1f8      	bne.n	800830c <__gethex+0xb0>
 800831a:	1bad      	subs	r5, r5, r6
 800831c:	00ad      	lsls	r5, r5, #2
 800831e:	e004      	b.n	800832a <__gethex+0xce>
 8008320:	2400      	movs	r4, #0
 8008322:	4625      	mov	r5, r4
 8008324:	e7e0      	b.n	80082e8 <__gethex+0x8c>
 8008326:	2d00      	cmp	r5, #0
 8008328:	d1f7      	bne.n	800831a <__gethex+0xbe>
 800832a:	7833      	ldrb	r3, [r6, #0]
 800832c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008330:	2b50      	cmp	r3, #80	; 0x50
 8008332:	d139      	bne.n	80083a8 <__gethex+0x14c>
 8008334:	7873      	ldrb	r3, [r6, #1]
 8008336:	2b2b      	cmp	r3, #43	; 0x2b
 8008338:	d02a      	beq.n	8008390 <__gethex+0x134>
 800833a:	2b2d      	cmp	r3, #45	; 0x2d
 800833c:	d02c      	beq.n	8008398 <__gethex+0x13c>
 800833e:	f04f 0900 	mov.w	r9, #0
 8008342:	1c71      	adds	r1, r6, #1
 8008344:	7808      	ldrb	r0, [r1, #0]
 8008346:	f7ff ff74 	bl	8008232 <__hexdig_fun>
 800834a:	1e43      	subs	r3, r0, #1
 800834c:	b2db      	uxtb	r3, r3
 800834e:	2b18      	cmp	r3, #24
 8008350:	d82a      	bhi.n	80083a8 <__gethex+0x14c>
 8008352:	f1a0 0210 	sub.w	r2, r0, #16
 8008356:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800835a:	f7ff ff6a 	bl	8008232 <__hexdig_fun>
 800835e:	1e43      	subs	r3, r0, #1
 8008360:	b2db      	uxtb	r3, r3
 8008362:	2b18      	cmp	r3, #24
 8008364:	d91b      	bls.n	800839e <__gethex+0x142>
 8008366:	f1b9 0f00 	cmp.w	r9, #0
 800836a:	d000      	beq.n	800836e <__gethex+0x112>
 800836c:	4252      	negs	r2, r2
 800836e:	4415      	add	r5, r2
 8008370:	f8cb 1000 	str.w	r1, [fp]
 8008374:	b1d4      	cbz	r4, 80083ac <__gethex+0x150>
 8008376:	9b01      	ldr	r3, [sp, #4]
 8008378:	2b00      	cmp	r3, #0
 800837a:	bf14      	ite	ne
 800837c:	2700      	movne	r7, #0
 800837e:	2706      	moveq	r7, #6
 8008380:	4638      	mov	r0, r7
 8008382:	b00b      	add	sp, #44	; 0x2c
 8008384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008388:	463e      	mov	r6, r7
 800838a:	4625      	mov	r5, r4
 800838c:	2401      	movs	r4, #1
 800838e:	e7cc      	b.n	800832a <__gethex+0xce>
 8008390:	f04f 0900 	mov.w	r9, #0
 8008394:	1cb1      	adds	r1, r6, #2
 8008396:	e7d5      	b.n	8008344 <__gethex+0xe8>
 8008398:	f04f 0901 	mov.w	r9, #1
 800839c:	e7fa      	b.n	8008394 <__gethex+0x138>
 800839e:	230a      	movs	r3, #10
 80083a0:	fb03 0202 	mla	r2, r3, r2, r0
 80083a4:	3a10      	subs	r2, #16
 80083a6:	e7d6      	b.n	8008356 <__gethex+0xfa>
 80083a8:	4631      	mov	r1, r6
 80083aa:	e7e1      	b.n	8008370 <__gethex+0x114>
 80083ac:	4621      	mov	r1, r4
 80083ae:	1bf3      	subs	r3, r6, r7
 80083b0:	3b01      	subs	r3, #1
 80083b2:	2b07      	cmp	r3, #7
 80083b4:	dc0a      	bgt.n	80083cc <__gethex+0x170>
 80083b6:	9802      	ldr	r0, [sp, #8]
 80083b8:	f000 fa7a 	bl	80088b0 <_Balloc>
 80083bc:	4604      	mov	r4, r0
 80083be:	b940      	cbnz	r0, 80083d2 <__gethex+0x176>
 80083c0:	4602      	mov	r2, r0
 80083c2:	21de      	movs	r1, #222	; 0xde
 80083c4:	4b62      	ldr	r3, [pc, #392]	; (8008550 <__gethex+0x2f4>)
 80083c6:	4863      	ldr	r0, [pc, #396]	; (8008554 <__gethex+0x2f8>)
 80083c8:	f001 f970 	bl	80096ac <__assert_func>
 80083cc:	3101      	adds	r1, #1
 80083ce:	105b      	asrs	r3, r3, #1
 80083d0:	e7ef      	b.n	80083b2 <__gethex+0x156>
 80083d2:	f04f 0b00 	mov.w	fp, #0
 80083d6:	f100 0914 	add.w	r9, r0, #20
 80083da:	f1ca 0301 	rsb	r3, sl, #1
 80083de:	f8cd 9010 	str.w	r9, [sp, #16]
 80083e2:	f8cd b004 	str.w	fp, [sp, #4]
 80083e6:	9308      	str	r3, [sp, #32]
 80083e8:	42b7      	cmp	r7, r6
 80083ea:	d33f      	bcc.n	800846c <__gethex+0x210>
 80083ec:	9f04      	ldr	r7, [sp, #16]
 80083ee:	9b01      	ldr	r3, [sp, #4]
 80083f0:	f847 3b04 	str.w	r3, [r7], #4
 80083f4:	eba7 0709 	sub.w	r7, r7, r9
 80083f8:	10bf      	asrs	r7, r7, #2
 80083fa:	6127      	str	r7, [r4, #16]
 80083fc:	4618      	mov	r0, r3
 80083fe:	f000 fb4d 	bl	8008a9c <__hi0bits>
 8008402:	017f      	lsls	r7, r7, #5
 8008404:	f8d8 6000 	ldr.w	r6, [r8]
 8008408:	1a3f      	subs	r7, r7, r0
 800840a:	42b7      	cmp	r7, r6
 800840c:	dd62      	ble.n	80084d4 <__gethex+0x278>
 800840e:	1bbf      	subs	r7, r7, r6
 8008410:	4639      	mov	r1, r7
 8008412:	4620      	mov	r0, r4
 8008414:	f000 fee3 	bl	80091de <__any_on>
 8008418:	4682      	mov	sl, r0
 800841a:	b1a8      	cbz	r0, 8008448 <__gethex+0x1ec>
 800841c:	f04f 0a01 	mov.w	sl, #1
 8008420:	1e7b      	subs	r3, r7, #1
 8008422:	1159      	asrs	r1, r3, #5
 8008424:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008428:	f003 021f 	and.w	r2, r3, #31
 800842c:	fa0a f202 	lsl.w	r2, sl, r2
 8008430:	420a      	tst	r2, r1
 8008432:	d009      	beq.n	8008448 <__gethex+0x1ec>
 8008434:	4553      	cmp	r3, sl
 8008436:	dd05      	ble.n	8008444 <__gethex+0x1e8>
 8008438:	4620      	mov	r0, r4
 800843a:	1eb9      	subs	r1, r7, #2
 800843c:	f000 fecf 	bl	80091de <__any_on>
 8008440:	2800      	cmp	r0, #0
 8008442:	d144      	bne.n	80084ce <__gethex+0x272>
 8008444:	f04f 0a02 	mov.w	sl, #2
 8008448:	4639      	mov	r1, r7
 800844a:	4620      	mov	r0, r4
 800844c:	f7ff fe9e 	bl	800818c <rshift>
 8008450:	443d      	add	r5, r7
 8008452:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008456:	42ab      	cmp	r3, r5
 8008458:	da4a      	bge.n	80084f0 <__gethex+0x294>
 800845a:	4621      	mov	r1, r4
 800845c:	9802      	ldr	r0, [sp, #8]
 800845e:	f000 fa67 	bl	8008930 <_Bfree>
 8008462:	2300      	movs	r3, #0
 8008464:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008466:	27a3      	movs	r7, #163	; 0xa3
 8008468:	6013      	str	r3, [r2, #0]
 800846a:	e789      	b.n	8008380 <__gethex+0x124>
 800846c:	1e73      	subs	r3, r6, #1
 800846e:	9a07      	ldr	r2, [sp, #28]
 8008470:	9305      	str	r3, [sp, #20]
 8008472:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008476:	4293      	cmp	r3, r2
 8008478:	d019      	beq.n	80084ae <__gethex+0x252>
 800847a:	f1bb 0f20 	cmp.w	fp, #32
 800847e:	d107      	bne.n	8008490 <__gethex+0x234>
 8008480:	9b04      	ldr	r3, [sp, #16]
 8008482:	9a01      	ldr	r2, [sp, #4]
 8008484:	f843 2b04 	str.w	r2, [r3], #4
 8008488:	9304      	str	r3, [sp, #16]
 800848a:	2300      	movs	r3, #0
 800848c:	469b      	mov	fp, r3
 800848e:	9301      	str	r3, [sp, #4]
 8008490:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008494:	f7ff fecd 	bl	8008232 <__hexdig_fun>
 8008498:	9b01      	ldr	r3, [sp, #4]
 800849a:	f000 000f 	and.w	r0, r0, #15
 800849e:	fa00 f00b 	lsl.w	r0, r0, fp
 80084a2:	4303      	orrs	r3, r0
 80084a4:	9301      	str	r3, [sp, #4]
 80084a6:	f10b 0b04 	add.w	fp, fp, #4
 80084aa:	9b05      	ldr	r3, [sp, #20]
 80084ac:	e00d      	b.n	80084ca <__gethex+0x26e>
 80084ae:	9b05      	ldr	r3, [sp, #20]
 80084b0:	9a08      	ldr	r2, [sp, #32]
 80084b2:	4413      	add	r3, r2
 80084b4:	42bb      	cmp	r3, r7
 80084b6:	d3e0      	bcc.n	800847a <__gethex+0x21e>
 80084b8:	4618      	mov	r0, r3
 80084ba:	4652      	mov	r2, sl
 80084bc:	9903      	ldr	r1, [sp, #12]
 80084be:	9309      	str	r3, [sp, #36]	; 0x24
 80084c0:	f001 f8d4 	bl	800966c <strncmp>
 80084c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084c6:	2800      	cmp	r0, #0
 80084c8:	d1d7      	bne.n	800847a <__gethex+0x21e>
 80084ca:	461e      	mov	r6, r3
 80084cc:	e78c      	b.n	80083e8 <__gethex+0x18c>
 80084ce:	f04f 0a03 	mov.w	sl, #3
 80084d2:	e7b9      	b.n	8008448 <__gethex+0x1ec>
 80084d4:	da09      	bge.n	80084ea <__gethex+0x28e>
 80084d6:	1bf7      	subs	r7, r6, r7
 80084d8:	4621      	mov	r1, r4
 80084da:	463a      	mov	r2, r7
 80084dc:	9802      	ldr	r0, [sp, #8]
 80084de:	f000 fc3f 	bl	8008d60 <__lshift>
 80084e2:	4604      	mov	r4, r0
 80084e4:	1bed      	subs	r5, r5, r7
 80084e6:	f100 0914 	add.w	r9, r0, #20
 80084ea:	f04f 0a00 	mov.w	sl, #0
 80084ee:	e7b0      	b.n	8008452 <__gethex+0x1f6>
 80084f0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80084f4:	42a8      	cmp	r0, r5
 80084f6:	dd71      	ble.n	80085dc <__gethex+0x380>
 80084f8:	1b45      	subs	r5, r0, r5
 80084fa:	42ae      	cmp	r6, r5
 80084fc:	dc34      	bgt.n	8008568 <__gethex+0x30c>
 80084fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008502:	2b02      	cmp	r3, #2
 8008504:	d028      	beq.n	8008558 <__gethex+0x2fc>
 8008506:	2b03      	cmp	r3, #3
 8008508:	d02a      	beq.n	8008560 <__gethex+0x304>
 800850a:	2b01      	cmp	r3, #1
 800850c:	d115      	bne.n	800853a <__gethex+0x2de>
 800850e:	42ae      	cmp	r6, r5
 8008510:	d113      	bne.n	800853a <__gethex+0x2de>
 8008512:	2e01      	cmp	r6, #1
 8008514:	d10b      	bne.n	800852e <__gethex+0x2d2>
 8008516:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800851a:	9a06      	ldr	r2, [sp, #24]
 800851c:	2762      	movs	r7, #98	; 0x62
 800851e:	6013      	str	r3, [r2, #0]
 8008520:	2301      	movs	r3, #1
 8008522:	6123      	str	r3, [r4, #16]
 8008524:	f8c9 3000 	str.w	r3, [r9]
 8008528:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800852a:	601c      	str	r4, [r3, #0]
 800852c:	e728      	b.n	8008380 <__gethex+0x124>
 800852e:	4620      	mov	r0, r4
 8008530:	1e71      	subs	r1, r6, #1
 8008532:	f000 fe54 	bl	80091de <__any_on>
 8008536:	2800      	cmp	r0, #0
 8008538:	d1ed      	bne.n	8008516 <__gethex+0x2ba>
 800853a:	4621      	mov	r1, r4
 800853c:	9802      	ldr	r0, [sp, #8]
 800853e:	f000 f9f7 	bl	8008930 <_Bfree>
 8008542:	2300      	movs	r3, #0
 8008544:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008546:	2750      	movs	r7, #80	; 0x50
 8008548:	6013      	str	r3, [r2, #0]
 800854a:	e719      	b.n	8008380 <__gethex+0x124>
 800854c:	0800ba18 	.word	0x0800ba18
 8008550:	0800b99c 	.word	0x0800b99c
 8008554:	0800b9ad 	.word	0x0800b9ad
 8008558:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1ed      	bne.n	800853a <__gethex+0x2de>
 800855e:	e7da      	b.n	8008516 <__gethex+0x2ba>
 8008560:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1d7      	bne.n	8008516 <__gethex+0x2ba>
 8008566:	e7e8      	b.n	800853a <__gethex+0x2de>
 8008568:	1e6f      	subs	r7, r5, #1
 800856a:	f1ba 0f00 	cmp.w	sl, #0
 800856e:	d132      	bne.n	80085d6 <__gethex+0x37a>
 8008570:	b127      	cbz	r7, 800857c <__gethex+0x320>
 8008572:	4639      	mov	r1, r7
 8008574:	4620      	mov	r0, r4
 8008576:	f000 fe32 	bl	80091de <__any_on>
 800857a:	4682      	mov	sl, r0
 800857c:	2101      	movs	r1, #1
 800857e:	117b      	asrs	r3, r7, #5
 8008580:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008584:	f007 071f 	and.w	r7, r7, #31
 8008588:	fa01 f707 	lsl.w	r7, r1, r7
 800858c:	421f      	tst	r7, r3
 800858e:	f04f 0702 	mov.w	r7, #2
 8008592:	4629      	mov	r1, r5
 8008594:	4620      	mov	r0, r4
 8008596:	bf18      	it	ne
 8008598:	f04a 0a02 	orrne.w	sl, sl, #2
 800859c:	1b76      	subs	r6, r6, r5
 800859e:	f7ff fdf5 	bl	800818c <rshift>
 80085a2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80085a6:	f1ba 0f00 	cmp.w	sl, #0
 80085aa:	d048      	beq.n	800863e <__gethex+0x3e2>
 80085ac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80085b0:	2b02      	cmp	r3, #2
 80085b2:	d015      	beq.n	80085e0 <__gethex+0x384>
 80085b4:	2b03      	cmp	r3, #3
 80085b6:	d017      	beq.n	80085e8 <__gethex+0x38c>
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d109      	bne.n	80085d0 <__gethex+0x374>
 80085bc:	f01a 0f02 	tst.w	sl, #2
 80085c0:	d006      	beq.n	80085d0 <__gethex+0x374>
 80085c2:	f8d9 0000 	ldr.w	r0, [r9]
 80085c6:	ea4a 0a00 	orr.w	sl, sl, r0
 80085ca:	f01a 0f01 	tst.w	sl, #1
 80085ce:	d10e      	bne.n	80085ee <__gethex+0x392>
 80085d0:	f047 0710 	orr.w	r7, r7, #16
 80085d4:	e033      	b.n	800863e <__gethex+0x3e2>
 80085d6:	f04f 0a01 	mov.w	sl, #1
 80085da:	e7cf      	b.n	800857c <__gethex+0x320>
 80085dc:	2701      	movs	r7, #1
 80085de:	e7e2      	b.n	80085a6 <__gethex+0x34a>
 80085e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80085e2:	f1c3 0301 	rsb	r3, r3, #1
 80085e6:	9315      	str	r3, [sp, #84]	; 0x54
 80085e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d0f0      	beq.n	80085d0 <__gethex+0x374>
 80085ee:	f04f 0c00 	mov.w	ip, #0
 80085f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80085f6:	f104 0314 	add.w	r3, r4, #20
 80085fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80085fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008602:	4618      	mov	r0, r3
 8008604:	f853 2b04 	ldr.w	r2, [r3], #4
 8008608:	f1b2 3fff 	cmp.w	r2, #4294967295
 800860c:	d01c      	beq.n	8008648 <__gethex+0x3ec>
 800860e:	3201      	adds	r2, #1
 8008610:	6002      	str	r2, [r0, #0]
 8008612:	2f02      	cmp	r7, #2
 8008614:	f104 0314 	add.w	r3, r4, #20
 8008618:	d13d      	bne.n	8008696 <__gethex+0x43a>
 800861a:	f8d8 2000 	ldr.w	r2, [r8]
 800861e:	3a01      	subs	r2, #1
 8008620:	42b2      	cmp	r2, r6
 8008622:	d10a      	bne.n	800863a <__gethex+0x3de>
 8008624:	2201      	movs	r2, #1
 8008626:	1171      	asrs	r1, r6, #5
 8008628:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800862c:	f006 061f 	and.w	r6, r6, #31
 8008630:	fa02 f606 	lsl.w	r6, r2, r6
 8008634:	421e      	tst	r6, r3
 8008636:	bf18      	it	ne
 8008638:	4617      	movne	r7, r2
 800863a:	f047 0720 	orr.w	r7, r7, #32
 800863e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008640:	601c      	str	r4, [r3, #0]
 8008642:	9b06      	ldr	r3, [sp, #24]
 8008644:	601d      	str	r5, [r3, #0]
 8008646:	e69b      	b.n	8008380 <__gethex+0x124>
 8008648:	4299      	cmp	r1, r3
 800864a:	f843 cc04 	str.w	ip, [r3, #-4]
 800864e:	d8d8      	bhi.n	8008602 <__gethex+0x3a6>
 8008650:	68a3      	ldr	r3, [r4, #8]
 8008652:	459b      	cmp	fp, r3
 8008654:	db17      	blt.n	8008686 <__gethex+0x42a>
 8008656:	6861      	ldr	r1, [r4, #4]
 8008658:	9802      	ldr	r0, [sp, #8]
 800865a:	3101      	adds	r1, #1
 800865c:	f000 f928 	bl	80088b0 <_Balloc>
 8008660:	4681      	mov	r9, r0
 8008662:	b918      	cbnz	r0, 800866c <__gethex+0x410>
 8008664:	4602      	mov	r2, r0
 8008666:	2184      	movs	r1, #132	; 0x84
 8008668:	4b19      	ldr	r3, [pc, #100]	; (80086d0 <__gethex+0x474>)
 800866a:	e6ac      	b.n	80083c6 <__gethex+0x16a>
 800866c:	6922      	ldr	r2, [r4, #16]
 800866e:	f104 010c 	add.w	r1, r4, #12
 8008672:	3202      	adds	r2, #2
 8008674:	0092      	lsls	r2, r2, #2
 8008676:	300c      	adds	r0, #12
 8008678:	f7fd f9bc 	bl	80059f4 <memcpy>
 800867c:	4621      	mov	r1, r4
 800867e:	9802      	ldr	r0, [sp, #8]
 8008680:	f000 f956 	bl	8008930 <_Bfree>
 8008684:	464c      	mov	r4, r9
 8008686:	6923      	ldr	r3, [r4, #16]
 8008688:	1c5a      	adds	r2, r3, #1
 800868a:	6122      	str	r2, [r4, #16]
 800868c:	2201      	movs	r2, #1
 800868e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008692:	615a      	str	r2, [r3, #20]
 8008694:	e7bd      	b.n	8008612 <__gethex+0x3b6>
 8008696:	6922      	ldr	r2, [r4, #16]
 8008698:	455a      	cmp	r2, fp
 800869a:	dd0b      	ble.n	80086b4 <__gethex+0x458>
 800869c:	2101      	movs	r1, #1
 800869e:	4620      	mov	r0, r4
 80086a0:	f7ff fd74 	bl	800818c <rshift>
 80086a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80086a8:	3501      	adds	r5, #1
 80086aa:	42ab      	cmp	r3, r5
 80086ac:	f6ff aed5 	blt.w	800845a <__gethex+0x1fe>
 80086b0:	2701      	movs	r7, #1
 80086b2:	e7c2      	b.n	800863a <__gethex+0x3de>
 80086b4:	f016 061f 	ands.w	r6, r6, #31
 80086b8:	d0fa      	beq.n	80086b0 <__gethex+0x454>
 80086ba:	449a      	add	sl, r3
 80086bc:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80086c0:	f000 f9ec 	bl	8008a9c <__hi0bits>
 80086c4:	f1c6 0620 	rsb	r6, r6, #32
 80086c8:	42b0      	cmp	r0, r6
 80086ca:	dbe7      	blt.n	800869c <__gethex+0x440>
 80086cc:	e7f0      	b.n	80086b0 <__gethex+0x454>
 80086ce:	bf00      	nop
 80086d0:	0800b99c 	.word	0x0800b99c

080086d4 <L_shift>:
 80086d4:	f1c2 0208 	rsb	r2, r2, #8
 80086d8:	0092      	lsls	r2, r2, #2
 80086da:	b570      	push	{r4, r5, r6, lr}
 80086dc:	f1c2 0620 	rsb	r6, r2, #32
 80086e0:	6843      	ldr	r3, [r0, #4]
 80086e2:	6804      	ldr	r4, [r0, #0]
 80086e4:	fa03 f506 	lsl.w	r5, r3, r6
 80086e8:	432c      	orrs	r4, r5
 80086ea:	40d3      	lsrs	r3, r2
 80086ec:	6004      	str	r4, [r0, #0]
 80086ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80086f2:	4288      	cmp	r0, r1
 80086f4:	d3f4      	bcc.n	80086e0 <L_shift+0xc>
 80086f6:	bd70      	pop	{r4, r5, r6, pc}

080086f8 <__match>:
 80086f8:	b530      	push	{r4, r5, lr}
 80086fa:	6803      	ldr	r3, [r0, #0]
 80086fc:	3301      	adds	r3, #1
 80086fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008702:	b914      	cbnz	r4, 800870a <__match+0x12>
 8008704:	6003      	str	r3, [r0, #0]
 8008706:	2001      	movs	r0, #1
 8008708:	bd30      	pop	{r4, r5, pc}
 800870a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800870e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008712:	2d19      	cmp	r5, #25
 8008714:	bf98      	it	ls
 8008716:	3220      	addls	r2, #32
 8008718:	42a2      	cmp	r2, r4
 800871a:	d0f0      	beq.n	80086fe <__match+0x6>
 800871c:	2000      	movs	r0, #0
 800871e:	e7f3      	b.n	8008708 <__match+0x10>

08008720 <__hexnan>:
 8008720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008724:	2500      	movs	r5, #0
 8008726:	680b      	ldr	r3, [r1, #0]
 8008728:	4682      	mov	sl, r0
 800872a:	115e      	asrs	r6, r3, #5
 800872c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008730:	f013 031f 	ands.w	r3, r3, #31
 8008734:	bf18      	it	ne
 8008736:	3604      	addne	r6, #4
 8008738:	1f37      	subs	r7, r6, #4
 800873a:	4690      	mov	r8, r2
 800873c:	46b9      	mov	r9, r7
 800873e:	463c      	mov	r4, r7
 8008740:	46ab      	mov	fp, r5
 8008742:	b087      	sub	sp, #28
 8008744:	6801      	ldr	r1, [r0, #0]
 8008746:	9301      	str	r3, [sp, #4]
 8008748:	f846 5c04 	str.w	r5, [r6, #-4]
 800874c:	9502      	str	r5, [sp, #8]
 800874e:	784a      	ldrb	r2, [r1, #1]
 8008750:	1c4b      	adds	r3, r1, #1
 8008752:	9303      	str	r3, [sp, #12]
 8008754:	b342      	cbz	r2, 80087a8 <__hexnan+0x88>
 8008756:	4610      	mov	r0, r2
 8008758:	9105      	str	r1, [sp, #20]
 800875a:	9204      	str	r2, [sp, #16]
 800875c:	f7ff fd69 	bl	8008232 <__hexdig_fun>
 8008760:	2800      	cmp	r0, #0
 8008762:	d14f      	bne.n	8008804 <__hexnan+0xe4>
 8008764:	9a04      	ldr	r2, [sp, #16]
 8008766:	9905      	ldr	r1, [sp, #20]
 8008768:	2a20      	cmp	r2, #32
 800876a:	d818      	bhi.n	800879e <__hexnan+0x7e>
 800876c:	9b02      	ldr	r3, [sp, #8]
 800876e:	459b      	cmp	fp, r3
 8008770:	dd13      	ble.n	800879a <__hexnan+0x7a>
 8008772:	454c      	cmp	r4, r9
 8008774:	d206      	bcs.n	8008784 <__hexnan+0x64>
 8008776:	2d07      	cmp	r5, #7
 8008778:	dc04      	bgt.n	8008784 <__hexnan+0x64>
 800877a:	462a      	mov	r2, r5
 800877c:	4649      	mov	r1, r9
 800877e:	4620      	mov	r0, r4
 8008780:	f7ff ffa8 	bl	80086d4 <L_shift>
 8008784:	4544      	cmp	r4, r8
 8008786:	d950      	bls.n	800882a <__hexnan+0x10a>
 8008788:	2300      	movs	r3, #0
 800878a:	f1a4 0904 	sub.w	r9, r4, #4
 800878e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008792:	461d      	mov	r5, r3
 8008794:	464c      	mov	r4, r9
 8008796:	f8cd b008 	str.w	fp, [sp, #8]
 800879a:	9903      	ldr	r1, [sp, #12]
 800879c:	e7d7      	b.n	800874e <__hexnan+0x2e>
 800879e:	2a29      	cmp	r2, #41	; 0x29
 80087a0:	d156      	bne.n	8008850 <__hexnan+0x130>
 80087a2:	3102      	adds	r1, #2
 80087a4:	f8ca 1000 	str.w	r1, [sl]
 80087a8:	f1bb 0f00 	cmp.w	fp, #0
 80087ac:	d050      	beq.n	8008850 <__hexnan+0x130>
 80087ae:	454c      	cmp	r4, r9
 80087b0:	d206      	bcs.n	80087c0 <__hexnan+0xa0>
 80087b2:	2d07      	cmp	r5, #7
 80087b4:	dc04      	bgt.n	80087c0 <__hexnan+0xa0>
 80087b6:	462a      	mov	r2, r5
 80087b8:	4649      	mov	r1, r9
 80087ba:	4620      	mov	r0, r4
 80087bc:	f7ff ff8a 	bl	80086d4 <L_shift>
 80087c0:	4544      	cmp	r4, r8
 80087c2:	d934      	bls.n	800882e <__hexnan+0x10e>
 80087c4:	4623      	mov	r3, r4
 80087c6:	f1a8 0204 	sub.w	r2, r8, #4
 80087ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80087ce:	429f      	cmp	r7, r3
 80087d0:	f842 1f04 	str.w	r1, [r2, #4]!
 80087d4:	d2f9      	bcs.n	80087ca <__hexnan+0xaa>
 80087d6:	1b3b      	subs	r3, r7, r4
 80087d8:	f023 0303 	bic.w	r3, r3, #3
 80087dc:	3304      	adds	r3, #4
 80087de:	3401      	adds	r4, #1
 80087e0:	3e03      	subs	r6, #3
 80087e2:	42b4      	cmp	r4, r6
 80087e4:	bf88      	it	hi
 80087e6:	2304      	movhi	r3, #4
 80087e8:	2200      	movs	r2, #0
 80087ea:	4443      	add	r3, r8
 80087ec:	f843 2b04 	str.w	r2, [r3], #4
 80087f0:	429f      	cmp	r7, r3
 80087f2:	d2fb      	bcs.n	80087ec <__hexnan+0xcc>
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	b91b      	cbnz	r3, 8008800 <__hexnan+0xe0>
 80087f8:	4547      	cmp	r7, r8
 80087fa:	d127      	bne.n	800884c <__hexnan+0x12c>
 80087fc:	2301      	movs	r3, #1
 80087fe:	603b      	str	r3, [r7, #0]
 8008800:	2005      	movs	r0, #5
 8008802:	e026      	b.n	8008852 <__hexnan+0x132>
 8008804:	3501      	adds	r5, #1
 8008806:	2d08      	cmp	r5, #8
 8008808:	f10b 0b01 	add.w	fp, fp, #1
 800880c:	dd06      	ble.n	800881c <__hexnan+0xfc>
 800880e:	4544      	cmp	r4, r8
 8008810:	d9c3      	bls.n	800879a <__hexnan+0x7a>
 8008812:	2300      	movs	r3, #0
 8008814:	2501      	movs	r5, #1
 8008816:	f844 3c04 	str.w	r3, [r4, #-4]
 800881a:	3c04      	subs	r4, #4
 800881c:	6822      	ldr	r2, [r4, #0]
 800881e:	f000 000f 	and.w	r0, r0, #15
 8008822:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008826:	6022      	str	r2, [r4, #0]
 8008828:	e7b7      	b.n	800879a <__hexnan+0x7a>
 800882a:	2508      	movs	r5, #8
 800882c:	e7b5      	b.n	800879a <__hexnan+0x7a>
 800882e:	9b01      	ldr	r3, [sp, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d0df      	beq.n	80087f4 <__hexnan+0xd4>
 8008834:	f04f 32ff 	mov.w	r2, #4294967295
 8008838:	f1c3 0320 	rsb	r3, r3, #32
 800883c:	fa22 f303 	lsr.w	r3, r2, r3
 8008840:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008844:	401a      	ands	r2, r3
 8008846:	f846 2c04 	str.w	r2, [r6, #-4]
 800884a:	e7d3      	b.n	80087f4 <__hexnan+0xd4>
 800884c:	3f04      	subs	r7, #4
 800884e:	e7d1      	b.n	80087f4 <__hexnan+0xd4>
 8008850:	2004      	movs	r0, #4
 8008852:	b007      	add	sp, #28
 8008854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008858 <_localeconv_r>:
 8008858:	4800      	ldr	r0, [pc, #0]	; (800885c <_localeconv_r+0x4>)
 800885a:	4770      	bx	lr
 800885c:	20000178 	.word	0x20000178

08008860 <malloc>:
 8008860:	4b02      	ldr	r3, [pc, #8]	; (800886c <malloc+0xc>)
 8008862:	4601      	mov	r1, r0
 8008864:	6818      	ldr	r0, [r3, #0]
 8008866:	f000 bd35 	b.w	80092d4 <_malloc_r>
 800886a:	bf00      	nop
 800886c:	20000020 	.word	0x20000020

08008870 <__ascii_mbtowc>:
 8008870:	b082      	sub	sp, #8
 8008872:	b901      	cbnz	r1, 8008876 <__ascii_mbtowc+0x6>
 8008874:	a901      	add	r1, sp, #4
 8008876:	b142      	cbz	r2, 800888a <__ascii_mbtowc+0x1a>
 8008878:	b14b      	cbz	r3, 800888e <__ascii_mbtowc+0x1e>
 800887a:	7813      	ldrb	r3, [r2, #0]
 800887c:	600b      	str	r3, [r1, #0]
 800887e:	7812      	ldrb	r2, [r2, #0]
 8008880:	1e10      	subs	r0, r2, #0
 8008882:	bf18      	it	ne
 8008884:	2001      	movne	r0, #1
 8008886:	b002      	add	sp, #8
 8008888:	4770      	bx	lr
 800888a:	4610      	mov	r0, r2
 800888c:	e7fb      	b.n	8008886 <__ascii_mbtowc+0x16>
 800888e:	f06f 0001 	mvn.w	r0, #1
 8008892:	e7f8      	b.n	8008886 <__ascii_mbtowc+0x16>

08008894 <memchr>:
 8008894:	4603      	mov	r3, r0
 8008896:	b510      	push	{r4, lr}
 8008898:	b2c9      	uxtb	r1, r1
 800889a:	4402      	add	r2, r0
 800889c:	4293      	cmp	r3, r2
 800889e:	4618      	mov	r0, r3
 80088a0:	d101      	bne.n	80088a6 <memchr+0x12>
 80088a2:	2000      	movs	r0, #0
 80088a4:	e003      	b.n	80088ae <memchr+0x1a>
 80088a6:	7804      	ldrb	r4, [r0, #0]
 80088a8:	3301      	adds	r3, #1
 80088aa:	428c      	cmp	r4, r1
 80088ac:	d1f6      	bne.n	800889c <memchr+0x8>
 80088ae:	bd10      	pop	{r4, pc}

080088b0 <_Balloc>:
 80088b0:	b570      	push	{r4, r5, r6, lr}
 80088b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80088b4:	4604      	mov	r4, r0
 80088b6:	460d      	mov	r5, r1
 80088b8:	b976      	cbnz	r6, 80088d8 <_Balloc+0x28>
 80088ba:	2010      	movs	r0, #16
 80088bc:	f7ff ffd0 	bl	8008860 <malloc>
 80088c0:	4602      	mov	r2, r0
 80088c2:	6260      	str	r0, [r4, #36]	; 0x24
 80088c4:	b920      	cbnz	r0, 80088d0 <_Balloc+0x20>
 80088c6:	2166      	movs	r1, #102	; 0x66
 80088c8:	4b17      	ldr	r3, [pc, #92]	; (8008928 <_Balloc+0x78>)
 80088ca:	4818      	ldr	r0, [pc, #96]	; (800892c <_Balloc+0x7c>)
 80088cc:	f000 feee 	bl	80096ac <__assert_func>
 80088d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088d4:	6006      	str	r6, [r0, #0]
 80088d6:	60c6      	str	r6, [r0, #12]
 80088d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80088da:	68f3      	ldr	r3, [r6, #12]
 80088dc:	b183      	cbz	r3, 8008900 <_Balloc+0x50>
 80088de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088e0:	68db      	ldr	r3, [r3, #12]
 80088e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80088e6:	b9b8      	cbnz	r0, 8008918 <_Balloc+0x68>
 80088e8:	2101      	movs	r1, #1
 80088ea:	fa01 f605 	lsl.w	r6, r1, r5
 80088ee:	1d72      	adds	r2, r6, #5
 80088f0:	4620      	mov	r0, r4
 80088f2:	0092      	lsls	r2, r2, #2
 80088f4:	f000 fc94 	bl	8009220 <_calloc_r>
 80088f8:	b160      	cbz	r0, 8008914 <_Balloc+0x64>
 80088fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80088fe:	e00e      	b.n	800891e <_Balloc+0x6e>
 8008900:	2221      	movs	r2, #33	; 0x21
 8008902:	2104      	movs	r1, #4
 8008904:	4620      	mov	r0, r4
 8008906:	f000 fc8b 	bl	8009220 <_calloc_r>
 800890a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800890c:	60f0      	str	r0, [r6, #12]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d1e4      	bne.n	80088de <_Balloc+0x2e>
 8008914:	2000      	movs	r0, #0
 8008916:	bd70      	pop	{r4, r5, r6, pc}
 8008918:	6802      	ldr	r2, [r0, #0]
 800891a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800891e:	2300      	movs	r3, #0
 8008920:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008924:	e7f7      	b.n	8008916 <_Balloc+0x66>
 8008926:	bf00      	nop
 8008928:	0800b926 	.word	0x0800b926
 800892c:	0800ba2c 	.word	0x0800ba2c

08008930 <_Bfree>:
 8008930:	b570      	push	{r4, r5, r6, lr}
 8008932:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008934:	4605      	mov	r5, r0
 8008936:	460c      	mov	r4, r1
 8008938:	b976      	cbnz	r6, 8008958 <_Bfree+0x28>
 800893a:	2010      	movs	r0, #16
 800893c:	f7ff ff90 	bl	8008860 <malloc>
 8008940:	4602      	mov	r2, r0
 8008942:	6268      	str	r0, [r5, #36]	; 0x24
 8008944:	b920      	cbnz	r0, 8008950 <_Bfree+0x20>
 8008946:	218a      	movs	r1, #138	; 0x8a
 8008948:	4b08      	ldr	r3, [pc, #32]	; (800896c <_Bfree+0x3c>)
 800894a:	4809      	ldr	r0, [pc, #36]	; (8008970 <_Bfree+0x40>)
 800894c:	f000 feae 	bl	80096ac <__assert_func>
 8008950:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008954:	6006      	str	r6, [r0, #0]
 8008956:	60c6      	str	r6, [r0, #12]
 8008958:	b13c      	cbz	r4, 800896a <_Bfree+0x3a>
 800895a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800895c:	6862      	ldr	r2, [r4, #4]
 800895e:	68db      	ldr	r3, [r3, #12]
 8008960:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008964:	6021      	str	r1, [r4, #0]
 8008966:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800896a:	bd70      	pop	{r4, r5, r6, pc}
 800896c:	0800b926 	.word	0x0800b926
 8008970:	0800ba2c 	.word	0x0800ba2c

08008974 <__multadd>:
 8008974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008978:	4698      	mov	r8, r3
 800897a:	460c      	mov	r4, r1
 800897c:	2300      	movs	r3, #0
 800897e:	690e      	ldr	r6, [r1, #16]
 8008980:	4607      	mov	r7, r0
 8008982:	f101 0014 	add.w	r0, r1, #20
 8008986:	6805      	ldr	r5, [r0, #0]
 8008988:	3301      	adds	r3, #1
 800898a:	b2a9      	uxth	r1, r5
 800898c:	fb02 8101 	mla	r1, r2, r1, r8
 8008990:	0c2d      	lsrs	r5, r5, #16
 8008992:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008996:	fb02 c505 	mla	r5, r2, r5, ip
 800899a:	b289      	uxth	r1, r1
 800899c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80089a0:	429e      	cmp	r6, r3
 80089a2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80089a6:	f840 1b04 	str.w	r1, [r0], #4
 80089aa:	dcec      	bgt.n	8008986 <__multadd+0x12>
 80089ac:	f1b8 0f00 	cmp.w	r8, #0
 80089b0:	d022      	beq.n	80089f8 <__multadd+0x84>
 80089b2:	68a3      	ldr	r3, [r4, #8]
 80089b4:	42b3      	cmp	r3, r6
 80089b6:	dc19      	bgt.n	80089ec <__multadd+0x78>
 80089b8:	6861      	ldr	r1, [r4, #4]
 80089ba:	4638      	mov	r0, r7
 80089bc:	3101      	adds	r1, #1
 80089be:	f7ff ff77 	bl	80088b0 <_Balloc>
 80089c2:	4605      	mov	r5, r0
 80089c4:	b928      	cbnz	r0, 80089d2 <__multadd+0x5e>
 80089c6:	4602      	mov	r2, r0
 80089c8:	21b5      	movs	r1, #181	; 0xb5
 80089ca:	4b0d      	ldr	r3, [pc, #52]	; (8008a00 <__multadd+0x8c>)
 80089cc:	480d      	ldr	r0, [pc, #52]	; (8008a04 <__multadd+0x90>)
 80089ce:	f000 fe6d 	bl	80096ac <__assert_func>
 80089d2:	6922      	ldr	r2, [r4, #16]
 80089d4:	f104 010c 	add.w	r1, r4, #12
 80089d8:	3202      	adds	r2, #2
 80089da:	0092      	lsls	r2, r2, #2
 80089dc:	300c      	adds	r0, #12
 80089de:	f7fd f809 	bl	80059f4 <memcpy>
 80089e2:	4621      	mov	r1, r4
 80089e4:	4638      	mov	r0, r7
 80089e6:	f7ff ffa3 	bl	8008930 <_Bfree>
 80089ea:	462c      	mov	r4, r5
 80089ec:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80089f0:	3601      	adds	r6, #1
 80089f2:	f8c3 8014 	str.w	r8, [r3, #20]
 80089f6:	6126      	str	r6, [r4, #16]
 80089f8:	4620      	mov	r0, r4
 80089fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089fe:	bf00      	nop
 8008a00:	0800b99c 	.word	0x0800b99c
 8008a04:	0800ba2c 	.word	0x0800ba2c

08008a08 <__s2b>:
 8008a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a0c:	4615      	mov	r5, r2
 8008a0e:	2209      	movs	r2, #9
 8008a10:	461f      	mov	r7, r3
 8008a12:	3308      	adds	r3, #8
 8008a14:	460c      	mov	r4, r1
 8008a16:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a1a:	4606      	mov	r6, r0
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	2100      	movs	r1, #0
 8008a20:	429a      	cmp	r2, r3
 8008a22:	db09      	blt.n	8008a38 <__s2b+0x30>
 8008a24:	4630      	mov	r0, r6
 8008a26:	f7ff ff43 	bl	80088b0 <_Balloc>
 8008a2a:	b940      	cbnz	r0, 8008a3e <__s2b+0x36>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	21ce      	movs	r1, #206	; 0xce
 8008a30:	4b18      	ldr	r3, [pc, #96]	; (8008a94 <__s2b+0x8c>)
 8008a32:	4819      	ldr	r0, [pc, #100]	; (8008a98 <__s2b+0x90>)
 8008a34:	f000 fe3a 	bl	80096ac <__assert_func>
 8008a38:	0052      	lsls	r2, r2, #1
 8008a3a:	3101      	adds	r1, #1
 8008a3c:	e7f0      	b.n	8008a20 <__s2b+0x18>
 8008a3e:	9b08      	ldr	r3, [sp, #32]
 8008a40:	2d09      	cmp	r5, #9
 8008a42:	6143      	str	r3, [r0, #20]
 8008a44:	f04f 0301 	mov.w	r3, #1
 8008a48:	6103      	str	r3, [r0, #16]
 8008a4a:	dd16      	ble.n	8008a7a <__s2b+0x72>
 8008a4c:	f104 0909 	add.w	r9, r4, #9
 8008a50:	46c8      	mov	r8, r9
 8008a52:	442c      	add	r4, r5
 8008a54:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008a58:	4601      	mov	r1, r0
 8008a5a:	220a      	movs	r2, #10
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	3b30      	subs	r3, #48	; 0x30
 8008a60:	f7ff ff88 	bl	8008974 <__multadd>
 8008a64:	45a0      	cmp	r8, r4
 8008a66:	d1f5      	bne.n	8008a54 <__s2b+0x4c>
 8008a68:	f1a5 0408 	sub.w	r4, r5, #8
 8008a6c:	444c      	add	r4, r9
 8008a6e:	1b2d      	subs	r5, r5, r4
 8008a70:	1963      	adds	r3, r4, r5
 8008a72:	42bb      	cmp	r3, r7
 8008a74:	db04      	blt.n	8008a80 <__s2b+0x78>
 8008a76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a7a:	2509      	movs	r5, #9
 8008a7c:	340a      	adds	r4, #10
 8008a7e:	e7f6      	b.n	8008a6e <__s2b+0x66>
 8008a80:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008a84:	4601      	mov	r1, r0
 8008a86:	220a      	movs	r2, #10
 8008a88:	4630      	mov	r0, r6
 8008a8a:	3b30      	subs	r3, #48	; 0x30
 8008a8c:	f7ff ff72 	bl	8008974 <__multadd>
 8008a90:	e7ee      	b.n	8008a70 <__s2b+0x68>
 8008a92:	bf00      	nop
 8008a94:	0800b99c 	.word	0x0800b99c
 8008a98:	0800ba2c 	.word	0x0800ba2c

08008a9c <__hi0bits>:
 8008a9c:	0c02      	lsrs	r2, r0, #16
 8008a9e:	0412      	lsls	r2, r2, #16
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	b9ca      	cbnz	r2, 8008ad8 <__hi0bits+0x3c>
 8008aa4:	0403      	lsls	r3, r0, #16
 8008aa6:	2010      	movs	r0, #16
 8008aa8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008aac:	bf04      	itt	eq
 8008aae:	021b      	lsleq	r3, r3, #8
 8008ab0:	3008      	addeq	r0, #8
 8008ab2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008ab6:	bf04      	itt	eq
 8008ab8:	011b      	lsleq	r3, r3, #4
 8008aba:	3004      	addeq	r0, #4
 8008abc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008ac0:	bf04      	itt	eq
 8008ac2:	009b      	lsleq	r3, r3, #2
 8008ac4:	3002      	addeq	r0, #2
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	db05      	blt.n	8008ad6 <__hi0bits+0x3a>
 8008aca:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008ace:	f100 0001 	add.w	r0, r0, #1
 8008ad2:	bf08      	it	eq
 8008ad4:	2020      	moveq	r0, #32
 8008ad6:	4770      	bx	lr
 8008ad8:	2000      	movs	r0, #0
 8008ada:	e7e5      	b.n	8008aa8 <__hi0bits+0xc>

08008adc <__lo0bits>:
 8008adc:	6803      	ldr	r3, [r0, #0]
 8008ade:	4602      	mov	r2, r0
 8008ae0:	f013 0007 	ands.w	r0, r3, #7
 8008ae4:	d00b      	beq.n	8008afe <__lo0bits+0x22>
 8008ae6:	07d9      	lsls	r1, r3, #31
 8008ae8:	d422      	bmi.n	8008b30 <__lo0bits+0x54>
 8008aea:	0798      	lsls	r0, r3, #30
 8008aec:	bf49      	itett	mi
 8008aee:	085b      	lsrmi	r3, r3, #1
 8008af0:	089b      	lsrpl	r3, r3, #2
 8008af2:	2001      	movmi	r0, #1
 8008af4:	6013      	strmi	r3, [r2, #0]
 8008af6:	bf5c      	itt	pl
 8008af8:	2002      	movpl	r0, #2
 8008afa:	6013      	strpl	r3, [r2, #0]
 8008afc:	4770      	bx	lr
 8008afe:	b299      	uxth	r1, r3
 8008b00:	b909      	cbnz	r1, 8008b06 <__lo0bits+0x2a>
 8008b02:	2010      	movs	r0, #16
 8008b04:	0c1b      	lsrs	r3, r3, #16
 8008b06:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b0a:	bf04      	itt	eq
 8008b0c:	0a1b      	lsreq	r3, r3, #8
 8008b0e:	3008      	addeq	r0, #8
 8008b10:	0719      	lsls	r1, r3, #28
 8008b12:	bf04      	itt	eq
 8008b14:	091b      	lsreq	r3, r3, #4
 8008b16:	3004      	addeq	r0, #4
 8008b18:	0799      	lsls	r1, r3, #30
 8008b1a:	bf04      	itt	eq
 8008b1c:	089b      	lsreq	r3, r3, #2
 8008b1e:	3002      	addeq	r0, #2
 8008b20:	07d9      	lsls	r1, r3, #31
 8008b22:	d403      	bmi.n	8008b2c <__lo0bits+0x50>
 8008b24:	085b      	lsrs	r3, r3, #1
 8008b26:	f100 0001 	add.w	r0, r0, #1
 8008b2a:	d003      	beq.n	8008b34 <__lo0bits+0x58>
 8008b2c:	6013      	str	r3, [r2, #0]
 8008b2e:	4770      	bx	lr
 8008b30:	2000      	movs	r0, #0
 8008b32:	4770      	bx	lr
 8008b34:	2020      	movs	r0, #32
 8008b36:	4770      	bx	lr

08008b38 <__i2b>:
 8008b38:	b510      	push	{r4, lr}
 8008b3a:	460c      	mov	r4, r1
 8008b3c:	2101      	movs	r1, #1
 8008b3e:	f7ff feb7 	bl	80088b0 <_Balloc>
 8008b42:	4602      	mov	r2, r0
 8008b44:	b928      	cbnz	r0, 8008b52 <__i2b+0x1a>
 8008b46:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008b4a:	4b04      	ldr	r3, [pc, #16]	; (8008b5c <__i2b+0x24>)
 8008b4c:	4804      	ldr	r0, [pc, #16]	; (8008b60 <__i2b+0x28>)
 8008b4e:	f000 fdad 	bl	80096ac <__assert_func>
 8008b52:	2301      	movs	r3, #1
 8008b54:	6144      	str	r4, [r0, #20]
 8008b56:	6103      	str	r3, [r0, #16]
 8008b58:	bd10      	pop	{r4, pc}
 8008b5a:	bf00      	nop
 8008b5c:	0800b99c 	.word	0x0800b99c
 8008b60:	0800ba2c 	.word	0x0800ba2c

08008b64 <__multiply>:
 8008b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b68:	4614      	mov	r4, r2
 8008b6a:	690a      	ldr	r2, [r1, #16]
 8008b6c:	6923      	ldr	r3, [r4, #16]
 8008b6e:	460d      	mov	r5, r1
 8008b70:	429a      	cmp	r2, r3
 8008b72:	bfbe      	ittt	lt
 8008b74:	460b      	movlt	r3, r1
 8008b76:	4625      	movlt	r5, r4
 8008b78:	461c      	movlt	r4, r3
 8008b7a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008b7e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008b82:	68ab      	ldr	r3, [r5, #8]
 8008b84:	6869      	ldr	r1, [r5, #4]
 8008b86:	eb0a 0709 	add.w	r7, sl, r9
 8008b8a:	42bb      	cmp	r3, r7
 8008b8c:	b085      	sub	sp, #20
 8008b8e:	bfb8      	it	lt
 8008b90:	3101      	addlt	r1, #1
 8008b92:	f7ff fe8d 	bl	80088b0 <_Balloc>
 8008b96:	b930      	cbnz	r0, 8008ba6 <__multiply+0x42>
 8008b98:	4602      	mov	r2, r0
 8008b9a:	f240 115d 	movw	r1, #349	; 0x15d
 8008b9e:	4b41      	ldr	r3, [pc, #260]	; (8008ca4 <__multiply+0x140>)
 8008ba0:	4841      	ldr	r0, [pc, #260]	; (8008ca8 <__multiply+0x144>)
 8008ba2:	f000 fd83 	bl	80096ac <__assert_func>
 8008ba6:	f100 0614 	add.w	r6, r0, #20
 8008baa:	4633      	mov	r3, r6
 8008bac:	2200      	movs	r2, #0
 8008bae:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008bb2:	4543      	cmp	r3, r8
 8008bb4:	d31e      	bcc.n	8008bf4 <__multiply+0x90>
 8008bb6:	f105 0c14 	add.w	ip, r5, #20
 8008bba:	f104 0314 	add.w	r3, r4, #20
 8008bbe:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008bc2:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008bc6:	9202      	str	r2, [sp, #8]
 8008bc8:	ebac 0205 	sub.w	r2, ip, r5
 8008bcc:	3a15      	subs	r2, #21
 8008bce:	f022 0203 	bic.w	r2, r2, #3
 8008bd2:	3204      	adds	r2, #4
 8008bd4:	f105 0115 	add.w	r1, r5, #21
 8008bd8:	458c      	cmp	ip, r1
 8008bda:	bf38      	it	cc
 8008bdc:	2204      	movcc	r2, #4
 8008bde:	9201      	str	r2, [sp, #4]
 8008be0:	9a02      	ldr	r2, [sp, #8]
 8008be2:	9303      	str	r3, [sp, #12]
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d808      	bhi.n	8008bfa <__multiply+0x96>
 8008be8:	2f00      	cmp	r7, #0
 8008bea:	dc55      	bgt.n	8008c98 <__multiply+0x134>
 8008bec:	6107      	str	r7, [r0, #16]
 8008bee:	b005      	add	sp, #20
 8008bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf4:	f843 2b04 	str.w	r2, [r3], #4
 8008bf8:	e7db      	b.n	8008bb2 <__multiply+0x4e>
 8008bfa:	f8b3 a000 	ldrh.w	sl, [r3]
 8008bfe:	f1ba 0f00 	cmp.w	sl, #0
 8008c02:	d020      	beq.n	8008c46 <__multiply+0xe2>
 8008c04:	46b1      	mov	r9, r6
 8008c06:	2200      	movs	r2, #0
 8008c08:	f105 0e14 	add.w	lr, r5, #20
 8008c0c:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008c10:	f8d9 b000 	ldr.w	fp, [r9]
 8008c14:	b2a1      	uxth	r1, r4
 8008c16:	fa1f fb8b 	uxth.w	fp, fp
 8008c1a:	fb0a b101 	mla	r1, sl, r1, fp
 8008c1e:	4411      	add	r1, r2
 8008c20:	f8d9 2000 	ldr.w	r2, [r9]
 8008c24:	0c24      	lsrs	r4, r4, #16
 8008c26:	0c12      	lsrs	r2, r2, #16
 8008c28:	fb0a 2404 	mla	r4, sl, r4, r2
 8008c2c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008c30:	b289      	uxth	r1, r1
 8008c32:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008c36:	45f4      	cmp	ip, lr
 8008c38:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008c3c:	f849 1b04 	str.w	r1, [r9], #4
 8008c40:	d8e4      	bhi.n	8008c0c <__multiply+0xa8>
 8008c42:	9901      	ldr	r1, [sp, #4]
 8008c44:	5072      	str	r2, [r6, r1]
 8008c46:	9a03      	ldr	r2, [sp, #12]
 8008c48:	3304      	adds	r3, #4
 8008c4a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008c4e:	f1b9 0f00 	cmp.w	r9, #0
 8008c52:	d01f      	beq.n	8008c94 <__multiply+0x130>
 8008c54:	46b6      	mov	lr, r6
 8008c56:	f04f 0a00 	mov.w	sl, #0
 8008c5a:	6834      	ldr	r4, [r6, #0]
 8008c5c:	f105 0114 	add.w	r1, r5, #20
 8008c60:	880a      	ldrh	r2, [r1, #0]
 8008c62:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008c66:	b2a4      	uxth	r4, r4
 8008c68:	fb09 b202 	mla	r2, r9, r2, fp
 8008c6c:	4492      	add	sl, r2
 8008c6e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008c72:	f84e 4b04 	str.w	r4, [lr], #4
 8008c76:	f851 4b04 	ldr.w	r4, [r1], #4
 8008c7a:	f8be 2000 	ldrh.w	r2, [lr]
 8008c7e:	0c24      	lsrs	r4, r4, #16
 8008c80:	fb09 2404 	mla	r4, r9, r4, r2
 8008c84:	458c      	cmp	ip, r1
 8008c86:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008c8a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008c8e:	d8e7      	bhi.n	8008c60 <__multiply+0xfc>
 8008c90:	9a01      	ldr	r2, [sp, #4]
 8008c92:	50b4      	str	r4, [r6, r2]
 8008c94:	3604      	adds	r6, #4
 8008c96:	e7a3      	b.n	8008be0 <__multiply+0x7c>
 8008c98:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d1a5      	bne.n	8008bec <__multiply+0x88>
 8008ca0:	3f01      	subs	r7, #1
 8008ca2:	e7a1      	b.n	8008be8 <__multiply+0x84>
 8008ca4:	0800b99c 	.word	0x0800b99c
 8008ca8:	0800ba2c 	.word	0x0800ba2c

08008cac <__pow5mult>:
 8008cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cb0:	4615      	mov	r5, r2
 8008cb2:	f012 0203 	ands.w	r2, r2, #3
 8008cb6:	4606      	mov	r6, r0
 8008cb8:	460f      	mov	r7, r1
 8008cba:	d007      	beq.n	8008ccc <__pow5mult+0x20>
 8008cbc:	4c25      	ldr	r4, [pc, #148]	; (8008d54 <__pow5mult+0xa8>)
 8008cbe:	3a01      	subs	r2, #1
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008cc6:	f7ff fe55 	bl	8008974 <__multadd>
 8008cca:	4607      	mov	r7, r0
 8008ccc:	10ad      	asrs	r5, r5, #2
 8008cce:	d03d      	beq.n	8008d4c <__pow5mult+0xa0>
 8008cd0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008cd2:	b97c      	cbnz	r4, 8008cf4 <__pow5mult+0x48>
 8008cd4:	2010      	movs	r0, #16
 8008cd6:	f7ff fdc3 	bl	8008860 <malloc>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	6270      	str	r0, [r6, #36]	; 0x24
 8008cde:	b928      	cbnz	r0, 8008cec <__pow5mult+0x40>
 8008ce0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008ce4:	4b1c      	ldr	r3, [pc, #112]	; (8008d58 <__pow5mult+0xac>)
 8008ce6:	481d      	ldr	r0, [pc, #116]	; (8008d5c <__pow5mult+0xb0>)
 8008ce8:	f000 fce0 	bl	80096ac <__assert_func>
 8008cec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008cf0:	6004      	str	r4, [r0, #0]
 8008cf2:	60c4      	str	r4, [r0, #12]
 8008cf4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008cf8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008cfc:	b94c      	cbnz	r4, 8008d12 <__pow5mult+0x66>
 8008cfe:	f240 2171 	movw	r1, #625	; 0x271
 8008d02:	4630      	mov	r0, r6
 8008d04:	f7ff ff18 	bl	8008b38 <__i2b>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	4604      	mov	r4, r0
 8008d0c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d10:	6003      	str	r3, [r0, #0]
 8008d12:	f04f 0900 	mov.w	r9, #0
 8008d16:	07eb      	lsls	r3, r5, #31
 8008d18:	d50a      	bpl.n	8008d30 <__pow5mult+0x84>
 8008d1a:	4639      	mov	r1, r7
 8008d1c:	4622      	mov	r2, r4
 8008d1e:	4630      	mov	r0, r6
 8008d20:	f7ff ff20 	bl	8008b64 <__multiply>
 8008d24:	4680      	mov	r8, r0
 8008d26:	4639      	mov	r1, r7
 8008d28:	4630      	mov	r0, r6
 8008d2a:	f7ff fe01 	bl	8008930 <_Bfree>
 8008d2e:	4647      	mov	r7, r8
 8008d30:	106d      	asrs	r5, r5, #1
 8008d32:	d00b      	beq.n	8008d4c <__pow5mult+0xa0>
 8008d34:	6820      	ldr	r0, [r4, #0]
 8008d36:	b938      	cbnz	r0, 8008d48 <__pow5mult+0x9c>
 8008d38:	4622      	mov	r2, r4
 8008d3a:	4621      	mov	r1, r4
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	f7ff ff11 	bl	8008b64 <__multiply>
 8008d42:	6020      	str	r0, [r4, #0]
 8008d44:	f8c0 9000 	str.w	r9, [r0]
 8008d48:	4604      	mov	r4, r0
 8008d4a:	e7e4      	b.n	8008d16 <__pow5mult+0x6a>
 8008d4c:	4638      	mov	r0, r7
 8008d4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d52:	bf00      	nop
 8008d54:	0800bb80 	.word	0x0800bb80
 8008d58:	0800b926 	.word	0x0800b926
 8008d5c:	0800ba2c 	.word	0x0800ba2c

08008d60 <__lshift>:
 8008d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d64:	460c      	mov	r4, r1
 8008d66:	4607      	mov	r7, r0
 8008d68:	4691      	mov	r9, r2
 8008d6a:	6923      	ldr	r3, [r4, #16]
 8008d6c:	6849      	ldr	r1, [r1, #4]
 8008d6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d72:	68a3      	ldr	r3, [r4, #8]
 8008d74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d78:	f108 0601 	add.w	r6, r8, #1
 8008d7c:	42b3      	cmp	r3, r6
 8008d7e:	db0b      	blt.n	8008d98 <__lshift+0x38>
 8008d80:	4638      	mov	r0, r7
 8008d82:	f7ff fd95 	bl	80088b0 <_Balloc>
 8008d86:	4605      	mov	r5, r0
 8008d88:	b948      	cbnz	r0, 8008d9e <__lshift+0x3e>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008d90:	4b27      	ldr	r3, [pc, #156]	; (8008e30 <__lshift+0xd0>)
 8008d92:	4828      	ldr	r0, [pc, #160]	; (8008e34 <__lshift+0xd4>)
 8008d94:	f000 fc8a 	bl	80096ac <__assert_func>
 8008d98:	3101      	adds	r1, #1
 8008d9a:	005b      	lsls	r3, r3, #1
 8008d9c:	e7ee      	b.n	8008d7c <__lshift+0x1c>
 8008d9e:	2300      	movs	r3, #0
 8008da0:	f100 0114 	add.w	r1, r0, #20
 8008da4:	f100 0210 	add.w	r2, r0, #16
 8008da8:	4618      	mov	r0, r3
 8008daa:	4553      	cmp	r3, sl
 8008dac:	db33      	blt.n	8008e16 <__lshift+0xb6>
 8008dae:	6920      	ldr	r0, [r4, #16]
 8008db0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008db4:	f104 0314 	add.w	r3, r4, #20
 8008db8:	f019 091f 	ands.w	r9, r9, #31
 8008dbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008dc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008dc4:	d02b      	beq.n	8008e1e <__lshift+0xbe>
 8008dc6:	468a      	mov	sl, r1
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f1c9 0e20 	rsb	lr, r9, #32
 8008dce:	6818      	ldr	r0, [r3, #0]
 8008dd0:	fa00 f009 	lsl.w	r0, r0, r9
 8008dd4:	4302      	orrs	r2, r0
 8008dd6:	f84a 2b04 	str.w	r2, [sl], #4
 8008dda:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dde:	459c      	cmp	ip, r3
 8008de0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008de4:	d8f3      	bhi.n	8008dce <__lshift+0x6e>
 8008de6:	ebac 0304 	sub.w	r3, ip, r4
 8008dea:	3b15      	subs	r3, #21
 8008dec:	f023 0303 	bic.w	r3, r3, #3
 8008df0:	3304      	adds	r3, #4
 8008df2:	f104 0015 	add.w	r0, r4, #21
 8008df6:	4584      	cmp	ip, r0
 8008df8:	bf38      	it	cc
 8008dfa:	2304      	movcc	r3, #4
 8008dfc:	50ca      	str	r2, [r1, r3]
 8008dfe:	b10a      	cbz	r2, 8008e04 <__lshift+0xa4>
 8008e00:	f108 0602 	add.w	r6, r8, #2
 8008e04:	3e01      	subs	r6, #1
 8008e06:	4638      	mov	r0, r7
 8008e08:	4621      	mov	r1, r4
 8008e0a:	612e      	str	r6, [r5, #16]
 8008e0c:	f7ff fd90 	bl	8008930 <_Bfree>
 8008e10:	4628      	mov	r0, r5
 8008e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e16:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e1a:	3301      	adds	r3, #1
 8008e1c:	e7c5      	b.n	8008daa <__lshift+0x4a>
 8008e1e:	3904      	subs	r1, #4
 8008e20:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e24:	459c      	cmp	ip, r3
 8008e26:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e2a:	d8f9      	bhi.n	8008e20 <__lshift+0xc0>
 8008e2c:	e7ea      	b.n	8008e04 <__lshift+0xa4>
 8008e2e:	bf00      	nop
 8008e30:	0800b99c 	.word	0x0800b99c
 8008e34:	0800ba2c 	.word	0x0800ba2c

08008e38 <__mcmp>:
 8008e38:	4603      	mov	r3, r0
 8008e3a:	690a      	ldr	r2, [r1, #16]
 8008e3c:	6900      	ldr	r0, [r0, #16]
 8008e3e:	b530      	push	{r4, r5, lr}
 8008e40:	1a80      	subs	r0, r0, r2
 8008e42:	d10d      	bne.n	8008e60 <__mcmp+0x28>
 8008e44:	3314      	adds	r3, #20
 8008e46:	3114      	adds	r1, #20
 8008e48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008e4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008e50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008e54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008e58:	4295      	cmp	r5, r2
 8008e5a:	d002      	beq.n	8008e62 <__mcmp+0x2a>
 8008e5c:	d304      	bcc.n	8008e68 <__mcmp+0x30>
 8008e5e:	2001      	movs	r0, #1
 8008e60:	bd30      	pop	{r4, r5, pc}
 8008e62:	42a3      	cmp	r3, r4
 8008e64:	d3f4      	bcc.n	8008e50 <__mcmp+0x18>
 8008e66:	e7fb      	b.n	8008e60 <__mcmp+0x28>
 8008e68:	f04f 30ff 	mov.w	r0, #4294967295
 8008e6c:	e7f8      	b.n	8008e60 <__mcmp+0x28>
	...

08008e70 <__mdiff>:
 8008e70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e74:	460c      	mov	r4, r1
 8008e76:	4606      	mov	r6, r0
 8008e78:	4611      	mov	r1, r2
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	4692      	mov	sl, r2
 8008e7e:	f7ff ffdb 	bl	8008e38 <__mcmp>
 8008e82:	1e05      	subs	r5, r0, #0
 8008e84:	d111      	bne.n	8008eaa <__mdiff+0x3a>
 8008e86:	4629      	mov	r1, r5
 8008e88:	4630      	mov	r0, r6
 8008e8a:	f7ff fd11 	bl	80088b0 <_Balloc>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	b928      	cbnz	r0, 8008e9e <__mdiff+0x2e>
 8008e92:	f240 2132 	movw	r1, #562	; 0x232
 8008e96:	4b3c      	ldr	r3, [pc, #240]	; (8008f88 <__mdiff+0x118>)
 8008e98:	483c      	ldr	r0, [pc, #240]	; (8008f8c <__mdiff+0x11c>)
 8008e9a:	f000 fc07 	bl	80096ac <__assert_func>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008ea4:	4610      	mov	r0, r2
 8008ea6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eaa:	bfa4      	itt	ge
 8008eac:	4653      	movge	r3, sl
 8008eae:	46a2      	movge	sl, r4
 8008eb0:	4630      	mov	r0, r6
 8008eb2:	f8da 1004 	ldr.w	r1, [sl, #4]
 8008eb6:	bfa6      	itte	ge
 8008eb8:	461c      	movge	r4, r3
 8008eba:	2500      	movge	r5, #0
 8008ebc:	2501      	movlt	r5, #1
 8008ebe:	f7ff fcf7 	bl	80088b0 <_Balloc>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	b918      	cbnz	r0, 8008ece <__mdiff+0x5e>
 8008ec6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008eca:	4b2f      	ldr	r3, [pc, #188]	; (8008f88 <__mdiff+0x118>)
 8008ecc:	e7e4      	b.n	8008e98 <__mdiff+0x28>
 8008ece:	f100 0814 	add.w	r8, r0, #20
 8008ed2:	f8da 7010 	ldr.w	r7, [sl, #16]
 8008ed6:	60c5      	str	r5, [r0, #12]
 8008ed8:	f04f 0c00 	mov.w	ip, #0
 8008edc:	f10a 0514 	add.w	r5, sl, #20
 8008ee0:	f10a 0010 	add.w	r0, sl, #16
 8008ee4:	46c2      	mov	sl, r8
 8008ee6:	6926      	ldr	r6, [r4, #16]
 8008ee8:	f104 0914 	add.w	r9, r4, #20
 8008eec:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8008ef0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008ef4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8008ef8:	f859 3b04 	ldr.w	r3, [r9], #4
 8008efc:	fa1f f18b 	uxth.w	r1, fp
 8008f00:	4461      	add	r1, ip
 8008f02:	fa1f fc83 	uxth.w	ip, r3
 8008f06:	0c1b      	lsrs	r3, r3, #16
 8008f08:	eba1 010c 	sub.w	r1, r1, ip
 8008f0c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008f10:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008f14:	b289      	uxth	r1, r1
 8008f16:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008f1a:	454e      	cmp	r6, r9
 8008f1c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008f20:	f84a 3b04 	str.w	r3, [sl], #4
 8008f24:	d8e6      	bhi.n	8008ef4 <__mdiff+0x84>
 8008f26:	1b33      	subs	r3, r6, r4
 8008f28:	3b15      	subs	r3, #21
 8008f2a:	f023 0303 	bic.w	r3, r3, #3
 8008f2e:	3415      	adds	r4, #21
 8008f30:	3304      	adds	r3, #4
 8008f32:	42a6      	cmp	r6, r4
 8008f34:	bf38      	it	cc
 8008f36:	2304      	movcc	r3, #4
 8008f38:	441d      	add	r5, r3
 8008f3a:	4443      	add	r3, r8
 8008f3c:	461e      	mov	r6, r3
 8008f3e:	462c      	mov	r4, r5
 8008f40:	4574      	cmp	r4, lr
 8008f42:	d30e      	bcc.n	8008f62 <__mdiff+0xf2>
 8008f44:	f10e 0103 	add.w	r1, lr, #3
 8008f48:	1b49      	subs	r1, r1, r5
 8008f4a:	f021 0103 	bic.w	r1, r1, #3
 8008f4e:	3d03      	subs	r5, #3
 8008f50:	45ae      	cmp	lr, r5
 8008f52:	bf38      	it	cc
 8008f54:	2100      	movcc	r1, #0
 8008f56:	4419      	add	r1, r3
 8008f58:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008f5c:	b18b      	cbz	r3, 8008f82 <__mdiff+0x112>
 8008f5e:	6117      	str	r7, [r2, #16]
 8008f60:	e7a0      	b.n	8008ea4 <__mdiff+0x34>
 8008f62:	f854 8b04 	ldr.w	r8, [r4], #4
 8008f66:	fa1f f188 	uxth.w	r1, r8
 8008f6a:	4461      	add	r1, ip
 8008f6c:	1408      	asrs	r0, r1, #16
 8008f6e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8008f72:	b289      	uxth	r1, r1
 8008f74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008f78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f7c:	f846 1b04 	str.w	r1, [r6], #4
 8008f80:	e7de      	b.n	8008f40 <__mdiff+0xd0>
 8008f82:	3f01      	subs	r7, #1
 8008f84:	e7e8      	b.n	8008f58 <__mdiff+0xe8>
 8008f86:	bf00      	nop
 8008f88:	0800b99c 	.word	0x0800b99c
 8008f8c:	0800ba2c 	.word	0x0800ba2c

08008f90 <__ulp>:
 8008f90:	4b11      	ldr	r3, [pc, #68]	; (8008fd8 <__ulp+0x48>)
 8008f92:	400b      	ands	r3, r1
 8008f94:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	dd02      	ble.n	8008fa2 <__ulp+0x12>
 8008f9c:	2000      	movs	r0, #0
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	4770      	bx	lr
 8008fa2:	425b      	negs	r3, r3
 8008fa4:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008fa8:	f04f 0000 	mov.w	r0, #0
 8008fac:	f04f 0100 	mov.w	r1, #0
 8008fb0:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008fb4:	da04      	bge.n	8008fc0 <__ulp+0x30>
 8008fb6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008fba:	fa43 f102 	asr.w	r1, r3, r2
 8008fbe:	4770      	bx	lr
 8008fc0:	f1a2 0314 	sub.w	r3, r2, #20
 8008fc4:	2b1e      	cmp	r3, #30
 8008fc6:	bfd6      	itet	le
 8008fc8:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008fcc:	2301      	movgt	r3, #1
 8008fce:	fa22 f303 	lsrle.w	r3, r2, r3
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	4770      	bx	lr
 8008fd6:	bf00      	nop
 8008fd8:	7ff00000 	.word	0x7ff00000

08008fdc <__b2d>:
 8008fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fe0:	6907      	ldr	r7, [r0, #16]
 8008fe2:	f100 0914 	add.w	r9, r0, #20
 8008fe6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8008fea:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8008fee:	f1a7 0804 	sub.w	r8, r7, #4
 8008ff2:	4630      	mov	r0, r6
 8008ff4:	f7ff fd52 	bl	8008a9c <__hi0bits>
 8008ff8:	f1c0 0320 	rsb	r3, r0, #32
 8008ffc:	280a      	cmp	r0, #10
 8008ffe:	600b      	str	r3, [r1, #0]
 8009000:	491f      	ldr	r1, [pc, #124]	; (8009080 <__b2d+0xa4>)
 8009002:	dc17      	bgt.n	8009034 <__b2d+0x58>
 8009004:	45c1      	cmp	r9, r8
 8009006:	bf28      	it	cs
 8009008:	2200      	movcs	r2, #0
 800900a:	f1c0 0c0b 	rsb	ip, r0, #11
 800900e:	fa26 f30c 	lsr.w	r3, r6, ip
 8009012:	bf38      	it	cc
 8009014:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009018:	ea43 0501 	orr.w	r5, r3, r1
 800901c:	f100 0315 	add.w	r3, r0, #21
 8009020:	fa06 f303 	lsl.w	r3, r6, r3
 8009024:	fa22 f20c 	lsr.w	r2, r2, ip
 8009028:	ea43 0402 	orr.w	r4, r3, r2
 800902c:	4620      	mov	r0, r4
 800902e:	4629      	mov	r1, r5
 8009030:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009034:	45c1      	cmp	r9, r8
 8009036:	bf2e      	itee	cs
 8009038:	2200      	movcs	r2, #0
 800903a:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800903e:	f1a7 0808 	subcc.w	r8, r7, #8
 8009042:	f1b0 030b 	subs.w	r3, r0, #11
 8009046:	d016      	beq.n	8009076 <__b2d+0x9a>
 8009048:	f1c3 0720 	rsb	r7, r3, #32
 800904c:	fa22 f107 	lsr.w	r1, r2, r7
 8009050:	45c8      	cmp	r8, r9
 8009052:	fa06 f603 	lsl.w	r6, r6, r3
 8009056:	ea46 0601 	orr.w	r6, r6, r1
 800905a:	bf94      	ite	ls
 800905c:	2100      	movls	r1, #0
 800905e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8009062:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8009066:	fa02 f003 	lsl.w	r0, r2, r3
 800906a:	40f9      	lsrs	r1, r7
 800906c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009070:	ea40 0401 	orr.w	r4, r0, r1
 8009074:	e7da      	b.n	800902c <__b2d+0x50>
 8009076:	4614      	mov	r4, r2
 8009078:	ea46 0501 	orr.w	r5, r6, r1
 800907c:	e7d6      	b.n	800902c <__b2d+0x50>
 800907e:	bf00      	nop
 8009080:	3ff00000 	.word	0x3ff00000

08009084 <__d2b>:
 8009084:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009088:	2101      	movs	r1, #1
 800908a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800908e:	4690      	mov	r8, r2
 8009090:	461d      	mov	r5, r3
 8009092:	f7ff fc0d 	bl	80088b0 <_Balloc>
 8009096:	4604      	mov	r4, r0
 8009098:	b930      	cbnz	r0, 80090a8 <__d2b+0x24>
 800909a:	4602      	mov	r2, r0
 800909c:	f240 310a 	movw	r1, #778	; 0x30a
 80090a0:	4b24      	ldr	r3, [pc, #144]	; (8009134 <__d2b+0xb0>)
 80090a2:	4825      	ldr	r0, [pc, #148]	; (8009138 <__d2b+0xb4>)
 80090a4:	f000 fb02 	bl	80096ac <__assert_func>
 80090a8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80090ac:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80090b0:	bb2d      	cbnz	r5, 80090fe <__d2b+0x7a>
 80090b2:	9301      	str	r3, [sp, #4]
 80090b4:	f1b8 0300 	subs.w	r3, r8, #0
 80090b8:	d026      	beq.n	8009108 <__d2b+0x84>
 80090ba:	4668      	mov	r0, sp
 80090bc:	9300      	str	r3, [sp, #0]
 80090be:	f7ff fd0d 	bl	8008adc <__lo0bits>
 80090c2:	9900      	ldr	r1, [sp, #0]
 80090c4:	b1f0      	cbz	r0, 8009104 <__d2b+0x80>
 80090c6:	9a01      	ldr	r2, [sp, #4]
 80090c8:	f1c0 0320 	rsb	r3, r0, #32
 80090cc:	fa02 f303 	lsl.w	r3, r2, r3
 80090d0:	430b      	orrs	r3, r1
 80090d2:	40c2      	lsrs	r2, r0
 80090d4:	6163      	str	r3, [r4, #20]
 80090d6:	9201      	str	r2, [sp, #4]
 80090d8:	9b01      	ldr	r3, [sp, #4]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	bf14      	ite	ne
 80090de:	2102      	movne	r1, #2
 80090e0:	2101      	moveq	r1, #1
 80090e2:	61a3      	str	r3, [r4, #24]
 80090e4:	6121      	str	r1, [r4, #16]
 80090e6:	b1c5      	cbz	r5, 800911a <__d2b+0x96>
 80090e8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80090ec:	4405      	add	r5, r0
 80090ee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80090f2:	603d      	str	r5, [r7, #0]
 80090f4:	6030      	str	r0, [r6, #0]
 80090f6:	4620      	mov	r0, r4
 80090f8:	b002      	add	sp, #8
 80090fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009102:	e7d6      	b.n	80090b2 <__d2b+0x2e>
 8009104:	6161      	str	r1, [r4, #20]
 8009106:	e7e7      	b.n	80090d8 <__d2b+0x54>
 8009108:	a801      	add	r0, sp, #4
 800910a:	f7ff fce7 	bl	8008adc <__lo0bits>
 800910e:	2101      	movs	r1, #1
 8009110:	9b01      	ldr	r3, [sp, #4]
 8009112:	6121      	str	r1, [r4, #16]
 8009114:	6163      	str	r3, [r4, #20]
 8009116:	3020      	adds	r0, #32
 8009118:	e7e5      	b.n	80090e6 <__d2b+0x62>
 800911a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800911e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009122:	6038      	str	r0, [r7, #0]
 8009124:	6918      	ldr	r0, [r3, #16]
 8009126:	f7ff fcb9 	bl	8008a9c <__hi0bits>
 800912a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800912e:	6031      	str	r1, [r6, #0]
 8009130:	e7e1      	b.n	80090f6 <__d2b+0x72>
 8009132:	bf00      	nop
 8009134:	0800b99c 	.word	0x0800b99c
 8009138:	0800ba2c 	.word	0x0800ba2c

0800913c <__ratio>:
 800913c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009140:	4688      	mov	r8, r1
 8009142:	4669      	mov	r1, sp
 8009144:	4681      	mov	r9, r0
 8009146:	f7ff ff49 	bl	8008fdc <__b2d>
 800914a:	460f      	mov	r7, r1
 800914c:	4604      	mov	r4, r0
 800914e:	460d      	mov	r5, r1
 8009150:	4640      	mov	r0, r8
 8009152:	a901      	add	r1, sp, #4
 8009154:	f7ff ff42 	bl	8008fdc <__b2d>
 8009158:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800915c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009160:	468b      	mov	fp, r1
 8009162:	eba3 0c02 	sub.w	ip, r3, r2
 8009166:	e9dd 3200 	ldrd	r3, r2, [sp]
 800916a:	1a9b      	subs	r3, r3, r2
 800916c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009170:	2b00      	cmp	r3, #0
 8009172:	bfd5      	itete	le
 8009174:	460a      	movle	r2, r1
 8009176:	462a      	movgt	r2, r5
 8009178:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800917c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009180:	bfd8      	it	le
 8009182:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009186:	465b      	mov	r3, fp
 8009188:	4602      	mov	r2, r0
 800918a:	4639      	mov	r1, r7
 800918c:	4620      	mov	r0, r4
 800918e:	f7f7 facd 	bl	800072c <__aeabi_ddiv>
 8009192:	b003      	add	sp, #12
 8009194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009198 <__copybits>:
 8009198:	3901      	subs	r1, #1
 800919a:	b570      	push	{r4, r5, r6, lr}
 800919c:	1149      	asrs	r1, r1, #5
 800919e:	6914      	ldr	r4, [r2, #16]
 80091a0:	3101      	adds	r1, #1
 80091a2:	f102 0314 	add.w	r3, r2, #20
 80091a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80091aa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80091ae:	1f05      	subs	r5, r0, #4
 80091b0:	42a3      	cmp	r3, r4
 80091b2:	d30c      	bcc.n	80091ce <__copybits+0x36>
 80091b4:	1aa3      	subs	r3, r4, r2
 80091b6:	3b11      	subs	r3, #17
 80091b8:	f023 0303 	bic.w	r3, r3, #3
 80091bc:	3211      	adds	r2, #17
 80091be:	42a2      	cmp	r2, r4
 80091c0:	bf88      	it	hi
 80091c2:	2300      	movhi	r3, #0
 80091c4:	4418      	add	r0, r3
 80091c6:	2300      	movs	r3, #0
 80091c8:	4288      	cmp	r0, r1
 80091ca:	d305      	bcc.n	80091d8 <__copybits+0x40>
 80091cc:	bd70      	pop	{r4, r5, r6, pc}
 80091ce:	f853 6b04 	ldr.w	r6, [r3], #4
 80091d2:	f845 6f04 	str.w	r6, [r5, #4]!
 80091d6:	e7eb      	b.n	80091b0 <__copybits+0x18>
 80091d8:	f840 3b04 	str.w	r3, [r0], #4
 80091dc:	e7f4      	b.n	80091c8 <__copybits+0x30>

080091de <__any_on>:
 80091de:	f100 0214 	add.w	r2, r0, #20
 80091e2:	6900      	ldr	r0, [r0, #16]
 80091e4:	114b      	asrs	r3, r1, #5
 80091e6:	4298      	cmp	r0, r3
 80091e8:	b510      	push	{r4, lr}
 80091ea:	db11      	blt.n	8009210 <__any_on+0x32>
 80091ec:	dd0a      	ble.n	8009204 <__any_on+0x26>
 80091ee:	f011 011f 	ands.w	r1, r1, #31
 80091f2:	d007      	beq.n	8009204 <__any_on+0x26>
 80091f4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80091f8:	fa24 f001 	lsr.w	r0, r4, r1
 80091fc:	fa00 f101 	lsl.w	r1, r0, r1
 8009200:	428c      	cmp	r4, r1
 8009202:	d10b      	bne.n	800921c <__any_on+0x3e>
 8009204:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009208:	4293      	cmp	r3, r2
 800920a:	d803      	bhi.n	8009214 <__any_on+0x36>
 800920c:	2000      	movs	r0, #0
 800920e:	bd10      	pop	{r4, pc}
 8009210:	4603      	mov	r3, r0
 8009212:	e7f7      	b.n	8009204 <__any_on+0x26>
 8009214:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009218:	2900      	cmp	r1, #0
 800921a:	d0f5      	beq.n	8009208 <__any_on+0x2a>
 800921c:	2001      	movs	r0, #1
 800921e:	e7f6      	b.n	800920e <__any_on+0x30>

08009220 <_calloc_r>:
 8009220:	b538      	push	{r3, r4, r5, lr}
 8009222:	fb02 f501 	mul.w	r5, r2, r1
 8009226:	4629      	mov	r1, r5
 8009228:	f000 f854 	bl	80092d4 <_malloc_r>
 800922c:	4604      	mov	r4, r0
 800922e:	b118      	cbz	r0, 8009238 <_calloc_r+0x18>
 8009230:	462a      	mov	r2, r5
 8009232:	2100      	movs	r1, #0
 8009234:	f7fc fbec 	bl	8005a10 <memset>
 8009238:	4620      	mov	r0, r4
 800923a:	bd38      	pop	{r3, r4, r5, pc}

0800923c <_free_r>:
 800923c:	b538      	push	{r3, r4, r5, lr}
 800923e:	4605      	mov	r5, r0
 8009240:	2900      	cmp	r1, #0
 8009242:	d043      	beq.n	80092cc <_free_r+0x90>
 8009244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009248:	1f0c      	subs	r4, r1, #4
 800924a:	2b00      	cmp	r3, #0
 800924c:	bfb8      	it	lt
 800924e:	18e4      	addlt	r4, r4, r3
 8009250:	f000 fa76 	bl	8009740 <__malloc_lock>
 8009254:	4a1e      	ldr	r2, [pc, #120]	; (80092d0 <_free_r+0x94>)
 8009256:	6813      	ldr	r3, [r2, #0]
 8009258:	4610      	mov	r0, r2
 800925a:	b933      	cbnz	r3, 800926a <_free_r+0x2e>
 800925c:	6063      	str	r3, [r4, #4]
 800925e:	6014      	str	r4, [r2, #0]
 8009260:	4628      	mov	r0, r5
 8009262:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009266:	f000 ba71 	b.w	800974c <__malloc_unlock>
 800926a:	42a3      	cmp	r3, r4
 800926c:	d90a      	bls.n	8009284 <_free_r+0x48>
 800926e:	6821      	ldr	r1, [r4, #0]
 8009270:	1862      	adds	r2, r4, r1
 8009272:	4293      	cmp	r3, r2
 8009274:	bf01      	itttt	eq
 8009276:	681a      	ldreq	r2, [r3, #0]
 8009278:	685b      	ldreq	r3, [r3, #4]
 800927a:	1852      	addeq	r2, r2, r1
 800927c:	6022      	streq	r2, [r4, #0]
 800927e:	6063      	str	r3, [r4, #4]
 8009280:	6004      	str	r4, [r0, #0]
 8009282:	e7ed      	b.n	8009260 <_free_r+0x24>
 8009284:	461a      	mov	r2, r3
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	b10b      	cbz	r3, 800928e <_free_r+0x52>
 800928a:	42a3      	cmp	r3, r4
 800928c:	d9fa      	bls.n	8009284 <_free_r+0x48>
 800928e:	6811      	ldr	r1, [r2, #0]
 8009290:	1850      	adds	r0, r2, r1
 8009292:	42a0      	cmp	r0, r4
 8009294:	d10b      	bne.n	80092ae <_free_r+0x72>
 8009296:	6820      	ldr	r0, [r4, #0]
 8009298:	4401      	add	r1, r0
 800929a:	1850      	adds	r0, r2, r1
 800929c:	4283      	cmp	r3, r0
 800929e:	6011      	str	r1, [r2, #0]
 80092a0:	d1de      	bne.n	8009260 <_free_r+0x24>
 80092a2:	6818      	ldr	r0, [r3, #0]
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	4401      	add	r1, r0
 80092a8:	6011      	str	r1, [r2, #0]
 80092aa:	6053      	str	r3, [r2, #4]
 80092ac:	e7d8      	b.n	8009260 <_free_r+0x24>
 80092ae:	d902      	bls.n	80092b6 <_free_r+0x7a>
 80092b0:	230c      	movs	r3, #12
 80092b2:	602b      	str	r3, [r5, #0]
 80092b4:	e7d4      	b.n	8009260 <_free_r+0x24>
 80092b6:	6820      	ldr	r0, [r4, #0]
 80092b8:	1821      	adds	r1, r4, r0
 80092ba:	428b      	cmp	r3, r1
 80092bc:	bf01      	itttt	eq
 80092be:	6819      	ldreq	r1, [r3, #0]
 80092c0:	685b      	ldreq	r3, [r3, #4]
 80092c2:	1809      	addeq	r1, r1, r0
 80092c4:	6021      	streq	r1, [r4, #0]
 80092c6:	6063      	str	r3, [r4, #4]
 80092c8:	6054      	str	r4, [r2, #4]
 80092ca:	e7c9      	b.n	8009260 <_free_r+0x24>
 80092cc:	bd38      	pop	{r3, r4, r5, pc}
 80092ce:	bf00      	nop
 80092d0:	20000f50 	.word	0x20000f50

080092d4 <_malloc_r>:
 80092d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d6:	1ccd      	adds	r5, r1, #3
 80092d8:	f025 0503 	bic.w	r5, r5, #3
 80092dc:	3508      	adds	r5, #8
 80092de:	2d0c      	cmp	r5, #12
 80092e0:	bf38      	it	cc
 80092e2:	250c      	movcc	r5, #12
 80092e4:	2d00      	cmp	r5, #0
 80092e6:	4606      	mov	r6, r0
 80092e8:	db01      	blt.n	80092ee <_malloc_r+0x1a>
 80092ea:	42a9      	cmp	r1, r5
 80092ec:	d903      	bls.n	80092f6 <_malloc_r+0x22>
 80092ee:	230c      	movs	r3, #12
 80092f0:	6033      	str	r3, [r6, #0]
 80092f2:	2000      	movs	r0, #0
 80092f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092f6:	f000 fa23 	bl	8009740 <__malloc_lock>
 80092fa:	4921      	ldr	r1, [pc, #132]	; (8009380 <_malloc_r+0xac>)
 80092fc:	680a      	ldr	r2, [r1, #0]
 80092fe:	4614      	mov	r4, r2
 8009300:	b99c      	cbnz	r4, 800932a <_malloc_r+0x56>
 8009302:	4f20      	ldr	r7, [pc, #128]	; (8009384 <_malloc_r+0xb0>)
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	b923      	cbnz	r3, 8009312 <_malloc_r+0x3e>
 8009308:	4621      	mov	r1, r4
 800930a:	4630      	mov	r0, r6
 800930c:	f000 f99e 	bl	800964c <_sbrk_r>
 8009310:	6038      	str	r0, [r7, #0]
 8009312:	4629      	mov	r1, r5
 8009314:	4630      	mov	r0, r6
 8009316:	f000 f999 	bl	800964c <_sbrk_r>
 800931a:	1c43      	adds	r3, r0, #1
 800931c:	d123      	bne.n	8009366 <_malloc_r+0x92>
 800931e:	230c      	movs	r3, #12
 8009320:	4630      	mov	r0, r6
 8009322:	6033      	str	r3, [r6, #0]
 8009324:	f000 fa12 	bl	800974c <__malloc_unlock>
 8009328:	e7e3      	b.n	80092f2 <_malloc_r+0x1e>
 800932a:	6823      	ldr	r3, [r4, #0]
 800932c:	1b5b      	subs	r3, r3, r5
 800932e:	d417      	bmi.n	8009360 <_malloc_r+0x8c>
 8009330:	2b0b      	cmp	r3, #11
 8009332:	d903      	bls.n	800933c <_malloc_r+0x68>
 8009334:	6023      	str	r3, [r4, #0]
 8009336:	441c      	add	r4, r3
 8009338:	6025      	str	r5, [r4, #0]
 800933a:	e004      	b.n	8009346 <_malloc_r+0x72>
 800933c:	6863      	ldr	r3, [r4, #4]
 800933e:	42a2      	cmp	r2, r4
 8009340:	bf0c      	ite	eq
 8009342:	600b      	streq	r3, [r1, #0]
 8009344:	6053      	strne	r3, [r2, #4]
 8009346:	4630      	mov	r0, r6
 8009348:	f000 fa00 	bl	800974c <__malloc_unlock>
 800934c:	f104 000b 	add.w	r0, r4, #11
 8009350:	1d23      	adds	r3, r4, #4
 8009352:	f020 0007 	bic.w	r0, r0, #7
 8009356:	1ac2      	subs	r2, r0, r3
 8009358:	d0cc      	beq.n	80092f4 <_malloc_r+0x20>
 800935a:	1a1b      	subs	r3, r3, r0
 800935c:	50a3      	str	r3, [r4, r2]
 800935e:	e7c9      	b.n	80092f4 <_malloc_r+0x20>
 8009360:	4622      	mov	r2, r4
 8009362:	6864      	ldr	r4, [r4, #4]
 8009364:	e7cc      	b.n	8009300 <_malloc_r+0x2c>
 8009366:	1cc4      	adds	r4, r0, #3
 8009368:	f024 0403 	bic.w	r4, r4, #3
 800936c:	42a0      	cmp	r0, r4
 800936e:	d0e3      	beq.n	8009338 <_malloc_r+0x64>
 8009370:	1a21      	subs	r1, r4, r0
 8009372:	4630      	mov	r0, r6
 8009374:	f000 f96a 	bl	800964c <_sbrk_r>
 8009378:	3001      	adds	r0, #1
 800937a:	d1dd      	bne.n	8009338 <_malloc_r+0x64>
 800937c:	e7cf      	b.n	800931e <_malloc_r+0x4a>
 800937e:	bf00      	nop
 8009380:	20000f50 	.word	0x20000f50
 8009384:	20000f54 	.word	0x20000f54

08009388 <__ssputs_r>:
 8009388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800938c:	688e      	ldr	r6, [r1, #8]
 800938e:	4682      	mov	sl, r0
 8009390:	429e      	cmp	r6, r3
 8009392:	460c      	mov	r4, r1
 8009394:	4690      	mov	r8, r2
 8009396:	461f      	mov	r7, r3
 8009398:	d838      	bhi.n	800940c <__ssputs_r+0x84>
 800939a:	898a      	ldrh	r2, [r1, #12]
 800939c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80093a0:	d032      	beq.n	8009408 <__ssputs_r+0x80>
 80093a2:	6825      	ldr	r5, [r4, #0]
 80093a4:	6909      	ldr	r1, [r1, #16]
 80093a6:	3301      	adds	r3, #1
 80093a8:	eba5 0901 	sub.w	r9, r5, r1
 80093ac:	6965      	ldr	r5, [r4, #20]
 80093ae:	444b      	add	r3, r9
 80093b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093b8:	106d      	asrs	r5, r5, #1
 80093ba:	429d      	cmp	r5, r3
 80093bc:	bf38      	it	cc
 80093be:	461d      	movcc	r5, r3
 80093c0:	0553      	lsls	r3, r2, #21
 80093c2:	d531      	bpl.n	8009428 <__ssputs_r+0xa0>
 80093c4:	4629      	mov	r1, r5
 80093c6:	f7ff ff85 	bl	80092d4 <_malloc_r>
 80093ca:	4606      	mov	r6, r0
 80093cc:	b950      	cbnz	r0, 80093e4 <__ssputs_r+0x5c>
 80093ce:	230c      	movs	r3, #12
 80093d0:	f04f 30ff 	mov.w	r0, #4294967295
 80093d4:	f8ca 3000 	str.w	r3, [sl]
 80093d8:	89a3      	ldrh	r3, [r4, #12]
 80093da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093de:	81a3      	strh	r3, [r4, #12]
 80093e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093e4:	464a      	mov	r2, r9
 80093e6:	6921      	ldr	r1, [r4, #16]
 80093e8:	f7fc fb04 	bl	80059f4 <memcpy>
 80093ec:	89a3      	ldrh	r3, [r4, #12]
 80093ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80093f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093f6:	81a3      	strh	r3, [r4, #12]
 80093f8:	6126      	str	r6, [r4, #16]
 80093fa:	444e      	add	r6, r9
 80093fc:	6026      	str	r6, [r4, #0]
 80093fe:	463e      	mov	r6, r7
 8009400:	6165      	str	r5, [r4, #20]
 8009402:	eba5 0509 	sub.w	r5, r5, r9
 8009406:	60a5      	str	r5, [r4, #8]
 8009408:	42be      	cmp	r6, r7
 800940a:	d900      	bls.n	800940e <__ssputs_r+0x86>
 800940c:	463e      	mov	r6, r7
 800940e:	4632      	mov	r2, r6
 8009410:	4641      	mov	r1, r8
 8009412:	6820      	ldr	r0, [r4, #0]
 8009414:	f000 f97a 	bl	800970c <memmove>
 8009418:	68a3      	ldr	r3, [r4, #8]
 800941a:	6822      	ldr	r2, [r4, #0]
 800941c:	1b9b      	subs	r3, r3, r6
 800941e:	4432      	add	r2, r6
 8009420:	2000      	movs	r0, #0
 8009422:	60a3      	str	r3, [r4, #8]
 8009424:	6022      	str	r2, [r4, #0]
 8009426:	e7db      	b.n	80093e0 <__ssputs_r+0x58>
 8009428:	462a      	mov	r2, r5
 800942a:	f000 f995 	bl	8009758 <_realloc_r>
 800942e:	4606      	mov	r6, r0
 8009430:	2800      	cmp	r0, #0
 8009432:	d1e1      	bne.n	80093f8 <__ssputs_r+0x70>
 8009434:	4650      	mov	r0, sl
 8009436:	6921      	ldr	r1, [r4, #16]
 8009438:	f7ff ff00 	bl	800923c <_free_r>
 800943c:	e7c7      	b.n	80093ce <__ssputs_r+0x46>
	...

08009440 <_svfiprintf_r>:
 8009440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009444:	4698      	mov	r8, r3
 8009446:	898b      	ldrh	r3, [r1, #12]
 8009448:	4607      	mov	r7, r0
 800944a:	061b      	lsls	r3, r3, #24
 800944c:	460d      	mov	r5, r1
 800944e:	4614      	mov	r4, r2
 8009450:	b09d      	sub	sp, #116	; 0x74
 8009452:	d50e      	bpl.n	8009472 <_svfiprintf_r+0x32>
 8009454:	690b      	ldr	r3, [r1, #16]
 8009456:	b963      	cbnz	r3, 8009472 <_svfiprintf_r+0x32>
 8009458:	2140      	movs	r1, #64	; 0x40
 800945a:	f7ff ff3b 	bl	80092d4 <_malloc_r>
 800945e:	6028      	str	r0, [r5, #0]
 8009460:	6128      	str	r0, [r5, #16]
 8009462:	b920      	cbnz	r0, 800946e <_svfiprintf_r+0x2e>
 8009464:	230c      	movs	r3, #12
 8009466:	603b      	str	r3, [r7, #0]
 8009468:	f04f 30ff 	mov.w	r0, #4294967295
 800946c:	e0d1      	b.n	8009612 <_svfiprintf_r+0x1d2>
 800946e:	2340      	movs	r3, #64	; 0x40
 8009470:	616b      	str	r3, [r5, #20]
 8009472:	2300      	movs	r3, #0
 8009474:	9309      	str	r3, [sp, #36]	; 0x24
 8009476:	2320      	movs	r3, #32
 8009478:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800947c:	2330      	movs	r3, #48	; 0x30
 800947e:	f04f 0901 	mov.w	r9, #1
 8009482:	f8cd 800c 	str.w	r8, [sp, #12]
 8009486:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800962c <_svfiprintf_r+0x1ec>
 800948a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800948e:	4623      	mov	r3, r4
 8009490:	469a      	mov	sl, r3
 8009492:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009496:	b10a      	cbz	r2, 800949c <_svfiprintf_r+0x5c>
 8009498:	2a25      	cmp	r2, #37	; 0x25
 800949a:	d1f9      	bne.n	8009490 <_svfiprintf_r+0x50>
 800949c:	ebba 0b04 	subs.w	fp, sl, r4
 80094a0:	d00b      	beq.n	80094ba <_svfiprintf_r+0x7a>
 80094a2:	465b      	mov	r3, fp
 80094a4:	4622      	mov	r2, r4
 80094a6:	4629      	mov	r1, r5
 80094a8:	4638      	mov	r0, r7
 80094aa:	f7ff ff6d 	bl	8009388 <__ssputs_r>
 80094ae:	3001      	adds	r0, #1
 80094b0:	f000 80aa 	beq.w	8009608 <_svfiprintf_r+0x1c8>
 80094b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094b6:	445a      	add	r2, fp
 80094b8:	9209      	str	r2, [sp, #36]	; 0x24
 80094ba:	f89a 3000 	ldrb.w	r3, [sl]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	f000 80a2 	beq.w	8009608 <_svfiprintf_r+0x1c8>
 80094c4:	2300      	movs	r3, #0
 80094c6:	f04f 32ff 	mov.w	r2, #4294967295
 80094ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094ce:	f10a 0a01 	add.w	sl, sl, #1
 80094d2:	9304      	str	r3, [sp, #16]
 80094d4:	9307      	str	r3, [sp, #28]
 80094d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094da:	931a      	str	r3, [sp, #104]	; 0x68
 80094dc:	4654      	mov	r4, sl
 80094de:	2205      	movs	r2, #5
 80094e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094e4:	4851      	ldr	r0, [pc, #324]	; (800962c <_svfiprintf_r+0x1ec>)
 80094e6:	f7ff f9d5 	bl	8008894 <memchr>
 80094ea:	9a04      	ldr	r2, [sp, #16]
 80094ec:	b9d8      	cbnz	r0, 8009526 <_svfiprintf_r+0xe6>
 80094ee:	06d0      	lsls	r0, r2, #27
 80094f0:	bf44      	itt	mi
 80094f2:	2320      	movmi	r3, #32
 80094f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094f8:	0711      	lsls	r1, r2, #28
 80094fa:	bf44      	itt	mi
 80094fc:	232b      	movmi	r3, #43	; 0x2b
 80094fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009502:	f89a 3000 	ldrb.w	r3, [sl]
 8009506:	2b2a      	cmp	r3, #42	; 0x2a
 8009508:	d015      	beq.n	8009536 <_svfiprintf_r+0xf6>
 800950a:	4654      	mov	r4, sl
 800950c:	2000      	movs	r0, #0
 800950e:	f04f 0c0a 	mov.w	ip, #10
 8009512:	9a07      	ldr	r2, [sp, #28]
 8009514:	4621      	mov	r1, r4
 8009516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800951a:	3b30      	subs	r3, #48	; 0x30
 800951c:	2b09      	cmp	r3, #9
 800951e:	d94e      	bls.n	80095be <_svfiprintf_r+0x17e>
 8009520:	b1b0      	cbz	r0, 8009550 <_svfiprintf_r+0x110>
 8009522:	9207      	str	r2, [sp, #28]
 8009524:	e014      	b.n	8009550 <_svfiprintf_r+0x110>
 8009526:	eba0 0308 	sub.w	r3, r0, r8
 800952a:	fa09 f303 	lsl.w	r3, r9, r3
 800952e:	4313      	orrs	r3, r2
 8009530:	46a2      	mov	sl, r4
 8009532:	9304      	str	r3, [sp, #16]
 8009534:	e7d2      	b.n	80094dc <_svfiprintf_r+0x9c>
 8009536:	9b03      	ldr	r3, [sp, #12]
 8009538:	1d19      	adds	r1, r3, #4
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	9103      	str	r1, [sp, #12]
 800953e:	2b00      	cmp	r3, #0
 8009540:	bfbb      	ittet	lt
 8009542:	425b      	neglt	r3, r3
 8009544:	f042 0202 	orrlt.w	r2, r2, #2
 8009548:	9307      	strge	r3, [sp, #28]
 800954a:	9307      	strlt	r3, [sp, #28]
 800954c:	bfb8      	it	lt
 800954e:	9204      	strlt	r2, [sp, #16]
 8009550:	7823      	ldrb	r3, [r4, #0]
 8009552:	2b2e      	cmp	r3, #46	; 0x2e
 8009554:	d10c      	bne.n	8009570 <_svfiprintf_r+0x130>
 8009556:	7863      	ldrb	r3, [r4, #1]
 8009558:	2b2a      	cmp	r3, #42	; 0x2a
 800955a:	d135      	bne.n	80095c8 <_svfiprintf_r+0x188>
 800955c:	9b03      	ldr	r3, [sp, #12]
 800955e:	3402      	adds	r4, #2
 8009560:	1d1a      	adds	r2, r3, #4
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	9203      	str	r2, [sp, #12]
 8009566:	2b00      	cmp	r3, #0
 8009568:	bfb8      	it	lt
 800956a:	f04f 33ff 	movlt.w	r3, #4294967295
 800956e:	9305      	str	r3, [sp, #20]
 8009570:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800963c <_svfiprintf_r+0x1fc>
 8009574:	2203      	movs	r2, #3
 8009576:	4650      	mov	r0, sl
 8009578:	7821      	ldrb	r1, [r4, #0]
 800957a:	f7ff f98b 	bl	8008894 <memchr>
 800957e:	b140      	cbz	r0, 8009592 <_svfiprintf_r+0x152>
 8009580:	2340      	movs	r3, #64	; 0x40
 8009582:	eba0 000a 	sub.w	r0, r0, sl
 8009586:	fa03 f000 	lsl.w	r0, r3, r0
 800958a:	9b04      	ldr	r3, [sp, #16]
 800958c:	3401      	adds	r4, #1
 800958e:	4303      	orrs	r3, r0
 8009590:	9304      	str	r3, [sp, #16]
 8009592:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009596:	2206      	movs	r2, #6
 8009598:	4825      	ldr	r0, [pc, #148]	; (8009630 <_svfiprintf_r+0x1f0>)
 800959a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800959e:	f7ff f979 	bl	8008894 <memchr>
 80095a2:	2800      	cmp	r0, #0
 80095a4:	d038      	beq.n	8009618 <_svfiprintf_r+0x1d8>
 80095a6:	4b23      	ldr	r3, [pc, #140]	; (8009634 <_svfiprintf_r+0x1f4>)
 80095a8:	bb1b      	cbnz	r3, 80095f2 <_svfiprintf_r+0x1b2>
 80095aa:	9b03      	ldr	r3, [sp, #12]
 80095ac:	3307      	adds	r3, #7
 80095ae:	f023 0307 	bic.w	r3, r3, #7
 80095b2:	3308      	adds	r3, #8
 80095b4:	9303      	str	r3, [sp, #12]
 80095b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095b8:	4433      	add	r3, r6
 80095ba:	9309      	str	r3, [sp, #36]	; 0x24
 80095bc:	e767      	b.n	800948e <_svfiprintf_r+0x4e>
 80095be:	460c      	mov	r4, r1
 80095c0:	2001      	movs	r0, #1
 80095c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80095c6:	e7a5      	b.n	8009514 <_svfiprintf_r+0xd4>
 80095c8:	2300      	movs	r3, #0
 80095ca:	f04f 0c0a 	mov.w	ip, #10
 80095ce:	4619      	mov	r1, r3
 80095d0:	3401      	adds	r4, #1
 80095d2:	9305      	str	r3, [sp, #20]
 80095d4:	4620      	mov	r0, r4
 80095d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095da:	3a30      	subs	r2, #48	; 0x30
 80095dc:	2a09      	cmp	r2, #9
 80095de:	d903      	bls.n	80095e8 <_svfiprintf_r+0x1a8>
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d0c5      	beq.n	8009570 <_svfiprintf_r+0x130>
 80095e4:	9105      	str	r1, [sp, #20]
 80095e6:	e7c3      	b.n	8009570 <_svfiprintf_r+0x130>
 80095e8:	4604      	mov	r4, r0
 80095ea:	2301      	movs	r3, #1
 80095ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80095f0:	e7f0      	b.n	80095d4 <_svfiprintf_r+0x194>
 80095f2:	ab03      	add	r3, sp, #12
 80095f4:	9300      	str	r3, [sp, #0]
 80095f6:	462a      	mov	r2, r5
 80095f8:	4638      	mov	r0, r7
 80095fa:	4b0f      	ldr	r3, [pc, #60]	; (8009638 <_svfiprintf_r+0x1f8>)
 80095fc:	a904      	add	r1, sp, #16
 80095fe:	f7fc faad 	bl	8005b5c <_printf_float>
 8009602:	1c42      	adds	r2, r0, #1
 8009604:	4606      	mov	r6, r0
 8009606:	d1d6      	bne.n	80095b6 <_svfiprintf_r+0x176>
 8009608:	89ab      	ldrh	r3, [r5, #12]
 800960a:	065b      	lsls	r3, r3, #25
 800960c:	f53f af2c 	bmi.w	8009468 <_svfiprintf_r+0x28>
 8009610:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009612:	b01d      	add	sp, #116	; 0x74
 8009614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009618:	ab03      	add	r3, sp, #12
 800961a:	9300      	str	r3, [sp, #0]
 800961c:	462a      	mov	r2, r5
 800961e:	4638      	mov	r0, r7
 8009620:	4b05      	ldr	r3, [pc, #20]	; (8009638 <_svfiprintf_r+0x1f8>)
 8009622:	a904      	add	r1, sp, #16
 8009624:	f7fc fd36 	bl	8006094 <_printf_i>
 8009628:	e7eb      	b.n	8009602 <_svfiprintf_r+0x1c2>
 800962a:	bf00      	nop
 800962c:	0800bb8c 	.word	0x0800bb8c
 8009630:	0800bb96 	.word	0x0800bb96
 8009634:	08005b5d 	.word	0x08005b5d
 8009638:	08009389 	.word	0x08009389
 800963c:	0800bb92 	.word	0x0800bb92

08009640 <nan>:
 8009640:	2000      	movs	r0, #0
 8009642:	4901      	ldr	r1, [pc, #4]	; (8009648 <nan+0x8>)
 8009644:	4770      	bx	lr
 8009646:	bf00      	nop
 8009648:	7ff80000 	.word	0x7ff80000

0800964c <_sbrk_r>:
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	2300      	movs	r3, #0
 8009650:	4d05      	ldr	r5, [pc, #20]	; (8009668 <_sbrk_r+0x1c>)
 8009652:	4604      	mov	r4, r0
 8009654:	4608      	mov	r0, r1
 8009656:	602b      	str	r3, [r5, #0]
 8009658:	f7f8 f804 	bl	8001664 <_sbrk>
 800965c:	1c43      	adds	r3, r0, #1
 800965e:	d102      	bne.n	8009666 <_sbrk_r+0x1a>
 8009660:	682b      	ldr	r3, [r5, #0]
 8009662:	b103      	cbz	r3, 8009666 <_sbrk_r+0x1a>
 8009664:	6023      	str	r3, [r4, #0]
 8009666:	bd38      	pop	{r3, r4, r5, pc}
 8009668:	20001540 	.word	0x20001540

0800966c <strncmp>:
 800966c:	b510      	push	{r4, lr}
 800966e:	b16a      	cbz	r2, 800968c <strncmp+0x20>
 8009670:	3901      	subs	r1, #1
 8009672:	1884      	adds	r4, r0, r2
 8009674:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009678:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800967c:	4293      	cmp	r3, r2
 800967e:	d103      	bne.n	8009688 <strncmp+0x1c>
 8009680:	42a0      	cmp	r0, r4
 8009682:	d001      	beq.n	8009688 <strncmp+0x1c>
 8009684:	2b00      	cmp	r3, #0
 8009686:	d1f5      	bne.n	8009674 <strncmp+0x8>
 8009688:	1a98      	subs	r0, r3, r2
 800968a:	bd10      	pop	{r4, pc}
 800968c:	4610      	mov	r0, r2
 800968e:	e7fc      	b.n	800968a <strncmp+0x1e>

08009690 <__ascii_wctomb>:
 8009690:	4603      	mov	r3, r0
 8009692:	4608      	mov	r0, r1
 8009694:	b141      	cbz	r1, 80096a8 <__ascii_wctomb+0x18>
 8009696:	2aff      	cmp	r2, #255	; 0xff
 8009698:	d904      	bls.n	80096a4 <__ascii_wctomb+0x14>
 800969a:	228a      	movs	r2, #138	; 0x8a
 800969c:	f04f 30ff 	mov.w	r0, #4294967295
 80096a0:	601a      	str	r2, [r3, #0]
 80096a2:	4770      	bx	lr
 80096a4:	2001      	movs	r0, #1
 80096a6:	700a      	strb	r2, [r1, #0]
 80096a8:	4770      	bx	lr
	...

080096ac <__assert_func>:
 80096ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80096ae:	4614      	mov	r4, r2
 80096b0:	461a      	mov	r2, r3
 80096b2:	4b09      	ldr	r3, [pc, #36]	; (80096d8 <__assert_func+0x2c>)
 80096b4:	4605      	mov	r5, r0
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	68d8      	ldr	r0, [r3, #12]
 80096ba:	b14c      	cbz	r4, 80096d0 <__assert_func+0x24>
 80096bc:	4b07      	ldr	r3, [pc, #28]	; (80096dc <__assert_func+0x30>)
 80096be:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80096c2:	9100      	str	r1, [sp, #0]
 80096c4:	462b      	mov	r3, r5
 80096c6:	4906      	ldr	r1, [pc, #24]	; (80096e0 <__assert_func+0x34>)
 80096c8:	f000 f80e 	bl	80096e8 <fiprintf>
 80096cc:	f000 fa82 	bl	8009bd4 <abort>
 80096d0:	4b04      	ldr	r3, [pc, #16]	; (80096e4 <__assert_func+0x38>)
 80096d2:	461c      	mov	r4, r3
 80096d4:	e7f3      	b.n	80096be <__assert_func+0x12>
 80096d6:	bf00      	nop
 80096d8:	20000020 	.word	0x20000020
 80096dc:	0800bb9d 	.word	0x0800bb9d
 80096e0:	0800bbaa 	.word	0x0800bbaa
 80096e4:	0800bbd8 	.word	0x0800bbd8

080096e8 <fiprintf>:
 80096e8:	b40e      	push	{r1, r2, r3}
 80096ea:	b503      	push	{r0, r1, lr}
 80096ec:	4601      	mov	r1, r0
 80096ee:	ab03      	add	r3, sp, #12
 80096f0:	4805      	ldr	r0, [pc, #20]	; (8009708 <fiprintf+0x20>)
 80096f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80096f6:	6800      	ldr	r0, [r0, #0]
 80096f8:	9301      	str	r3, [sp, #4]
 80096fa:	f000 f87b 	bl	80097f4 <_vfiprintf_r>
 80096fe:	b002      	add	sp, #8
 8009700:	f85d eb04 	ldr.w	lr, [sp], #4
 8009704:	b003      	add	sp, #12
 8009706:	4770      	bx	lr
 8009708:	20000020 	.word	0x20000020

0800970c <memmove>:
 800970c:	4288      	cmp	r0, r1
 800970e:	b510      	push	{r4, lr}
 8009710:	eb01 0402 	add.w	r4, r1, r2
 8009714:	d902      	bls.n	800971c <memmove+0x10>
 8009716:	4284      	cmp	r4, r0
 8009718:	4623      	mov	r3, r4
 800971a:	d807      	bhi.n	800972c <memmove+0x20>
 800971c:	1e43      	subs	r3, r0, #1
 800971e:	42a1      	cmp	r1, r4
 8009720:	d008      	beq.n	8009734 <memmove+0x28>
 8009722:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009726:	f803 2f01 	strb.w	r2, [r3, #1]!
 800972a:	e7f8      	b.n	800971e <memmove+0x12>
 800972c:	4601      	mov	r1, r0
 800972e:	4402      	add	r2, r0
 8009730:	428a      	cmp	r2, r1
 8009732:	d100      	bne.n	8009736 <memmove+0x2a>
 8009734:	bd10      	pop	{r4, pc}
 8009736:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800973a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800973e:	e7f7      	b.n	8009730 <memmove+0x24>

08009740 <__malloc_lock>:
 8009740:	4801      	ldr	r0, [pc, #4]	; (8009748 <__malloc_lock+0x8>)
 8009742:	f000 bc07 	b.w	8009f54 <__retarget_lock_acquire_recursive>
 8009746:	bf00      	nop
 8009748:	20001548 	.word	0x20001548

0800974c <__malloc_unlock>:
 800974c:	4801      	ldr	r0, [pc, #4]	; (8009754 <__malloc_unlock+0x8>)
 800974e:	f000 bc02 	b.w	8009f56 <__retarget_lock_release_recursive>
 8009752:	bf00      	nop
 8009754:	20001548 	.word	0x20001548

08009758 <_realloc_r>:
 8009758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800975a:	4607      	mov	r7, r0
 800975c:	4614      	mov	r4, r2
 800975e:	460e      	mov	r6, r1
 8009760:	b921      	cbnz	r1, 800976c <_realloc_r+0x14>
 8009762:	4611      	mov	r1, r2
 8009764:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009768:	f7ff bdb4 	b.w	80092d4 <_malloc_r>
 800976c:	b922      	cbnz	r2, 8009778 <_realloc_r+0x20>
 800976e:	f7ff fd65 	bl	800923c <_free_r>
 8009772:	4625      	mov	r5, r4
 8009774:	4628      	mov	r0, r5
 8009776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009778:	f000 fc52 	bl	800a020 <_malloc_usable_size_r>
 800977c:	42a0      	cmp	r0, r4
 800977e:	d20f      	bcs.n	80097a0 <_realloc_r+0x48>
 8009780:	4621      	mov	r1, r4
 8009782:	4638      	mov	r0, r7
 8009784:	f7ff fda6 	bl	80092d4 <_malloc_r>
 8009788:	4605      	mov	r5, r0
 800978a:	2800      	cmp	r0, #0
 800978c:	d0f2      	beq.n	8009774 <_realloc_r+0x1c>
 800978e:	4631      	mov	r1, r6
 8009790:	4622      	mov	r2, r4
 8009792:	f7fc f92f 	bl	80059f4 <memcpy>
 8009796:	4631      	mov	r1, r6
 8009798:	4638      	mov	r0, r7
 800979a:	f7ff fd4f 	bl	800923c <_free_r>
 800979e:	e7e9      	b.n	8009774 <_realloc_r+0x1c>
 80097a0:	4635      	mov	r5, r6
 80097a2:	e7e7      	b.n	8009774 <_realloc_r+0x1c>

080097a4 <__sfputc_r>:
 80097a4:	6893      	ldr	r3, [r2, #8]
 80097a6:	b410      	push	{r4}
 80097a8:	3b01      	subs	r3, #1
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	6093      	str	r3, [r2, #8]
 80097ae:	da07      	bge.n	80097c0 <__sfputc_r+0x1c>
 80097b0:	6994      	ldr	r4, [r2, #24]
 80097b2:	42a3      	cmp	r3, r4
 80097b4:	db01      	blt.n	80097ba <__sfputc_r+0x16>
 80097b6:	290a      	cmp	r1, #10
 80097b8:	d102      	bne.n	80097c0 <__sfputc_r+0x1c>
 80097ba:	bc10      	pop	{r4}
 80097bc:	f000 b94a 	b.w	8009a54 <__swbuf_r>
 80097c0:	6813      	ldr	r3, [r2, #0]
 80097c2:	1c58      	adds	r0, r3, #1
 80097c4:	6010      	str	r0, [r2, #0]
 80097c6:	7019      	strb	r1, [r3, #0]
 80097c8:	4608      	mov	r0, r1
 80097ca:	bc10      	pop	{r4}
 80097cc:	4770      	bx	lr

080097ce <__sfputs_r>:
 80097ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097d0:	4606      	mov	r6, r0
 80097d2:	460f      	mov	r7, r1
 80097d4:	4614      	mov	r4, r2
 80097d6:	18d5      	adds	r5, r2, r3
 80097d8:	42ac      	cmp	r4, r5
 80097da:	d101      	bne.n	80097e0 <__sfputs_r+0x12>
 80097dc:	2000      	movs	r0, #0
 80097de:	e007      	b.n	80097f0 <__sfputs_r+0x22>
 80097e0:	463a      	mov	r2, r7
 80097e2:	4630      	mov	r0, r6
 80097e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e8:	f7ff ffdc 	bl	80097a4 <__sfputc_r>
 80097ec:	1c43      	adds	r3, r0, #1
 80097ee:	d1f3      	bne.n	80097d8 <__sfputs_r+0xa>
 80097f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080097f4 <_vfiprintf_r>:
 80097f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097f8:	460d      	mov	r5, r1
 80097fa:	4614      	mov	r4, r2
 80097fc:	4698      	mov	r8, r3
 80097fe:	4606      	mov	r6, r0
 8009800:	b09d      	sub	sp, #116	; 0x74
 8009802:	b118      	cbz	r0, 800980c <_vfiprintf_r+0x18>
 8009804:	6983      	ldr	r3, [r0, #24]
 8009806:	b90b      	cbnz	r3, 800980c <_vfiprintf_r+0x18>
 8009808:	f000 fb06 	bl	8009e18 <__sinit>
 800980c:	4b89      	ldr	r3, [pc, #548]	; (8009a34 <_vfiprintf_r+0x240>)
 800980e:	429d      	cmp	r5, r3
 8009810:	d11b      	bne.n	800984a <_vfiprintf_r+0x56>
 8009812:	6875      	ldr	r5, [r6, #4]
 8009814:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009816:	07d9      	lsls	r1, r3, #31
 8009818:	d405      	bmi.n	8009826 <_vfiprintf_r+0x32>
 800981a:	89ab      	ldrh	r3, [r5, #12]
 800981c:	059a      	lsls	r2, r3, #22
 800981e:	d402      	bmi.n	8009826 <_vfiprintf_r+0x32>
 8009820:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009822:	f000 fb97 	bl	8009f54 <__retarget_lock_acquire_recursive>
 8009826:	89ab      	ldrh	r3, [r5, #12]
 8009828:	071b      	lsls	r3, r3, #28
 800982a:	d501      	bpl.n	8009830 <_vfiprintf_r+0x3c>
 800982c:	692b      	ldr	r3, [r5, #16]
 800982e:	b9eb      	cbnz	r3, 800986c <_vfiprintf_r+0x78>
 8009830:	4629      	mov	r1, r5
 8009832:	4630      	mov	r0, r6
 8009834:	f000 f960 	bl	8009af8 <__swsetup_r>
 8009838:	b1c0      	cbz	r0, 800986c <_vfiprintf_r+0x78>
 800983a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800983c:	07dc      	lsls	r4, r3, #31
 800983e:	d50e      	bpl.n	800985e <_vfiprintf_r+0x6a>
 8009840:	f04f 30ff 	mov.w	r0, #4294967295
 8009844:	b01d      	add	sp, #116	; 0x74
 8009846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800984a:	4b7b      	ldr	r3, [pc, #492]	; (8009a38 <_vfiprintf_r+0x244>)
 800984c:	429d      	cmp	r5, r3
 800984e:	d101      	bne.n	8009854 <_vfiprintf_r+0x60>
 8009850:	68b5      	ldr	r5, [r6, #8]
 8009852:	e7df      	b.n	8009814 <_vfiprintf_r+0x20>
 8009854:	4b79      	ldr	r3, [pc, #484]	; (8009a3c <_vfiprintf_r+0x248>)
 8009856:	429d      	cmp	r5, r3
 8009858:	bf08      	it	eq
 800985a:	68f5      	ldreq	r5, [r6, #12]
 800985c:	e7da      	b.n	8009814 <_vfiprintf_r+0x20>
 800985e:	89ab      	ldrh	r3, [r5, #12]
 8009860:	0598      	lsls	r0, r3, #22
 8009862:	d4ed      	bmi.n	8009840 <_vfiprintf_r+0x4c>
 8009864:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009866:	f000 fb76 	bl	8009f56 <__retarget_lock_release_recursive>
 800986a:	e7e9      	b.n	8009840 <_vfiprintf_r+0x4c>
 800986c:	2300      	movs	r3, #0
 800986e:	9309      	str	r3, [sp, #36]	; 0x24
 8009870:	2320      	movs	r3, #32
 8009872:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009876:	2330      	movs	r3, #48	; 0x30
 8009878:	f04f 0901 	mov.w	r9, #1
 800987c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009880:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009a40 <_vfiprintf_r+0x24c>
 8009884:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009888:	4623      	mov	r3, r4
 800988a:	469a      	mov	sl, r3
 800988c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009890:	b10a      	cbz	r2, 8009896 <_vfiprintf_r+0xa2>
 8009892:	2a25      	cmp	r2, #37	; 0x25
 8009894:	d1f9      	bne.n	800988a <_vfiprintf_r+0x96>
 8009896:	ebba 0b04 	subs.w	fp, sl, r4
 800989a:	d00b      	beq.n	80098b4 <_vfiprintf_r+0xc0>
 800989c:	465b      	mov	r3, fp
 800989e:	4622      	mov	r2, r4
 80098a0:	4629      	mov	r1, r5
 80098a2:	4630      	mov	r0, r6
 80098a4:	f7ff ff93 	bl	80097ce <__sfputs_r>
 80098a8:	3001      	adds	r0, #1
 80098aa:	f000 80aa 	beq.w	8009a02 <_vfiprintf_r+0x20e>
 80098ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098b0:	445a      	add	r2, fp
 80098b2:	9209      	str	r2, [sp, #36]	; 0x24
 80098b4:	f89a 3000 	ldrb.w	r3, [sl]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f000 80a2 	beq.w	8009a02 <_vfiprintf_r+0x20e>
 80098be:	2300      	movs	r3, #0
 80098c0:	f04f 32ff 	mov.w	r2, #4294967295
 80098c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098c8:	f10a 0a01 	add.w	sl, sl, #1
 80098cc:	9304      	str	r3, [sp, #16]
 80098ce:	9307      	str	r3, [sp, #28]
 80098d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098d4:	931a      	str	r3, [sp, #104]	; 0x68
 80098d6:	4654      	mov	r4, sl
 80098d8:	2205      	movs	r2, #5
 80098da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098de:	4858      	ldr	r0, [pc, #352]	; (8009a40 <_vfiprintf_r+0x24c>)
 80098e0:	f7fe ffd8 	bl	8008894 <memchr>
 80098e4:	9a04      	ldr	r2, [sp, #16]
 80098e6:	b9d8      	cbnz	r0, 8009920 <_vfiprintf_r+0x12c>
 80098e8:	06d1      	lsls	r1, r2, #27
 80098ea:	bf44      	itt	mi
 80098ec:	2320      	movmi	r3, #32
 80098ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098f2:	0713      	lsls	r3, r2, #28
 80098f4:	bf44      	itt	mi
 80098f6:	232b      	movmi	r3, #43	; 0x2b
 80098f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009900:	2b2a      	cmp	r3, #42	; 0x2a
 8009902:	d015      	beq.n	8009930 <_vfiprintf_r+0x13c>
 8009904:	4654      	mov	r4, sl
 8009906:	2000      	movs	r0, #0
 8009908:	f04f 0c0a 	mov.w	ip, #10
 800990c:	9a07      	ldr	r2, [sp, #28]
 800990e:	4621      	mov	r1, r4
 8009910:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009914:	3b30      	subs	r3, #48	; 0x30
 8009916:	2b09      	cmp	r3, #9
 8009918:	d94e      	bls.n	80099b8 <_vfiprintf_r+0x1c4>
 800991a:	b1b0      	cbz	r0, 800994a <_vfiprintf_r+0x156>
 800991c:	9207      	str	r2, [sp, #28]
 800991e:	e014      	b.n	800994a <_vfiprintf_r+0x156>
 8009920:	eba0 0308 	sub.w	r3, r0, r8
 8009924:	fa09 f303 	lsl.w	r3, r9, r3
 8009928:	4313      	orrs	r3, r2
 800992a:	46a2      	mov	sl, r4
 800992c:	9304      	str	r3, [sp, #16]
 800992e:	e7d2      	b.n	80098d6 <_vfiprintf_r+0xe2>
 8009930:	9b03      	ldr	r3, [sp, #12]
 8009932:	1d19      	adds	r1, r3, #4
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	9103      	str	r1, [sp, #12]
 8009938:	2b00      	cmp	r3, #0
 800993a:	bfbb      	ittet	lt
 800993c:	425b      	neglt	r3, r3
 800993e:	f042 0202 	orrlt.w	r2, r2, #2
 8009942:	9307      	strge	r3, [sp, #28]
 8009944:	9307      	strlt	r3, [sp, #28]
 8009946:	bfb8      	it	lt
 8009948:	9204      	strlt	r2, [sp, #16]
 800994a:	7823      	ldrb	r3, [r4, #0]
 800994c:	2b2e      	cmp	r3, #46	; 0x2e
 800994e:	d10c      	bne.n	800996a <_vfiprintf_r+0x176>
 8009950:	7863      	ldrb	r3, [r4, #1]
 8009952:	2b2a      	cmp	r3, #42	; 0x2a
 8009954:	d135      	bne.n	80099c2 <_vfiprintf_r+0x1ce>
 8009956:	9b03      	ldr	r3, [sp, #12]
 8009958:	3402      	adds	r4, #2
 800995a:	1d1a      	adds	r2, r3, #4
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	9203      	str	r2, [sp, #12]
 8009960:	2b00      	cmp	r3, #0
 8009962:	bfb8      	it	lt
 8009964:	f04f 33ff 	movlt.w	r3, #4294967295
 8009968:	9305      	str	r3, [sp, #20]
 800996a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009a50 <_vfiprintf_r+0x25c>
 800996e:	2203      	movs	r2, #3
 8009970:	4650      	mov	r0, sl
 8009972:	7821      	ldrb	r1, [r4, #0]
 8009974:	f7fe ff8e 	bl	8008894 <memchr>
 8009978:	b140      	cbz	r0, 800998c <_vfiprintf_r+0x198>
 800997a:	2340      	movs	r3, #64	; 0x40
 800997c:	eba0 000a 	sub.w	r0, r0, sl
 8009980:	fa03 f000 	lsl.w	r0, r3, r0
 8009984:	9b04      	ldr	r3, [sp, #16]
 8009986:	3401      	adds	r4, #1
 8009988:	4303      	orrs	r3, r0
 800998a:	9304      	str	r3, [sp, #16]
 800998c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009990:	2206      	movs	r2, #6
 8009992:	482c      	ldr	r0, [pc, #176]	; (8009a44 <_vfiprintf_r+0x250>)
 8009994:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009998:	f7fe ff7c 	bl	8008894 <memchr>
 800999c:	2800      	cmp	r0, #0
 800999e:	d03f      	beq.n	8009a20 <_vfiprintf_r+0x22c>
 80099a0:	4b29      	ldr	r3, [pc, #164]	; (8009a48 <_vfiprintf_r+0x254>)
 80099a2:	bb1b      	cbnz	r3, 80099ec <_vfiprintf_r+0x1f8>
 80099a4:	9b03      	ldr	r3, [sp, #12]
 80099a6:	3307      	adds	r3, #7
 80099a8:	f023 0307 	bic.w	r3, r3, #7
 80099ac:	3308      	adds	r3, #8
 80099ae:	9303      	str	r3, [sp, #12]
 80099b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099b2:	443b      	add	r3, r7
 80099b4:	9309      	str	r3, [sp, #36]	; 0x24
 80099b6:	e767      	b.n	8009888 <_vfiprintf_r+0x94>
 80099b8:	460c      	mov	r4, r1
 80099ba:	2001      	movs	r0, #1
 80099bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80099c0:	e7a5      	b.n	800990e <_vfiprintf_r+0x11a>
 80099c2:	2300      	movs	r3, #0
 80099c4:	f04f 0c0a 	mov.w	ip, #10
 80099c8:	4619      	mov	r1, r3
 80099ca:	3401      	adds	r4, #1
 80099cc:	9305      	str	r3, [sp, #20]
 80099ce:	4620      	mov	r0, r4
 80099d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099d4:	3a30      	subs	r2, #48	; 0x30
 80099d6:	2a09      	cmp	r2, #9
 80099d8:	d903      	bls.n	80099e2 <_vfiprintf_r+0x1ee>
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d0c5      	beq.n	800996a <_vfiprintf_r+0x176>
 80099de:	9105      	str	r1, [sp, #20]
 80099e0:	e7c3      	b.n	800996a <_vfiprintf_r+0x176>
 80099e2:	4604      	mov	r4, r0
 80099e4:	2301      	movs	r3, #1
 80099e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80099ea:	e7f0      	b.n	80099ce <_vfiprintf_r+0x1da>
 80099ec:	ab03      	add	r3, sp, #12
 80099ee:	9300      	str	r3, [sp, #0]
 80099f0:	462a      	mov	r2, r5
 80099f2:	4630      	mov	r0, r6
 80099f4:	4b15      	ldr	r3, [pc, #84]	; (8009a4c <_vfiprintf_r+0x258>)
 80099f6:	a904      	add	r1, sp, #16
 80099f8:	f7fc f8b0 	bl	8005b5c <_printf_float>
 80099fc:	4607      	mov	r7, r0
 80099fe:	1c78      	adds	r0, r7, #1
 8009a00:	d1d6      	bne.n	80099b0 <_vfiprintf_r+0x1bc>
 8009a02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a04:	07d9      	lsls	r1, r3, #31
 8009a06:	d405      	bmi.n	8009a14 <_vfiprintf_r+0x220>
 8009a08:	89ab      	ldrh	r3, [r5, #12]
 8009a0a:	059a      	lsls	r2, r3, #22
 8009a0c:	d402      	bmi.n	8009a14 <_vfiprintf_r+0x220>
 8009a0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a10:	f000 faa1 	bl	8009f56 <__retarget_lock_release_recursive>
 8009a14:	89ab      	ldrh	r3, [r5, #12]
 8009a16:	065b      	lsls	r3, r3, #25
 8009a18:	f53f af12 	bmi.w	8009840 <_vfiprintf_r+0x4c>
 8009a1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a1e:	e711      	b.n	8009844 <_vfiprintf_r+0x50>
 8009a20:	ab03      	add	r3, sp, #12
 8009a22:	9300      	str	r3, [sp, #0]
 8009a24:	462a      	mov	r2, r5
 8009a26:	4630      	mov	r0, r6
 8009a28:	4b08      	ldr	r3, [pc, #32]	; (8009a4c <_vfiprintf_r+0x258>)
 8009a2a:	a904      	add	r1, sp, #16
 8009a2c:	f7fc fb32 	bl	8006094 <_printf_i>
 8009a30:	e7e4      	b.n	80099fc <_vfiprintf_r+0x208>
 8009a32:	bf00      	nop
 8009a34:	0800bbfc 	.word	0x0800bbfc
 8009a38:	0800bc1c 	.word	0x0800bc1c
 8009a3c:	0800bbdc 	.word	0x0800bbdc
 8009a40:	0800bb8c 	.word	0x0800bb8c
 8009a44:	0800bb96 	.word	0x0800bb96
 8009a48:	08005b5d 	.word	0x08005b5d
 8009a4c:	080097cf 	.word	0x080097cf
 8009a50:	0800bb92 	.word	0x0800bb92

08009a54 <__swbuf_r>:
 8009a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a56:	460e      	mov	r6, r1
 8009a58:	4614      	mov	r4, r2
 8009a5a:	4605      	mov	r5, r0
 8009a5c:	b118      	cbz	r0, 8009a66 <__swbuf_r+0x12>
 8009a5e:	6983      	ldr	r3, [r0, #24]
 8009a60:	b90b      	cbnz	r3, 8009a66 <__swbuf_r+0x12>
 8009a62:	f000 f9d9 	bl	8009e18 <__sinit>
 8009a66:	4b21      	ldr	r3, [pc, #132]	; (8009aec <__swbuf_r+0x98>)
 8009a68:	429c      	cmp	r4, r3
 8009a6a:	d12b      	bne.n	8009ac4 <__swbuf_r+0x70>
 8009a6c:	686c      	ldr	r4, [r5, #4]
 8009a6e:	69a3      	ldr	r3, [r4, #24]
 8009a70:	60a3      	str	r3, [r4, #8]
 8009a72:	89a3      	ldrh	r3, [r4, #12]
 8009a74:	071a      	lsls	r2, r3, #28
 8009a76:	d52f      	bpl.n	8009ad8 <__swbuf_r+0x84>
 8009a78:	6923      	ldr	r3, [r4, #16]
 8009a7a:	b36b      	cbz	r3, 8009ad8 <__swbuf_r+0x84>
 8009a7c:	6923      	ldr	r3, [r4, #16]
 8009a7e:	6820      	ldr	r0, [r4, #0]
 8009a80:	b2f6      	uxtb	r6, r6
 8009a82:	1ac0      	subs	r0, r0, r3
 8009a84:	6963      	ldr	r3, [r4, #20]
 8009a86:	4637      	mov	r7, r6
 8009a88:	4283      	cmp	r3, r0
 8009a8a:	dc04      	bgt.n	8009a96 <__swbuf_r+0x42>
 8009a8c:	4621      	mov	r1, r4
 8009a8e:	4628      	mov	r0, r5
 8009a90:	f000 f92e 	bl	8009cf0 <_fflush_r>
 8009a94:	bb30      	cbnz	r0, 8009ae4 <__swbuf_r+0x90>
 8009a96:	68a3      	ldr	r3, [r4, #8]
 8009a98:	3001      	adds	r0, #1
 8009a9a:	3b01      	subs	r3, #1
 8009a9c:	60a3      	str	r3, [r4, #8]
 8009a9e:	6823      	ldr	r3, [r4, #0]
 8009aa0:	1c5a      	adds	r2, r3, #1
 8009aa2:	6022      	str	r2, [r4, #0]
 8009aa4:	701e      	strb	r6, [r3, #0]
 8009aa6:	6963      	ldr	r3, [r4, #20]
 8009aa8:	4283      	cmp	r3, r0
 8009aaa:	d004      	beq.n	8009ab6 <__swbuf_r+0x62>
 8009aac:	89a3      	ldrh	r3, [r4, #12]
 8009aae:	07db      	lsls	r3, r3, #31
 8009ab0:	d506      	bpl.n	8009ac0 <__swbuf_r+0x6c>
 8009ab2:	2e0a      	cmp	r6, #10
 8009ab4:	d104      	bne.n	8009ac0 <__swbuf_r+0x6c>
 8009ab6:	4621      	mov	r1, r4
 8009ab8:	4628      	mov	r0, r5
 8009aba:	f000 f919 	bl	8009cf0 <_fflush_r>
 8009abe:	b988      	cbnz	r0, 8009ae4 <__swbuf_r+0x90>
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ac4:	4b0a      	ldr	r3, [pc, #40]	; (8009af0 <__swbuf_r+0x9c>)
 8009ac6:	429c      	cmp	r4, r3
 8009ac8:	d101      	bne.n	8009ace <__swbuf_r+0x7a>
 8009aca:	68ac      	ldr	r4, [r5, #8]
 8009acc:	e7cf      	b.n	8009a6e <__swbuf_r+0x1a>
 8009ace:	4b09      	ldr	r3, [pc, #36]	; (8009af4 <__swbuf_r+0xa0>)
 8009ad0:	429c      	cmp	r4, r3
 8009ad2:	bf08      	it	eq
 8009ad4:	68ec      	ldreq	r4, [r5, #12]
 8009ad6:	e7ca      	b.n	8009a6e <__swbuf_r+0x1a>
 8009ad8:	4621      	mov	r1, r4
 8009ada:	4628      	mov	r0, r5
 8009adc:	f000 f80c 	bl	8009af8 <__swsetup_r>
 8009ae0:	2800      	cmp	r0, #0
 8009ae2:	d0cb      	beq.n	8009a7c <__swbuf_r+0x28>
 8009ae4:	f04f 37ff 	mov.w	r7, #4294967295
 8009ae8:	e7ea      	b.n	8009ac0 <__swbuf_r+0x6c>
 8009aea:	bf00      	nop
 8009aec:	0800bbfc 	.word	0x0800bbfc
 8009af0:	0800bc1c 	.word	0x0800bc1c
 8009af4:	0800bbdc 	.word	0x0800bbdc

08009af8 <__swsetup_r>:
 8009af8:	4b32      	ldr	r3, [pc, #200]	; (8009bc4 <__swsetup_r+0xcc>)
 8009afa:	b570      	push	{r4, r5, r6, lr}
 8009afc:	681d      	ldr	r5, [r3, #0]
 8009afe:	4606      	mov	r6, r0
 8009b00:	460c      	mov	r4, r1
 8009b02:	b125      	cbz	r5, 8009b0e <__swsetup_r+0x16>
 8009b04:	69ab      	ldr	r3, [r5, #24]
 8009b06:	b913      	cbnz	r3, 8009b0e <__swsetup_r+0x16>
 8009b08:	4628      	mov	r0, r5
 8009b0a:	f000 f985 	bl	8009e18 <__sinit>
 8009b0e:	4b2e      	ldr	r3, [pc, #184]	; (8009bc8 <__swsetup_r+0xd0>)
 8009b10:	429c      	cmp	r4, r3
 8009b12:	d10f      	bne.n	8009b34 <__swsetup_r+0x3c>
 8009b14:	686c      	ldr	r4, [r5, #4]
 8009b16:	89a3      	ldrh	r3, [r4, #12]
 8009b18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b1c:	0719      	lsls	r1, r3, #28
 8009b1e:	d42c      	bmi.n	8009b7a <__swsetup_r+0x82>
 8009b20:	06dd      	lsls	r5, r3, #27
 8009b22:	d411      	bmi.n	8009b48 <__swsetup_r+0x50>
 8009b24:	2309      	movs	r3, #9
 8009b26:	6033      	str	r3, [r6, #0]
 8009b28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b30:	81a3      	strh	r3, [r4, #12]
 8009b32:	e03e      	b.n	8009bb2 <__swsetup_r+0xba>
 8009b34:	4b25      	ldr	r3, [pc, #148]	; (8009bcc <__swsetup_r+0xd4>)
 8009b36:	429c      	cmp	r4, r3
 8009b38:	d101      	bne.n	8009b3e <__swsetup_r+0x46>
 8009b3a:	68ac      	ldr	r4, [r5, #8]
 8009b3c:	e7eb      	b.n	8009b16 <__swsetup_r+0x1e>
 8009b3e:	4b24      	ldr	r3, [pc, #144]	; (8009bd0 <__swsetup_r+0xd8>)
 8009b40:	429c      	cmp	r4, r3
 8009b42:	bf08      	it	eq
 8009b44:	68ec      	ldreq	r4, [r5, #12]
 8009b46:	e7e6      	b.n	8009b16 <__swsetup_r+0x1e>
 8009b48:	0758      	lsls	r0, r3, #29
 8009b4a:	d512      	bpl.n	8009b72 <__swsetup_r+0x7a>
 8009b4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b4e:	b141      	cbz	r1, 8009b62 <__swsetup_r+0x6a>
 8009b50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b54:	4299      	cmp	r1, r3
 8009b56:	d002      	beq.n	8009b5e <__swsetup_r+0x66>
 8009b58:	4630      	mov	r0, r6
 8009b5a:	f7ff fb6f 	bl	800923c <_free_r>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	6363      	str	r3, [r4, #52]	; 0x34
 8009b62:	89a3      	ldrh	r3, [r4, #12]
 8009b64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b68:	81a3      	strh	r3, [r4, #12]
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	6063      	str	r3, [r4, #4]
 8009b6e:	6923      	ldr	r3, [r4, #16]
 8009b70:	6023      	str	r3, [r4, #0]
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	f043 0308 	orr.w	r3, r3, #8
 8009b78:	81a3      	strh	r3, [r4, #12]
 8009b7a:	6923      	ldr	r3, [r4, #16]
 8009b7c:	b94b      	cbnz	r3, 8009b92 <__swsetup_r+0x9a>
 8009b7e:	89a3      	ldrh	r3, [r4, #12]
 8009b80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009b84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b88:	d003      	beq.n	8009b92 <__swsetup_r+0x9a>
 8009b8a:	4621      	mov	r1, r4
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f000 fa07 	bl	8009fa0 <__smakebuf_r>
 8009b92:	89a0      	ldrh	r0, [r4, #12]
 8009b94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b98:	f010 0301 	ands.w	r3, r0, #1
 8009b9c:	d00a      	beq.n	8009bb4 <__swsetup_r+0xbc>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	60a3      	str	r3, [r4, #8]
 8009ba2:	6963      	ldr	r3, [r4, #20]
 8009ba4:	425b      	negs	r3, r3
 8009ba6:	61a3      	str	r3, [r4, #24]
 8009ba8:	6923      	ldr	r3, [r4, #16]
 8009baa:	b943      	cbnz	r3, 8009bbe <__swsetup_r+0xc6>
 8009bac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009bb0:	d1ba      	bne.n	8009b28 <__swsetup_r+0x30>
 8009bb2:	bd70      	pop	{r4, r5, r6, pc}
 8009bb4:	0781      	lsls	r1, r0, #30
 8009bb6:	bf58      	it	pl
 8009bb8:	6963      	ldrpl	r3, [r4, #20]
 8009bba:	60a3      	str	r3, [r4, #8]
 8009bbc:	e7f4      	b.n	8009ba8 <__swsetup_r+0xb0>
 8009bbe:	2000      	movs	r0, #0
 8009bc0:	e7f7      	b.n	8009bb2 <__swsetup_r+0xba>
 8009bc2:	bf00      	nop
 8009bc4:	20000020 	.word	0x20000020
 8009bc8:	0800bbfc 	.word	0x0800bbfc
 8009bcc:	0800bc1c 	.word	0x0800bc1c
 8009bd0:	0800bbdc 	.word	0x0800bbdc

08009bd4 <abort>:
 8009bd4:	2006      	movs	r0, #6
 8009bd6:	b508      	push	{r3, lr}
 8009bd8:	f000 fa52 	bl	800a080 <raise>
 8009bdc:	2001      	movs	r0, #1
 8009bde:	f7f7 fcce 	bl	800157e <_exit>
	...

08009be4 <__sflush_r>:
 8009be4:	898a      	ldrh	r2, [r1, #12]
 8009be6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bea:	4605      	mov	r5, r0
 8009bec:	0710      	lsls	r0, r2, #28
 8009bee:	460c      	mov	r4, r1
 8009bf0:	d458      	bmi.n	8009ca4 <__sflush_r+0xc0>
 8009bf2:	684b      	ldr	r3, [r1, #4]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	dc05      	bgt.n	8009c04 <__sflush_r+0x20>
 8009bf8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	dc02      	bgt.n	8009c04 <__sflush_r+0x20>
 8009bfe:	2000      	movs	r0, #0
 8009c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c06:	2e00      	cmp	r6, #0
 8009c08:	d0f9      	beq.n	8009bfe <__sflush_r+0x1a>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009c10:	682f      	ldr	r7, [r5, #0]
 8009c12:	602b      	str	r3, [r5, #0]
 8009c14:	d032      	beq.n	8009c7c <__sflush_r+0x98>
 8009c16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009c18:	89a3      	ldrh	r3, [r4, #12]
 8009c1a:	075a      	lsls	r2, r3, #29
 8009c1c:	d505      	bpl.n	8009c2a <__sflush_r+0x46>
 8009c1e:	6863      	ldr	r3, [r4, #4]
 8009c20:	1ac0      	subs	r0, r0, r3
 8009c22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c24:	b10b      	cbz	r3, 8009c2a <__sflush_r+0x46>
 8009c26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c28:	1ac0      	subs	r0, r0, r3
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	4602      	mov	r2, r0
 8009c2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c30:	4628      	mov	r0, r5
 8009c32:	6a21      	ldr	r1, [r4, #32]
 8009c34:	47b0      	blx	r6
 8009c36:	1c43      	adds	r3, r0, #1
 8009c38:	89a3      	ldrh	r3, [r4, #12]
 8009c3a:	d106      	bne.n	8009c4a <__sflush_r+0x66>
 8009c3c:	6829      	ldr	r1, [r5, #0]
 8009c3e:	291d      	cmp	r1, #29
 8009c40:	d82c      	bhi.n	8009c9c <__sflush_r+0xb8>
 8009c42:	4a2a      	ldr	r2, [pc, #168]	; (8009cec <__sflush_r+0x108>)
 8009c44:	40ca      	lsrs	r2, r1
 8009c46:	07d6      	lsls	r6, r2, #31
 8009c48:	d528      	bpl.n	8009c9c <__sflush_r+0xb8>
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	6062      	str	r2, [r4, #4]
 8009c4e:	6922      	ldr	r2, [r4, #16]
 8009c50:	04d9      	lsls	r1, r3, #19
 8009c52:	6022      	str	r2, [r4, #0]
 8009c54:	d504      	bpl.n	8009c60 <__sflush_r+0x7c>
 8009c56:	1c42      	adds	r2, r0, #1
 8009c58:	d101      	bne.n	8009c5e <__sflush_r+0x7a>
 8009c5a:	682b      	ldr	r3, [r5, #0]
 8009c5c:	b903      	cbnz	r3, 8009c60 <__sflush_r+0x7c>
 8009c5e:	6560      	str	r0, [r4, #84]	; 0x54
 8009c60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c62:	602f      	str	r7, [r5, #0]
 8009c64:	2900      	cmp	r1, #0
 8009c66:	d0ca      	beq.n	8009bfe <__sflush_r+0x1a>
 8009c68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c6c:	4299      	cmp	r1, r3
 8009c6e:	d002      	beq.n	8009c76 <__sflush_r+0x92>
 8009c70:	4628      	mov	r0, r5
 8009c72:	f7ff fae3 	bl	800923c <_free_r>
 8009c76:	2000      	movs	r0, #0
 8009c78:	6360      	str	r0, [r4, #52]	; 0x34
 8009c7a:	e7c1      	b.n	8009c00 <__sflush_r+0x1c>
 8009c7c:	6a21      	ldr	r1, [r4, #32]
 8009c7e:	2301      	movs	r3, #1
 8009c80:	4628      	mov	r0, r5
 8009c82:	47b0      	blx	r6
 8009c84:	1c41      	adds	r1, r0, #1
 8009c86:	d1c7      	bne.n	8009c18 <__sflush_r+0x34>
 8009c88:	682b      	ldr	r3, [r5, #0]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d0c4      	beq.n	8009c18 <__sflush_r+0x34>
 8009c8e:	2b1d      	cmp	r3, #29
 8009c90:	d001      	beq.n	8009c96 <__sflush_r+0xb2>
 8009c92:	2b16      	cmp	r3, #22
 8009c94:	d101      	bne.n	8009c9a <__sflush_r+0xb6>
 8009c96:	602f      	str	r7, [r5, #0]
 8009c98:	e7b1      	b.n	8009bfe <__sflush_r+0x1a>
 8009c9a:	89a3      	ldrh	r3, [r4, #12]
 8009c9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ca0:	81a3      	strh	r3, [r4, #12]
 8009ca2:	e7ad      	b.n	8009c00 <__sflush_r+0x1c>
 8009ca4:	690f      	ldr	r7, [r1, #16]
 8009ca6:	2f00      	cmp	r7, #0
 8009ca8:	d0a9      	beq.n	8009bfe <__sflush_r+0x1a>
 8009caa:	0793      	lsls	r3, r2, #30
 8009cac:	bf18      	it	ne
 8009cae:	2300      	movne	r3, #0
 8009cb0:	680e      	ldr	r6, [r1, #0]
 8009cb2:	bf08      	it	eq
 8009cb4:	694b      	ldreq	r3, [r1, #20]
 8009cb6:	eba6 0807 	sub.w	r8, r6, r7
 8009cba:	600f      	str	r7, [r1, #0]
 8009cbc:	608b      	str	r3, [r1, #8]
 8009cbe:	f1b8 0f00 	cmp.w	r8, #0
 8009cc2:	dd9c      	ble.n	8009bfe <__sflush_r+0x1a>
 8009cc4:	4643      	mov	r3, r8
 8009cc6:	463a      	mov	r2, r7
 8009cc8:	4628      	mov	r0, r5
 8009cca:	6a21      	ldr	r1, [r4, #32]
 8009ccc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009cce:	47b0      	blx	r6
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	dc06      	bgt.n	8009ce2 <__sflush_r+0xfe>
 8009cd4:	89a3      	ldrh	r3, [r4, #12]
 8009cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8009cda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cde:	81a3      	strh	r3, [r4, #12]
 8009ce0:	e78e      	b.n	8009c00 <__sflush_r+0x1c>
 8009ce2:	4407      	add	r7, r0
 8009ce4:	eba8 0800 	sub.w	r8, r8, r0
 8009ce8:	e7e9      	b.n	8009cbe <__sflush_r+0xda>
 8009cea:	bf00      	nop
 8009cec:	20400001 	.word	0x20400001

08009cf0 <_fflush_r>:
 8009cf0:	b538      	push	{r3, r4, r5, lr}
 8009cf2:	690b      	ldr	r3, [r1, #16]
 8009cf4:	4605      	mov	r5, r0
 8009cf6:	460c      	mov	r4, r1
 8009cf8:	b913      	cbnz	r3, 8009d00 <_fflush_r+0x10>
 8009cfa:	2500      	movs	r5, #0
 8009cfc:	4628      	mov	r0, r5
 8009cfe:	bd38      	pop	{r3, r4, r5, pc}
 8009d00:	b118      	cbz	r0, 8009d0a <_fflush_r+0x1a>
 8009d02:	6983      	ldr	r3, [r0, #24]
 8009d04:	b90b      	cbnz	r3, 8009d0a <_fflush_r+0x1a>
 8009d06:	f000 f887 	bl	8009e18 <__sinit>
 8009d0a:	4b14      	ldr	r3, [pc, #80]	; (8009d5c <_fflush_r+0x6c>)
 8009d0c:	429c      	cmp	r4, r3
 8009d0e:	d11b      	bne.n	8009d48 <_fflush_r+0x58>
 8009d10:	686c      	ldr	r4, [r5, #4]
 8009d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d0ef      	beq.n	8009cfa <_fflush_r+0xa>
 8009d1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009d1c:	07d0      	lsls	r0, r2, #31
 8009d1e:	d404      	bmi.n	8009d2a <_fflush_r+0x3a>
 8009d20:	0599      	lsls	r1, r3, #22
 8009d22:	d402      	bmi.n	8009d2a <_fflush_r+0x3a>
 8009d24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d26:	f000 f915 	bl	8009f54 <__retarget_lock_acquire_recursive>
 8009d2a:	4628      	mov	r0, r5
 8009d2c:	4621      	mov	r1, r4
 8009d2e:	f7ff ff59 	bl	8009be4 <__sflush_r>
 8009d32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d34:	4605      	mov	r5, r0
 8009d36:	07da      	lsls	r2, r3, #31
 8009d38:	d4e0      	bmi.n	8009cfc <_fflush_r+0xc>
 8009d3a:	89a3      	ldrh	r3, [r4, #12]
 8009d3c:	059b      	lsls	r3, r3, #22
 8009d3e:	d4dd      	bmi.n	8009cfc <_fflush_r+0xc>
 8009d40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d42:	f000 f908 	bl	8009f56 <__retarget_lock_release_recursive>
 8009d46:	e7d9      	b.n	8009cfc <_fflush_r+0xc>
 8009d48:	4b05      	ldr	r3, [pc, #20]	; (8009d60 <_fflush_r+0x70>)
 8009d4a:	429c      	cmp	r4, r3
 8009d4c:	d101      	bne.n	8009d52 <_fflush_r+0x62>
 8009d4e:	68ac      	ldr	r4, [r5, #8]
 8009d50:	e7df      	b.n	8009d12 <_fflush_r+0x22>
 8009d52:	4b04      	ldr	r3, [pc, #16]	; (8009d64 <_fflush_r+0x74>)
 8009d54:	429c      	cmp	r4, r3
 8009d56:	bf08      	it	eq
 8009d58:	68ec      	ldreq	r4, [r5, #12]
 8009d5a:	e7da      	b.n	8009d12 <_fflush_r+0x22>
 8009d5c:	0800bbfc 	.word	0x0800bbfc
 8009d60:	0800bc1c 	.word	0x0800bc1c
 8009d64:	0800bbdc 	.word	0x0800bbdc

08009d68 <std>:
 8009d68:	2300      	movs	r3, #0
 8009d6a:	b510      	push	{r4, lr}
 8009d6c:	4604      	mov	r4, r0
 8009d6e:	e9c0 3300 	strd	r3, r3, [r0]
 8009d72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d76:	6083      	str	r3, [r0, #8]
 8009d78:	8181      	strh	r1, [r0, #12]
 8009d7a:	6643      	str	r3, [r0, #100]	; 0x64
 8009d7c:	81c2      	strh	r2, [r0, #14]
 8009d7e:	6183      	str	r3, [r0, #24]
 8009d80:	4619      	mov	r1, r3
 8009d82:	2208      	movs	r2, #8
 8009d84:	305c      	adds	r0, #92	; 0x5c
 8009d86:	f7fb fe43 	bl	8005a10 <memset>
 8009d8a:	4b05      	ldr	r3, [pc, #20]	; (8009da0 <std+0x38>)
 8009d8c:	6224      	str	r4, [r4, #32]
 8009d8e:	6263      	str	r3, [r4, #36]	; 0x24
 8009d90:	4b04      	ldr	r3, [pc, #16]	; (8009da4 <std+0x3c>)
 8009d92:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d94:	4b04      	ldr	r3, [pc, #16]	; (8009da8 <std+0x40>)
 8009d96:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d98:	4b04      	ldr	r3, [pc, #16]	; (8009dac <std+0x44>)
 8009d9a:	6323      	str	r3, [r4, #48]	; 0x30
 8009d9c:	bd10      	pop	{r4, pc}
 8009d9e:	bf00      	nop
 8009da0:	0800a0b9 	.word	0x0800a0b9
 8009da4:	0800a0db 	.word	0x0800a0db
 8009da8:	0800a113 	.word	0x0800a113
 8009dac:	0800a137 	.word	0x0800a137

08009db0 <_cleanup_r>:
 8009db0:	4901      	ldr	r1, [pc, #4]	; (8009db8 <_cleanup_r+0x8>)
 8009db2:	f000 b8af 	b.w	8009f14 <_fwalk_reent>
 8009db6:	bf00      	nop
 8009db8:	08009cf1 	.word	0x08009cf1

08009dbc <__sfmoreglue>:
 8009dbc:	b570      	push	{r4, r5, r6, lr}
 8009dbe:	2568      	movs	r5, #104	; 0x68
 8009dc0:	1e4a      	subs	r2, r1, #1
 8009dc2:	4355      	muls	r5, r2
 8009dc4:	460e      	mov	r6, r1
 8009dc6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009dca:	f7ff fa83 	bl	80092d4 <_malloc_r>
 8009dce:	4604      	mov	r4, r0
 8009dd0:	b140      	cbz	r0, 8009de4 <__sfmoreglue+0x28>
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	e9c0 1600 	strd	r1, r6, [r0]
 8009dd8:	300c      	adds	r0, #12
 8009dda:	60a0      	str	r0, [r4, #8]
 8009ddc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009de0:	f7fb fe16 	bl	8005a10 <memset>
 8009de4:	4620      	mov	r0, r4
 8009de6:	bd70      	pop	{r4, r5, r6, pc}

08009de8 <__sfp_lock_acquire>:
 8009de8:	4801      	ldr	r0, [pc, #4]	; (8009df0 <__sfp_lock_acquire+0x8>)
 8009dea:	f000 b8b3 	b.w	8009f54 <__retarget_lock_acquire_recursive>
 8009dee:	bf00      	nop
 8009df0:	2000154c 	.word	0x2000154c

08009df4 <__sfp_lock_release>:
 8009df4:	4801      	ldr	r0, [pc, #4]	; (8009dfc <__sfp_lock_release+0x8>)
 8009df6:	f000 b8ae 	b.w	8009f56 <__retarget_lock_release_recursive>
 8009dfa:	bf00      	nop
 8009dfc:	2000154c 	.word	0x2000154c

08009e00 <__sinit_lock_acquire>:
 8009e00:	4801      	ldr	r0, [pc, #4]	; (8009e08 <__sinit_lock_acquire+0x8>)
 8009e02:	f000 b8a7 	b.w	8009f54 <__retarget_lock_acquire_recursive>
 8009e06:	bf00      	nop
 8009e08:	20001547 	.word	0x20001547

08009e0c <__sinit_lock_release>:
 8009e0c:	4801      	ldr	r0, [pc, #4]	; (8009e14 <__sinit_lock_release+0x8>)
 8009e0e:	f000 b8a2 	b.w	8009f56 <__retarget_lock_release_recursive>
 8009e12:	bf00      	nop
 8009e14:	20001547 	.word	0x20001547

08009e18 <__sinit>:
 8009e18:	b510      	push	{r4, lr}
 8009e1a:	4604      	mov	r4, r0
 8009e1c:	f7ff fff0 	bl	8009e00 <__sinit_lock_acquire>
 8009e20:	69a3      	ldr	r3, [r4, #24]
 8009e22:	b11b      	cbz	r3, 8009e2c <__sinit+0x14>
 8009e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e28:	f7ff bff0 	b.w	8009e0c <__sinit_lock_release>
 8009e2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009e30:	6523      	str	r3, [r4, #80]	; 0x50
 8009e32:	4b13      	ldr	r3, [pc, #76]	; (8009e80 <__sinit+0x68>)
 8009e34:	4a13      	ldr	r2, [pc, #76]	; (8009e84 <__sinit+0x6c>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	62a2      	str	r2, [r4, #40]	; 0x28
 8009e3a:	42a3      	cmp	r3, r4
 8009e3c:	bf08      	it	eq
 8009e3e:	2301      	moveq	r3, #1
 8009e40:	4620      	mov	r0, r4
 8009e42:	bf08      	it	eq
 8009e44:	61a3      	streq	r3, [r4, #24]
 8009e46:	f000 f81f 	bl	8009e88 <__sfp>
 8009e4a:	6060      	str	r0, [r4, #4]
 8009e4c:	4620      	mov	r0, r4
 8009e4e:	f000 f81b 	bl	8009e88 <__sfp>
 8009e52:	60a0      	str	r0, [r4, #8]
 8009e54:	4620      	mov	r0, r4
 8009e56:	f000 f817 	bl	8009e88 <__sfp>
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	2104      	movs	r1, #4
 8009e5e:	60e0      	str	r0, [r4, #12]
 8009e60:	6860      	ldr	r0, [r4, #4]
 8009e62:	f7ff ff81 	bl	8009d68 <std>
 8009e66:	2201      	movs	r2, #1
 8009e68:	2109      	movs	r1, #9
 8009e6a:	68a0      	ldr	r0, [r4, #8]
 8009e6c:	f7ff ff7c 	bl	8009d68 <std>
 8009e70:	2202      	movs	r2, #2
 8009e72:	2112      	movs	r1, #18
 8009e74:	68e0      	ldr	r0, [r4, #12]
 8009e76:	f7ff ff77 	bl	8009d68 <std>
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	61a3      	str	r3, [r4, #24]
 8009e7e:	e7d1      	b.n	8009e24 <__sinit+0xc>
 8009e80:	0800b788 	.word	0x0800b788
 8009e84:	08009db1 	.word	0x08009db1

08009e88 <__sfp>:
 8009e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e8a:	4607      	mov	r7, r0
 8009e8c:	f7ff ffac 	bl	8009de8 <__sfp_lock_acquire>
 8009e90:	4b1e      	ldr	r3, [pc, #120]	; (8009f0c <__sfp+0x84>)
 8009e92:	681e      	ldr	r6, [r3, #0]
 8009e94:	69b3      	ldr	r3, [r6, #24]
 8009e96:	b913      	cbnz	r3, 8009e9e <__sfp+0x16>
 8009e98:	4630      	mov	r0, r6
 8009e9a:	f7ff ffbd 	bl	8009e18 <__sinit>
 8009e9e:	3648      	adds	r6, #72	; 0x48
 8009ea0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009ea4:	3b01      	subs	r3, #1
 8009ea6:	d503      	bpl.n	8009eb0 <__sfp+0x28>
 8009ea8:	6833      	ldr	r3, [r6, #0]
 8009eaa:	b30b      	cbz	r3, 8009ef0 <__sfp+0x68>
 8009eac:	6836      	ldr	r6, [r6, #0]
 8009eae:	e7f7      	b.n	8009ea0 <__sfp+0x18>
 8009eb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009eb4:	b9d5      	cbnz	r5, 8009eec <__sfp+0x64>
 8009eb6:	4b16      	ldr	r3, [pc, #88]	; (8009f10 <__sfp+0x88>)
 8009eb8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009ebc:	60e3      	str	r3, [r4, #12]
 8009ebe:	6665      	str	r5, [r4, #100]	; 0x64
 8009ec0:	f000 f847 	bl	8009f52 <__retarget_lock_init_recursive>
 8009ec4:	f7ff ff96 	bl	8009df4 <__sfp_lock_release>
 8009ec8:	2208      	movs	r2, #8
 8009eca:	4629      	mov	r1, r5
 8009ecc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009ed0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009ed4:	6025      	str	r5, [r4, #0]
 8009ed6:	61a5      	str	r5, [r4, #24]
 8009ed8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009edc:	f7fb fd98 	bl	8005a10 <memset>
 8009ee0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009ee4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009ee8:	4620      	mov	r0, r4
 8009eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009eec:	3468      	adds	r4, #104	; 0x68
 8009eee:	e7d9      	b.n	8009ea4 <__sfp+0x1c>
 8009ef0:	2104      	movs	r1, #4
 8009ef2:	4638      	mov	r0, r7
 8009ef4:	f7ff ff62 	bl	8009dbc <__sfmoreglue>
 8009ef8:	4604      	mov	r4, r0
 8009efa:	6030      	str	r0, [r6, #0]
 8009efc:	2800      	cmp	r0, #0
 8009efe:	d1d5      	bne.n	8009eac <__sfp+0x24>
 8009f00:	f7ff ff78 	bl	8009df4 <__sfp_lock_release>
 8009f04:	230c      	movs	r3, #12
 8009f06:	603b      	str	r3, [r7, #0]
 8009f08:	e7ee      	b.n	8009ee8 <__sfp+0x60>
 8009f0a:	bf00      	nop
 8009f0c:	0800b788 	.word	0x0800b788
 8009f10:	ffff0001 	.word	0xffff0001

08009f14 <_fwalk_reent>:
 8009f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f18:	4606      	mov	r6, r0
 8009f1a:	4688      	mov	r8, r1
 8009f1c:	2700      	movs	r7, #0
 8009f1e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009f22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f26:	f1b9 0901 	subs.w	r9, r9, #1
 8009f2a:	d505      	bpl.n	8009f38 <_fwalk_reent+0x24>
 8009f2c:	6824      	ldr	r4, [r4, #0]
 8009f2e:	2c00      	cmp	r4, #0
 8009f30:	d1f7      	bne.n	8009f22 <_fwalk_reent+0xe>
 8009f32:	4638      	mov	r0, r7
 8009f34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f38:	89ab      	ldrh	r3, [r5, #12]
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d907      	bls.n	8009f4e <_fwalk_reent+0x3a>
 8009f3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f42:	3301      	adds	r3, #1
 8009f44:	d003      	beq.n	8009f4e <_fwalk_reent+0x3a>
 8009f46:	4629      	mov	r1, r5
 8009f48:	4630      	mov	r0, r6
 8009f4a:	47c0      	blx	r8
 8009f4c:	4307      	orrs	r7, r0
 8009f4e:	3568      	adds	r5, #104	; 0x68
 8009f50:	e7e9      	b.n	8009f26 <_fwalk_reent+0x12>

08009f52 <__retarget_lock_init_recursive>:
 8009f52:	4770      	bx	lr

08009f54 <__retarget_lock_acquire_recursive>:
 8009f54:	4770      	bx	lr

08009f56 <__retarget_lock_release_recursive>:
 8009f56:	4770      	bx	lr

08009f58 <__swhatbuf_r>:
 8009f58:	b570      	push	{r4, r5, r6, lr}
 8009f5a:	460e      	mov	r6, r1
 8009f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f60:	4614      	mov	r4, r2
 8009f62:	2900      	cmp	r1, #0
 8009f64:	461d      	mov	r5, r3
 8009f66:	b096      	sub	sp, #88	; 0x58
 8009f68:	da07      	bge.n	8009f7a <__swhatbuf_r+0x22>
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	602b      	str	r3, [r5, #0]
 8009f6e:	89b3      	ldrh	r3, [r6, #12]
 8009f70:	061a      	lsls	r2, r3, #24
 8009f72:	d410      	bmi.n	8009f96 <__swhatbuf_r+0x3e>
 8009f74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f78:	e00e      	b.n	8009f98 <__swhatbuf_r+0x40>
 8009f7a:	466a      	mov	r2, sp
 8009f7c:	f000 f902 	bl	800a184 <_fstat_r>
 8009f80:	2800      	cmp	r0, #0
 8009f82:	dbf2      	blt.n	8009f6a <__swhatbuf_r+0x12>
 8009f84:	9a01      	ldr	r2, [sp, #4]
 8009f86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009f8a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009f8e:	425a      	negs	r2, r3
 8009f90:	415a      	adcs	r2, r3
 8009f92:	602a      	str	r2, [r5, #0]
 8009f94:	e7ee      	b.n	8009f74 <__swhatbuf_r+0x1c>
 8009f96:	2340      	movs	r3, #64	; 0x40
 8009f98:	2000      	movs	r0, #0
 8009f9a:	6023      	str	r3, [r4, #0]
 8009f9c:	b016      	add	sp, #88	; 0x58
 8009f9e:	bd70      	pop	{r4, r5, r6, pc}

08009fa0 <__smakebuf_r>:
 8009fa0:	898b      	ldrh	r3, [r1, #12]
 8009fa2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009fa4:	079d      	lsls	r5, r3, #30
 8009fa6:	4606      	mov	r6, r0
 8009fa8:	460c      	mov	r4, r1
 8009faa:	d507      	bpl.n	8009fbc <__smakebuf_r+0x1c>
 8009fac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009fb0:	6023      	str	r3, [r4, #0]
 8009fb2:	6123      	str	r3, [r4, #16]
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	6163      	str	r3, [r4, #20]
 8009fb8:	b002      	add	sp, #8
 8009fba:	bd70      	pop	{r4, r5, r6, pc}
 8009fbc:	466a      	mov	r2, sp
 8009fbe:	ab01      	add	r3, sp, #4
 8009fc0:	f7ff ffca 	bl	8009f58 <__swhatbuf_r>
 8009fc4:	9900      	ldr	r1, [sp, #0]
 8009fc6:	4605      	mov	r5, r0
 8009fc8:	4630      	mov	r0, r6
 8009fca:	f7ff f983 	bl	80092d4 <_malloc_r>
 8009fce:	b948      	cbnz	r0, 8009fe4 <__smakebuf_r+0x44>
 8009fd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fd4:	059a      	lsls	r2, r3, #22
 8009fd6:	d4ef      	bmi.n	8009fb8 <__smakebuf_r+0x18>
 8009fd8:	f023 0303 	bic.w	r3, r3, #3
 8009fdc:	f043 0302 	orr.w	r3, r3, #2
 8009fe0:	81a3      	strh	r3, [r4, #12]
 8009fe2:	e7e3      	b.n	8009fac <__smakebuf_r+0xc>
 8009fe4:	4b0d      	ldr	r3, [pc, #52]	; (800a01c <__smakebuf_r+0x7c>)
 8009fe6:	62b3      	str	r3, [r6, #40]	; 0x28
 8009fe8:	89a3      	ldrh	r3, [r4, #12]
 8009fea:	6020      	str	r0, [r4, #0]
 8009fec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ff0:	81a3      	strh	r3, [r4, #12]
 8009ff2:	9b00      	ldr	r3, [sp, #0]
 8009ff4:	6120      	str	r0, [r4, #16]
 8009ff6:	6163      	str	r3, [r4, #20]
 8009ff8:	9b01      	ldr	r3, [sp, #4]
 8009ffa:	b15b      	cbz	r3, 800a014 <__smakebuf_r+0x74>
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a002:	f000 f8d1 	bl	800a1a8 <_isatty_r>
 800a006:	b128      	cbz	r0, 800a014 <__smakebuf_r+0x74>
 800a008:	89a3      	ldrh	r3, [r4, #12]
 800a00a:	f023 0303 	bic.w	r3, r3, #3
 800a00e:	f043 0301 	orr.w	r3, r3, #1
 800a012:	81a3      	strh	r3, [r4, #12]
 800a014:	89a0      	ldrh	r0, [r4, #12]
 800a016:	4305      	orrs	r5, r0
 800a018:	81a5      	strh	r5, [r4, #12]
 800a01a:	e7cd      	b.n	8009fb8 <__smakebuf_r+0x18>
 800a01c:	08009db1 	.word	0x08009db1

0800a020 <_malloc_usable_size_r>:
 800a020:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a024:	1f18      	subs	r0, r3, #4
 800a026:	2b00      	cmp	r3, #0
 800a028:	bfbc      	itt	lt
 800a02a:	580b      	ldrlt	r3, [r1, r0]
 800a02c:	18c0      	addlt	r0, r0, r3
 800a02e:	4770      	bx	lr

0800a030 <_raise_r>:
 800a030:	291f      	cmp	r1, #31
 800a032:	b538      	push	{r3, r4, r5, lr}
 800a034:	4604      	mov	r4, r0
 800a036:	460d      	mov	r5, r1
 800a038:	d904      	bls.n	800a044 <_raise_r+0x14>
 800a03a:	2316      	movs	r3, #22
 800a03c:	6003      	str	r3, [r0, #0]
 800a03e:	f04f 30ff 	mov.w	r0, #4294967295
 800a042:	bd38      	pop	{r3, r4, r5, pc}
 800a044:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a046:	b112      	cbz	r2, 800a04e <_raise_r+0x1e>
 800a048:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a04c:	b94b      	cbnz	r3, 800a062 <_raise_r+0x32>
 800a04e:	4620      	mov	r0, r4
 800a050:	f000 f830 	bl	800a0b4 <_getpid_r>
 800a054:	462a      	mov	r2, r5
 800a056:	4601      	mov	r1, r0
 800a058:	4620      	mov	r0, r4
 800a05a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a05e:	f000 b817 	b.w	800a090 <_kill_r>
 800a062:	2b01      	cmp	r3, #1
 800a064:	d00a      	beq.n	800a07c <_raise_r+0x4c>
 800a066:	1c59      	adds	r1, r3, #1
 800a068:	d103      	bne.n	800a072 <_raise_r+0x42>
 800a06a:	2316      	movs	r3, #22
 800a06c:	6003      	str	r3, [r0, #0]
 800a06e:	2001      	movs	r0, #1
 800a070:	e7e7      	b.n	800a042 <_raise_r+0x12>
 800a072:	2400      	movs	r4, #0
 800a074:	4628      	mov	r0, r5
 800a076:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a07a:	4798      	blx	r3
 800a07c:	2000      	movs	r0, #0
 800a07e:	e7e0      	b.n	800a042 <_raise_r+0x12>

0800a080 <raise>:
 800a080:	4b02      	ldr	r3, [pc, #8]	; (800a08c <raise+0xc>)
 800a082:	4601      	mov	r1, r0
 800a084:	6818      	ldr	r0, [r3, #0]
 800a086:	f7ff bfd3 	b.w	800a030 <_raise_r>
 800a08a:	bf00      	nop
 800a08c:	20000020 	.word	0x20000020

0800a090 <_kill_r>:
 800a090:	b538      	push	{r3, r4, r5, lr}
 800a092:	2300      	movs	r3, #0
 800a094:	4d06      	ldr	r5, [pc, #24]	; (800a0b0 <_kill_r+0x20>)
 800a096:	4604      	mov	r4, r0
 800a098:	4608      	mov	r0, r1
 800a09a:	4611      	mov	r1, r2
 800a09c:	602b      	str	r3, [r5, #0]
 800a09e:	f7f7 fa5e 	bl	800155e <_kill>
 800a0a2:	1c43      	adds	r3, r0, #1
 800a0a4:	d102      	bne.n	800a0ac <_kill_r+0x1c>
 800a0a6:	682b      	ldr	r3, [r5, #0]
 800a0a8:	b103      	cbz	r3, 800a0ac <_kill_r+0x1c>
 800a0aa:	6023      	str	r3, [r4, #0]
 800a0ac:	bd38      	pop	{r3, r4, r5, pc}
 800a0ae:	bf00      	nop
 800a0b0:	20001540 	.word	0x20001540

0800a0b4 <_getpid_r>:
 800a0b4:	f7f7 ba4c 	b.w	8001550 <_getpid>

0800a0b8 <__sread>:
 800a0b8:	b510      	push	{r4, lr}
 800a0ba:	460c      	mov	r4, r1
 800a0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0c0:	f000 f894 	bl	800a1ec <_read_r>
 800a0c4:	2800      	cmp	r0, #0
 800a0c6:	bfab      	itete	ge
 800a0c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a0ca:	89a3      	ldrhlt	r3, [r4, #12]
 800a0cc:	181b      	addge	r3, r3, r0
 800a0ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a0d2:	bfac      	ite	ge
 800a0d4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a0d6:	81a3      	strhlt	r3, [r4, #12]
 800a0d8:	bd10      	pop	{r4, pc}

0800a0da <__swrite>:
 800a0da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0de:	461f      	mov	r7, r3
 800a0e0:	898b      	ldrh	r3, [r1, #12]
 800a0e2:	4605      	mov	r5, r0
 800a0e4:	05db      	lsls	r3, r3, #23
 800a0e6:	460c      	mov	r4, r1
 800a0e8:	4616      	mov	r6, r2
 800a0ea:	d505      	bpl.n	800a0f8 <__swrite+0x1e>
 800a0ec:	2302      	movs	r3, #2
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0f4:	f000 f868 	bl	800a1c8 <_lseek_r>
 800a0f8:	89a3      	ldrh	r3, [r4, #12]
 800a0fa:	4632      	mov	r2, r6
 800a0fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a100:	81a3      	strh	r3, [r4, #12]
 800a102:	4628      	mov	r0, r5
 800a104:	463b      	mov	r3, r7
 800a106:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a10a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a10e:	f000 b817 	b.w	800a140 <_write_r>

0800a112 <__sseek>:
 800a112:	b510      	push	{r4, lr}
 800a114:	460c      	mov	r4, r1
 800a116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a11a:	f000 f855 	bl	800a1c8 <_lseek_r>
 800a11e:	1c43      	adds	r3, r0, #1
 800a120:	89a3      	ldrh	r3, [r4, #12]
 800a122:	bf15      	itete	ne
 800a124:	6560      	strne	r0, [r4, #84]	; 0x54
 800a126:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a12a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a12e:	81a3      	strheq	r3, [r4, #12]
 800a130:	bf18      	it	ne
 800a132:	81a3      	strhne	r3, [r4, #12]
 800a134:	bd10      	pop	{r4, pc}

0800a136 <__sclose>:
 800a136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a13a:	f000 b813 	b.w	800a164 <_close_r>
	...

0800a140 <_write_r>:
 800a140:	b538      	push	{r3, r4, r5, lr}
 800a142:	4604      	mov	r4, r0
 800a144:	4608      	mov	r0, r1
 800a146:	4611      	mov	r1, r2
 800a148:	2200      	movs	r2, #0
 800a14a:	4d05      	ldr	r5, [pc, #20]	; (800a160 <_write_r+0x20>)
 800a14c:	602a      	str	r2, [r5, #0]
 800a14e:	461a      	mov	r2, r3
 800a150:	f7f7 fa3c 	bl	80015cc <_write>
 800a154:	1c43      	adds	r3, r0, #1
 800a156:	d102      	bne.n	800a15e <_write_r+0x1e>
 800a158:	682b      	ldr	r3, [r5, #0]
 800a15a:	b103      	cbz	r3, 800a15e <_write_r+0x1e>
 800a15c:	6023      	str	r3, [r4, #0]
 800a15e:	bd38      	pop	{r3, r4, r5, pc}
 800a160:	20001540 	.word	0x20001540

0800a164 <_close_r>:
 800a164:	b538      	push	{r3, r4, r5, lr}
 800a166:	2300      	movs	r3, #0
 800a168:	4d05      	ldr	r5, [pc, #20]	; (800a180 <_close_r+0x1c>)
 800a16a:	4604      	mov	r4, r0
 800a16c:	4608      	mov	r0, r1
 800a16e:	602b      	str	r3, [r5, #0]
 800a170:	f7f7 fa48 	bl	8001604 <_close>
 800a174:	1c43      	adds	r3, r0, #1
 800a176:	d102      	bne.n	800a17e <_close_r+0x1a>
 800a178:	682b      	ldr	r3, [r5, #0]
 800a17a:	b103      	cbz	r3, 800a17e <_close_r+0x1a>
 800a17c:	6023      	str	r3, [r4, #0]
 800a17e:	bd38      	pop	{r3, r4, r5, pc}
 800a180:	20001540 	.word	0x20001540

0800a184 <_fstat_r>:
 800a184:	b538      	push	{r3, r4, r5, lr}
 800a186:	2300      	movs	r3, #0
 800a188:	4d06      	ldr	r5, [pc, #24]	; (800a1a4 <_fstat_r+0x20>)
 800a18a:	4604      	mov	r4, r0
 800a18c:	4608      	mov	r0, r1
 800a18e:	4611      	mov	r1, r2
 800a190:	602b      	str	r3, [r5, #0]
 800a192:	f7f7 fa42 	bl	800161a <_fstat>
 800a196:	1c43      	adds	r3, r0, #1
 800a198:	d102      	bne.n	800a1a0 <_fstat_r+0x1c>
 800a19a:	682b      	ldr	r3, [r5, #0]
 800a19c:	b103      	cbz	r3, 800a1a0 <_fstat_r+0x1c>
 800a19e:	6023      	str	r3, [r4, #0]
 800a1a0:	bd38      	pop	{r3, r4, r5, pc}
 800a1a2:	bf00      	nop
 800a1a4:	20001540 	.word	0x20001540

0800a1a8 <_isatty_r>:
 800a1a8:	b538      	push	{r3, r4, r5, lr}
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	4d05      	ldr	r5, [pc, #20]	; (800a1c4 <_isatty_r+0x1c>)
 800a1ae:	4604      	mov	r4, r0
 800a1b0:	4608      	mov	r0, r1
 800a1b2:	602b      	str	r3, [r5, #0]
 800a1b4:	f7f7 fa40 	bl	8001638 <_isatty>
 800a1b8:	1c43      	adds	r3, r0, #1
 800a1ba:	d102      	bne.n	800a1c2 <_isatty_r+0x1a>
 800a1bc:	682b      	ldr	r3, [r5, #0]
 800a1be:	b103      	cbz	r3, 800a1c2 <_isatty_r+0x1a>
 800a1c0:	6023      	str	r3, [r4, #0]
 800a1c2:	bd38      	pop	{r3, r4, r5, pc}
 800a1c4:	20001540 	.word	0x20001540

0800a1c8 <_lseek_r>:
 800a1c8:	b538      	push	{r3, r4, r5, lr}
 800a1ca:	4604      	mov	r4, r0
 800a1cc:	4608      	mov	r0, r1
 800a1ce:	4611      	mov	r1, r2
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	4d05      	ldr	r5, [pc, #20]	; (800a1e8 <_lseek_r+0x20>)
 800a1d4:	602a      	str	r2, [r5, #0]
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	f7f7 fa38 	bl	800164c <_lseek>
 800a1dc:	1c43      	adds	r3, r0, #1
 800a1de:	d102      	bne.n	800a1e6 <_lseek_r+0x1e>
 800a1e0:	682b      	ldr	r3, [r5, #0]
 800a1e2:	b103      	cbz	r3, 800a1e6 <_lseek_r+0x1e>
 800a1e4:	6023      	str	r3, [r4, #0]
 800a1e6:	bd38      	pop	{r3, r4, r5, pc}
 800a1e8:	20001540 	.word	0x20001540

0800a1ec <_read_r>:
 800a1ec:	b538      	push	{r3, r4, r5, lr}
 800a1ee:	4604      	mov	r4, r0
 800a1f0:	4608      	mov	r0, r1
 800a1f2:	4611      	mov	r1, r2
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	4d05      	ldr	r5, [pc, #20]	; (800a20c <_read_r+0x20>)
 800a1f8:	602a      	str	r2, [r5, #0]
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	f7f7 f9c9 	bl	8001592 <_read>
 800a200:	1c43      	adds	r3, r0, #1
 800a202:	d102      	bne.n	800a20a <_read_r+0x1e>
 800a204:	682b      	ldr	r3, [r5, #0]
 800a206:	b103      	cbz	r3, 800a20a <_read_r+0x1e>
 800a208:	6023      	str	r3, [r4, #0]
 800a20a:	bd38      	pop	{r3, r4, r5, pc}
 800a20c:	20001540 	.word	0x20001540

0800a210 <_init>:
 800a210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a212:	bf00      	nop
 800a214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a216:	bc08      	pop	{r3}
 800a218:	469e      	mov	lr, r3
 800a21a:	4770      	bx	lr

0800a21c <_fini>:
 800a21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a21e:	bf00      	nop
 800a220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a222:	bc08      	pop	{r3}
 800a224:	469e      	mov	lr, r3
 800a226:	4770      	bx	lr
