/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/g975_efec_i7_v2_0_17
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap g975_efec_i7_v2_0_17 /home/feilong/Storages/fpga/000_vivado_sim_linux32/g975_efec_i7_v2_0_17
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work g975_efec_i7_v2_0_17 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/g975_efec_i7_v2_0_17/.cxl.vhdl.g975_efec_i7_v2_0_17.g975_efec_i7_v2_0_17.lin64.cmf
