Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sun Jun  1 17:07:42 2014
| Host         : ganymede running 64-bit Ubuntu 12.04.3 LTS
| Command      : report_timing -file ./report/lloyds_kernel_top_timing_synth.rpt
| Design       : lloyds_kernel_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
-----------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 2.346ns (33.131%)  route 4.735ns (66.869%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1123, unset)         0.973     0.973    grp_load_centres_buffer_fu_337/ap_clk
                                                                      r  grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm_reg[1]/Q
                         net (fo=18, unplaced)        1.022     2.513    grp_load_centres_buffer_fu_337/n_3_FSM_onehot_ap_CS_fsm_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.808 r  grp_load_centres_buffer_fu_337/master_portB_req_write_INST_0_i_1/O
                         net (fo=75, unplaced)        0.511     3.319    grp_load_centres_buffer_fu_337/n_3_master_portB_req_write_INST_0_i_1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.443 r  grp_load_centres_buffer_fu_337/ap_reg_ppiten_pp0_it0_i_24/O
                         net (fo=1, unplaced)         1.103     4.546    grp_load_centres_buffer_fu_337/n_3_ap_reg_ppiten_pp0_it0_i_24
                         LUT6 (Prop_lut6_I1_O)        0.124     4.670 r  grp_load_centres_buffer_fu_337/ap_reg_ppiten_pp0_it0_i_13/O
                         net (fo=1, unplaced)         0.000     4.670    grp_load_centres_buffer_fu_337/n_3_ap_reg_ppiten_pp0_it0_i_13
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.203 r  grp_load_centres_buffer_fu_337/ap_reg_ppiten_pp0_it0_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     5.212    grp_load_centres_buffer_fu_337/n_3_ap_reg_ppiten_pp0_it0_reg_i_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.329 r  grp_load_centres_buffer_fu_337/ap_reg_ppiten_pp0_it0_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.329    grp_load_centres_buffer_fu_337/n_3_ap_reg_ppiten_pp0_it0_reg_i_3
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     5.508 f  grp_load_centres_buffer_fu_337/ap_reg_ppiten_pp0_it0_reg_i_2/CO[1]
                         net (fo=7, unplaced)         0.634     6.142    grp_load_centres_buffer_fu_337/n_5_ap_reg_ppiten_pp0_it0_reg_i_2
                         LUT6 (Prop_lut6_I3_O)        0.332     6.474 f  grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm[2]_i_2/O
                         net (fo=2, unplaced)         1.122     7.596    grp_load_centres_buffer_fu_337/n_3_FSM_onehot_ap_CS_fsm[2]_i_2
                         LUT5 (Prop_lut5_I0_O)        0.124     7.720 r  grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm[1]_i_1/O
                         net (fo=1, unplaced)         0.334     8.054    grp_load_centres_buffer_fu_337/n_3_FSM_onehot_ap_CS_fsm[1]_i_1
                         FDRE                                         r  grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=1123, unset)         0.924    10.924    grp_load_centres_buffer_fu_337/ap_clk
                                                                      r  grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  2.819    




