# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 496 \
    name matrix_e3x3_stream_o_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename matrix_e3x3_stream_o_V \
    op interface \
    ports { matrix_e3x3_stream_o_V_address0 { O 6 vector } matrix_e3x3_stream_o_V_ce0 { O 1 bit } matrix_e3x3_stream_o_V_we0 { O 1 bit } matrix_e3x3_stream_o_V_d0 { O 16 vector } matrix_e3x3_stream_o_V_q0 { I 16 vector } matrix_e3x3_stream_o_V_address1 { O 6 vector } matrix_e3x3_stream_o_V_ce1 { O 1 bit } matrix_e3x3_stream_o_V_we1 { O 1 bit } matrix_e3x3_stream_o_V_d1 { O 16 vector } matrix_e3x3_stream_o_V_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_e3x3_stream_o_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name matrix_e1x1_stream_o_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_0_V \
    op interface \
    ports { matrix_e1x1_stream_o_0_V_dout { I 16 vector } matrix_e1x1_stream_o_0_V_empty_n { I 1 bit } matrix_e1x1_stream_o_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name matrix_e1x1_stream_o_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_1_V \
    op interface \
    ports { matrix_e1x1_stream_o_1_V_dout { I 16 vector } matrix_e1x1_stream_o_1_V_empty_n { I 1 bit } matrix_e1x1_stream_o_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name matrix_e1x1_stream_o_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_2_V \
    op interface \
    ports { matrix_e1x1_stream_o_2_V_dout { I 16 vector } matrix_e1x1_stream_o_2_V_empty_n { I 1 bit } matrix_e1x1_stream_o_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name matrix_e1x1_stream_o_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_3_V \
    op interface \
    ports { matrix_e1x1_stream_o_3_V_dout { I 16 vector } matrix_e1x1_stream_o_3_V_empty_n { I 1 bit } matrix_e1x1_stream_o_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name matrix_e1x1_stream_o_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_4_V \
    op interface \
    ports { matrix_e1x1_stream_o_4_V_dout { I 16 vector } matrix_e1x1_stream_o_4_V_empty_n { I 1 bit } matrix_e1x1_stream_o_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name matrix_e1x1_stream_o_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_5_V \
    op interface \
    ports { matrix_e1x1_stream_o_5_V_dout { I 16 vector } matrix_e1x1_stream_o_5_V_empty_n { I 1 bit } matrix_e1x1_stream_o_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name matrix_e1x1_stream_o_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_6_V \
    op interface \
    ports { matrix_e1x1_stream_o_6_V_dout { I 16 vector } matrix_e1x1_stream_o_6_V_empty_n { I 1 bit } matrix_e1x1_stream_o_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name matrix_e1x1_stream_o_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_7_V \
    op interface \
    ports { matrix_e1x1_stream_o_7_V_dout { I 16 vector } matrix_e1x1_stream_o_7_V_empty_n { I 1 bit } matrix_e1x1_stream_o_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name matrix_e1x1_stream_o_8_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_8_V \
    op interface \
    ports { matrix_e1x1_stream_o_8_V_dout { I 16 vector } matrix_e1x1_stream_o_8_V_empty_n { I 1 bit } matrix_e1x1_stream_o_8_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name matrix_e1x1_stream_o_9_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_9_V \
    op interface \
    ports { matrix_e1x1_stream_o_9_V_dout { I 16 vector } matrix_e1x1_stream_o_9_V_empty_n { I 1 bit } matrix_e1x1_stream_o_9_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name matrix_e1x1_stream_o_10_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_10_V \
    op interface \
    ports { matrix_e1x1_stream_o_10_V_dout { I 16 vector } matrix_e1x1_stream_o_10_V_empty_n { I 1 bit } matrix_e1x1_stream_o_10_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name matrix_e1x1_stream_o_11_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_11_V \
    op interface \
    ports { matrix_e1x1_stream_o_11_V_dout { I 16 vector } matrix_e1x1_stream_o_11_V_empty_n { I 1 bit } matrix_e1x1_stream_o_11_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name matrix_e1x1_stream_o_12_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_12_V \
    op interface \
    ports { matrix_e1x1_stream_o_12_V_dout { I 16 vector } matrix_e1x1_stream_o_12_V_empty_n { I 1 bit } matrix_e1x1_stream_o_12_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name matrix_e1x1_stream_o_13_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_13_V \
    op interface \
    ports { matrix_e1x1_stream_o_13_V_dout { I 16 vector } matrix_e1x1_stream_o_13_V_empty_n { I 1 bit } matrix_e1x1_stream_o_13_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name matrix_e1x1_stream_o_14_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_14_V \
    op interface \
    ports { matrix_e1x1_stream_o_14_V_dout { I 16 vector } matrix_e1x1_stream_o_14_V_empty_n { I 1 bit } matrix_e1x1_stream_o_14_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name matrix_e1x1_stream_o_15_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_15_V \
    op interface \
    ports { matrix_e1x1_stream_o_15_V_dout { I 16 vector } matrix_e1x1_stream_o_15_V_empty_n { I 1 bit } matrix_e1x1_stream_o_15_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name matrix_e1x1_stream_o_16_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_16_V \
    op interface \
    ports { matrix_e1x1_stream_o_16_V_dout { I 16 vector } matrix_e1x1_stream_o_16_V_empty_n { I 1 bit } matrix_e1x1_stream_o_16_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name matrix_e1x1_stream_o_17_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_17_V \
    op interface \
    ports { matrix_e1x1_stream_o_17_V_dout { I 16 vector } matrix_e1x1_stream_o_17_V_empty_n { I 1 bit } matrix_e1x1_stream_o_17_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name matrix_e1x1_stream_o_18_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_18_V \
    op interface \
    ports { matrix_e1x1_stream_o_18_V_dout { I 16 vector } matrix_e1x1_stream_o_18_V_empty_n { I 1 bit } matrix_e1x1_stream_o_18_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name matrix_e1x1_stream_o_19_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_19_V \
    op interface \
    ports { matrix_e1x1_stream_o_19_V_dout { I 16 vector } matrix_e1x1_stream_o_19_V_empty_n { I 1 bit } matrix_e1x1_stream_o_19_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name matrix_e1x1_stream_o_20_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_20_V \
    op interface \
    ports { matrix_e1x1_stream_o_20_V_dout { I 16 vector } matrix_e1x1_stream_o_20_V_empty_n { I 1 bit } matrix_e1x1_stream_o_20_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name matrix_e1x1_stream_o_21_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_21_V \
    op interface \
    ports { matrix_e1x1_stream_o_21_V_dout { I 16 vector } matrix_e1x1_stream_o_21_V_empty_n { I 1 bit } matrix_e1x1_stream_o_21_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name matrix_e1x1_stream_o_22_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_22_V \
    op interface \
    ports { matrix_e1x1_stream_o_22_V_dout { I 16 vector } matrix_e1x1_stream_o_22_V_empty_n { I 1 bit } matrix_e1x1_stream_o_22_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name matrix_e1x1_stream_o_23_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_23_V \
    op interface \
    ports { matrix_e1x1_stream_o_23_V_dout { I 16 vector } matrix_e1x1_stream_o_23_V_empty_n { I 1 bit } matrix_e1x1_stream_o_23_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name matrix_e1x1_stream_o_24_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_24_V \
    op interface \
    ports { matrix_e1x1_stream_o_24_V_dout { I 16 vector } matrix_e1x1_stream_o_24_V_empty_n { I 1 bit } matrix_e1x1_stream_o_24_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name matrix_e1x1_stream_o_25_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_25_V \
    op interface \
    ports { matrix_e1x1_stream_o_25_V_dout { I 16 vector } matrix_e1x1_stream_o_25_V_empty_n { I 1 bit } matrix_e1x1_stream_o_25_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name matrix_e1x1_stream_o_26_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_26_V \
    op interface \
    ports { matrix_e1x1_stream_o_26_V_dout { I 16 vector } matrix_e1x1_stream_o_26_V_empty_n { I 1 bit } matrix_e1x1_stream_o_26_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name matrix_e1x1_stream_o_27_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_27_V \
    op interface \
    ports { matrix_e1x1_stream_o_27_V_dout { I 16 vector } matrix_e1x1_stream_o_27_V_empty_n { I 1 bit } matrix_e1x1_stream_o_27_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name matrix_e1x1_stream_o_28_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_28_V \
    op interface \
    ports { matrix_e1x1_stream_o_28_V_dout { I 16 vector } matrix_e1x1_stream_o_28_V_empty_n { I 1 bit } matrix_e1x1_stream_o_28_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name matrix_e1x1_stream_o_29_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_29_V \
    op interface \
    ports { matrix_e1x1_stream_o_29_V_dout { I 16 vector } matrix_e1x1_stream_o_29_V_empty_n { I 1 bit } matrix_e1x1_stream_o_29_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name matrix_e1x1_stream_o_30_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_30_V \
    op interface \
    ports { matrix_e1x1_stream_o_30_V_dout { I 16 vector } matrix_e1x1_stream_o_30_V_empty_n { I 1 bit } matrix_e1x1_stream_o_30_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name matrix_e1x1_stream_o_31_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_31_V \
    op interface \
    ports { matrix_e1x1_stream_o_31_V_dout { I 16 vector } matrix_e1x1_stream_o_31_V_empty_n { I 1 bit } matrix_e1x1_stream_o_31_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name matrix_e1x1_stream_o_32_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_32_V \
    op interface \
    ports { matrix_e1x1_stream_o_32_V_dout { I 16 vector } matrix_e1x1_stream_o_32_V_empty_n { I 1 bit } matrix_e1x1_stream_o_32_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name matrix_e1x1_stream_o_33_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_33_V \
    op interface \
    ports { matrix_e1x1_stream_o_33_V_dout { I 16 vector } matrix_e1x1_stream_o_33_V_empty_n { I 1 bit } matrix_e1x1_stream_o_33_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name matrix_e1x1_stream_o_34_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_34_V \
    op interface \
    ports { matrix_e1x1_stream_o_34_V_dout { I 16 vector } matrix_e1x1_stream_o_34_V_empty_n { I 1 bit } matrix_e1x1_stream_o_34_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name matrix_e1x1_stream_o_35_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_35_V \
    op interface \
    ports { matrix_e1x1_stream_o_35_V_dout { I 16 vector } matrix_e1x1_stream_o_35_V_empty_n { I 1 bit } matrix_e1x1_stream_o_35_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name matrix_e1x1_stream_o_36_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_36_V \
    op interface \
    ports { matrix_e1x1_stream_o_36_V_dout { I 16 vector } matrix_e1x1_stream_o_36_V_empty_n { I 1 bit } matrix_e1x1_stream_o_36_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name matrix_e1x1_stream_o_37_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_37_V \
    op interface \
    ports { matrix_e1x1_stream_o_37_V_dout { I 16 vector } matrix_e1x1_stream_o_37_V_empty_n { I 1 bit } matrix_e1x1_stream_o_37_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name matrix_e1x1_stream_o_38_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_38_V \
    op interface \
    ports { matrix_e1x1_stream_o_38_V_dout { I 16 vector } matrix_e1x1_stream_o_38_V_empty_n { I 1 bit } matrix_e1x1_stream_o_38_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name matrix_e1x1_stream_o_39_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_39_V \
    op interface \
    ports { matrix_e1x1_stream_o_39_V_dout { I 16 vector } matrix_e1x1_stream_o_39_V_empty_n { I 1 bit } matrix_e1x1_stream_o_39_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name matrix_e1x1_stream_o_40_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_40_V \
    op interface \
    ports { matrix_e1x1_stream_o_40_V_dout { I 16 vector } matrix_e1x1_stream_o_40_V_empty_n { I 1 bit } matrix_e1x1_stream_o_40_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name matrix_e1x1_stream_o_41_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_41_V \
    op interface \
    ports { matrix_e1x1_stream_o_41_V_dout { I 16 vector } matrix_e1x1_stream_o_41_V_empty_n { I 1 bit } matrix_e1x1_stream_o_41_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name matrix_e1x1_stream_o_42_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_42_V \
    op interface \
    ports { matrix_e1x1_stream_o_42_V_dout { I 16 vector } matrix_e1x1_stream_o_42_V_empty_n { I 1 bit } matrix_e1x1_stream_o_42_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name matrix_e1x1_stream_o_43_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_43_V \
    op interface \
    ports { matrix_e1x1_stream_o_43_V_dout { I 16 vector } matrix_e1x1_stream_o_43_V_empty_n { I 1 bit } matrix_e1x1_stream_o_43_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name matrix_e1x1_stream_o_44_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_44_V \
    op interface \
    ports { matrix_e1x1_stream_o_44_V_dout { I 16 vector } matrix_e1x1_stream_o_44_V_empty_n { I 1 bit } matrix_e1x1_stream_o_44_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name matrix_e1x1_stream_o_45_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_45_V \
    op interface \
    ports { matrix_e1x1_stream_o_45_V_dout { I 16 vector } matrix_e1x1_stream_o_45_V_empty_n { I 1 bit } matrix_e1x1_stream_o_45_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name matrix_e1x1_stream_o_46_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_46_V \
    op interface \
    ports { matrix_e1x1_stream_o_46_V_dout { I 16 vector } matrix_e1x1_stream_o_46_V_empty_n { I 1 bit } matrix_e1x1_stream_o_46_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name matrix_e1x1_stream_o_47_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_47_V \
    op interface \
    ports { matrix_e1x1_stream_o_47_V_dout { I 16 vector } matrix_e1x1_stream_o_47_V_empty_n { I 1 bit } matrix_e1x1_stream_o_47_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name matrix_e1x1_stream_o_48_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_48_V \
    op interface \
    ports { matrix_e1x1_stream_o_48_V_dout { I 16 vector } matrix_e1x1_stream_o_48_V_empty_n { I 1 bit } matrix_e1x1_stream_o_48_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name matrix_e1x1_stream_o_49_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_49_V \
    op interface \
    ports { matrix_e1x1_stream_o_49_V_dout { I 16 vector } matrix_e1x1_stream_o_49_V_empty_n { I 1 bit } matrix_e1x1_stream_o_49_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name matrix_e1x1_stream_o_50_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_50_V \
    op interface \
    ports { matrix_e1x1_stream_o_50_V_dout { I 16 vector } matrix_e1x1_stream_o_50_V_empty_n { I 1 bit } matrix_e1x1_stream_o_50_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name matrix_e1x1_stream_o_51_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_51_V \
    op interface \
    ports { matrix_e1x1_stream_o_51_V_dout { I 16 vector } matrix_e1x1_stream_o_51_V_empty_n { I 1 bit } matrix_e1x1_stream_o_51_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name matrix_e1x1_stream_o_52_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_52_V \
    op interface \
    ports { matrix_e1x1_stream_o_52_V_dout { I 16 vector } matrix_e1x1_stream_o_52_V_empty_n { I 1 bit } matrix_e1x1_stream_o_52_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name matrix_e1x1_stream_o_53_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_53_V \
    op interface \
    ports { matrix_e1x1_stream_o_53_V_dout { I 16 vector } matrix_e1x1_stream_o_53_V_empty_n { I 1 bit } matrix_e1x1_stream_o_53_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name matrix_e1x1_stream_o_54_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_54_V \
    op interface \
    ports { matrix_e1x1_stream_o_54_V_dout { I 16 vector } matrix_e1x1_stream_o_54_V_empty_n { I 1 bit } matrix_e1x1_stream_o_54_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name matrix_e1x1_stream_o_55_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_55_V \
    op interface \
    ports { matrix_e1x1_stream_o_55_V_dout { I 16 vector } matrix_e1x1_stream_o_55_V_empty_n { I 1 bit } matrix_e1x1_stream_o_55_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name matrix_e1x1_stream_o_56_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_56_V \
    op interface \
    ports { matrix_e1x1_stream_o_56_V_dout { I 16 vector } matrix_e1x1_stream_o_56_V_empty_n { I 1 bit } matrix_e1x1_stream_o_56_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name matrix_e1x1_stream_o_57_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_57_V \
    op interface \
    ports { matrix_e1x1_stream_o_57_V_dout { I 16 vector } matrix_e1x1_stream_o_57_V_empty_n { I 1 bit } matrix_e1x1_stream_o_57_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name matrix_e1x1_stream_o_58_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_58_V \
    op interface \
    ports { matrix_e1x1_stream_o_58_V_dout { I 16 vector } matrix_e1x1_stream_o_58_V_empty_n { I 1 bit } matrix_e1x1_stream_o_58_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name matrix_e1x1_stream_o_59_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_59_V \
    op interface \
    ports { matrix_e1x1_stream_o_59_V_dout { I 16 vector } matrix_e1x1_stream_o_59_V_empty_n { I 1 bit } matrix_e1x1_stream_o_59_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name matrix_e1x1_stream_o_60_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_60_V \
    op interface \
    ports { matrix_e1x1_stream_o_60_V_dout { I 16 vector } matrix_e1x1_stream_o_60_V_empty_n { I 1 bit } matrix_e1x1_stream_o_60_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name matrix_e1x1_stream_o_61_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_61_V \
    op interface \
    ports { matrix_e1x1_stream_o_61_V_dout { I 16 vector } matrix_e1x1_stream_o_61_V_empty_n { I 1 bit } matrix_e1x1_stream_o_61_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name matrix_e1x1_stream_o_62_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_62_V \
    op interface \
    ports { matrix_e1x1_stream_o_62_V_dout { I 16 vector } matrix_e1x1_stream_o_62_V_empty_n { I 1 bit } matrix_e1x1_stream_o_62_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name matrix_e1x1_stream_o_63_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_e1x1_stream_o_63_V \
    op interface \
    ports { matrix_e1x1_stream_o_63_V_dout { I 16 vector } matrix_e1x1_stream_o_63_V_empty_n { I 1 bit } matrix_e1x1_stream_o_63_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name matrix_o_0_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_0_V \
    op interface \
    ports { matrix_o_0_V_din { O 16 vector } matrix_o_0_V_full_n { I 1 bit } matrix_o_0_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name matrix_o_1_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_1_V \
    op interface \
    ports { matrix_o_1_V_din { O 16 vector } matrix_o_1_V_full_n { I 1 bit } matrix_o_1_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name matrix_o_2_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_2_V \
    op interface \
    ports { matrix_o_2_V_din { O 16 vector } matrix_o_2_V_full_n { I 1 bit } matrix_o_2_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name matrix_o_3_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_3_V \
    op interface \
    ports { matrix_o_3_V_din { O 16 vector } matrix_o_3_V_full_n { I 1 bit } matrix_o_3_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name matrix_o_4_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_4_V \
    op interface \
    ports { matrix_o_4_V_din { O 16 vector } matrix_o_4_V_full_n { I 1 bit } matrix_o_4_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name matrix_o_5_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_5_V \
    op interface \
    ports { matrix_o_5_V_din { O 16 vector } matrix_o_5_V_full_n { I 1 bit } matrix_o_5_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name matrix_o_6_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_6_V \
    op interface \
    ports { matrix_o_6_V_din { O 16 vector } matrix_o_6_V_full_n { I 1 bit } matrix_o_6_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name matrix_o_7_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_7_V \
    op interface \
    ports { matrix_o_7_V_din { O 16 vector } matrix_o_7_V_full_n { I 1 bit } matrix_o_7_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 505 \
    name matrix_o_8_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_8_V \
    op interface \
    ports { matrix_o_8_V_din { O 16 vector } matrix_o_8_V_full_n { I 1 bit } matrix_o_8_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 506 \
    name matrix_o_9_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_9_V \
    op interface \
    ports { matrix_o_9_V_din { O 16 vector } matrix_o_9_V_full_n { I 1 bit } matrix_o_9_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 507 \
    name matrix_o_10_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_10_V \
    op interface \
    ports { matrix_o_10_V_din { O 16 vector } matrix_o_10_V_full_n { I 1 bit } matrix_o_10_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 508 \
    name matrix_o_11_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_11_V \
    op interface \
    ports { matrix_o_11_V_din { O 16 vector } matrix_o_11_V_full_n { I 1 bit } matrix_o_11_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 509 \
    name matrix_o_12_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_12_V \
    op interface \
    ports { matrix_o_12_V_din { O 16 vector } matrix_o_12_V_full_n { I 1 bit } matrix_o_12_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 510 \
    name matrix_o_13_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_13_V \
    op interface \
    ports { matrix_o_13_V_din { O 16 vector } matrix_o_13_V_full_n { I 1 bit } matrix_o_13_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 511 \
    name matrix_o_14_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_14_V \
    op interface \
    ports { matrix_o_14_V_din { O 16 vector } matrix_o_14_V_full_n { I 1 bit } matrix_o_14_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 512 \
    name matrix_o_15_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_15_V \
    op interface \
    ports { matrix_o_15_V_din { O 16 vector } matrix_o_15_V_full_n { I 1 bit } matrix_o_15_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 513 \
    name matrix_o_16_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_16_V \
    op interface \
    ports { matrix_o_16_V_din { O 16 vector } matrix_o_16_V_full_n { I 1 bit } matrix_o_16_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 514 \
    name matrix_o_17_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_17_V \
    op interface \
    ports { matrix_o_17_V_din { O 16 vector } matrix_o_17_V_full_n { I 1 bit } matrix_o_17_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 515 \
    name matrix_o_18_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_18_V \
    op interface \
    ports { matrix_o_18_V_din { O 16 vector } matrix_o_18_V_full_n { I 1 bit } matrix_o_18_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 516 \
    name matrix_o_19_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_19_V \
    op interface \
    ports { matrix_o_19_V_din { O 16 vector } matrix_o_19_V_full_n { I 1 bit } matrix_o_19_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 517 \
    name matrix_o_20_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_20_V \
    op interface \
    ports { matrix_o_20_V_din { O 16 vector } matrix_o_20_V_full_n { I 1 bit } matrix_o_20_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 518 \
    name matrix_o_21_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_21_V \
    op interface \
    ports { matrix_o_21_V_din { O 16 vector } matrix_o_21_V_full_n { I 1 bit } matrix_o_21_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 519 \
    name matrix_o_22_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_22_V \
    op interface \
    ports { matrix_o_22_V_din { O 16 vector } matrix_o_22_V_full_n { I 1 bit } matrix_o_22_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 520 \
    name matrix_o_23_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_23_V \
    op interface \
    ports { matrix_o_23_V_din { O 16 vector } matrix_o_23_V_full_n { I 1 bit } matrix_o_23_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 521 \
    name matrix_o_24_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_24_V \
    op interface \
    ports { matrix_o_24_V_din { O 16 vector } matrix_o_24_V_full_n { I 1 bit } matrix_o_24_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 522 \
    name matrix_o_25_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_25_V \
    op interface \
    ports { matrix_o_25_V_din { O 16 vector } matrix_o_25_V_full_n { I 1 bit } matrix_o_25_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 523 \
    name matrix_o_26_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_26_V \
    op interface \
    ports { matrix_o_26_V_din { O 16 vector } matrix_o_26_V_full_n { I 1 bit } matrix_o_26_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 524 \
    name matrix_o_27_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_27_V \
    op interface \
    ports { matrix_o_27_V_din { O 16 vector } matrix_o_27_V_full_n { I 1 bit } matrix_o_27_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 525 \
    name matrix_o_28_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_28_V \
    op interface \
    ports { matrix_o_28_V_din { O 16 vector } matrix_o_28_V_full_n { I 1 bit } matrix_o_28_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 526 \
    name matrix_o_29_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_29_V \
    op interface \
    ports { matrix_o_29_V_din { O 16 vector } matrix_o_29_V_full_n { I 1 bit } matrix_o_29_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 527 \
    name matrix_o_30_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_30_V \
    op interface \
    ports { matrix_o_30_V_din { O 16 vector } matrix_o_30_V_full_n { I 1 bit } matrix_o_30_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 528 \
    name matrix_o_31_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_31_V \
    op interface \
    ports { matrix_o_31_V_din { O 16 vector } matrix_o_31_V_full_n { I 1 bit } matrix_o_31_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 529 \
    name matrix_o_32_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_32_V \
    op interface \
    ports { matrix_o_32_V_din { O 16 vector } matrix_o_32_V_full_n { I 1 bit } matrix_o_32_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 530 \
    name matrix_o_33_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_33_V \
    op interface \
    ports { matrix_o_33_V_din { O 16 vector } matrix_o_33_V_full_n { I 1 bit } matrix_o_33_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 531 \
    name matrix_o_34_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_34_V \
    op interface \
    ports { matrix_o_34_V_din { O 16 vector } matrix_o_34_V_full_n { I 1 bit } matrix_o_34_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 532 \
    name matrix_o_35_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_35_V \
    op interface \
    ports { matrix_o_35_V_din { O 16 vector } matrix_o_35_V_full_n { I 1 bit } matrix_o_35_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 533 \
    name matrix_o_36_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_36_V \
    op interface \
    ports { matrix_o_36_V_din { O 16 vector } matrix_o_36_V_full_n { I 1 bit } matrix_o_36_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 534 \
    name matrix_o_37_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_37_V \
    op interface \
    ports { matrix_o_37_V_din { O 16 vector } matrix_o_37_V_full_n { I 1 bit } matrix_o_37_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 535 \
    name matrix_o_38_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_38_V \
    op interface \
    ports { matrix_o_38_V_din { O 16 vector } matrix_o_38_V_full_n { I 1 bit } matrix_o_38_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 536 \
    name matrix_o_39_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_39_V \
    op interface \
    ports { matrix_o_39_V_din { O 16 vector } matrix_o_39_V_full_n { I 1 bit } matrix_o_39_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 537 \
    name matrix_o_40_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_40_V \
    op interface \
    ports { matrix_o_40_V_din { O 16 vector } matrix_o_40_V_full_n { I 1 bit } matrix_o_40_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 538 \
    name matrix_o_41_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_41_V \
    op interface \
    ports { matrix_o_41_V_din { O 16 vector } matrix_o_41_V_full_n { I 1 bit } matrix_o_41_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 539 \
    name matrix_o_42_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_42_V \
    op interface \
    ports { matrix_o_42_V_din { O 16 vector } matrix_o_42_V_full_n { I 1 bit } matrix_o_42_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 540 \
    name matrix_o_43_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_43_V \
    op interface \
    ports { matrix_o_43_V_din { O 16 vector } matrix_o_43_V_full_n { I 1 bit } matrix_o_43_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 541 \
    name matrix_o_44_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_44_V \
    op interface \
    ports { matrix_o_44_V_din { O 16 vector } matrix_o_44_V_full_n { I 1 bit } matrix_o_44_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 542 \
    name matrix_o_45_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_45_V \
    op interface \
    ports { matrix_o_45_V_din { O 16 vector } matrix_o_45_V_full_n { I 1 bit } matrix_o_45_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 543 \
    name matrix_o_46_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_46_V \
    op interface \
    ports { matrix_o_46_V_din { O 16 vector } matrix_o_46_V_full_n { I 1 bit } matrix_o_46_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 544 \
    name matrix_o_47_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_47_V \
    op interface \
    ports { matrix_o_47_V_din { O 16 vector } matrix_o_47_V_full_n { I 1 bit } matrix_o_47_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 545 \
    name matrix_o_48_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_48_V \
    op interface \
    ports { matrix_o_48_V_din { O 16 vector } matrix_o_48_V_full_n { I 1 bit } matrix_o_48_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 546 \
    name matrix_o_49_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_49_V \
    op interface \
    ports { matrix_o_49_V_din { O 16 vector } matrix_o_49_V_full_n { I 1 bit } matrix_o_49_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 547 \
    name matrix_o_50_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_50_V \
    op interface \
    ports { matrix_o_50_V_din { O 16 vector } matrix_o_50_V_full_n { I 1 bit } matrix_o_50_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 548 \
    name matrix_o_51_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_51_V \
    op interface \
    ports { matrix_o_51_V_din { O 16 vector } matrix_o_51_V_full_n { I 1 bit } matrix_o_51_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 549 \
    name matrix_o_52_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_52_V \
    op interface \
    ports { matrix_o_52_V_din { O 16 vector } matrix_o_52_V_full_n { I 1 bit } matrix_o_52_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 550 \
    name matrix_o_53_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_53_V \
    op interface \
    ports { matrix_o_53_V_din { O 16 vector } matrix_o_53_V_full_n { I 1 bit } matrix_o_53_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 551 \
    name matrix_o_54_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_54_V \
    op interface \
    ports { matrix_o_54_V_din { O 16 vector } matrix_o_54_V_full_n { I 1 bit } matrix_o_54_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 552 \
    name matrix_o_55_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_55_V \
    op interface \
    ports { matrix_o_55_V_din { O 16 vector } matrix_o_55_V_full_n { I 1 bit } matrix_o_55_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 553 \
    name matrix_o_56_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_56_V \
    op interface \
    ports { matrix_o_56_V_din { O 16 vector } matrix_o_56_V_full_n { I 1 bit } matrix_o_56_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 554 \
    name matrix_o_57_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_57_V \
    op interface \
    ports { matrix_o_57_V_din { O 16 vector } matrix_o_57_V_full_n { I 1 bit } matrix_o_57_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 555 \
    name matrix_o_58_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_58_V \
    op interface \
    ports { matrix_o_58_V_din { O 16 vector } matrix_o_58_V_full_n { I 1 bit } matrix_o_58_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 556 \
    name matrix_o_59_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_59_V \
    op interface \
    ports { matrix_o_59_V_din { O 16 vector } matrix_o_59_V_full_n { I 1 bit } matrix_o_59_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 557 \
    name matrix_o_60_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_60_V \
    op interface \
    ports { matrix_o_60_V_din { O 16 vector } matrix_o_60_V_full_n { I 1 bit } matrix_o_60_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 558 \
    name matrix_o_61_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_61_V \
    op interface \
    ports { matrix_o_61_V_din { O 16 vector } matrix_o_61_V_full_n { I 1 bit } matrix_o_61_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 559 \
    name matrix_o_62_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_62_V \
    op interface \
    ports { matrix_o_62_V_din { O 16 vector } matrix_o_62_V_full_n { I 1 bit } matrix_o_62_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 560 \
    name matrix_o_63_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_63_V \
    op interface \
    ports { matrix_o_63_V_din { O 16 vector } matrix_o_63_V_full_n { I 1 bit } matrix_o_63_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 561 \
    name matrix_o_64_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_64_V \
    op interface \
    ports { matrix_o_64_V_din { O 16 vector } matrix_o_64_V_full_n { I 1 bit } matrix_o_64_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 562 \
    name matrix_o_65_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_65_V \
    op interface \
    ports { matrix_o_65_V_din { O 16 vector } matrix_o_65_V_full_n { I 1 bit } matrix_o_65_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 563 \
    name matrix_o_66_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_66_V \
    op interface \
    ports { matrix_o_66_V_din { O 16 vector } matrix_o_66_V_full_n { I 1 bit } matrix_o_66_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 564 \
    name matrix_o_67_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_67_V \
    op interface \
    ports { matrix_o_67_V_din { O 16 vector } matrix_o_67_V_full_n { I 1 bit } matrix_o_67_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 565 \
    name matrix_o_68_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_68_V \
    op interface \
    ports { matrix_o_68_V_din { O 16 vector } matrix_o_68_V_full_n { I 1 bit } matrix_o_68_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 566 \
    name matrix_o_69_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_69_V \
    op interface \
    ports { matrix_o_69_V_din { O 16 vector } matrix_o_69_V_full_n { I 1 bit } matrix_o_69_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 567 \
    name matrix_o_70_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_70_V \
    op interface \
    ports { matrix_o_70_V_din { O 16 vector } matrix_o_70_V_full_n { I 1 bit } matrix_o_70_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 568 \
    name matrix_o_71_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_71_V \
    op interface \
    ports { matrix_o_71_V_din { O 16 vector } matrix_o_71_V_full_n { I 1 bit } matrix_o_71_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 569 \
    name matrix_o_72_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_72_V \
    op interface \
    ports { matrix_o_72_V_din { O 16 vector } matrix_o_72_V_full_n { I 1 bit } matrix_o_72_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 570 \
    name matrix_o_73_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_73_V \
    op interface \
    ports { matrix_o_73_V_din { O 16 vector } matrix_o_73_V_full_n { I 1 bit } matrix_o_73_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 571 \
    name matrix_o_74_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_74_V \
    op interface \
    ports { matrix_o_74_V_din { O 16 vector } matrix_o_74_V_full_n { I 1 bit } matrix_o_74_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 572 \
    name matrix_o_75_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_75_V \
    op interface \
    ports { matrix_o_75_V_din { O 16 vector } matrix_o_75_V_full_n { I 1 bit } matrix_o_75_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 573 \
    name matrix_o_76_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_76_V \
    op interface \
    ports { matrix_o_76_V_din { O 16 vector } matrix_o_76_V_full_n { I 1 bit } matrix_o_76_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 574 \
    name matrix_o_77_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_77_V \
    op interface \
    ports { matrix_o_77_V_din { O 16 vector } matrix_o_77_V_full_n { I 1 bit } matrix_o_77_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 575 \
    name matrix_o_78_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_78_V \
    op interface \
    ports { matrix_o_78_V_din { O 16 vector } matrix_o_78_V_full_n { I 1 bit } matrix_o_78_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 576 \
    name matrix_o_79_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_79_V \
    op interface \
    ports { matrix_o_79_V_din { O 16 vector } matrix_o_79_V_full_n { I 1 bit } matrix_o_79_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 577 \
    name matrix_o_80_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_80_V \
    op interface \
    ports { matrix_o_80_V_din { O 16 vector } matrix_o_80_V_full_n { I 1 bit } matrix_o_80_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 578 \
    name matrix_o_81_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_81_V \
    op interface \
    ports { matrix_o_81_V_din { O 16 vector } matrix_o_81_V_full_n { I 1 bit } matrix_o_81_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 579 \
    name matrix_o_82_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_82_V \
    op interface \
    ports { matrix_o_82_V_din { O 16 vector } matrix_o_82_V_full_n { I 1 bit } matrix_o_82_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 580 \
    name matrix_o_83_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_83_V \
    op interface \
    ports { matrix_o_83_V_din { O 16 vector } matrix_o_83_V_full_n { I 1 bit } matrix_o_83_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 581 \
    name matrix_o_84_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_84_V \
    op interface \
    ports { matrix_o_84_V_din { O 16 vector } matrix_o_84_V_full_n { I 1 bit } matrix_o_84_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name matrix_o_85_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_85_V \
    op interface \
    ports { matrix_o_85_V_din { O 16 vector } matrix_o_85_V_full_n { I 1 bit } matrix_o_85_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 583 \
    name matrix_o_86_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_86_V \
    op interface \
    ports { matrix_o_86_V_din { O 16 vector } matrix_o_86_V_full_n { I 1 bit } matrix_o_86_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 584 \
    name matrix_o_87_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_87_V \
    op interface \
    ports { matrix_o_87_V_din { O 16 vector } matrix_o_87_V_full_n { I 1 bit } matrix_o_87_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 585 \
    name matrix_o_88_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_88_V \
    op interface \
    ports { matrix_o_88_V_din { O 16 vector } matrix_o_88_V_full_n { I 1 bit } matrix_o_88_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 586 \
    name matrix_o_89_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_89_V \
    op interface \
    ports { matrix_o_89_V_din { O 16 vector } matrix_o_89_V_full_n { I 1 bit } matrix_o_89_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 587 \
    name matrix_o_90_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_90_V \
    op interface \
    ports { matrix_o_90_V_din { O 16 vector } matrix_o_90_V_full_n { I 1 bit } matrix_o_90_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 588 \
    name matrix_o_91_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_91_V \
    op interface \
    ports { matrix_o_91_V_din { O 16 vector } matrix_o_91_V_full_n { I 1 bit } matrix_o_91_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 589 \
    name matrix_o_92_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_92_V \
    op interface \
    ports { matrix_o_92_V_din { O 16 vector } matrix_o_92_V_full_n { I 1 bit } matrix_o_92_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 590 \
    name matrix_o_93_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_93_V \
    op interface \
    ports { matrix_o_93_V_din { O 16 vector } matrix_o_93_V_full_n { I 1 bit } matrix_o_93_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 591 \
    name matrix_o_94_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_94_V \
    op interface \
    ports { matrix_o_94_V_din { O 16 vector } matrix_o_94_V_full_n { I 1 bit } matrix_o_94_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 592 \
    name matrix_o_95_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_95_V \
    op interface \
    ports { matrix_o_95_V_din { O 16 vector } matrix_o_95_V_full_n { I 1 bit } matrix_o_95_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 593 \
    name matrix_o_96_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_96_V \
    op interface \
    ports { matrix_o_96_V_din { O 16 vector } matrix_o_96_V_full_n { I 1 bit } matrix_o_96_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 594 \
    name matrix_o_97_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_97_V \
    op interface \
    ports { matrix_o_97_V_din { O 16 vector } matrix_o_97_V_full_n { I 1 bit } matrix_o_97_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 595 \
    name matrix_o_98_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_98_V \
    op interface \
    ports { matrix_o_98_V_din { O 16 vector } matrix_o_98_V_full_n { I 1 bit } matrix_o_98_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 596 \
    name matrix_o_99_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_99_V \
    op interface \
    ports { matrix_o_99_V_din { O 16 vector } matrix_o_99_V_full_n { I 1 bit } matrix_o_99_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 597 \
    name matrix_o_100_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_100_V \
    op interface \
    ports { matrix_o_100_V_din { O 16 vector } matrix_o_100_V_full_n { I 1 bit } matrix_o_100_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 598 \
    name matrix_o_101_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_101_V \
    op interface \
    ports { matrix_o_101_V_din { O 16 vector } matrix_o_101_V_full_n { I 1 bit } matrix_o_101_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 599 \
    name matrix_o_102_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_102_V \
    op interface \
    ports { matrix_o_102_V_din { O 16 vector } matrix_o_102_V_full_n { I 1 bit } matrix_o_102_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 600 \
    name matrix_o_103_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_103_V \
    op interface \
    ports { matrix_o_103_V_din { O 16 vector } matrix_o_103_V_full_n { I 1 bit } matrix_o_103_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 601 \
    name matrix_o_104_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_104_V \
    op interface \
    ports { matrix_o_104_V_din { O 16 vector } matrix_o_104_V_full_n { I 1 bit } matrix_o_104_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 602 \
    name matrix_o_105_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_105_V \
    op interface \
    ports { matrix_o_105_V_din { O 16 vector } matrix_o_105_V_full_n { I 1 bit } matrix_o_105_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 603 \
    name matrix_o_106_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_106_V \
    op interface \
    ports { matrix_o_106_V_din { O 16 vector } matrix_o_106_V_full_n { I 1 bit } matrix_o_106_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 604 \
    name matrix_o_107_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_107_V \
    op interface \
    ports { matrix_o_107_V_din { O 16 vector } matrix_o_107_V_full_n { I 1 bit } matrix_o_107_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 605 \
    name matrix_o_108_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_108_V \
    op interface \
    ports { matrix_o_108_V_din { O 16 vector } matrix_o_108_V_full_n { I 1 bit } matrix_o_108_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 606 \
    name matrix_o_109_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_109_V \
    op interface \
    ports { matrix_o_109_V_din { O 16 vector } matrix_o_109_V_full_n { I 1 bit } matrix_o_109_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 607 \
    name matrix_o_110_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_110_V \
    op interface \
    ports { matrix_o_110_V_din { O 16 vector } matrix_o_110_V_full_n { I 1 bit } matrix_o_110_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 608 \
    name matrix_o_111_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_111_V \
    op interface \
    ports { matrix_o_111_V_din { O 16 vector } matrix_o_111_V_full_n { I 1 bit } matrix_o_111_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 609 \
    name matrix_o_112_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_112_V \
    op interface \
    ports { matrix_o_112_V_din { O 16 vector } matrix_o_112_V_full_n { I 1 bit } matrix_o_112_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 610 \
    name matrix_o_113_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_113_V \
    op interface \
    ports { matrix_o_113_V_din { O 16 vector } matrix_o_113_V_full_n { I 1 bit } matrix_o_113_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name matrix_o_114_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_114_V \
    op interface \
    ports { matrix_o_114_V_din { O 16 vector } matrix_o_114_V_full_n { I 1 bit } matrix_o_114_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name matrix_o_115_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_115_V \
    op interface \
    ports { matrix_o_115_V_din { O 16 vector } matrix_o_115_V_full_n { I 1 bit } matrix_o_115_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 613 \
    name matrix_o_116_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_116_V \
    op interface \
    ports { matrix_o_116_V_din { O 16 vector } matrix_o_116_V_full_n { I 1 bit } matrix_o_116_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 614 \
    name matrix_o_117_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_117_V \
    op interface \
    ports { matrix_o_117_V_din { O 16 vector } matrix_o_117_V_full_n { I 1 bit } matrix_o_117_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 615 \
    name matrix_o_118_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_118_V \
    op interface \
    ports { matrix_o_118_V_din { O 16 vector } matrix_o_118_V_full_n { I 1 bit } matrix_o_118_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 616 \
    name matrix_o_119_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_119_V \
    op interface \
    ports { matrix_o_119_V_din { O 16 vector } matrix_o_119_V_full_n { I 1 bit } matrix_o_119_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 617 \
    name matrix_o_120_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_120_V \
    op interface \
    ports { matrix_o_120_V_din { O 16 vector } matrix_o_120_V_full_n { I 1 bit } matrix_o_120_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 618 \
    name matrix_o_121_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_121_V \
    op interface \
    ports { matrix_o_121_V_din { O 16 vector } matrix_o_121_V_full_n { I 1 bit } matrix_o_121_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 619 \
    name matrix_o_122_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_122_V \
    op interface \
    ports { matrix_o_122_V_din { O 16 vector } matrix_o_122_V_full_n { I 1 bit } matrix_o_122_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 620 \
    name matrix_o_123_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_123_V \
    op interface \
    ports { matrix_o_123_V_din { O 16 vector } matrix_o_123_V_full_n { I 1 bit } matrix_o_123_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 621 \
    name matrix_o_124_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_124_V \
    op interface \
    ports { matrix_o_124_V_din { O 16 vector } matrix_o_124_V_full_n { I 1 bit } matrix_o_124_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 622 \
    name matrix_o_125_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_125_V \
    op interface \
    ports { matrix_o_125_V_din { O 16 vector } matrix_o_125_V_full_n { I 1 bit } matrix_o_125_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name matrix_o_126_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_126_V \
    op interface \
    ports { matrix_o_126_V_din { O 16 vector } matrix_o_126_V_full_n { I 1 bit } matrix_o_126_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name matrix_o_127_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_matrix_o_127_V \
    op interface \
    ports { matrix_o_127_V_din { O 16 vector } matrix_o_127_V_full_n { I 1 bit } matrix_o_127_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


