Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: regB/out_reg[7]/Q
    (Clocked by vsysclk R)
Endpoint: outB/out_reg[30]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 2961.3
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.7)
Data arrival time: 1903.7
Slack: 1057.6
Logic depth: 33
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4    70,    0                       
regB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32    80,   80  /PD_TOP        (1.10)
regB/out_reg[7]/CK->Q    DFF_X1*                 rf    119.7    119.7    119.7      0.0      0.0      1.2     38.2      4    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2612/A->ZN
                         INV_X32                 fr    144.4     24.7     24.7      0.0     15.3      7.6    130.7     29    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_1784/A1->ZN
                         NOR2_X4                 rf    154.1      9.7      9.5      0.2     14.2      0.3      4.1      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_215/A->CO
                         FA_X1                   ff    231.4     77.3     77.3      0.0      5.5      0.4      3.8      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_239/B->CO
                         FA_X1                   ff    315.2     83.8     83.8      0.0     16.2      0.4      3.8      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_264/B->CO
                         FA_X1                   ff    397.0     81.8     81.8      0.0     16.2      0.4      3.1      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_292/CI->CO
                         FA_X1                   ff    471.5     74.5     74.5      0.0     15.1      0.4      3.8      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_318/B->CO
                         FA_X1                   ff    553.3     81.8     81.8      0.0     16.2      0.4      3.1      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_345/CI->CO
                         FA_X1                   ff    625.8     72.5     72.5      0.0     15.1      0.4      3.1      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_373/CI->CO
                         FA_X1                   ff    700.3     74.5     74.5      0.0     15.1      0.4      3.8      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_394/B->CO
                         FA_X1                   ff    782.1     81.8     81.8      0.0     16.2      0.4      3.1      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_420/CI->CO
                         FA_X1                   ff    857.2     75.1     75.1      0.0     15.1      0.4      4.1      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_437/A->CO
                         FA_X1                   ff    936.2     79.0     79.0      0.0     16.6      0.4      3.1      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_455/CI->S
                         FA_X1*                  ff   1074.6    138.4    138.4      0.0     15.1      0.6     30.2      2    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2266/A2->ZN
                         NOR2_X4*                fr   1135.3     60.7     60.7      0.0     15.3      0.6     28.5      2    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2265/A->ZN
                         INV_X8                  rf   1143.5      8.2      8.2      0.0     15.3      0.6      8.4      2    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2259/A1->ZN
                         NAND3_X4                fr   1157.6     14.1     14.1      0.0      3.9      0.7      5.2      2    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2256/A1->ZN
                         OR2_X4                  rr   1180.7     23.1     23.1      0.0     12.7      0.6      5.3      2    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2208/A1->ZN
                         OR2_X4                  rr   1201.7     21.0     21.0      0.0      7.2      0.6      5.3      2    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2207/A2->ZN
                         OR2_X4                  rr   1225.6     23.9     23.9      0.0      7.3      0.7      7.2      2    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2175/A1->ZN
                         OAI222_X2               rf   1254.9     29.3     29.3      0.0      8.3      0.4      4.3      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2174/A2->ZN
                         NOR3_X4                 fr   1330.5     75.6     75.6      0.0     21.7      1.2     16.4      4    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2140/A3->ZN
                         NOR3_X4                 rf   1348.0     17.5     17.5      0.0     49.3      0.3      4.2      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2114/A3->ZN
                         NOR3_X4                 fr   1414.0     66.0     66.0      0.0      6.6      0.9     12.1      3    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2108/A3->ZN
                         NOR3_X4                 rf   1431.3     17.3     17.3      0.0     41.6      0.3      4.2      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2101/A4->ZN
                         NOR4_X4                 fr   1532.9    101.6    101.6      0.0      6.6      1.0     12.1      3    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2095/A3->ZN
                         NOR3_X4                 rf   1550.7     17.8     17.8      0.0     61.7      0.3      4.2      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2088/A4->ZN
                         NOR4_X4                 fr   1652.3    101.6    101.6      0.0      6.6      1.0     12.1      3    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2081/A3->ZN
                         NOR3_X2                 rf   1668.5     16.2     16.2      0.0     61.7      0.3      2.6      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2072/A4->ZN
                         OR4_X4                  ff   1776.8    108.3    108.3      0.0      6.2      0.6      8.1      2    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2071/A2->ZN
                         NOR2_X4                 fr   1808.0     31.2     31.2      0.0     17.0      0.3      4.2      1    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2070/A->ZN
                         AOI21_X4                rf   1824.0     16.0     16.0      0.0     15.3      0.6      8.0      2    80,   80  /PD_TOP        (1.10)
multiplier/i_0/i_2067/A->Z
                         XOR2_X2                 ff   1875.4     51.4     51.4      0.0      9.2      0.3      2.5      1    80,   80  /PD_TOP        (1.10)
outB/i_0_32/A2->ZN       AND2_X4                 ff   1903.7     28.3     28.3      0.0     11.6      0.3      1.4      1    80,   80  /PD_TOP        (1.10)
outB/out_reg[30]/D       DFF_X1                   f   1903.7      0.0               0.0      4.8                             80,   80  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: reset
    (Clocked by vsysclk R)
Endpoint: regA/clk_gate_out_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 2914.9
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.1)
Data arrival time: 217.5
Slack: 2697.4
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
reset                    {set_input_delay}        r    200.0    200.0    200.0                        6.5    117.1      8     0,   84                       
regA/i_0_0/A2->ZN        OR2_X4                  rr    217.5     16.6     16.6      0.0      0.0      0.3      1.2      1    80,   80  /PD_TOP        (1.10)
regA/clk_gate_out_reg/E  CLKGATETST_X2            r    217.5      0.9               0.9      5.2                             80,   80  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outB/out_reg[29]/Q
    (Clocked by vsysclk R)
Endpoint: result[61]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 2500.0
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 99.5
Slack: 2400.5
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4    70,    0                       
outB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32    80,   80  /PD_TOP        (1.10)
outB/out_reg[29]/CK->Q   DFF_X1                  rf     98.4     98.4     98.4      0.0      0.0      5.3     15.3      1    80,   80  /PD_TOP        (1.10)
result[61]                                        f     99.5      1.1               1.1     19.2                             66,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
