\hypertarget{struct_s_d_i_o___type_def}{\section{S\-D\-I\-O\-\_\-\-Type\-Def Struct Reference}
\label{struct_s_d_i_o___type_def}\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}}
}


S\-D host Interface.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{P\-O\-W\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{C\-L\-K\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{A\-R\-G}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{C\-M\-D}
\item 
\-\_\-\-\_\-\-I uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{R\-E\-S\-P\-C\-M\-D}
\item 
\-\_\-\-\_\-\-I uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}{R\-E\-S\-P1}
\item 
\-\_\-\-\_\-\-I uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{R\-E\-S\-P2}
\item 
\-\_\-\-\_\-\-I uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{R\-E\-S\-P3}
\item 
\-\_\-\-\_\-\-I uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}{R\-E\-S\-P4}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{D\-T\-I\-M\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{D\-L\-E\-N}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{D\-C\-T\-R\-L}
\item 
\-\_\-\-\_\-\-I uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{D\-C\-O\-U\-N\-T}
\item 
\-\_\-\-\_\-\-I uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{S\-T\-A}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{M\-A\-S\-K}
\item 
uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}2\mbox{]}
\item 
\-\_\-\-\_\-\-I uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}{F\-I\-F\-O\-C\-N\-T}
\item 
uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}13\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{F\-I\-F\-O}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\-D host Interface. 

\subsection{Field Documentation}
\hypertarget{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!A\-R\-G@{A\-R\-G}}
\index{A\-R\-G@{A\-R\-G}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{A\-R\-G}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-R\-G}}\label{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}
S\-D\-I\-O argument register, Address offset\-: 0x08 \hypertarget{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!C\-L\-K\-C\-R@{C\-L\-K\-C\-R}}
\index{C\-L\-K\-C\-R@{C\-L\-K\-C\-R}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{C\-L\-K\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-L\-K\-C\-R}}\label{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}
S\-D\-I clock control register, Address offset\-: 0x04 \hypertarget{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!C\-M\-D@{C\-M\-D}}
\index{C\-M\-D@{C\-M\-D}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-M\-D}}\label{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}
S\-D\-I\-O command register, Address offset\-: 0x0\-C \hypertarget{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!D\-C\-O\-U\-N\-T@{D\-C\-O\-U\-N\-T}}
\index{D\-C\-O\-U\-N\-T@{D\-C\-O\-U\-N\-T}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{D\-C\-O\-U\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I uint32\-\_\-t D\-C\-O\-U\-N\-T}}\label{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}
S\-D\-I\-O data counter register, Address offset\-: 0x30 \hypertarget{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!D\-C\-T\-R\-L@{D\-C\-T\-R\-L}}
\index{D\-C\-T\-R\-L@{D\-C\-T\-R\-L}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{D\-C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-C\-T\-R\-L}}\label{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}
S\-D\-I\-O data control register, Address offset\-: 0x2\-C \hypertarget{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!D\-L\-E\-N@{D\-L\-E\-N}}
\index{D\-L\-E\-N@{D\-L\-E\-N}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{D\-L\-E\-N}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-L\-E\-N}}\label{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}
S\-D\-I\-O data length register, Address offset\-: 0x28 \hypertarget{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!D\-T\-I\-M\-E\-R@{D\-T\-I\-M\-E\-R}}
\index{D\-T\-I\-M\-E\-R@{D\-T\-I\-M\-E\-R}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{D\-T\-I\-M\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-T\-I\-M\-E\-R}}\label{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}
S\-D\-I\-O data timer register, Address offset\-: 0x24 \hypertarget{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!F\-I\-F\-O@{F\-I\-F\-O}}
\index{F\-I\-F\-O@{F\-I\-F\-O}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{F\-I\-F\-O}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t F\-I\-F\-O}}\label{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}
S\-D\-I\-O data F\-I\-F\-O register, Address offset\-: 0x80 \hypertarget{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!F\-I\-F\-O\-C\-N\-T@{F\-I\-F\-O\-C\-N\-T}}
\index{F\-I\-F\-O\-C\-N\-T@{F\-I\-F\-O\-C\-N\-T}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{F\-I\-F\-O\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I uint32\-\_\-t F\-I\-F\-O\-C\-N\-T}}\label{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}
S\-D\-I\-O F\-I\-F\-O counter register, Address offset\-: 0x48 \hypertarget{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-C\-R}}\label{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}
S\-D\-I\-O interrupt clear register, Address offset\-: 0x38 \hypertarget{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!M\-A\-S\-K@{M\-A\-S\-K}}
\index{M\-A\-S\-K@{M\-A\-S\-K}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{M\-A\-S\-K}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t M\-A\-S\-K}}\label{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}
S\-D\-I\-O mask register, Address offset\-: 0x3\-C \hypertarget{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!P\-O\-W\-E\-R@{P\-O\-W\-E\-R}}
\index{P\-O\-W\-E\-R@{P\-O\-W\-E\-R}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{P\-O\-W\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-O\-W\-E\-R}}\label{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}
S\-D\-I\-O power control register, Address offset\-: 0x00 \hypertarget{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}2\mbox{]}}}\label{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}
Reserved, 0x40-\/0x44 \hypertarget{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}13\mbox{]}}}\label{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}
Reserved, 0x4\-C-\/0x7\-C \hypertarget{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P1@{R\-E\-S\-P1}}
\index{R\-E\-S\-P1@{R\-E\-S\-P1}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I uint32\-\_\-t R\-E\-S\-P1}}\label{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}
S\-D\-I\-O response 1 register, Address offset\-: 0x14 \hypertarget{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P2@{R\-E\-S\-P2}}
\index{R\-E\-S\-P2@{R\-E\-S\-P2}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I uint32\-\_\-t R\-E\-S\-P2}}\label{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}
S\-D\-I\-O response 2 register, Address offset\-: 0x18 \hypertarget{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P3@{R\-E\-S\-P3}}
\index{R\-E\-S\-P3@{R\-E\-S\-P3}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I uint32\-\_\-t R\-E\-S\-P3}}\label{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}
S\-D\-I\-O response 3 register, Address offset\-: 0x1\-C \hypertarget{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P4@{R\-E\-S\-P4}}
\index{R\-E\-S\-P4@{R\-E\-S\-P4}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I uint32\-\_\-t R\-E\-S\-P4}}\label{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}
S\-D\-I\-O response 4 register, Address offset\-: 0x20 \hypertarget{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-P\-C\-M\-D@{R\-E\-S\-P\-C\-M\-D}}
\index{R\-E\-S\-P\-C\-M\-D@{R\-E\-S\-P\-C\-M\-D}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-P\-C\-M\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I uint32\-\_\-t R\-E\-S\-P\-C\-M\-D}}\label{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}
S\-D\-I\-O command response register, Address offset\-: 0x10 \hypertarget{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{\index{S\-D\-I\-O\-\_\-\-Type\-Def@{S\-D\-I\-O\-\_\-\-Type\-Def}!S\-T\-A@{S\-T\-A}}
\index{S\-T\-A@{S\-T\-A}!SDIO_TypeDef@{S\-D\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{S\-T\-A}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I uint32\-\_\-t S\-T\-A}}\label{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}
S\-D\-I\-O status register, Address offset\-: 0x34 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
