Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2beb4b0bb35a43ec8d7e1a3ef840a961 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnt_behav xil_defaultlib.cnt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3027] 'SG' was previously declared with a different range [C:/Users/86183/Desktop/f_adder/boardpart/boardpart.srcs/sources_1/new/boardpart.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnt_behav
