
*** Running vivado
    with args -log fsm_sc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fsm_sc.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fsm_sc.tcl -notrace
Command: synth_design -top fsm_sc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 333.922 ; gain = 100.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fsm_sc' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/fsm.vhd:14]
INFO: [Synth 8-3491] module 'DeBouncer' declared at 'C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/DeBouncer.vhd:5' bound to instance 'db3' of component 'DeBouncer' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/fsm.vhd:60]
INFO: [Synth 8-638] synthesizing module 'DeBouncer' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/DeBouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'DeBouncer' (1#1) [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/DeBouncer.vhd:13]
INFO: [Synth 8-3491] module 'DeBouncer' declared at 'C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/DeBouncer.vhd:5' bound to instance 'db2' of component 'DeBouncer' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/fsm.vhd:65]
INFO: [Synth 8-3491] module 'DeBouncer' declared at 'C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/DeBouncer.vhd:5' bound to instance 'db1' of component 'DeBouncer' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/fsm.vhd:69]
INFO: [Synth 8-3491] module 'DeBouncer' declared at 'C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/DeBouncer.vhd:5' bound to instance 'db0' of component 'DeBouncer' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/fsm.vhd:73]
INFO: [Synth 8-3491] module 'db_5s' declared at 'C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/db_5s.vhd:5' bound to instance 'r5' of component 'db_5s' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/fsm.vhd:78]
INFO: [Synth 8-638] synthesizing module 'db_5s' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/db_5s.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'db_5s' (2#1) [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/db_5s.vhd:13]
INFO: [Synth 8-3491] module 'driver7seg' declared at 'C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/driver7seg.vhd:5' bound to instance 'u' of component 'driver7seg' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/fsm.vhd:83]
INFO: [Synth 8-638] synthesizing module 'driver7seg' [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/driver7seg.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/driver7seg.vhd:58]
INFO: [Synth 8-226] default block is never used [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/driver7seg.vhd:71]
INFO: [Synth 8-226] default block is never used [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/driver7seg.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'driver7seg' (3#1) [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/driver7seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fsm_sc' (4#1) [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.srcs/sources_1/new/fsm.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 388.387 ; gain = 154.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 388.387 ; gain = 154.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 388.387 ; gain = 154.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/basys3master.xdc]
Finished Parsing XDC File [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/basys3master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/OneDrive_1_5-16-2022/Project3 - Coffee Vending Machine/basys3master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fsm_sc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fsm_sc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 721.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 721.844 ; gain = 488.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 721.844 ; gain = 488.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 721.844 ; gain = 488.230
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm_sc'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                    idle |                              001 |                              001
               countupt1 |                              010 |                              010
               countupt2 |                              011 |                              100
               countdwt1 |                              100 |                              011
               countdwt2 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm_sc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 721.844 ; gain = 488.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm_sc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
Module DeBouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module db_5s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module driver7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "db3/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "db2/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "db1/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "db0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r5/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 721.844 ; gain = 488.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 721.844 ; gain = 488.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 750.898 ; gain = 517.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 751.730 ; gain = 518.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 751.730 ; gain = 518.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 751.730 ; gain = 518.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 751.730 ; gain = 518.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 751.730 ; gain = 518.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 751.730 ; gain = 518.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 751.730 ; gain = 518.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    45|
|3     |LUT1   |     6|
|4     |LUT2   |    27|
|5     |LUT3   |     7|
|6     |LUT4   |    46|
|7     |LUT5   |    18|
|8     |LUT6   |    50|
|9     |FDCE   |    61|
|10    |FDPE   |     1|
|11    |FDRE   |   162|
|12    |IBUF   |     6|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   442|
|2     |  db0    |DeBouncer   |    56|
|3     |  db1    |DeBouncer_0 |    58|
|4     |  db2    |DeBouncer_1 |    58|
|5     |  db3    |DeBouncer_2 |    59|
|6     |  r5     |db_5s       |    57|
|7     |  u      |driver7seg  |    56|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 751.730 ; gain = 518.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 751.730 ; gain = 184.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 751.730 ; gain = 518.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 751.730 ; gain = 531.152
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/horia/OneDrive/Desktop/University/Anul 2 Semestrul 2/SDIC/Final_Project/Final_project/Final_project.runs/synth_1/fsm_sc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fsm_sc_utilization_synth.rpt -pb fsm_sc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 751.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 18 19:47:33 2022...
