#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562489517a80 .scope module, "tb_timer" "tb_timer" 2 3;
 .timescale -9 -12;
v0x562489544760_0 .var/2u *"_s0", 0 0; Local signal
v0x562489544860_0 .var "clk", 0 0;
v0x562489544920_0 .var "clrn", 0 0;
v0x562489544a80_0 .var "data", 3 0;
v0x562489544b20_0 .var "en", 0 0;
v0x562489544bc0_0 .var "loadn", 0 0;
v0x562489544cf0_0 .net "mins", 3 0, v0x562489542310_0;  1 drivers
v0x562489544d90_0 .net "sec_ones", 3 0, v0x562489542cb0_0;  1 drivers
v0x562489544e50_0 .net "sec_tens", 3 0, v0x562489543790_0;  1 drivers
v0x562489544fa0_0 .var/i "ticks", 31 0;
v0x562489545080_0 .net "zero", 0 0, L_0x5624895451e0;  1 drivers
S_0x562489517c00 .scope module, "t" "timer" 2 11, 3 1 0, S_0x562489517a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "sec_ones"
    .port_info 6 /OUTPUT 4 "sec_tens"
    .port_info 7 /OUTPUT 4 "mins"
    .port_info 8 /OUTPUT 1 "zero"
L_0x562489545120 .functor AND 1, v0x562489542490_0, v0x562489542e30_0, C4<1>, C4<1>;
L_0x5624895451e0 .functor AND 1, L_0x562489545120, v0x5624895438d0_0, C4<1>, C4<1>;
v0x562489543aa0_0 .net *"_s0", 0 0, L_0x562489545120;  1 drivers
v0x562489543ba0_0 .net "clk", 0 0, v0x562489544860_0;  1 drivers
v0x562489543c60_0 .net "clrn", 0 0, v0x562489544920_0;  1 drivers
v0x562489543d00_0 .net "data", 3 0, v0x562489544a80_0;  1 drivers
v0x562489543dd0_0 .net "en", 0 0, v0x562489544b20_0;  1 drivers
v0x562489543e70_0 .net "loadn", 0 0, v0x562489544bc0_0;  1 drivers
v0x562489543f10_0 .net "mins", 3 0, v0x562489542310_0;  alias, 1 drivers
v0x562489543fe0_0 .net "sec_ones", 3 0, v0x562489542cb0_0;  alias, 1 drivers
v0x5624895440d0_0 .net "sec_tens", 3 0, v0x562489543790_0;  alias, 1 drivers
v0x562489544170_0 .net "tc_mins", 0 0, v0x5624895423f0_0;  1 drivers
v0x562489544260_0 .net "tc_ones", 0 0, v0x562489542d70_0;  1 drivers
v0x562489544350_0 .net "tc_tens", 0 0, v0x562489543830_0;  1 drivers
v0x5624895443f0_0 .net "zero", 0 0, L_0x5624895451e0;  alias, 1 drivers
v0x562489544490_0 .net "zero_mins", 0 0, v0x562489542490_0;  1 drivers
v0x562489544530_0 .net "zero_ones", 0 0, v0x562489542e30_0;  1 drivers
v0x5624895445d0_0 .net "zero_tens", 0 0, v0x5624895438d0_0;  1 drivers
S_0x562489521cb0 .scope module, "mins_module" "mod10" 3 15, 4 5 0, S_0x562489517c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
v0x562489509340_0 .net "clk", 0 0, v0x562489544860_0;  alias, 1 drivers
v0x562489509440_0 .net "clrn", 0 0, v0x562489544920_0;  alias, 1 drivers
v0x562489506a60_0 .net "data", 3 0, v0x562489543790_0;  alias, 1 drivers
v0x562489506b60_0 .net "en", 0 0, v0x5624895423f0_0;  alias, 1 drivers
v0x562489542200_0 .net "loadn", 0 0, v0x562489544bc0_0;  alias, 1 drivers
v0x562489542310_0 .var "out", 3 0;
v0x5624895423f0_0 .var "tc", 0 0;
v0x562489542490_0 .var "zero", 0 0;
E_0x562489512d60/0 .event negedge, v0x562489509440_0;
E_0x562489512d60/1 .event posedge, v0x562489509340_0;
E_0x562489512d60 .event/or E_0x562489512d60/0, E_0x562489512d60/1;
S_0x562489542680 .scope module, "sec_ones_module" "mod10" 3 11, 4 5 0, S_0x562489517c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
v0x562489542940_0 .net "clk", 0 0, v0x562489544860_0;  alias, 1 drivers
v0x5624895429e0_0 .net "clrn", 0 0, v0x562489544920_0;  alias, 1 drivers
v0x562489542a80_0 .net "data", 3 0, v0x562489544a80_0;  alias, 1 drivers
v0x562489542b20_0 .net "en", 0 0, v0x562489544b20_0;  alias, 1 drivers
v0x562489542bc0_0 .net "loadn", 0 0, v0x562489544bc0_0;  alias, 1 drivers
v0x562489542cb0_0 .var "out", 3 0;
v0x562489542d70_0 .var "tc", 0 0;
v0x562489542e30_0 .var "zero", 0 0;
S_0x562489543040 .scope module, "sec_tens_module" "mod6" 3 13, 5 5 0, S_0x562489517c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
v0x5624895432e0_0 .net "clk", 0 0, v0x562489544860_0;  alias, 1 drivers
v0x5624895433d0_0 .net "clrn", 0 0, v0x562489544920_0;  alias, 1 drivers
v0x5624895434e0_0 .net "data", 3 0, v0x562489542cb0_0;  alias, 1 drivers
v0x562489543580_0 .net "en", 0 0, v0x562489542d70_0;  alias, 1 drivers
v0x562489543650_0 .net "loadn", 0 0, v0x562489544bc0_0;  alias, 1 drivers
v0x562489543790_0 .var "out", 3 0;
v0x562489543830_0 .var "tc", 0 0;
v0x5624895438d0_0 .var "zero", 0 0;
    .scope S_0x562489542680;
T_0 ;
    %wait E_0x562489512d60;
    %load/vec4 v0x5624895429e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562489542cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562489542d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562489542e30_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562489542b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x562489542bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x562489542a80_0;
    %assign/vec4 v0x562489542cb0_0, 0;
    %load/vec4 v0x562489542a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562489542d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562489542e30_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489542d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489542e30_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x562489542cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x562489542cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562489542d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489542e30_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x562489542cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x562489542cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x562489542cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489542d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562489542e30_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x562489542cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x562489542cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489542d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489542e30_0, 0;
T_0.11 ;
T_0.9 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562489543040;
T_1 ;
    %wait E_0x562489512d60;
    %load/vec4 v0x5624895433d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562489543790_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562489543830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624895438d0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562489543580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x562489543650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5624895434e0_0;
    %assign/vec4 v0x562489543790_0, 0;
    %load/vec4 v0x5624895434e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562489543830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5624895438d0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489543830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5624895438d0_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x562489543790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x562489543790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562489543830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5624895438d0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x562489543790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x562489543790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 6, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x562489543790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489543830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5624895438d0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x562489543790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 6, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x562489543790_0, 0;
    %load/vec4 v0x5624895438d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x562489543830_0, 0;
T_1.11 ;
T_1.9 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562489521cb0;
T_2 ;
    %wait E_0x562489512d60;
    %load/vec4 v0x562489509440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562489542310_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624895423f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562489542490_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562489506b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x562489542200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x562489506a60_0;
    %assign/vec4 v0x562489542310_0, 0;
    %load/vec4 v0x562489506a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5624895423f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562489542490_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5624895423f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489542490_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x562489542310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x562489542310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5624895423f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489542490_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x562489542310_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x562489542310_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x562489542310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5624895423f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562489542490_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x562489542310_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x562489542310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5624895423f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562489542490_0, 0;
T_2.11 ;
T_2.9 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562489517a80;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562489544fa0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x562489517a80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562489544920_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562489544920_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x562489517a80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562489544860_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x562489517a80;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0x562489544860_0;
    %inv;
    %store/vec4 v0x562489544860_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562489517a80;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562489544bc0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x562489544a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562489544b20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x562489544a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x562489544a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562489544bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562489544760_0, 0, 1;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x562489544760_0;
    %store/vec4 v0x562489544bc0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x562489517a80;
T_8 ;
    %vpi_call 2 32 "$dumpfile", "vcd/timer.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x562489517a80;
T_9 ;
    %delay 1000, 0;
    %vpi_call 2 37 "$monitor", "%i %i %i ", v0x562489544cf0_0, v0x562489544e50_0, v0x562489544d90_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbenches/tb_timer.v";
    "src/timer/timer.v";
    "src/timer/mod10.v";
    "src/timer/mod6.v";
